
Dipterv_Drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015268  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009e8  080153f8  080153f8  000253f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015de0  08015de0  000301ec  2**0
                  CONTENTS
  4 .ARM          00000008  08015de0  08015de0  00025de0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015de8  08015de8  000301ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015de8  08015de8  00025de8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015dec  08015dec  00025dec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08015df0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301ec  2**0
                  CONTENTS
 10 .bss          000066d8  200001f0  200001f0  000301f0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200068c8  200068c8  000301f0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022213  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004427  00000000  00000000  0005242f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d98  00000000  00000000  00056858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001bf8  00000000  00000000  000585f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025c14  00000000  00000000  0005a1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00021bd1  00000000  00000000  0007fdfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0d57  00000000  00000000  000a19cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00182724  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000096e4  00000000  00000000  00182774  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f0 	.word	0x200001f0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080153e0 	.word	0x080153e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f4 	.word	0x200001f4
 80001cc:	080153e0 	.word	0x080153e0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b085      	sub	sp, #20
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	60f8      	str	r0, [r7, #12]
 8000f94:	60b9      	str	r1, [r7, #8]
 8000f96:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4a07      	ldr	r2, [pc, #28]	; (8000fb8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	4a06      	ldr	r2, [pc, #24]	; (8000fbc <vApplicationGetIdleTaskMemory+0x30>)
 8000fa2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2280      	movs	r2, #128	; 0x80
 8000fa8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000faa:	bf00      	nop
 8000fac:	3714      	adds	r7, #20
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	2000020c 	.word	0x2000020c
 8000fbc:	20000260 	.word	0x20000260

08000fc0 <FusionRadiansToDegrees>:
/**
 * @brief Converts radians to degrees.
 * @param radians Radians.
 * @return Degrees.
 */
static inline float FusionRadiansToDegrees(const float radians) {
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	ed87 0a01 	vstr	s0, [r7, #4]
    return radians * (180.0f / (float) M_PI);
 8000fca:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fce:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8000fe4 <FusionRadiansToDegrees+0x24>
 8000fd2:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8000fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	42652ee0 	.word	0x42652ee0

08000fe8 <FusionAsin>:
/**
 * @brief Returns the arc sine of the value.
 * @param value Value.
 * @return Arc sine of the value.
 */
static inline float FusionAsin(const float value) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	ed87 0a01 	vstr	s0, [r7, #4]
    if (value <= -1.0f) {
 8000ff2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ff6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8000ffa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001002:	d802      	bhi.n	800100a <FusionAsin+0x22>
        return (float) M_PI / -2.0f;
 8001004:	eddf 7a0c 	vldr	s15, [pc, #48]	; 8001038 <FusionAsin+0x50>
 8001008:	e011      	b.n	800102e <FusionAsin+0x46>
    }
    if (value >= 1.0f) {
 800100a:	edd7 7a01 	vldr	s15, [r7, #4]
 800100e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001012:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101a:	db02      	blt.n	8001022 <FusionAsin+0x3a>
        return (float) M_PI / 2.0f;
 800101c:	eddf 7a07 	vldr	s15, [pc, #28]	; 800103c <FusionAsin+0x54>
 8001020:	e005      	b.n	800102e <FusionAsin+0x46>
    }
    return asinf(value);
 8001022:	ed97 0a01 	vldr	s0, [r7, #4]
 8001026:	f012 f833 	bl	8013090 <asinf>
 800102a:	eef0 7a40 	vmov.f32	s15, s0
}
 800102e:	eeb0 0a67 	vmov.f32	s0, s15
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	bfc90fdb 	.word	0xbfc90fdb
 800103c:	3fc90fdb 	.word	0x3fc90fdb

08001040 <FusionVectorSubtract>:
 * @brief Returns vector B subtracted from vector A.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Vector B subtracted from vector A.
 */
static inline FusionVector FusionVectorSubtract(const FusionVector vectorA, const FusionVector vectorB) {
 8001040:	b480      	push	{r7}
 8001042:	b091      	sub	sp, #68	; 0x44
 8001044:	af00      	add	r7, sp, #0
 8001046:	eeb0 5a40 	vmov.f32	s10, s0
 800104a:	eef0 5a60 	vmov.f32	s11, s1
 800104e:	eeb0 6a41 	vmov.f32	s12, s2
 8001052:	eef0 6a61 	vmov.f32	s13, s3
 8001056:	eeb0 7a42 	vmov.f32	s14, s4
 800105a:	eef0 7a62 	vmov.f32	s15, s5
 800105e:	ed87 5a07 	vstr	s10, [r7, #28]
 8001062:	edc7 5a08 	vstr	s11, [r7, #32]
 8001066:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800106a:	edc7 6a04 	vstr	s13, [r7, #16]
 800106e:	ed87 7a05 	vstr	s14, [r7, #20]
 8001072:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionVector result = {.axis = {
            .x = vectorA.axis.x - vectorB.axis.x,
 8001076:	ed97 7a07 	vldr	s14, [r7, #28]
 800107a:	edd7 7a04 	vldr	s15, [r7, #16]
 800107e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001082:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y - vectorB.axis.y,
 8001086:	ed97 7a08 	vldr	s14, [r7, #32]
 800108a:	edd7 7a05 	vldr	s15, [r7, #20]
 800108e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001092:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z - vectorB.axis.z,
 8001096:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800109a:	edd7 7a06 	vldr	s15, [r7, #24]
 800109e:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80010a2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 80010a6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80010aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80010ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80010b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80010b4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80010b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80010b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010ba:	ee06 1a90 	vmov	s13, r1
 80010be:	ee07 2a10 	vmov	s14, r2
 80010c2:	ee07 3a90 	vmov	s15, r3
}
 80010c6:	eeb0 0a66 	vmov.f32	s0, s13
 80010ca:	eef0 0a47 	vmov.f32	s1, s14
 80010ce:	eeb0 1a67 	vmov.f32	s2, s15
 80010d2:	3744      	adds	r7, #68	; 0x44
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <FusionVectorMultiplyScalar>:
 * @brief Returns the multiplication of a vector by a scalar.
 * @param vector Vector.
 * @param scalar Scalar.
 * @return Multiplication of a vector by a scalar.
 */
static inline FusionVector FusionVectorMultiplyScalar(const FusionVector vector, const float scalar) {
 80010dc:	b480      	push	{r7}
 80010de:	b08f      	sub	sp, #60	; 0x3c
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	eef0 6a40 	vmov.f32	s13, s0
 80010e6:	eeb0 7a60 	vmov.f32	s14, s1
 80010ea:	eef0 7a41 	vmov.f32	s15, s2
 80010ee:	edc7 1a04 	vstr	s3, [r7, #16]
 80010f2:	edc7 6a05 	vstr	s13, [r7, #20]
 80010f6:	ed87 7a06 	vstr	s14, [r7, #24]
 80010fa:	edc7 7a07 	vstr	s15, [r7, #28]
    const FusionVector result = {.axis = {
            .x = vector.axis.x * scalar,
 80010fe:	ed97 7a05 	vldr	s14, [r7, #20]
 8001102:	edd7 7a04 	vldr	s15, [r7, #16]
 8001106:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800110a:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = vector.axis.y * scalar,
 800110e:	ed97 7a06 	vldr	s14, [r7, #24]
 8001112:	edd7 7a04 	vldr	s15, [r7, #16]
 8001116:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800111a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = vector.axis.z * scalar,
 800111e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001122:	edd7 7a04 	vldr	s15, [r7, #16]
 8001126:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800112a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    }};
    return result;
 800112e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001132:	f107 0220 	add.w	r2, r7, #32
 8001136:	ca07      	ldmia	r2, {r0, r1, r2}
 8001138:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800113c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800113e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001142:	ee06 1a90 	vmov	s13, r1
 8001146:	ee07 2a10 	vmov	s14, r2
 800114a:	ee07 3a90 	vmov	s15, r3
}
 800114e:	eeb0 0a66 	vmov.f32	s0, s13
 8001152:	eef0 0a47 	vmov.f32	s1, s14
 8001156:	eeb0 1a67 	vmov.f32	s2, s15
 800115a:	373c      	adds	r7, #60	; 0x3c
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <FusionMatrixMultiplyVector>:
 * @brief Returns the multiplication of a matrix with a vector.
 * @param matrix Matrix.
 * @param vector Vector.
 * @return Multiplication of a matrix with a vector.
 */
static inline FusionVector FusionMatrixMultiplyVector(const FusionMatrix matrix, const FusionVector vector) {
 8001164:	b084      	sub	sp, #16
 8001166:	b480      	push	{r7}
 8001168:	b08f      	sub	sp, #60	; 0x3c
 800116a:	af00      	add	r7, sp, #0
 800116c:	f107 0c40 	add.w	ip, r7, #64	; 0x40
 8001170:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8001174:	eef0 6a40 	vmov.f32	s13, s0
 8001178:	eeb0 7a60 	vmov.f32	s14, s1
 800117c:	eef0 7a41 	vmov.f32	s15, s2
 8001180:	edc7 6a05 	vstr	s13, [r7, #20]
 8001184:	ed87 7a06 	vstr	s14, [r7, #24]
 8001188:	edc7 7a07 	vstr	s15, [r7, #28]
#define R matrix.element
    const FusionVector result = {.axis = {
            .x = R.xx * vector.axis.x + R.xy * vector.axis.y + R.xz * vector.axis.z,
 800118c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001190:	edd7 7a05 	vldr	s15, [r7, #20]
 8001194:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001198:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 800119c:	edd7 7a06 	vldr	s15, [r7, #24]
 80011a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011a8:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 80011ac:	edd7 7a07 	vldr	s15, [r7, #28]
 80011b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011b4:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80011b8:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = R.yx * vector.axis.x + R.yy * vector.axis.y + R.yz * vector.axis.z,
 80011bc:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80011c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011c8:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 80011cc:	edd7 7a06 	vldr	s15, [r7, #24]
 80011d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80011d8:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80011dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80011e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011e4:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 80011e8:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = R.zx * vector.axis.x + R.zy * vector.axis.y + R.zz * vector.axis.z,
 80011ec:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80011f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011f8:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 80011fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8001200:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001204:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001208:	edd7 6a18 	vldr	s13, [r7, #96]	; 0x60
 800120c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001210:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001214:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 8001218:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    }};
    return result;
 800121c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001220:	f107 0220 	add.w	r2, r7, #32
 8001224:	ca07      	ldmia	r2, {r0, r1, r2}
 8001226:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800122a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800122c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800122e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001230:	ee06 1a90 	vmov	s13, r1
 8001234:	ee07 2a10 	vmov	s14, r2
 8001238:	ee07 3a90 	vmov	s15, r3
#undef R
}
 800123c:	eeb0 0a66 	vmov.f32	s0, s13
 8001240:	eef0 0a47 	vmov.f32	s1, s14
 8001244:	eeb0 1a67 	vmov.f32	s2, s15
 8001248:	373c      	adds	r7, #60	; 0x3c
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	b004      	add	sp, #16
 8001252:	4770      	bx	lr

08001254 <FusionQuaternionToMatrix>:
/**
 * @brief Converts a quaternion to a rotation matrix.
 * @param quaternion Quaternion.
 * @return Rotation matrix.
 */
static inline FusionMatrix FusionQuaternionToMatrix(const FusionQuaternion quaternion) {
 8001254:	b4b0      	push	{r4, r5, r7}
 8001256:	b097      	sub	sp, #92	; 0x5c
 8001258:	af00      	add	r7, sp, #0
 800125a:	6178      	str	r0, [r7, #20]
 800125c:	eeb0 6a40 	vmov.f32	s12, s0
 8001260:	eef0 6a60 	vmov.f32	s13, s1
 8001264:	eeb0 7a41 	vmov.f32	s14, s2
 8001268:	eef0 7a61 	vmov.f32	s15, s3
 800126c:	ed87 6a01 	vstr	s12, [r7, #4]
 8001270:	edc7 6a02 	vstr	s13, [r7, #8]
 8001274:	ed87 7a03 	vstr	s14, [r7, #12]
 8001278:	edc7 7a04 	vstr	s15, [r7, #16]
#define Q quaternion.element
    const float qwqw = Q.w * Q.w; // calculate common terms to avoid repeated operations
 800127c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001280:	edd7 7a01 	vldr	s15, [r7, #4]
 8001284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001288:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    const float qwqx = Q.w * Q.x;
 800128c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001290:	edd7 7a02 	vldr	s15, [r7, #8]
 8001294:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001298:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    const float qwqy = Q.w * Q.y;
 800129c:	ed97 7a01 	vldr	s14, [r7, #4]
 80012a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012a8:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
    const float qwqz = Q.w * Q.z;
 80012ac:	ed97 7a01 	vldr	s14, [r7, #4]
 80012b0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
    const float qxqy = Q.x * Q.y;
 80012bc:	ed97 7a02 	vldr	s14, [r7, #8]
 80012c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80012c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012c8:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    const float qxqz = Q.x * Q.z;
 80012cc:	ed97 7a02 	vldr	s14, [r7, #8]
 80012d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012d8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
    const float qyqz = Q.y * Q.z;
 80012dc:	ed97 7a03 	vldr	s14, [r7, #12]
 80012e0:	edd7 7a04 	vldr	s15, [r7, #16]
 80012e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012e8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    const FusionMatrix matrix = {.element = {
            .xx = 2.0f * (qwqw - 0.5f + Q.x * Q.x),
 80012ec:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80012f0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80012f4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80012f8:	edd7 6a02 	vldr	s13, [r7, #8]
 80012fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001300:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001304:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001308:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 800130c:	edc7 7a06 	vstr	s15, [r7, #24]
            .xy = 2.0f * (qxqy - qwqz),
 8001310:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001314:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001318:	ee77 7a67 	vsub.f32	s15, s14, s15
 800131c:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001320:	edc7 7a07 	vstr	s15, [r7, #28]
            .xz = 2.0f * (qxqz + qwqy),
 8001324:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001328:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800132c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001330:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001334:	edc7 7a08 	vstr	s15, [r7, #32]
            .yx = 2.0f * (qxqy + qwqz),
 8001338:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800133c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001344:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001348:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .yy = 2.0f * (qwqw - 0.5f + Q.y * Q.y),
 800134c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001350:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001354:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001358:	edd7 6a03 	vldr	s13, [r7, #12]
 800135c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001360:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001364:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001368:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 800136c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .yz = 2.0f * (qyqz - qwqx),
 8001370:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001374:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001378:	ee77 7a67 	vsub.f32	s15, s14, s15
 800137c:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001380:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .zx = 2.0f * (qxqz - qwqy),
 8001384:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001388:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800138c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001390:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 8001394:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .zy = 2.0f * (qyqz + qwqx),
 8001398:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800139c:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80013a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 80013a8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .zz = 2.0f * (qwqw - 0.5f + Q.z * Q.z),
 80013ac:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80013b0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80013b4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80013b8:	edd7 6a04 	vldr	s13, [r7, #16]
 80013bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80013c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c8:	ee77 7aa7 	vadd.f32	s15, s15, s15
    const FusionMatrix matrix = {.element = {
 80013cc:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    }};
    return matrix;
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	461d      	mov	r5, r3
 80013d4:	f107 0418 	add.w	r4, r7, #24
 80013d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80013e0:	6823      	ldr	r3, [r4, #0]
 80013e2:	602b      	str	r3, [r5, #0]
#undef Q
}
 80013e4:	6978      	ldr	r0, [r7, #20]
 80013e6:	375c      	adds	r7, #92	; 0x5c
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bcb0      	pop	{r4, r5, r7}
 80013ec:	4770      	bx	lr

080013ee <FusionQuaternionToEuler>:
/**
 * @brief Converts a quaternion to ZYX Euler angles in degrees.
 * @param quaternion Quaternion.
 * @return Euler angles in degrees.
 */
static inline FusionEuler FusionQuaternionToEuler(const FusionQuaternion quaternion) {
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b090      	sub	sp, #64	; 0x40
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	eeb0 6a40 	vmov.f32	s12, s0
 80013f8:	eef0 6a60 	vmov.f32	s13, s1
 80013fc:	eeb0 7a41 	vmov.f32	s14, s2
 8001400:	eef0 7a61 	vmov.f32	s15, s3
 8001404:	ed87 6a04 	vstr	s12, [r7, #16]
 8001408:	edc7 6a05 	vstr	s13, [r7, #20]
 800140c:	ed87 7a06 	vstr	s14, [r7, #24]
 8001410:	edc7 7a07 	vstr	s15, [r7, #28]
#define Q quaternion.element
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
 8001414:	ed97 7a06 	vldr	s14, [r7, #24]
 8001418:	edd7 7a06 	vldr	s15, [r7, #24]
 800141c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001420:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001424:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001428:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    const FusionEuler euler = {.angle = {
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
 800142c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001430:	edd7 7a05 	vldr	s15, [r7, #20]
 8001434:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001438:	edd7 6a06 	vldr	s13, [r7, #24]
 800143c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001440:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001444:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001448:	ed97 7a05 	vldr	s14, [r7, #20]
 800144c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001454:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8001458:	ee77 7a67 	vsub.f32	s15, s14, s15
 800145c:	eef0 0a67 	vmov.f32	s1, s15
 8001460:	eeb0 0a66 	vmov.f32	s0, s13
 8001464:	f011 fe40 	bl	80130e8 <atan2f>
 8001468:	eef0 7a40 	vmov.f32	s15, s0
 800146c:	eeb0 0a67 	vmov.f32	s0, s15
 8001470:	f7ff fda6 	bl	8000fc0 <FusionRadiansToDegrees>
 8001474:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 8001478:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .pitch = FusionRadiansToDegrees(FusionAsin(2.0f * (Q.w * Q.y - Q.z * Q.x))),
 800147c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001480:	edd7 7a06 	vldr	s15, [r7, #24]
 8001484:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001488:	edd7 6a07 	vldr	s13, [r7, #28]
 800148c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001490:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001494:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001498:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800149c:	eeb0 0a67 	vmov.f32	s0, s15
 80014a0:	f7ff fda2 	bl	8000fe8 <FusionAsin>
 80014a4:	eef0 7a40 	vmov.f32	s15, s0
 80014a8:	eeb0 0a67 	vmov.f32	s0, s15
 80014ac:	f7ff fd88 	bl	8000fc0 <FusionRadiansToDegrees>
 80014b0:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 80014b4:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .yaw = FusionRadiansToDegrees(atan2f(Q.w * Q.z + Q.x * Q.y, halfMinusQySquared - Q.z * Q.z)),
 80014b8:	ed97 7a04 	vldr	s14, [r7, #16]
 80014bc:	edd7 7a07 	vldr	s15, [r7, #28]
 80014c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014c4:	edd7 6a05 	vldr	s13, [r7, #20]
 80014c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80014cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80014d4:	ed97 7a07 	vldr	s14, [r7, #28]
 80014d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80014dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e0:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80014e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014e8:	eef0 0a67 	vmov.f32	s1, s15
 80014ec:	eeb0 0a66 	vmov.f32	s0, s13
 80014f0:	f011 fdfa 	bl	80130e8 <atan2f>
 80014f4:	eef0 7a40 	vmov.f32	s15, s0
 80014f8:	eeb0 0a67 	vmov.f32	s0, s15
 80014fc:	f7ff fd60 	bl	8000fc0 <FusionRadiansToDegrees>
 8001500:	eef0 7a40 	vmov.f32	s15, s0
    const FusionEuler euler = {.angle = {
 8001504:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    }};
    return euler;
 8001508:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800150c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001510:	ca07      	ldmia	r2, {r0, r1, r2}
 8001512:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8001516:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001518:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800151a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800151c:	ee06 1a90 	vmov	s13, r1
 8001520:	ee07 2a10 	vmov	s14, r2
 8001524:	ee07 3a90 	vmov	s15, r3
#undef Q
}
 8001528:	eeb0 0a66 	vmov.f32	s0, s13
 800152c:	eef0 0a47 	vmov.f32	s1, s14
 8001530:	eeb0 1a67 	vmov.f32	s2, s15
 8001534:	3740      	adds	r7, #64	; 0x40
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800153c:	b5b0      	push	{r4, r5, r7, lr}
 800153e:	b096      	sub	sp, #88	; 0x58
 8001540:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001542:	f003 ff9d 	bl	8005480 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001546:	f000 f8a1 	bl	800168c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800154a:	f000 fda9 	bl	80020a0 <MX_GPIO_Init>
  MX_DMA_Init();
 800154e:	f000 fd87 	bl	8002060 <MX_DMA_Init>
  MX_TIM2_Init();
 8001552:	f000 fabb 	bl	8001acc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001556:	f000 fd05 	bl	8001f64 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 800155a:	f000 f9f7 	bl	800194c <MX_I2C1_Init>
  MX_I2C2_Init();
 800155e:	f000 fa23 	bl	80019a8 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001562:	f000 fa4f 	bl	8001a04 <MX_I2C3_Init>
  MX_TIM3_Init();
 8001566:	f000 fb21 	bl	8001bac <MX_TIM3_Init>
  MX_TIM4_Init();
 800156a:	f000 fbcd 	bl	8001d08 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 800156e:	f000 fccf 	bl	8001f10 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001572:	f000 fd21 	bl	8001fb8 <MX_USART3_UART_Init>
  MX_SPI2_Init();
 8001576:	f000 fa73 	bl	8001a60 <MX_SPI2_Init>
  MX_USART6_UART_Init();
 800157a:	f000 fd47 	bl	800200c <MX_USART6_UART_Init>
  MX_ADC1_Init();
 800157e:	f000 f8ef 	bl	8001760 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001582:	f000 f93f 	bl	8001804 <MX_ADC2_Init>
  MX_ADC3_Init();
 8001586:	f000 f98f 	bl	80018a8 <MX_ADC3_Init>
  MX_TIM6_Init();
 800158a:	f000 fc31 	bl	8001df0 <MX_TIM6_Init>
  MX_TIM7_Init();
 800158e:	f000 fc65 	bl	8001e5c <MX_TIM7_Init>
  MX_TIM10_Init();
 8001592:	f000 fc99 	bl	8001ec8 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */




  __HAL_SPI_ENABLE(&hspi2);
 8001596:	4b32      	ldr	r3, [pc, #200]	; (8001660 <main+0x124>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	4b30      	ldr	r3, [pc, #192]	; (8001660 <main+0x124>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015a4:	601a      	str	r2, [r3, #0]
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_1  );
 80015a6:	2100      	movs	r1, #0
 80015a8:	482e      	ldr	r0, [pc, #184]	; (8001664 <main+0x128>)
 80015aa:	f007 fca5 	bl	8008ef8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_2  );
 80015ae:	2104      	movs	r1, #4
 80015b0:	482c      	ldr	r0, [pc, #176]	; (8001664 <main+0x128>)
 80015b2:	f007 fca1 	bl	8008ef8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_3  );
 80015b6:	2108      	movs	r1, #8
 80015b8:	482a      	ldr	r0, [pc, #168]	; (8001664 <main+0x128>)
 80015ba:	f007 fc9d 	bl	8008ef8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start  ( &htim3,  TIM_CHANNEL_4  );
 80015be:	210c      	movs	r1, #12
 80015c0:	4828      	ldr	r0, [pc, #160]	; (8001664 <main+0x128>)
 80015c2:	f007 fc99 	bl	8008ef8 <HAL_TIM_PWM_Start>

  HAL_TIM_Base_Start  ( &htim10 );
 80015c6:	4828      	ldr	r0, [pc, #160]	; (8001668 <main+0x12c>)
 80015c8:	f007 fb64 	bl	8008c94 <HAL_TIM_Base_Start>
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  telemetria_Queue = xQueueCreate( 3, 3*sizeof( float ) );
 80015cc:	2200      	movs	r2, #0
 80015ce:	210c      	movs	r1, #12
 80015d0:	2003      	movs	r0, #3
 80015d2:	f00c fef3 	bl	800e3bc <xQueueGenericCreate>
 80015d6:	4603      	mov	r3, r0
 80015d8:	4a24      	ldr	r2, [pc, #144]	; (800166c <main+0x130>)
 80015da:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityBelowNormal, 0, 500);
 80015dc:	4b24      	ldr	r3, [pc, #144]	; (8001670 <main+0x134>)
 80015de:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80015e2:	461d      	mov	r5, r3
 80015e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80015ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80015f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80015f4:	2100      	movs	r1, #0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f00c fd63 	bl	800e0c2 <osThreadCreate>
 80015fc:	4603      	mov	r3, r0
 80015fe:	4a1d      	ldr	r2, [pc, #116]	; (8001674 <main+0x138>)
 8001600:	6013      	str	r3, [r2, #0]

  /* definition and creation of Data_Reading */
  osThreadDef(Data_Reading, Start_Data_Reading, osPriorityNormal, 0, 600);
 8001602:	4b1d      	ldr	r3, [pc, #116]	; (8001678 <main+0x13c>)
 8001604:	f107 0420 	add.w	r4, r7, #32
 8001608:	461d      	mov	r5, r3
 800160a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800160c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800160e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001612:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Data_ReadingHandle = osThreadCreate(osThread(Data_Reading), NULL);
 8001616:	f107 0320 	add.w	r3, r7, #32
 800161a:	2100      	movs	r1, #0
 800161c:	4618      	mov	r0, r3
 800161e:	f00c fd50 	bl	800e0c2 <osThreadCreate>
 8001622:	4603      	mov	r3, r0
 8001624:	4a15      	ldr	r2, [pc, #84]	; (800167c <main+0x140>)
 8001626:	6013      	str	r3, [r2, #0]

  /* definition and creation of Orientation_cal */
  osThreadDef(Orientation_cal, Start_Orientation, osPriorityBelowNormal, 0, 200);
 8001628:	4b15      	ldr	r3, [pc, #84]	; (8001680 <main+0x144>)
 800162a:	1d3c      	adds	r4, r7, #4
 800162c:	461d      	mov	r5, r3
 800162e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001630:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001632:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001636:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Orientation_calHandle = osThreadCreate(osThread(Orientation_cal), NULL);
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	2100      	movs	r1, #0
 800163e:	4618      	mov	r0, r3
 8001640:	f00c fd3f 	bl	800e0c2 <osThreadCreate>
 8001644:	4603      	mov	r3, r0
 8001646:	4a0f      	ldr	r2, [pc, #60]	; (8001684 <main+0x148>)
 8001648:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800164a:	f00c fd33 	bl	800e0b4 <osKernelStart>

  while (1)
  {


	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 800164e:	2108      	movs	r1, #8
 8001650:	480d      	ldr	r0, [pc, #52]	; (8001688 <main+0x14c>)
 8001652:	f005 f8d6 	bl	8006802 <HAL_GPIO_TogglePin>

	  HAL_Delay(3);
 8001656:	2003      	movs	r0, #3
 8001658:	f003 ff84 	bl	8005564 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 800165c:	e7f7      	b.n	800164e <main+0x112>
 800165e:	bf00      	nop
 8001660:	20000634 	.word	0x20000634
 8001664:	200006d4 	.word	0x200006d4
 8001668:	200007f4 	.word	0x200007f4
 800166c:	20002b54 	.word	0x20002b54
 8001670:	08015424 	.word	0x08015424
 8001674:	200009ac 	.word	0x200009ac
 8001678:	08015440 	.word	0x08015440
 800167c:	200009b0 	.word	0x200009b0
 8001680:	0801545c 	.word	0x0801545c
 8001684:	200009b4 	.word	0x200009b4
 8001688:	40020400 	.word	0x40020400

0800168c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b094      	sub	sp, #80	; 0x50
 8001690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001692:	f107 0320 	add.w	r3, r7, #32
 8001696:	2230      	movs	r2, #48	; 0x30
 8001698:	2100      	movs	r1, #0
 800169a:	4618      	mov	r0, r3
 800169c:	f00e fd66 	bl	801016c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
 80016a8:	605a      	str	r2, [r3, #4]
 80016aa:	609a      	str	r2, [r3, #8]
 80016ac:	60da      	str	r2, [r3, #12]
 80016ae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b0:	2300      	movs	r3, #0
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	4b28      	ldr	r3, [pc, #160]	; (8001758 <SystemClock_Config+0xcc>)
 80016b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b8:	4a27      	ldr	r2, [pc, #156]	; (8001758 <SystemClock_Config+0xcc>)
 80016ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016be:	6413      	str	r3, [r2, #64]	; 0x40
 80016c0:	4b25      	ldr	r3, [pc, #148]	; (8001758 <SystemClock_Config+0xcc>)
 80016c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c8:	60bb      	str	r3, [r7, #8]
 80016ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016cc:	2300      	movs	r3, #0
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	4b22      	ldr	r3, [pc, #136]	; (800175c <SystemClock_Config+0xd0>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4a21      	ldr	r2, [pc, #132]	; (800175c <SystemClock_Config+0xd0>)
 80016d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016da:	6013      	str	r3, [r2, #0]
 80016dc:	4b1f      	ldr	r3, [pc, #124]	; (800175c <SystemClock_Config+0xd0>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016e4:	607b      	str	r3, [r7, #4]
 80016e6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016e8:	2301      	movs	r3, #1
 80016ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016f0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016f2:	2302      	movs	r3, #2
 80016f4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80016fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80016fc:	2304      	movs	r3, #4
 80016fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001700:	23a8      	movs	r3, #168	; 0xa8
 8001702:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001704:	2302      	movs	r3, #2
 8001706:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001708:	2304      	movs	r3, #4
 800170a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800170c:	f107 0320 	add.w	r3, r7, #32
 8001710:	4618      	mov	r0, r3
 8001712:	f006 f997 	bl	8007a44 <HAL_RCC_OscConfig>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800171c:	f002 f8f6 	bl	800390c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001720:	230f      	movs	r3, #15
 8001722:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001724:	2302      	movs	r3, #2
 8001726:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001728:	2300      	movs	r3, #0
 800172a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800172c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001730:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001732:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001736:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001738:	f107 030c 	add.w	r3, r7, #12
 800173c:	2105      	movs	r1, #5
 800173e:	4618      	mov	r0, r3
 8001740:	f006 fbf8 	bl	8007f34 <HAL_RCC_ClockConfig>
 8001744:	4603      	mov	r3, r0
 8001746:	2b00      	cmp	r3, #0
 8001748:	d001      	beq.n	800174e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800174a:	f002 f8df 	bl	800390c <Error_Handler>
  }
}
 800174e:	bf00      	nop
 8001750:	3750      	adds	r7, #80	; 0x50
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800
 800175c:	40007000 	.word	0x40007000

08001760 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001766:	463b      	mov	r3, r7
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001772:	4b21      	ldr	r3, [pc, #132]	; (80017f8 <MX_ADC1_Init+0x98>)
 8001774:	4a21      	ldr	r2, [pc, #132]	; (80017fc <MX_ADC1_Init+0x9c>)
 8001776:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8001778:	4b1f      	ldr	r3, [pc, #124]	; (80017f8 <MX_ADC1_Init+0x98>)
 800177a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800177e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001780:	4b1d      	ldr	r3, [pc, #116]	; (80017f8 <MX_ADC1_Init+0x98>)
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001786:	4b1c      	ldr	r3, [pc, #112]	; (80017f8 <MX_ADC1_Init+0x98>)
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800178c:	4b1a      	ldr	r3, [pc, #104]	; (80017f8 <MX_ADC1_Init+0x98>)
 800178e:	2200      	movs	r2, #0
 8001790:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001792:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <MX_ADC1_Init+0x98>)
 8001794:	2200      	movs	r2, #0
 8001796:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800179a:	4b17      	ldr	r3, [pc, #92]	; (80017f8 <MX_ADC1_Init+0x98>)
 800179c:	2200      	movs	r2, #0
 800179e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017a0:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017a2:	4a17      	ldr	r2, [pc, #92]	; (8001800 <MX_ADC1_Init+0xa0>)
 80017a4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017a6:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80017ac:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017ae:	2201      	movs	r2, #1
 80017b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80017b2:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017ba:	4b0f      	ldr	r3, [pc, #60]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017bc:	2201      	movs	r2, #1
 80017be:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017c0:	480d      	ldr	r0, [pc, #52]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017c2:	f003 fef3 	bl	80055ac <HAL_ADC_Init>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80017cc:	f002 f89e 	bl	800390c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80017d0:	2305      	movs	r3, #5
 80017d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80017d4:	2301      	movs	r3, #1
 80017d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80017d8:	2300      	movs	r3, #0
 80017da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017dc:	463b      	mov	r3, r7
 80017de:	4619      	mov	r1, r3
 80017e0:	4805      	ldr	r0, [pc, #20]	; (80017f8 <MX_ADC1_Init+0x98>)
 80017e2:	f003 ff27 	bl	8005634 <HAL_ADC_ConfigChannel>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80017ec:	f002 f88e 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80017f0:	bf00      	nop
 80017f2:	3710      	adds	r7, #16
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20000460 	.word	0x20000460
 80017fc:	40012000 	.word	0x40012000
 8001800:	0f000001 	.word	0x0f000001

08001804 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800180a:	463b      	mov	r3, r7
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	605a      	str	r2, [r3, #4]
 8001812:	609a      	str	r2, [r3, #8]
 8001814:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001816:	4b21      	ldr	r3, [pc, #132]	; (800189c <MX_ADC2_Init+0x98>)
 8001818:	4a21      	ldr	r2, [pc, #132]	; (80018a0 <MX_ADC2_Init+0x9c>)
 800181a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800181c:	4b1f      	ldr	r3, [pc, #124]	; (800189c <MX_ADC2_Init+0x98>)
 800181e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001822:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001824:	4b1d      	ldr	r3, [pc, #116]	; (800189c <MX_ADC2_Init+0x98>)
 8001826:	2200      	movs	r2, #0
 8001828:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800182a:	4b1c      	ldr	r3, [pc, #112]	; (800189c <MX_ADC2_Init+0x98>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001830:	4b1a      	ldr	r3, [pc, #104]	; (800189c <MX_ADC2_Init+0x98>)
 8001832:	2200      	movs	r2, #0
 8001834:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001836:	4b19      	ldr	r3, [pc, #100]	; (800189c <MX_ADC2_Init+0x98>)
 8001838:	2200      	movs	r2, #0
 800183a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800183e:	4b17      	ldr	r3, [pc, #92]	; (800189c <MX_ADC2_Init+0x98>)
 8001840:	2200      	movs	r2, #0
 8001842:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001844:	4b15      	ldr	r3, [pc, #84]	; (800189c <MX_ADC2_Init+0x98>)
 8001846:	4a17      	ldr	r2, [pc, #92]	; (80018a4 <MX_ADC2_Init+0xa0>)
 8001848:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800184a:	4b14      	ldr	r3, [pc, #80]	; (800189c <MX_ADC2_Init+0x98>)
 800184c:	2200      	movs	r2, #0
 800184e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001850:	4b12      	ldr	r3, [pc, #72]	; (800189c <MX_ADC2_Init+0x98>)
 8001852:	2201      	movs	r2, #1
 8001854:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001856:	4b11      	ldr	r3, [pc, #68]	; (800189c <MX_ADC2_Init+0x98>)
 8001858:	2200      	movs	r2, #0
 800185a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800185e:	4b0f      	ldr	r3, [pc, #60]	; (800189c <MX_ADC2_Init+0x98>)
 8001860:	2201      	movs	r2, #1
 8001862:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001864:	480d      	ldr	r0, [pc, #52]	; (800189c <MX_ADC2_Init+0x98>)
 8001866:	f003 fea1 	bl	80055ac <HAL_ADC_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001870:	f002 f84c 	bl	800390c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001874:	2304      	movs	r3, #4
 8001876:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001878:	2301      	movs	r3, #1
 800187a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800187c:	2300      	movs	r3, #0
 800187e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001880:	463b      	mov	r3, r7
 8001882:	4619      	mov	r1, r3
 8001884:	4805      	ldr	r0, [pc, #20]	; (800189c <MX_ADC2_Init+0x98>)
 8001886:	f003 fed5 	bl	8005634 <HAL_ADC_ConfigChannel>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001890:	f002 f83c 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001894:	bf00      	nop
 8001896:	3710      	adds	r7, #16
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	200004a8 	.word	0x200004a8
 80018a0:	40012100 	.word	0x40012100
 80018a4:	0f000001 	.word	0x0f000001

080018a8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018ae:	463b      	mov	r3, r7
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80018ba:	4b21      	ldr	r3, [pc, #132]	; (8001940 <MX_ADC3_Init+0x98>)
 80018bc:	4a21      	ldr	r2, [pc, #132]	; (8001944 <MX_ADC3_Init+0x9c>)
 80018be:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 80018c0:	4b1f      	ldr	r3, [pc, #124]	; (8001940 <MX_ADC3_Init+0x98>)
 80018c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80018c6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80018c8:	4b1d      	ldr	r3, [pc, #116]	; (8001940 <MX_ADC3_Init+0x98>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80018ce:	4b1c      	ldr	r3, [pc, #112]	; (8001940 <MX_ADC3_Init+0x98>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80018d4:	4b1a      	ldr	r3, [pc, #104]	; (8001940 <MX_ADC3_Init+0x98>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80018da:	4b19      	ldr	r3, [pc, #100]	; (8001940 <MX_ADC3_Init+0x98>)
 80018dc:	2200      	movs	r2, #0
 80018de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018e2:	4b17      	ldr	r3, [pc, #92]	; (8001940 <MX_ADC3_Init+0x98>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018e8:	4b15      	ldr	r3, [pc, #84]	; (8001940 <MX_ADC3_Init+0x98>)
 80018ea:	4a17      	ldr	r2, [pc, #92]	; (8001948 <MX_ADC3_Init+0xa0>)
 80018ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018ee:	4b14      	ldr	r3, [pc, #80]	; (8001940 <MX_ADC3_Init+0x98>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80018f4:	4b12      	ldr	r3, [pc, #72]	; (8001940 <MX_ADC3_Init+0x98>)
 80018f6:	2201      	movs	r2, #1
 80018f8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80018fa:	4b11      	ldr	r3, [pc, #68]	; (8001940 <MX_ADC3_Init+0x98>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001902:	4b0f      	ldr	r3, [pc, #60]	; (8001940 <MX_ADC3_Init+0x98>)
 8001904:	2201      	movs	r2, #1
 8001906:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001908:	480d      	ldr	r0, [pc, #52]	; (8001940 <MX_ADC3_Init+0x98>)
 800190a:	f003 fe4f 	bl	80055ac <HAL_ADC_Init>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8001914:	f001 fffa 	bl	800390c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001918:	230d      	movs	r3, #13
 800191a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800191c:	2301      	movs	r3, #1
 800191e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001920:	2300      	movs	r3, #0
 8001922:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001924:	463b      	mov	r3, r7
 8001926:	4619      	mov	r1, r3
 8001928:	4805      	ldr	r0, [pc, #20]	; (8001940 <MX_ADC3_Init+0x98>)
 800192a:	f003 fe83 	bl	8005634 <HAL_ADC_ConfigChannel>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001934:	f001 ffea 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001938:	bf00      	nop
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	200004f0 	.word	0x200004f0
 8001944:	40012200 	.word	0x40012200
 8001948:	0f000001 	.word	0x0f000001

0800194c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001950:	4b12      	ldr	r3, [pc, #72]	; (800199c <MX_I2C1_Init+0x50>)
 8001952:	4a13      	ldr	r2, [pc, #76]	; (80019a0 <MX_I2C1_Init+0x54>)
 8001954:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001956:	4b11      	ldr	r3, [pc, #68]	; (800199c <MX_I2C1_Init+0x50>)
 8001958:	4a12      	ldr	r2, [pc, #72]	; (80019a4 <MX_I2C1_Init+0x58>)
 800195a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800195c:	4b0f      	ldr	r3, [pc, #60]	; (800199c <MX_I2C1_Init+0x50>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001962:	4b0e      	ldr	r3, [pc, #56]	; (800199c <MX_I2C1_Init+0x50>)
 8001964:	2200      	movs	r2, #0
 8001966:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001968:	4b0c      	ldr	r3, [pc, #48]	; (800199c <MX_I2C1_Init+0x50>)
 800196a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800196e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001970:	4b0a      	ldr	r3, [pc, #40]	; (800199c <MX_I2C1_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001976:	4b09      	ldr	r3, [pc, #36]	; (800199c <MX_I2C1_Init+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800197c:	4b07      	ldr	r3, [pc, #28]	; (800199c <MX_I2C1_Init+0x50>)
 800197e:	2200      	movs	r2, #0
 8001980:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001982:	4b06      	ldr	r3, [pc, #24]	; (800199c <MX_I2C1_Init+0x50>)
 8001984:	2200      	movs	r2, #0
 8001986:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001988:	4804      	ldr	r0, [pc, #16]	; (800199c <MX_I2C1_Init+0x50>)
 800198a:	f004 ff6d 	bl	8006868 <HAL_I2C_Init>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001994:	f001 ffba 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000538 	.word	0x20000538
 80019a0:	40005400 	.word	0x40005400
 80019a4:	00061a80 	.word	0x00061a80

080019a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019ac:	4b12      	ldr	r3, [pc, #72]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019ae:	4a13      	ldr	r2, [pc, #76]	; (80019fc <MX_I2C2_Init+0x54>)
 80019b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80019b2:	4b11      	ldr	r3, [pc, #68]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019b4:	4a12      	ldr	r2, [pc, #72]	; (8001a00 <MX_I2C2_Init+0x58>)
 80019b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019b8:	4b0f      	ldr	r3, [pc, #60]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80019be:	4b0e      	ldr	r3, [pc, #56]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019c6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019ca:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019cc:	4b0a      	ldr	r3, [pc, #40]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80019d2:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019d8:	4b07      	ldr	r3, [pc, #28]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80019e4:	4804      	ldr	r0, [pc, #16]	; (80019f8 <MX_I2C2_Init+0x50>)
 80019e6:	f004 ff3f 	bl	8006868 <HAL_I2C_Init>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80019f0:	f001 ff8c 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019f4:	bf00      	nop
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	2000058c 	.word	0x2000058c
 80019fc:	40005800 	.word	0x40005800
 8001a00:	00061a80 	.word	0x00061a80

08001a04 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001a08:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a0a:	4a13      	ldr	r2, [pc, #76]	; (8001a58 <MX_I2C3_Init+0x54>)
 8001a0c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 8001a0e:	4b11      	ldr	r3, [pc, #68]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a10:	4a12      	ldr	r2, [pc, #72]	; (8001a5c <MX_I2C3_Init+0x58>)
 8001a12:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a20:	4b0c      	ldr	r3, [pc, #48]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a26:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a28:	4b0a      	ldr	r3, [pc, #40]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001a2e:	4b09      	ldr	r3, [pc, #36]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a34:	4b07      	ldr	r3, [pc, #28]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a3a:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001a40:	4804      	ldr	r0, [pc, #16]	; (8001a54 <MX_I2C3_Init+0x50>)
 8001a42:	f004 ff11 	bl	8006868 <HAL_I2C_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001a4c:	f001 ff5e 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001a50:	bf00      	nop
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	200005e0 	.word	0x200005e0
 8001a58:	40005c00 	.word	0x40005c00
 8001a5c:	00061a80 	.word	0x00061a80

08001a60 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001a64:	4b17      	ldr	r3, [pc, #92]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a66:	4a18      	ldr	r2, [pc, #96]	; (8001ac8 <MX_SPI2_Init+0x68>)
 8001a68:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001a6a:	4b16      	ldr	r3, [pc, #88]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a70:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001a72:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a7e:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a84:	4b0f      	ldr	r3, [pc, #60]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a90:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001a92:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a94:	2220      	movs	r2, #32
 8001a96:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a98:	4b0a      	ldr	r3, [pc, #40]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a9e:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aa4:	4b07      	ldr	r3, [pc, #28]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001aaa:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001aac:	220a      	movs	r2, #10
 8001aae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ab0:	4804      	ldr	r0, [pc, #16]	; (8001ac4 <MX_SPI2_Init+0x64>)
 8001ab2:	f006 fc5f 	bl	8008374 <HAL_SPI_Init>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001abc:	f001 ff26 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20000634 	.word	0x20000634
 8001ac8:	40003800 	.word	0x40003800

08001acc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b08a      	sub	sp, #40	; 0x28
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ad2:	f107 0318 	add.w	r3, r7, #24
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	601a      	str	r2, [r3, #0]
 8001ada:	605a      	str	r2, [r3, #4]
 8001adc:	609a      	str	r2, [r3, #8]
 8001ade:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae0:	f107 0310 	add.w	r3, r7, #16
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001aea:	463b      	mov	r3, r7
 8001aec:	2200      	movs	r2, #0
 8001aee:	601a      	str	r2, [r3, #0]
 8001af0:	605a      	str	r2, [r3, #4]
 8001af2:	609a      	str	r2, [r3, #8]
 8001af4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001af6:	4b2c      	ldr	r3, [pc, #176]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001af8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001afc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8001afe:	4b2a      	ldr	r3, [pc, #168]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b00:	2253      	movs	r2, #83	; 0x53
 8001b02:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b04:	4b28      	ldr	r3, [pc, #160]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8001b0a:	4b27      	ldr	r3, [pc, #156]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b0c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b10:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b12:	4b25      	ldr	r3, [pc, #148]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b18:	4b23      	ldr	r3, [pc, #140]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b1e:	4822      	ldr	r0, [pc, #136]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b20:	f007 f868 	bl	8008bf4 <HAL_TIM_Base_Init>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001b2a:	f001 feef 	bl	800390c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b32:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001b34:	f107 0318 	add.w	r3, r7, #24
 8001b38:	4619      	mov	r1, r3
 8001b3a:	481b      	ldr	r0, [pc, #108]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b3c:	f007 fd64 	bl	8009608 <HAL_TIM_ConfigClockSource>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001b46:	f001 fee1 	bl	800390c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001b4a:	4817      	ldr	r0, [pc, #92]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b4c:	f007 fa9c 	bl	8009088 <HAL_TIM_IC_Init>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d001      	beq.n	8001b5a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001b56:	f001 fed9 	bl	800390c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b62:	f107 0310 	add.w	r3, r7, #16
 8001b66:	4619      	mov	r1, r3
 8001b68:	480f      	ldr	r0, [pc, #60]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b6a:	f008 fb85 	bl	800a278 <HAL_TIMEx_MasterConfigSynchronization>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8001b74:	f001 feca 	bl	800390c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b80:	2300      	movs	r3, #0
 8001b82:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001b88:	463b      	mov	r3, r7
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	4806      	ldr	r0, [pc, #24]	; (8001ba8 <MX_TIM2_Init+0xdc>)
 8001b90:	f007 fbdb 	bl	800934a <HAL_TIM_IC_ConfigChannel>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001b9a:	f001 feb7 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b9e:	bf00      	nop
 8001ba0:	3728      	adds	r7, #40	; 0x28
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	2000068c 	.word	0x2000068c

08001bac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b092      	sub	sp, #72	; 0x48
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bb2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001bc0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd0:	f107 031c 	add.w	r3, r7, #28
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bda:	463b      	mov	r3, r7
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
 8001be8:	615a      	str	r2, [r3, #20]
 8001bea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bec:	4b44      	ldr	r3, [pc, #272]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001bee:	4a45      	ldr	r2, [pc, #276]	; (8001d04 <MX_TIM3_Init+0x158>)
 8001bf0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7-1;
 8001bf2:	4b43      	ldr	r3, [pc, #268]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001bf4:	2206      	movs	r2, #6
 8001bf6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf8:	4b41      	ldr	r3, [pc, #260]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001bfe:	4b40      	ldr	r3, [pc, #256]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c00:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c06:	4b3e      	ldr	r3, [pc, #248]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c0c:	4b3c      	ldr	r3, [pc, #240]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c12:	483b      	ldr	r0, [pc, #236]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c14:	f006 ffee 	bl	8008bf4 <HAL_TIM_Base_Init>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001c1e:	f001 fe75 	bl	800390c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c26:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c28:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4834      	ldr	r0, [pc, #208]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c30:	f007 fcea 	bl	8009608 <HAL_TIM_ConfigClockSource>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001c3a:	f001 fe67 	bl	800390c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c3e:	4830      	ldr	r0, [pc, #192]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c40:	f007 f900 	bl	8008e44 <HAL_TIM_PWM_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8001c4a:	f001 fe5f 	bl	800390c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8001c52:	2330      	movs	r3, #48	; 0x30
 8001c54:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001c56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	4828      	ldr	r0, [pc, #160]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c5e:	f007 fd9a 	bl	8009796 <HAL_TIM_SlaveConfigSynchro>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 8001c68:	f001 fe50 	bl	800390c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c70:	2300      	movs	r3, #0
 8001c72:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c74:	f107 031c 	add.w	r3, r7, #28
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4821      	ldr	r0, [pc, #132]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001c7c:	f008 fafc 	bl	800a278 <HAL_TIMEx_MasterConfigSynchronization>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001c86:	f001 fe41 	bl	800390c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c8a:	2360      	movs	r3, #96	; 0x60
 8001c8c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c92:	2300      	movs	r3, #0
 8001c94:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c96:	2300      	movs	r3, #0
 8001c98:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c9a:	463b      	mov	r3, r7
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4817      	ldr	r0, [pc, #92]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001ca2:	f007 fbef 	bl	8009484 <HAL_TIM_PWM_ConfigChannel>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001cac:	f001 fe2e 	bl	800390c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001cb0:	463b      	mov	r3, r7
 8001cb2:	2204      	movs	r2, #4
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	4812      	ldr	r0, [pc, #72]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001cb8:	f007 fbe4 	bl	8009484 <HAL_TIM_PWM_ConfigChannel>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8001cc2:	f001 fe23 	bl	800390c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cc6:	463b      	mov	r3, r7
 8001cc8:	2208      	movs	r2, #8
 8001cca:	4619      	mov	r1, r3
 8001ccc:	480c      	ldr	r0, [pc, #48]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001cce:	f007 fbd9 	bl	8009484 <HAL_TIM_PWM_ConfigChannel>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d001      	beq.n	8001cdc <MX_TIM3_Init+0x130>
  {
    Error_Handler();
 8001cd8:	f001 fe18 	bl	800390c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001cdc:	463b      	mov	r3, r7
 8001cde:	220c      	movs	r2, #12
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4807      	ldr	r0, [pc, #28]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001ce4:	f007 fbce 	bl	8009484 <HAL_TIM_PWM_ConfigChannel>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_TIM3_Init+0x146>
  {
    Error_Handler();
 8001cee:	f001 fe0d 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001cf2:	4803      	ldr	r0, [pc, #12]	; (8001d00 <MX_TIM3_Init+0x154>)
 8001cf4:	f002 f8cc 	bl	8003e90 <HAL_TIM_MspPostInit>

}
 8001cf8:	bf00      	nop
 8001cfa:	3748      	adds	r7, #72	; 0x48
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	200006d4 	.word	0x200006d4
 8001d04:	40000400 	.word	0x40000400

08001d08 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b08e      	sub	sp, #56	; 0x38
 8001d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d0e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d12:	2200      	movs	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	605a      	str	r2, [r3, #4]
 8001d18:	609a      	str	r2, [r3, #8]
 8001d1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d1c:	f107 0320 	add.w	r3, r7, #32
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]
 8001d2e:	609a      	str	r2, [r3, #8]
 8001d30:	60da      	str	r2, [r3, #12]
 8001d32:	611a      	str	r2, [r3, #16]
 8001d34:	615a      	str	r2, [r3, #20]
 8001d36:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d38:	4b2b      	ldr	r3, [pc, #172]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d3a:	4a2c      	ldr	r2, [pc, #176]	; (8001dec <MX_TIM4_Init+0xe4>)
 8001d3c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001d3e:	4b2a      	ldr	r3, [pc, #168]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d44:	4b28      	ldr	r3, [pc, #160]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001d4a:	4b27      	ldr	r3, [pc, #156]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d50:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d52:	4b25      	ldr	r3, [pc, #148]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d58:	4b23      	ldr	r3, [pc, #140]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d5e:	4822      	ldr	r0, [pc, #136]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d60:	f006 ff48 	bl	8008bf4 <HAL_TIM_Base_Init>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001d6a:	f001 fdcf 	bl	800390c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d72:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001d74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001d78:	4619      	mov	r1, r3
 8001d7a:	481b      	ldr	r0, [pc, #108]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d7c:	f007 fc44 	bl	8009608 <HAL_TIM_ConfigClockSource>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001d86:	f001 fdc1 	bl	800390c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001d8a:	4817      	ldr	r0, [pc, #92]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001d8c:	f007 f85a 	bl	8008e44 <HAL_TIM_PWM_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001d96:	f001 fdb9 	bl	800390c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001da2:	f107 0320 	add.w	r3, r7, #32
 8001da6:	4619      	mov	r1, r3
 8001da8:	480f      	ldr	r0, [pc, #60]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001daa:	f008 fa65 	bl	800a278 <HAL_TIMEx_MasterConfigSynchronization>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001db4:	f001 fdaa 	bl	800390c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001db8:	2360      	movs	r3, #96	; 0x60
 8001dba:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001dc8:	1d3b      	adds	r3, r7, #4
 8001dca:	2200      	movs	r2, #0
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4806      	ldr	r0, [pc, #24]	; (8001de8 <MX_TIM4_Init+0xe0>)
 8001dd0:	f007 fb58 	bl	8009484 <HAL_TIM_PWM_ConfigChannel>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001dda:	f001 fd97 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001dde:	bf00      	nop
 8001de0:	3738      	adds	r7, #56	; 0x38
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	2000071c 	.word	0x2000071c
 8001dec:	40000800 	.word	0x40000800

08001df0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df6:	463b      	mov	r3, r7
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001dfe:	4b15      	ldr	r3, [pc, #84]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e00:	4a15      	ldr	r2, [pc, #84]	; (8001e58 <MX_TIM6_Init+0x68>)
 8001e02:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 8001e04:	4b13      	ldr	r3, [pc, #76]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e06:	2253      	movs	r2, #83	; 0x53
 8001e08:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0a:	4b12      	ldr	r3, [pc, #72]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65000;
 8001e10:	4b10      	ldr	r3, [pc, #64]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e12:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8001e16:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e18:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001e1e:	480d      	ldr	r0, [pc, #52]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e20:	f006 fee8 	bl	8008bf4 <HAL_TIM_Base_Init>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001e2a:	f001 fd6f 	bl	800390c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e32:	2300      	movs	r3, #0
 8001e34:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e36:	463b      	mov	r3, r7
 8001e38:	4619      	mov	r1, r3
 8001e3a:	4806      	ldr	r0, [pc, #24]	; (8001e54 <MX_TIM6_Init+0x64>)
 8001e3c:	f008 fa1c 	bl	800a278 <HAL_TIMEx_MasterConfigSynchronization>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d001      	beq.n	8001e4a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001e46:	f001 fd61 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20000764 	.word	0x20000764
 8001e58:	40001000 	.word	0x40001000

08001e5c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e62:	463b      	mov	r3, r7
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001e6a:	4b15      	ldr	r3, [pc, #84]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e6c:	4a15      	ldr	r2, [pc, #84]	; (8001ec4 <MX_TIM7_Init+0x68>)
 8001e6e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 85-1;
 8001e70:	4b13      	ldr	r3, [pc, #76]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e72:	2254      	movs	r2, #84	; 0x54
 8001e74:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e76:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 8001e7c:	4b10      	ldr	r3, [pc, #64]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e7e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e82:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e84:	4b0e      	ldr	r3, [pc, #56]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001e8a:	480d      	ldr	r0, [pc, #52]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001e8c:	f006 feb2 	bl	8008bf4 <HAL_TIM_Base_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8001e96:	f001 fd39 	bl	800390c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001ea2:	463b      	mov	r3, r7
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4806      	ldr	r0, [pc, #24]	; (8001ec0 <MX_TIM7_Init+0x64>)
 8001ea8:	f008 f9e6 	bl	800a278 <HAL_TIMEx_MasterConfigSynchronization>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8001eb2:	f001 fd2b 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	200007ac 	.word	0x200007ac
 8001ec4:	40001400 	.word	0x40001400

08001ec8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001ecc:	4b0e      	ldr	r3, [pc, #56]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001ece:	4a0f      	ldr	r2, [pc, #60]	; (8001f0c <MX_TIM10_Init+0x44>)
 8001ed0:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 8001ed2:	4b0d      	ldr	r3, [pc, #52]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001ed4:	22a7      	movs	r2, #167	; 0xa7
 8001ed6:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed8:	4b0b      	ldr	r3, [pc, #44]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001ede:	4b0a      	ldr	r3, [pc, #40]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001ee0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ee4:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ee6:	4b08      	ldr	r3, [pc, #32]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eec:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001ef2:	4805      	ldr	r0, [pc, #20]	; (8001f08 <MX_TIM10_Init+0x40>)
 8001ef4:	f006 fe7e 	bl	8008bf4 <HAL_TIM_Base_Init>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001efe:	f001 fd05 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	200007f4 	.word	0x200007f4
 8001f0c:	40014400 	.word	0x40014400

08001f10 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f14:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f16:	4a11      	ldr	r2, [pc, #68]	; (8001f5c <MX_USART1_UART_Init+0x4c>)
 8001f18:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 420000;
 8001f1a:	4b0f      	ldr	r3, [pc, #60]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f1c:	4a10      	ldr	r2, [pc, #64]	; (8001f60 <MX_USART1_UART_Init+0x50>)
 8001f1e:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f20:	4b0d      	ldr	r3, [pc, #52]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f26:	4b0c      	ldr	r3, [pc, #48]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f2c:	4b0a      	ldr	r3, [pc, #40]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f32:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f34:	220c      	movs	r2, #12
 8001f36:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f38:	4b07      	ldr	r3, [pc, #28]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f3e:	4b06      	ldr	r3, [pc, #24]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f44:	4804      	ldr	r0, [pc, #16]	; (8001f58 <MX_USART1_UART_Init+0x48>)
 8001f46:	f008 fa27 	bl	800a398 <HAL_UART_Init>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_USART1_UART_Init+0x44>
  {
    Error_Handler();
 8001f50:	f001 fcdc 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	2000083c 	.word	0x2000083c
 8001f5c:	40011000 	.word	0x40011000
 8001f60:	000668a0 	.word	0x000668a0

08001f64 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f68:	4b11      	ldr	r3, [pc, #68]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f6a:	4a12      	ldr	r2, [pc, #72]	; (8001fb4 <MX_USART2_UART_Init+0x50>)
 8001f6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f6e:	4b10      	ldr	r3, [pc, #64]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f70:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f76:	4b0e      	ldr	r3, [pc, #56]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f78:	2200      	movs	r2, #0
 8001f7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f82:	4b0b      	ldr	r3, [pc, #44]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f88:	4b09      	ldr	r3, [pc, #36]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f8a:	220c      	movs	r2, #12
 8001f8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f8e:	4b08      	ldr	r3, [pc, #32]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f94:	4b06      	ldr	r3, [pc, #24]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f9a:	4805      	ldr	r0, [pc, #20]	; (8001fb0 <MX_USART2_UART_Init+0x4c>)
 8001f9c:	f008 f9fc 	bl	800a398 <HAL_UART_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fa6:	f001 fcb1 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001faa:	bf00      	nop
 8001fac:	bd80      	pop	{r7, pc}
 8001fae:	bf00      	nop
 8001fb0:	20000880 	.word	0x20000880
 8001fb4:	40004400 	.word	0x40004400

08001fb8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001fbc:	4b11      	ldr	r3, [pc, #68]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fbe:	4a12      	ldr	r2, [pc, #72]	; (8002008 <MX_USART3_UART_Init+0x50>)
 8001fc0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001fc2:	4b10      	ldr	r3, [pc, #64]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001fc8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fca:	4b0e      	ldr	r3, [pc, #56]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fd0:	4b0c      	ldr	r3, [pc, #48]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fd6:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fdc:	4b09      	ldr	r3, [pc, #36]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fde:	220c      	movs	r2, #12
 8001fe0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fe2:	4b08      	ldr	r3, [pc, #32]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe8:	4b06      	ldr	r3, [pc, #24]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fee:	4805      	ldr	r0, [pc, #20]	; (8002004 <MX_USART3_UART_Init+0x4c>)
 8001ff0:	f008 f9d2 	bl	800a398 <HAL_UART_Init>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001ffa:	f001 fc87 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	200008c4 	.word	0x200008c4
 8002008:	40004800 	.word	0x40004800

0800200c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002010:	4b11      	ldr	r3, [pc, #68]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002012:	4a12      	ldr	r2, [pc, #72]	; (800205c <MX_USART6_UART_Init+0x50>)
 8002014:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002016:	4b10      	ldr	r3, [pc, #64]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002018:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800201c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800201e:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002020:	2200      	movs	r2, #0
 8002022:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002024:	4b0c      	ldr	r3, [pc, #48]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002026:	2200      	movs	r2, #0
 8002028:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800202a:	4b0b      	ldr	r3, [pc, #44]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 800202c:	2200      	movs	r2, #0
 800202e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002030:	4b09      	ldr	r3, [pc, #36]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002032:	220c      	movs	r2, #12
 8002034:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002036:	4b08      	ldr	r3, [pc, #32]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002038:	2200      	movs	r2, #0
 800203a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800203c:	4b06      	ldr	r3, [pc, #24]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 800203e:	2200      	movs	r2, #0
 8002040:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002042:	4805      	ldr	r0, [pc, #20]	; (8002058 <MX_USART6_UART_Init+0x4c>)
 8002044:	f008 f9a8 	bl	800a398 <HAL_UART_Init>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800204e:	f001 fc5d 	bl	800390c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002052:	bf00      	nop
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	20000908 	.word	0x20000908
 800205c:	40011400 	.word	0x40011400

08002060 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	607b      	str	r3, [r7, #4]
 800206a:	4b0c      	ldr	r3, [pc, #48]	; (800209c <MX_DMA_Init+0x3c>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	4a0b      	ldr	r2, [pc, #44]	; (800209c <MX_DMA_Init+0x3c>)
 8002070:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002074:	6313      	str	r3, [r2, #48]	; 0x30
 8002076:	4b09      	ldr	r3, [pc, #36]	; (800209c <MX_DMA_Init+0x3c>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800207e:	607b      	str	r3, [r7, #4]
 8002080:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002082:	2200      	movs	r2, #0
 8002084:	2105      	movs	r1, #5
 8002086:	203a      	movs	r0, #58	; 0x3a
 8002088:	f003 fdcd 	bl	8005c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800208c:	203a      	movs	r0, #58	; 0x3a
 800208e:	f003 fde6 	bl	8005c5e <HAL_NVIC_EnableIRQ>

}
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800

080020a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08a      	sub	sp, #40	; 0x28
 80020a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a6:	f107 0314 	add.w	r3, r7, #20
 80020aa:	2200      	movs	r2, #0
 80020ac:	601a      	str	r2, [r3, #0]
 80020ae:	605a      	str	r2, [r3, #4]
 80020b0:	609a      	str	r2, [r3, #8]
 80020b2:	60da      	str	r2, [r3, #12]
 80020b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020b6:	2300      	movs	r3, #0
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	4b6d      	ldr	r3, [pc, #436]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020be:	4a6c      	ldr	r2, [pc, #432]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020c0:	f043 0304 	orr.w	r3, r3, #4
 80020c4:	6313      	str	r3, [r2, #48]	; 0x30
 80020c6:	4b6a      	ldr	r3, [pc, #424]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ca:	f003 0304 	and.w	r3, r3, #4
 80020ce:	613b      	str	r3, [r7, #16]
 80020d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	4b66      	ldr	r3, [pc, #408]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	4a65      	ldr	r2, [pc, #404]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020e0:	6313      	str	r3, [r2, #48]	; 0x30
 80020e2:	4b63      	ldr	r3, [pc, #396]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ee:	2300      	movs	r3, #0
 80020f0:	60bb      	str	r3, [r7, #8]
 80020f2:	4b5f      	ldr	r3, [pc, #380]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	4a5e      	ldr	r2, [pc, #376]	; (8002270 <MX_GPIO_Init+0x1d0>)
 80020f8:	f043 0301 	orr.w	r3, r3, #1
 80020fc:	6313      	str	r3, [r2, #48]	; 0x30
 80020fe:	4b5c      	ldr	r3, [pc, #368]	; (8002270 <MX_GPIO_Init+0x1d0>)
 8002100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	607b      	str	r3, [r7, #4]
 800210e:	4b58      	ldr	r3, [pc, #352]	; (8002270 <MX_GPIO_Init+0x1d0>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002112:	4a57      	ldr	r2, [pc, #348]	; (8002270 <MX_GPIO_Init+0x1d0>)
 8002114:	f043 0302 	orr.w	r3, r3, #2
 8002118:	6313      	str	r3, [r2, #48]	; 0x30
 800211a:	4b55      	ldr	r3, [pc, #340]	; (8002270 <MX_GPIO_Init+0x1d0>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211e:	f003 0302 	and.w	r3, r3, #2
 8002122:	607b      	str	r3, [r7, #4]
 8002124:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002126:	2300      	movs	r3, #0
 8002128:	603b      	str	r3, [r7, #0]
 800212a:	4b51      	ldr	r3, [pc, #324]	; (8002270 <MX_GPIO_Init+0x1d0>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	4a50      	ldr	r2, [pc, #320]	; (8002270 <MX_GPIO_Init+0x1d0>)
 8002130:	f043 0308 	orr.w	r3, r3, #8
 8002134:	6313      	str	r3, [r2, #48]	; 0x30
 8002136:	4b4e      	ldr	r3, [pc, #312]	; (8002270 <MX_GPIO_Init+0x1d0>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	f003 0308 	and.w	r3, r3, #8
 800213e:	603b      	str	r3, [r7, #0]
 8002140:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TRIG_Pin|GNSS_RST_Pin, GPIO_PIN_RESET);
 8002142:	2200      	movs	r2, #0
 8002144:	f248 0102 	movw	r1, #32770	; 0x8002
 8002148:	484a      	ldr	r0, [pc, #296]	; (8002274 <MX_GPIO_Init+0x1d4>)
 800214a:	f004 fb41 	bl	80067d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CS_GYRO_Pin|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 800214e:	2200      	movs	r2, #0
 8002150:	f241 0118 	movw	r1, #4120	; 0x1018
 8002154:	4848      	ldr	r0, [pc, #288]	; (8002278 <MX_GPIO_Init+0x1d8>)
 8002156:	f004 fb3b 	bl	80067d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_ACC_GPIO_Port, CS_ACC_Pin, GPIO_PIN_RESET);
 800215a:	2200      	movs	r2, #0
 800215c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002160:	4846      	ldr	r0, [pc, #280]	; (800227c <MX_GPIO_Init+0x1dc>)
 8002162:	f004 fb35 	bl	80067d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8002166:	2200      	movs	r2, #0
 8002168:	2104      	movs	r1, #4
 800216a:	4845      	ldr	r0, [pc, #276]	; (8002280 <MX_GPIO_Init+0x1e0>)
 800216c:	f004 fb30 	bl	80067d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IT_MAGN_Pin BUTTON_Pin */
  GPIO_InitStruct.Pin = IT_MAGN_Pin|BUTTON_Pin;
 8002170:	f242 0301 	movw	r3, #8193	; 0x2001
 8002174:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002176:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800217a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217c:	2300      	movs	r3, #0
 800217e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002180:	f107 0314 	add.w	r3, r7, #20
 8002184:	4619      	mov	r1, r3
 8002186:	483d      	ldr	r0, [pc, #244]	; (800227c <MX_GPIO_Init+0x1dc>)
 8002188:	f004 f986 	bl	8006498 <HAL_GPIO_Init>

  /*Configure GPIO pins : TRIG_Pin GNSS_RST_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin|GNSS_RST_Pin;
 800218c:	f248 0302 	movw	r3, #32770	; 0x8002
 8002190:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002192:	2301      	movs	r3, #1
 8002194:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002196:	2300      	movs	r3, #0
 8002198:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800219a:	2300      	movs	r3, #0
 800219c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219e:	f107 0314 	add.w	r3, r7, #20
 80021a2:	4619      	mov	r1, r3
 80021a4:	4833      	ldr	r0, [pc, #204]	; (8002274 <MX_GPIO_Init+0x1d4>)
 80021a6:	f004 f977 	bl	8006498 <HAL_GPIO_Init>

  /*Configure GPIO pin : IT_PRESS_Pin */
  GPIO_InitStruct.Pin = IT_PRESS_Pin;
 80021aa:	2304      	movs	r3, #4
 80021ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80021ae:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80021b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IT_PRESS_GPIO_Port, &GPIO_InitStruct);
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	4619      	mov	r1, r3
 80021be:	482e      	ldr	r0, [pc, #184]	; (8002278 <MX_GPIO_Init+0x1d8>)
 80021c0:	f004 f96a 	bl	8006498 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_GYRO_Pin PB3 PB4 */
  GPIO_InitStruct.Pin = CS_GYRO_Pin|GPIO_PIN_3|GPIO_PIN_4;
 80021c4:	f241 0318 	movw	r3, #4120	; 0x1018
 80021c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ca:	2301      	movs	r3, #1
 80021cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ce:	2300      	movs	r3, #0
 80021d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d2:	2300      	movs	r3, #0
 80021d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d6:	f107 0314 	add.w	r3, r7, #20
 80021da:	4619      	mov	r1, r3
 80021dc:	4826      	ldr	r0, [pc, #152]	; (8002278 <MX_GPIO_Init+0x1d8>)
 80021de:	f004 f95b 	bl	8006498 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_ACC_Pin */
  GPIO_InitStruct.Pin = CS_ACC_Pin;
 80021e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80021e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021e8:	2301      	movs	r3, #1
 80021ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f0:	2300      	movs	r3, #0
 80021f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_ACC_GPIO_Port, &GPIO_InitStruct);
 80021f4:	f107 0314 	add.w	r3, r7, #20
 80021f8:	4619      	mov	r1, r3
 80021fa:	4820      	ldr	r0, [pc, #128]	; (800227c <MX_GPIO_Init+0x1dc>)
 80021fc:	f004 f94c 	bl	8006498 <HAL_GPIO_Init>

  /*Configure GPIO pins : IT_GYRO_Pin IT_ACC_Pin */
  GPIO_InitStruct.Pin = IT_GYRO_Pin|IT_ACC_Pin;
 8002200:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002204:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002206:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800220a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	2300      	movs	r3, #0
 800220e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	4619      	mov	r1, r3
 8002216:	4817      	ldr	r0, [pc, #92]	; (8002274 <MX_GPIO_Init+0x1d4>)
 8002218:	f004 f93e 	bl	8006498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800221c:	2304      	movs	r3, #4
 800221e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002220:	2301      	movs	r3, #1
 8002222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002224:	2300      	movs	r3, #0
 8002226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002228:	2300      	movs	r3, #0
 800222a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800222c:	f107 0314 	add.w	r3, r7, #20
 8002230:	4619      	mov	r1, r3
 8002232:	4813      	ldr	r0, [pc, #76]	; (8002280 <MX_GPIO_Init+0x1e0>)
 8002234:	f004 f930 	bl	8006498 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002238:	2200      	movs	r2, #0
 800223a:	2105      	movs	r1, #5
 800223c:	2006      	movs	r0, #6
 800223e:	f003 fcf2 	bl	8005c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002242:	2006      	movs	r0, #6
 8002244:	f003 fd0b 	bl	8005c5e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002248:	2200      	movs	r2, #0
 800224a:	2105      	movs	r1, #5
 800224c:	2008      	movs	r0, #8
 800224e:	f003 fcea 	bl	8005c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002252:	2008      	movs	r0, #8
 8002254:	f003 fd03 	bl	8005c5e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8002258:	2200      	movs	r2, #0
 800225a:	2105      	movs	r1, #5
 800225c:	2028      	movs	r0, #40	; 0x28
 800225e:	f003 fce2 	bl	8005c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002262:	2028      	movs	r0, #40	; 0x28
 8002264:	f003 fcfb 	bl	8005c5e <HAL_NVIC_EnableIRQ>

}
 8002268:	bf00      	nop
 800226a:	3728      	adds	r7, #40	; 0x28
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40023800 	.word	0x40023800
 8002274:	40020000 	.word	0x40020000
 8002278:	40020400 	.word	0x40020400
 800227c:	40020800 	.word	0x40020800
 8002280:	40020c00 	.word	0x40020c00

08002284 <set_config>:

/* USER CODE BEGIN 4 */
static int8_t set_config(struct bmm150_dev *dev) {
 8002284:	b580      	push	{r7, lr}
 8002286:	b088      	sub	sp, #32
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    struct bmm150_settings settings;

    /* Set powermode as normal mode */
    settings.pwr_mode = BMM150_POWERMODE_NORMAL;
 800228c:	2300      	movs	r3, #0
 800228e:	737b      	strb	r3, [r7, #13]
    rslt = bmm150_set_op_mode(&settings, dev);
 8002290:	f107 030c 	add.w	r3, r7, #12
 8002294:	6879      	ldr	r1, [r7, #4]
 8002296:	4618      	mov	r0, r3
 8002298:	f00a fe80 	bl	800cf9c <bmm150_set_op_mode>
 800229c:	4603      	mov	r3, r0
 800229e:	77fb      	strb	r3, [r7, #31]
    bmm150_error_codes_print_result("bmm150_set_op_mode", rslt);
 80022a0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80022a4:	4619      	mov	r1, r3
 80022a6:	481d      	ldr	r0, [pc, #116]	; (800231c <set_config+0x98>)
 80022a8:	f00b fec8 	bl	800e03c <bmm150_error_codes_print_result>

    if (rslt == BMM150_OK) {
 80022ac:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d12d      	bne.n	8002310 <set_config+0x8c>
        /* Setting the preset mode as Low power mode
         * i.e. data rate = 10Hz, XY-rep = 1, Z-rep = 2
         */
        settings.preset_mode = BMM150_PRESETMODE_HIGHACCURACY;                  // TODO Change it to the desired preset
 80022b4:	2303      	movs	r3, #3
 80022b6:	747b      	strb	r3, [r7, #17]
        rslt = bmm150_set_presetmode(&settings, dev);
 80022b8:	f107 030c 	add.w	r3, r7, #12
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	4618      	mov	r0, r3
 80022c0:	f00a fed8 	bl	800d074 <bmm150_set_presetmode>
 80022c4:	4603      	mov	r3, r0
 80022c6:	77fb      	strb	r3, [r7, #31]
        settings.data_rate = BMM150_DATA_RATE_30HZ;                             // TODO Change it to the desired ODR
 80022c8:	2307      	movs	r3, #7
 80022ca:	73bb      	strb	r3, [r7, #14]
        bmm150_set_sensor_settings(BMM150_SEL_DATA_RATE, &settings, dev);
 80022cc:	f107 030c 	add.w	r3, r7, #12
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	4619      	mov	r1, r3
 80022d4:	2001      	movs	r0, #1
 80022d6:	f00a ff37 	bl	800d148 <bmm150_set_sensor_settings>
        bmm150_error_codes_print_result("bmm150_set_presetmode", rslt);
 80022da:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80022de:	4619      	mov	r1, r3
 80022e0:	480f      	ldr	r0, [pc, #60]	; (8002320 <set_config+0x9c>)
 80022e2:	f00b feab 	bl	800e03c <bmm150_error_codes_print_result>

        if (rslt == BMM150_OK) {
 80022e6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d110      	bne.n	8002310 <set_config+0x8c>
            /* Map the data interrupt pin */
            settings.int_settings.drdy_pin_en = 0x01;
 80022ee:	2301      	movs	r3, #1
 80022f0:	74bb      	strb	r3, [r7, #18]
            rslt = bmm150_set_sensor_settings(BMM150_SEL_DRDY_PIN_EN, &settings, dev);
 80022f2:	f107 030c 	add.w	r3, r7, #12
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	4619      	mov	r1, r3
 80022fa:	2010      	movs	r0, #16
 80022fc:	f00a ff24 	bl	800d148 <bmm150_set_sensor_settings>
 8002300:	4603      	mov	r3, r0
 8002302:	77fb      	strb	r3, [r7, #31]
            bmm150_error_codes_print_result("bmm150_set_sensor_settings", rslt);
 8002304:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002308:	4619      	mov	r1, r3
 800230a:	4806      	ldr	r0, [pc, #24]	; (8002324 <set_config+0xa0>)
 800230c:	f00b fe96 	bl	800e03c <bmm150_error_codes_print_result>
        }
    }

    return rslt;
 8002310:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3720      	adds	r7, #32
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	08015478 	.word	0x08015478
 8002320:	0801548c 	.word	0x0801548c
 8002324:	080154a4 	.word	0x080154a4

08002328 <HAL_GPIO_EXTI_Callback>:

    return reversed;
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == BUTTON_Pin) {
 8002332:	88fb      	ldrh	r3, [r7, #6]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d11c      	bne.n	8002372 <HAL_GPIO_EXTI_Callback+0x4a>
		if(state == 4){state = 5;}
 8002338:	4b1a      	ldr	r3, [pc, #104]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b04      	cmp	r3, #4
 800233e:	d102      	bne.n	8002346 <HAL_GPIO_EXTI_Callback+0x1e>
 8002340:	4b18      	ldr	r3, [pc, #96]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002342:	2205      	movs	r2, #5
 8002344:	701a      	strb	r2, [r3, #0]
		if(state == 3){state = 4;}
 8002346:	4b17      	ldr	r3, [pc, #92]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002348:	781b      	ldrb	r3, [r3, #0]
 800234a:	2b03      	cmp	r3, #3
 800234c:	d102      	bne.n	8002354 <HAL_GPIO_EXTI_Callback+0x2c>
 800234e:	4b15      	ldr	r3, [pc, #84]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002350:	2204      	movs	r2, #4
 8002352:	701a      	strb	r2, [r3, #0]
		if(state == 2){state = 3;}
 8002354:	4b13      	ldr	r3, [pc, #76]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	2b02      	cmp	r3, #2
 800235a:	d102      	bne.n	8002362 <HAL_GPIO_EXTI_Callback+0x3a>
 800235c:	4b11      	ldr	r3, [pc, #68]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800235e:	2203      	movs	r2, #3
 8002360:	701a      	strb	r2, [r3, #0]
		if(state == 1){state = 2;}
 8002362:	4b10      	ldr	r3, [pc, #64]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d104      	bne.n	8002374 <HAL_GPIO_EXTI_Callback+0x4c>
 800236a:	4b0e      	ldr	r3, [pc, #56]	; (80023a4 <HAL_GPIO_EXTI_Callback+0x7c>)
 800236c:	2202      	movs	r2, #2
 800236e:	701a      	strb	r2, [r3, #0]
 8002370:	e000      	b.n	8002374 <HAL_GPIO_EXTI_Callback+0x4c>
	  } else {
	      __NOP();
 8002372:	bf00      	nop
	  }

	if(GPIO_Pin == IT_ACC_Pin) {
 8002374:	88fb      	ldrh	r3, [r7, #6]
 8002376:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800237a:	d103      	bne.n	8002384 <HAL_GPIO_EXTI_Callback+0x5c>

	 readstart = 1;
 800237c:	4b0a      	ldr	r3, [pc, #40]	; (80023a8 <HAL_GPIO_EXTI_Callback+0x80>)
 800237e:	2201      	movs	r2, #1
 8002380:	701a      	strb	r2, [r3, #0]
 8002382:	e000      	b.n	8002386 <HAL_GPIO_EXTI_Callback+0x5e>
  } else {
      __NOP();
 8002384:	bf00      	nop
  }
  if(GPIO_Pin == IT_MAGN_Pin) {
 8002386:	88fb      	ldrh	r3, [r7, #6]
 8002388:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800238c:	d103      	bne.n	8002396 <HAL_GPIO_EXTI_Callback+0x6e>
  	 //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);

  	 billent = 1;
 800238e:	4b07      	ldr	r3, [pc, #28]	; (80023ac <HAL_GPIO_EXTI_Callback+0x84>)
 8002390:	2201      	movs	r2, #1
 8002392:	701a      	strb	r2, [r3, #0]
    } else {
        __NOP();
    }
}
 8002394:	e000      	b.n	8002398 <HAL_GPIO_EXTI_Callback+0x70>
        __NOP();
 8002396:	bf00      	nop
}
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr
 80023a4:	20000009 	.word	0x20000009
 80023a8:	20000008 	.word	0x20000008
 80023ac:	20000a50 	.word	0x20000a50

080023b0 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
	if (htim == &htim2 )
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	4a47      	ldr	r2, [pc, #284]	; (80024d8 <HAL_TIM_IC_CaptureCallback+0x128>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	f040 8083 	bne.w	80024c8 <HAL_TIM_IC_CaptureCallback+0x118>
	  {
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 80023c2:	2110      	movs	r1, #16
 80023c4:	4845      	ldr	r0, [pc, #276]	; (80024dc <HAL_TIM_IC_CaptureCallback+0x12c>)
 80023c6:	f004 fa1c 	bl	8006802 <HAL_GPIO_TogglePin>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	7f1b      	ldrb	r3, [r3, #28]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d17a      	bne.n	80024c8 <HAL_TIM_IC_CaptureCallback+0x118>
		{
			if (Is_First_Captured==0) // if the first value is not captured
 80023d2:	4b43      	ldr	r3, [pc, #268]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x130>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d11a      	bne.n	8002410 <HAL_TIM_IC_CaptureCallback+0x60>
			{
				IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80023da:	2100      	movs	r1, #0
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f007 fa1d 	bl	800981c <HAL_TIM_ReadCapturedValue>
 80023e2:	4603      	mov	r3, r0
 80023e4:	4a3f      	ldr	r2, [pc, #252]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x134>)
 80023e6:	6013      	str	r3, [r2, #0]
				Is_First_Captured = 1;  // set the first captured as true
 80023e8:	4b3d      	ldr	r3, [pc, #244]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x130>)
 80023ea:	2201      	movs	r2, #1
 80023ec:	701a      	strb	r2, [r3, #0]
				// Now change the polarity to falling edge
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	6a1a      	ldr	r2, [r3, #32]
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f022 020a 	bic.w	r2, r2, #10
 80023fc:	621a      	str	r2, [r3, #32]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	6a1a      	ldr	r2, [r3, #32]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f042 0202 	orr.w	r2, r2, #2
 800240c:	621a      	str	r2, [r3, #32]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
				//__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_CC1);
			}
		}
	  }
}
 800240e:	e05b      	b.n	80024c8 <HAL_TIM_IC_CaptureCallback+0x118>
			else if (Is_First_Captured==1)   // if the first is already captured
 8002410:	4b33      	ldr	r3, [pc, #204]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x130>)
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	2b01      	cmp	r3, #1
 8002416:	d157      	bne.n	80024c8 <HAL_TIM_IC_CaptureCallback+0x118>
				IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8002418:	2100      	movs	r1, #0
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f007 f9fe 	bl	800981c <HAL_TIM_ReadCapturedValue>
 8002420:	4603      	mov	r3, r0
 8002422:	4a31      	ldr	r2, [pc, #196]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002424:	6013      	str	r3, [r2, #0]
				__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2200      	movs	r2, #0
 800242c:	625a      	str	r2, [r3, #36]	; 0x24
				if (IC_Val2 > IC_Val1)
 800242e:	4b2e      	ldr	r3, [pc, #184]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	4b2c      	ldr	r3, [pc, #176]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	429a      	cmp	r2, r3
 8002438:	d907      	bls.n	800244a <HAL_TIM_IC_CaptureCallback+0x9a>
					Difference = IC_Val2-IC_Val1;
 800243a:	4b2b      	ldr	r3, [pc, #172]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x138>)
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	4b29      	ldr	r3, [pc, #164]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x134>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	4a29      	ldr	r2, [pc, #164]	; (80024ec <HAL_TIM_IC_CaptureCallback+0x13c>)
 8002446:	6013      	str	r3, [r2, #0]
 8002448:	e00f      	b.n	800246a <HAL_TIM_IC_CaptureCallback+0xba>
				else if (IC_Val1 > IC_Val2)
 800244a:	4b26      	ldr	r3, [pc, #152]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x134>)
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	4b26      	ldr	r3, [pc, #152]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d909      	bls.n	800246a <HAL_TIM_IC_CaptureCallback+0xba>
					Difference = (0xffff - IC_Val1) + IC_Val2;
 8002456:	4b24      	ldr	r3, [pc, #144]	; (80024e8 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	4b22      	ldr	r3, [pc, #136]	; (80024e4 <HAL_TIM_IC_CaptureCallback+0x134>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8002464:	33ff      	adds	r3, #255	; 0xff
 8002466:	4a21      	ldr	r2, [pc, #132]	; (80024ec <HAL_TIM_IC_CaptureCallback+0x13c>)
 8002468:	6013      	str	r3, [r2, #0]
				Distance = Difference * .34/2;
 800246a:	4b20      	ldr	r3, [pc, #128]	; (80024ec <HAL_TIM_IC_CaptureCallback+0x13c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe f848 	bl	8000504 <__aeabi_ui2d>
 8002474:	a316      	add	r3, pc, #88	; (adr r3, 80024d0 <HAL_TIM_IC_CaptureCallback+0x120>)
 8002476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247a:	f7fe f8bd 	bl	80005f8 <__aeabi_dmul>
 800247e:	4602      	mov	r2, r0
 8002480:	460b      	mov	r3, r1
 8002482:	4610      	mov	r0, r2
 8002484:	4619      	mov	r1, r3
 8002486:	f04f 0200 	mov.w	r2, #0
 800248a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800248e:	f7fe f9dd 	bl	800084c <__aeabi_ddiv>
 8002492:	4602      	mov	r2, r0
 8002494:	460b      	mov	r3, r1
 8002496:	4610      	mov	r0, r2
 8002498:	4619      	mov	r1, r3
 800249a:	f7fe fb85 	bl	8000ba8 <__aeabi_d2uiz>
 800249e:	4603      	mov	r3, r0
 80024a0:	b2da      	uxtb	r2, r3
 80024a2:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <HAL_TIM_IC_CaptureCallback+0x140>)
 80024a4:	701a      	strb	r2, [r3, #0]
				Is_First_Captured = 0; // set it back to false
 80024a6:	4b0e      	ldr	r3, [pc, #56]	; (80024e0 <HAL_TIM_IC_CaptureCallback+0x130>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	701a      	strb	r2, [r3, #0]
				__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	6a1a      	ldr	r2, [r3, #32]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f022 020a 	bic.w	r2, r2, #10
 80024ba:	621a      	str	r2, [r3, #32]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6a12      	ldr	r2, [r2, #32]
 80024c6:	621a      	str	r2, [r3, #32]
}
 80024c8:	bf00      	nop
 80024ca:	3708      	adds	r7, #8
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	5c28f5c3 	.word	0x5c28f5c3
 80024d4:	3fd5c28f 	.word	0x3fd5c28f
 80024d8:	2000068c 	.word	0x2000068c
 80024dc:	40020400 	.word	0x40020400
 80024e0:	20000b54 	.word	0x20000b54
 80024e4:	20000b48 	.word	0x20000b48
 80024e8:	20000b4c 	.word	0x20000b4c
 80024ec:	20000b50 	.word	0x20000b50
 80024f0:	20000b55 	.word	0x20000b55

080024f4 <HAL_TIM_PeriodElapsedCallback>:

// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim6 )
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a0b      	ldr	r2, [pc, #44]	; (800252c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d10d      	bne.n	8002520 <HAL_TIM_PeriodElapsedCallback+0x2c>
  {
	  if(timerse == 1){timerse =0;}
 8002504:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d102      	bne.n	8002512 <HAL_TIM_PeriodElapsedCallback+0x1e>
 800250c:	4b08      	ldr	r3, [pc, #32]	; (8002530 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800250e:	2200      	movs	r2, #0
 8002510:	701a      	strb	r2, [r3, #0]
	  if(timerse == 0){timerse =1;}
 8002512:	4b07      	ldr	r3, [pc, #28]	; (8002530 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d102      	bne.n	8002520 <HAL_TIM_PeriodElapsedCallback+0x2c>
 800251a:	4b05      	ldr	r3, [pc, #20]	; (8002530 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800251c:	2201      	movs	r2, #1
 800251e:	701a      	strb	r2, [r3, #0]
  }
  if(htim == &htim7){

  }
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	20000764 	.word	0x20000764
 8002530:	20000b68 	.word	0x20000b68

08002534 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
	if(huart == &huart2){
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a06      	ldr	r2, [pc, #24]	; (8002558 <HAL_UART_TxCpltCallback+0x24>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d102      	bne.n	800254a <HAL_UART_TxCpltCallback+0x16>
			telemetria_data_sent = 1;
 8002544:	4b05      	ldr	r3, [pc, #20]	; (800255c <HAL_UART_TxCpltCallback+0x28>)
 8002546:	2201      	movs	r2, #1
 8002548:	701a      	strb	r2, [r3, #0]
	}
}
 800254a:	bf00      	nop
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
 8002556:	bf00      	nop
 8002558:	20000880 	.word	0x20000880
 800255c:	20000b62 	.word	0x20000b62

08002560 <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
	if(huart ==&huart1){
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4a4b      	ldr	r2, [pc, #300]	; (8002698 <HAL_UART_RxCpltCallback+0x138>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d17b      	bne.n	8002668 <HAL_UART_RxCpltCallback+0x108>
		debug_i = __HAL_TIM_GET_COUNTER(&htim6);
 8002570:	4b4a      	ldr	r3, [pc, #296]	; (800269c <HAL_UART_RxCpltCallback+0x13c>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002576:	461a      	mov	r2, r3
 8002578:	4b49      	ldr	r3, [pc, #292]	; (80026a0 <HAL_UART_RxCpltCallback+0x140>)
 800257a:	601a      	str	r2, [r3, #0]
		if(debug_i < 100){
 800257c:	4b48      	ldr	r3, [pc, #288]	; (80026a0 <HAL_UART_RxCpltCallback+0x140>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	2b63      	cmp	r3, #99	; 0x63
 8002582:	dc0d      	bgt.n	80025a0 <HAL_UART_RxCpltCallback+0x40>
			CRSF_debug[CRSF_i] = UART1_rxBuffer[0];
 8002584:	4b47      	ldr	r3, [pc, #284]	; (80026a4 <HAL_UART_RxCpltCallback+0x144>)
 8002586:	781b      	ldrb	r3, [r3, #0]
 8002588:	461a      	mov	r2, r3
 800258a:	4b47      	ldr	r3, [pc, #284]	; (80026a8 <HAL_UART_RxCpltCallback+0x148>)
 800258c:	7819      	ldrb	r1, [r3, #0]
 800258e:	4b47      	ldr	r3, [pc, #284]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 8002590:	5499      	strb	r1, [r3, r2]
			CRSF_i++;
 8002592:	4b44      	ldr	r3, [pc, #272]	; (80026a4 <HAL_UART_RxCpltCallback+0x144>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	3301      	adds	r3, #1
 8002598:	b2da      	uxtb	r2, r3
 800259a:	4b42      	ldr	r3, [pc, #264]	; (80026a4 <HAL_UART_RxCpltCallback+0x144>)
 800259c:	701a      	strb	r2, [r3, #0]
 800259e:	e05f      	b.n	8002660 <HAL_UART_RxCpltCallback+0x100>
		}
		else{
			if(CRSF_debug[2] == 0x16){
 80025a0:	4b42      	ldr	r3, [pc, #264]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 80025a2:	789b      	ldrb	r3, [r3, #2]
 80025a4:	2b16      	cmp	r3, #22
 80025a6:	d154      	bne.n	8002652 <HAL_UART_RxCpltCallback+0xf2>
				RX_roll = (((uint16_t)(CRSF_debug[4] & 0b00000111)) << 8) + (uint16_t)(CRSF_debug[3]);
 80025a8:	4b40      	ldr	r3, [pc, #256]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 80025aa:	791b      	ldrb	r3, [r3, #4]
 80025ac:	021b      	lsls	r3, r3, #8
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80025b4:	b29a      	uxth	r2, r3
 80025b6:	4b3d      	ldr	r3, [pc, #244]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 80025b8:	78db      	ldrb	r3, [r3, #3]
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	4413      	add	r3, r2
 80025be:	b29a      	uxth	r2, r3
 80025c0:	4b3b      	ldr	r3, [pc, #236]	; (80026b0 <HAL_UART_RxCpltCallback+0x150>)
 80025c2:	801a      	strh	r2, [r3, #0]
				RX_pitch = (((uint16_t)(CRSF_debug[5] & 0b00111111)) << 5) + (((uint16_t)(CRSF_debug[4] & 0b11111000)) >> 3);
 80025c4:	4b39      	ldr	r3, [pc, #228]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 80025c6:	795b      	ldrb	r3, [r3, #5]
 80025c8:	015b      	lsls	r3, r3, #5
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	4b36      	ldr	r3, [pc, #216]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 80025d4:	791b      	ldrb	r3, [r3, #4]
 80025d6:	08db      	lsrs	r3, r3, #3
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	b29b      	uxth	r3, r3
 80025dc:	4413      	add	r3, r2
 80025de:	b29a      	uxth	r2, r3
 80025e0:	4b34      	ldr	r3, [pc, #208]	; (80026b4 <HAL_UART_RxCpltCallback+0x154>)
 80025e2:	801a      	strh	r2, [r3, #0]
				RX_throttle = (((uint16_t)(CRSF_debug[7] & 0b00000001)) << 10)+ (((uint16_t)(CRSF_debug[6])) << 2) + (((uint16_t)(CRSF_debug[5] & 0b11000000)) >> 6);
 80025e4:	4b31      	ldr	r3, [pc, #196]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 80025e6:	79db      	ldrb	r3, [r3, #7]
 80025e8:	029b      	lsls	r3, r3, #10
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	4b2e      	ldr	r3, [pc, #184]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 80025f4:	799b      	ldrb	r3, [r3, #6]
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	4413      	add	r3, r2
 80025fe:	b29a      	uxth	r2, r3
 8002600:	4b2a      	ldr	r3, [pc, #168]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 8002602:	795b      	ldrb	r3, [r3, #5]
 8002604:	099b      	lsrs	r3, r3, #6
 8002606:	b2db      	uxtb	r3, r3
 8002608:	b29b      	uxth	r3, r3
 800260a:	4413      	add	r3, r2
 800260c:	b29a      	uxth	r2, r3
 800260e:	4b2a      	ldr	r3, [pc, #168]	; (80026b8 <HAL_UART_RxCpltCallback+0x158>)
 8002610:	801a      	strh	r2, [r3, #0]
				RX_yaw = (((uint16_t)(CRSF_debug[8] & 0b00001111)) << 7) + (((uint16_t)(CRSF_debug[7] & 0b11111110)) >> 1);
 8002612:	4b26      	ldr	r3, [pc, #152]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 8002614:	7a1b      	ldrb	r3, [r3, #8]
 8002616:	01db      	lsls	r3, r3, #7
 8002618:	b29b      	uxth	r3, r3
 800261a:	f403 63f0 	and.w	r3, r3, #1920	; 0x780
 800261e:	b29a      	uxth	r2, r3
 8002620:	4b22      	ldr	r3, [pc, #136]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 8002622:	79db      	ldrb	r3, [r3, #7]
 8002624:	085b      	lsrs	r3, r3, #1
 8002626:	b2db      	uxtb	r3, r3
 8002628:	b29b      	uxth	r3, r3
 800262a:	4413      	add	r3, r2
 800262c:	b29a      	uxth	r2, r3
 800262e:	4b23      	ldr	r3, [pc, #140]	; (80026bc <HAL_UART_RxCpltCallback+0x15c>)
 8002630:	801a      	strh	r2, [r3, #0]
				RX_arm = (((uint16_t)(CRSF_debug[9] & 0b01111111)) << 4) + (((uint16_t)(CRSF_debug[8] & 0b11110000)) >> 4);
 8002632:	4b1e      	ldr	r3, [pc, #120]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 8002634:	7a5b      	ldrb	r3, [r3, #9]
 8002636:	011b      	lsls	r3, r3, #4
 8002638:	b29b      	uxth	r3, r3
 800263a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800263e:	b29a      	uxth	r2, r3
 8002640:	4b1a      	ldr	r3, [pc, #104]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 8002642:	7a1b      	ldrb	r3, [r3, #8]
 8002644:	091b      	lsrs	r3, r3, #4
 8002646:	b2db      	uxtb	r3, r3
 8002648:	b29b      	uxth	r3, r3
 800264a:	4413      	add	r3, r2
 800264c:	b29a      	uxth	r2, r3
 800264e:	4b1c      	ldr	r3, [pc, #112]	; (80026c0 <HAL_UART_RxCpltCallback+0x160>)
 8002650:	801a      	strh	r2, [r3, #0]
			}
			CRSF_debug[0] = UART1_rxBuffer[0];
 8002652:	4b15      	ldr	r3, [pc, #84]	; (80026a8 <HAL_UART_RxCpltCallback+0x148>)
 8002654:	781a      	ldrb	r2, [r3, #0]
 8002656:	4b15      	ldr	r3, [pc, #84]	; (80026ac <HAL_UART_RxCpltCallback+0x14c>)
 8002658:	701a      	strb	r2, [r3, #0]
			CRSF_i = 1;
 800265a:	4b12      	ldr	r3, [pc, #72]	; (80026a4 <HAL_UART_RxCpltCallback+0x144>)
 800265c:	2201      	movs	r2, #1
 800265e:	701a      	strb	r2, [r3, #0]
		}
		htim6.Instance->CNT = 0;
 8002660:	4b0e      	ldr	r3, [pc, #56]	; (800269c <HAL_UART_RxCpltCallback+0x13c>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2200      	movs	r2, #0
 8002666:	625a      	str	r2, [r3, #36]	; 0x24
	}
	if(huart == &huart2){
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	4a16      	ldr	r2, [pc, #88]	; (80026c4 <HAL_UART_RxCpltCallback+0x164>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d10e      	bne.n	800268e <HAL_UART_RxCpltCallback+0x12e>
		if(uart_telemetria == 1){
 8002670:	4b15      	ldr	r3, [pc, #84]	; (80026c8 <HAL_UART_RxCpltCallback+0x168>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d105      	bne.n	8002684 <HAL_UART_RxCpltCallback+0x124>
			HAL_UART_Receive_IT(&huart2, telem, 11);
 8002678:	220b      	movs	r2, #11
 800267a:	4914      	ldr	r1, [pc, #80]	; (80026cc <HAL_UART_RxCpltCallback+0x16c>)
 800267c:	4811      	ldr	r0, [pc, #68]	; (80026c4 <HAL_UART_RxCpltCallback+0x164>)
 800267e:	f007 ff1d 	bl	800a4bc <HAL_UART_Receive_IT>
		}
		else
			HAL_UART_Receive_IT(&huart2, telem, 11);
	}
}
 8002682:	e004      	b.n	800268e <HAL_UART_RxCpltCallback+0x12e>
			HAL_UART_Receive_IT(&huart2, telem, 11);
 8002684:	220b      	movs	r2, #11
 8002686:	4911      	ldr	r1, [pc, #68]	; (80026cc <HAL_UART_RxCpltCallback+0x16c>)
 8002688:	480e      	ldr	r0, [pc, #56]	; (80026c4 <HAL_UART_RxCpltCallback+0x164>)
 800268a:	f007 ff17 	bl	800a4bc <HAL_UART_Receive_IT>
}
 800268e:	bf00      	nop
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	2000083c 	.word	0x2000083c
 800269c:	20000764 	.word	0x20000764
 80026a0:	20000b64 	.word	0x20000b64
 80026a4:	20002b2c 	.word	0x20002b2c
 80026a8:	20002b30 	.word	0x20002b30
 80026ac:	20002aec 	.word	0x20002aec
 80026b0:	20002b32 	.word	0x20002b32
 80026b4:	20002b34 	.word	0x20002b34
 80026b8:	20002b38 	.word	0x20002b38
 80026bc:	20002b36 	.word	0x20002b36
 80026c0:	20002b3a 	.word	0x20002b3a
 80026c4:	20000880 	.word	0x20000880
 80026c8:	20000b56 	.word	0x20000b56
 80026cc:	20000000 	.word	0x20000000

080026d0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80026d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80026d4:	b094      	sub	sp, #80	; 0x50
 80026d6:	af04      	add	r7, sp, #16
 80026d8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	//HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
//	uint8_t telemetria[8];
	uint8_t telemetria_data[40] = "HELLO WORLD \r\n";
 80026da:	4b6c      	ldr	r3, [pc, #432]	; (800288c <StartDefaultTask+0x1bc>)
 80026dc:	f107 0418 	add.w	r4, r7, #24
 80026e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026e2:	c407      	stmia	r4!, {r0, r1, r2}
 80026e4:	8023      	strh	r3, [r4, #0]
 80026e6:	3402      	adds	r4, #2
 80026e8:	0c1b      	lsrs	r3, r3, #16
 80026ea:	7023      	strb	r3, [r4, #0]
 80026ec:	f107 0327 	add.w	r3, r7, #39	; 0x27
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	605a      	str	r2, [r3, #4]
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	60da      	str	r2, [r3, #12]
 80026fa:	611a      	str	r2, [r3, #16]
 80026fc:	615a      	str	r2, [r3, #20]
 80026fe:	761a      	strb	r2, [r3, #24]


  /* Infinite loop */
  for(;;)
  {
	  if(uart_telemetria == 1){
 8002700:	4b63      	ldr	r3, [pc, #396]	; (8002890 <StartDefaultTask+0x1c0>)
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	2b01      	cmp	r3, #1
 8002706:	f040 8086 	bne.w	8002816 <StartDefaultTask+0x146>
		  if(telem[0] == 'P'){
 800270a:	4b62      	ldr	r3, [pc, #392]	; (8002894 <StartDefaultTask+0x1c4>)
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	2b50      	cmp	r3, #80	; 0x50
 8002710:	d13e      	bne.n	8002790 <StartDefaultTask+0xc0>
			  telem_P = (float)(((uint32_t)telem[1]-48)*1000000+((uint32_t)telem[2]-48)*100000+((uint32_t)telem[3]-48)*10000+((uint32_t)telem[4]-48)*1000+((uint32_t)telem[5]-48)*100+((uint32_t)telem[6]-48)*10+((uint32_t)telem[7]-48))/100000;
 8002712:	4b60      	ldr	r3, [pc, #384]	; (8002894 <StartDefaultTask+0x1c4>)
 8002714:	785b      	ldrb	r3, [r3, #1]
 8002716:	461a      	mov	r2, r3
 8002718:	4b5f      	ldr	r3, [pc, #380]	; (8002898 <StartDefaultTask+0x1c8>)
 800271a:	fb03 f202 	mul.w	r2, r3, r2
 800271e:	4b5d      	ldr	r3, [pc, #372]	; (8002894 <StartDefaultTask+0x1c4>)
 8002720:	789b      	ldrb	r3, [r3, #2]
 8002722:	4619      	mov	r1, r3
 8002724:	4b5d      	ldr	r3, [pc, #372]	; (800289c <StartDefaultTask+0x1cc>)
 8002726:	fb01 f303 	mul.w	r3, r1, r3
 800272a:	441a      	add	r2, r3
 800272c:	4b59      	ldr	r3, [pc, #356]	; (8002894 <StartDefaultTask+0x1c4>)
 800272e:	78db      	ldrb	r3, [r3, #3]
 8002730:	4619      	mov	r1, r3
 8002732:	f242 7310 	movw	r3, #10000	; 0x2710
 8002736:	fb01 f303 	mul.w	r3, r1, r3
 800273a:	441a      	add	r2, r3
 800273c:	4b55      	ldr	r3, [pc, #340]	; (8002894 <StartDefaultTask+0x1c4>)
 800273e:	791b      	ldrb	r3, [r3, #4]
 8002740:	4619      	mov	r1, r3
 8002742:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002746:	fb01 f303 	mul.w	r3, r1, r3
 800274a:	441a      	add	r2, r3
 800274c:	4b51      	ldr	r3, [pc, #324]	; (8002894 <StartDefaultTask+0x1c4>)
 800274e:	795b      	ldrb	r3, [r3, #5]
 8002750:	4619      	mov	r1, r3
 8002752:	2364      	movs	r3, #100	; 0x64
 8002754:	fb01 f303 	mul.w	r3, r1, r3
 8002758:	441a      	add	r2, r3
 800275a:	4b4e      	ldr	r3, [pc, #312]	; (8002894 <StartDefaultTask+0x1c4>)
 800275c:	799b      	ldrb	r3, [r3, #6]
 800275e:	4619      	mov	r1, r3
 8002760:	460b      	mov	r3, r1
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	440b      	add	r3, r1
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	4413      	add	r3, r2
 800276a:	4a4a      	ldr	r2, [pc, #296]	; (8002894 <StartDefaultTask+0x1c4>)
 800276c:	79d2      	ldrb	r2, [r2, #7]
 800276e:	441a      	add	r2, r3
 8002770:	4b4b      	ldr	r3, [pc, #300]	; (80028a0 <StartDefaultTask+0x1d0>)
 8002772:	4413      	add	r3, r2
 8002774:	ee07 3a90 	vmov	s15, r3
 8002778:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800277c:	eddf 6a49 	vldr	s13, [pc, #292]	; 80028a4 <StartDefaultTask+0x1d4>
 8002780:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002784:	4b48      	ldr	r3, [pc, #288]	; (80028a8 <StartDefaultTask+0x1d8>)
 8002786:	edc3 7a00 	vstr	s15, [r3]
			  new_P = 1;
 800278a:	4b48      	ldr	r3, [pc, #288]	; (80028ac <StartDefaultTask+0x1dc>)
 800278c:	2201      	movs	r2, #1
 800278e:	701a      	strb	r2, [r3, #0]
		  }
		  if(telem[0] == 'D'){
 8002790:	4b40      	ldr	r3, [pc, #256]	; (8002894 <StartDefaultTask+0x1c4>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	2b44      	cmp	r3, #68	; 0x44
 8002796:	d13e      	bne.n	8002816 <StartDefaultTask+0x146>
			  telem_D = (float)(((uint32_t)telem[1]-48)*1000000+((uint32_t)telem[2]-48)*100000+((uint32_t)telem[3]-48)*10000+((uint32_t)telem[4]-48)*1000+((uint32_t)telem[5]-48)*100+((uint32_t)telem[6]-48)*10+((uint32_t)telem[7]-48))/100000;
 8002798:	4b3e      	ldr	r3, [pc, #248]	; (8002894 <StartDefaultTask+0x1c4>)
 800279a:	785b      	ldrb	r3, [r3, #1]
 800279c:	461a      	mov	r2, r3
 800279e:	4b3e      	ldr	r3, [pc, #248]	; (8002898 <StartDefaultTask+0x1c8>)
 80027a0:	fb03 f202 	mul.w	r2, r3, r2
 80027a4:	4b3b      	ldr	r3, [pc, #236]	; (8002894 <StartDefaultTask+0x1c4>)
 80027a6:	789b      	ldrb	r3, [r3, #2]
 80027a8:	4619      	mov	r1, r3
 80027aa:	4b3c      	ldr	r3, [pc, #240]	; (800289c <StartDefaultTask+0x1cc>)
 80027ac:	fb01 f303 	mul.w	r3, r1, r3
 80027b0:	441a      	add	r2, r3
 80027b2:	4b38      	ldr	r3, [pc, #224]	; (8002894 <StartDefaultTask+0x1c4>)
 80027b4:	78db      	ldrb	r3, [r3, #3]
 80027b6:	4619      	mov	r1, r3
 80027b8:	f242 7310 	movw	r3, #10000	; 0x2710
 80027bc:	fb01 f303 	mul.w	r3, r1, r3
 80027c0:	441a      	add	r2, r3
 80027c2:	4b34      	ldr	r3, [pc, #208]	; (8002894 <StartDefaultTask+0x1c4>)
 80027c4:	791b      	ldrb	r3, [r3, #4]
 80027c6:	4619      	mov	r1, r3
 80027c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027cc:	fb01 f303 	mul.w	r3, r1, r3
 80027d0:	441a      	add	r2, r3
 80027d2:	4b30      	ldr	r3, [pc, #192]	; (8002894 <StartDefaultTask+0x1c4>)
 80027d4:	795b      	ldrb	r3, [r3, #5]
 80027d6:	4619      	mov	r1, r3
 80027d8:	2364      	movs	r3, #100	; 0x64
 80027da:	fb01 f303 	mul.w	r3, r1, r3
 80027de:	441a      	add	r2, r3
 80027e0:	4b2c      	ldr	r3, [pc, #176]	; (8002894 <StartDefaultTask+0x1c4>)
 80027e2:	799b      	ldrb	r3, [r3, #6]
 80027e4:	4619      	mov	r1, r3
 80027e6:	460b      	mov	r3, r1
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	440b      	add	r3, r1
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	4413      	add	r3, r2
 80027f0:	4a28      	ldr	r2, [pc, #160]	; (8002894 <StartDefaultTask+0x1c4>)
 80027f2:	79d2      	ldrb	r2, [r2, #7]
 80027f4:	441a      	add	r2, r3
 80027f6:	4b2a      	ldr	r3, [pc, #168]	; (80028a0 <StartDefaultTask+0x1d0>)
 80027f8:	4413      	add	r3, r2
 80027fa:	ee07 3a90 	vmov	s15, r3
 80027fe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002802:	eddf 6a28 	vldr	s13, [pc, #160]	; 80028a4 <StartDefaultTask+0x1d4>
 8002806:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800280a:	4b29      	ldr	r3, [pc, #164]	; (80028b0 <StartDefaultTask+0x1e0>)
 800280c:	edc3 7a00 	vstr	s15, [r3]
			  new_D = 1;
 8002810:	4b28      	ldr	r3, [pc, #160]	; (80028b4 <StartDefaultTask+0x1e4>)
 8002812:	2201      	movs	r2, #1
 8002814:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  if (xQueueReceive(telemetria_Queue, (void*)&telemetria_send, 0) == pdTRUE){
 8002816:	4b28      	ldr	r3, [pc, #160]	; (80028b8 <StartDefaultTask+0x1e8>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f107 010c 	add.w	r1, r7, #12
 800281e:	2200      	movs	r2, #0
 8002820:	4618      	mov	r0, r3
 8002822:	f00b ff23 	bl	800e66c <xQueueReceive>
 8002826:	4603      	mov	r3, r0
 8002828:	2b01      	cmp	r3, #1
 800282a:	d12a      	bne.n	8002882 <StartDefaultTask+0x1b2>
//		  sprintf((char*)telemetria_data, "Raw:0,0,0,0,0,0,%d,%d,%d\r\n", (int)((drone_angle[0])*10), (int)((drone_angle[1])*10), (int)(drone_angle[2])*10); //%5.2f
	//	  sprintf((char*)telemetria_data, "Yaw: 115.47\r\n");
		  HAL_UART_Transmit (&huart2, telemetria_data, sizeof (telemetria_data), 200);
*/

		  if(telemetria_data_sent == 1){
 800282c:	4b23      	ldr	r3, [pc, #140]	; (80028bc <StartDefaultTask+0x1ec>)
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	2b01      	cmp	r3, #1
 8002832:	d126      	bne.n	8002882 <StartDefaultTask+0x1b2>
		  			  sprintf((char*)telemetria_data, "%4.3f,%4.3f,%4.3f\r\n", telemetria_send[0], telemetria_send[1], telemetria_send[2]); //%5.2f
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	4618      	mov	r0, r3
 8002838:	f7fd fe86 	bl	8000548 <__aeabi_f2d>
 800283c:	4680      	mov	r8, r0
 800283e:	4689      	mov	r9, r1
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	4618      	mov	r0, r3
 8002844:	f7fd fe80 	bl	8000548 <__aeabi_f2d>
 8002848:	4604      	mov	r4, r0
 800284a:	460d      	mov	r5, r1
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	4618      	mov	r0, r3
 8002850:	f7fd fe7a 	bl	8000548 <__aeabi_f2d>
 8002854:	4602      	mov	r2, r0
 8002856:	460b      	mov	r3, r1
 8002858:	f107 0018 	add.w	r0, r7, #24
 800285c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002860:	e9cd 4500 	strd	r4, r5, [sp]
 8002864:	4642      	mov	r2, r8
 8002866:	464b      	mov	r3, r9
 8002868:	4915      	ldr	r1, [pc, #84]	; (80028c0 <StartDefaultTask+0x1f0>)
 800286a:	f00e f8f1 	bl	8010a50 <siprintf>
//		  			  sprintf((char*)telemetria_data, "%2.2f, %2.2f, %2.2f, %3.2f, %3.2f, %3.2f, %4.1f, %4.1f, %4.1f, %3.1f, %3.1f, %3.1f, %3.1f, %3.1f, %3.1f, %3.1f, %3.1f, %3.1f, %3.1f\r\n", telemetria_send[0], telemetria_send[1], telemetria_send[2], telemetria_send[3], telemetria_send[4], telemetria_send[5], telemetria_send[6], telemetria_send[7], telemetria_send[8], telemetria_send[9], telemetria_send[10], telemetria_send[11], telemetria_send[12],telemetria_send[13], telemetria_send[14], telemetria_send[15], telemetria_send[16], telemetria_send[17], telemetria_send[18]); //%5.2f
		  			  HAL_UART_Transmit_IT(&huart2, telemetria_data, sizeof (telemetria_data));
 800286e:	f107 0318 	add.w	r3, r7, #24
 8002872:	2228      	movs	r2, #40	; 0x28
 8002874:	4619      	mov	r1, r3
 8002876:	4813      	ldr	r0, [pc, #76]	; (80028c4 <StartDefaultTask+0x1f4>)
 8002878:	f007 fddb 	bl	800a432 <HAL_UART_Transmit_IT>
		  			  telemetria_data_sent = 0;
 800287c:	4b0f      	ldr	r3, [pc, #60]	; (80028bc <StartDefaultTask+0x1ec>)
 800287e:	2200      	movs	r2, #0
 8002880:	701a      	strb	r2, [r3, #0]
		  		  }
	  }


	  osDelay(10);
 8002882:	200a      	movs	r0, #10
 8002884:	f00b fc69 	bl	800e15a <osDelay>
	  if(uart_telemetria == 1){
 8002888:	e73a      	b.n	8002700 <StartDefaultTask+0x30>
 800288a:	bf00      	nop
 800288c:	080154d4 	.word	0x080154d4
 8002890:	20000b56 	.word	0x20000b56
 8002894:	20000000 	.word	0x20000000
 8002898:	000f4240 	.word	0x000f4240
 800289c:	000186a0 	.word	0x000186a0
 80028a0:	fcd232b0 	.word	0xfcd232b0
 80028a4:	47c35000 	.word	0x47c35000
 80028a8:	20000b58 	.word	0x20000b58
 80028ac:	20000b60 	.word	0x20000b60
 80028b0:	20000b5c 	.word	0x20000b5c
 80028b4:	20000b61 	.word	0x20000b61
 80028b8:	20002b54 	.word	0x20002b54
 80028bc:	20000b62 	.word	0x20000b62
 80028c0:	080154c0 	.word	0x080154c0
 80028c4:	20000880 	.word	0x20000880

080028c8 <Start_Data_Reading>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Data_Reading */
void Start_Data_Reading(void const * argument)
{
 80028c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028ca:	b0fd      	sub	sp, #500	; 0x1f4
 80028cc:	af06      	add	r7, sp, #24
 80028ce:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 80028d2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80028d6:	6018      	str	r0, [r3, #0]
	//MATLAB calibration
//	FusionVector magneto_offset = {-8.8555, 1.5088, -5.1718};//{-11.8, -5.68, 3.08};
//	FusionMatrix magneto_transform = {0.0022,    0.0038,    0.0205, -0.0210,    0.0041,    0.0015, -0.0038,   -0.0210,    0.0043};

	//Magneto 1.2 calibration
	FusionVector magneto_offset = {-10.254290, 1.8038, -4.628919};
 80028d8:	4a6a      	ldr	r2, [pc, #424]	; (8002a84 <Start_Data_Reading+0x1bc>)
 80028da:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80028de:	ca07      	ldmia	r2, {r0, r1, r2}
 80028e0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	FusionMatrix magneto_transform = {1.030904, 0.011754, -0.008844, 0.011754, 1.040290, -0.000902, -0.008844, -0.000902, 1.008504};
 80028e4:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 80028e8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80028ec:	4a66      	ldr	r2, [pc, #408]	; (8002a88 <Start_Data_Reading+0x1c0>)
 80028ee:	461c      	mov	r4, r3
 80028f0:	4615      	mov	r5, r2
 80028f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028fa:	682b      	ldr	r3, [r5, #0]
 80028fc:	6023      	str	r3, [r4, #0]
//	FusionVector magneto_offset = {0, 0, 0};
//	FusionMatrix magneto_transform = {1,0,0,0,1,0,0,0,1};
	FusionVector magneto_data;

	//pitch angle velocity control params
	float err_pitch = 0;
 80028fe:	f04f 0300 	mov.w	r3, #0
 8002902:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
	float errd_pitch = 0;
 8002906:	f04f 0300 	mov.w	r3, #0
 800290a:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
	float prev_err_pitch = 0;
 800290e:	f04f 0300 	mov.w	r3, #0
 8002912:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
	float control_pitch = 0;
 8002916:	f04f 0300 	mov.w	r3, #0
 800291a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
	float P_pitch = 20;
 800291e:	4b5b      	ldr	r3, [pc, #364]	; (8002a8c <Start_Data_Reading+0x1c4>)
 8002920:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
	float D_pitch = 0.1;
 8002924:	4b5a      	ldr	r3, [pc, #360]	; (8002a90 <Start_Data_Reading+0x1c8>)
 8002926:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198

	//pitch angle control params
	float err_angle_pitch = 0;
 800292a:	f04f 0300 	mov.w	r3, #0
 800292e:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
	float errd_angle_pitch = 0;
 8002932:	f04f 0300 	mov.w	r3, #0
 8002936:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
	float prev_err_angle_pitch = 0;
 800293a:	f04f 0300 	mov.w	r3, #0
 800293e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
	float angle_control_pitch = 0;
 8002942:	f04f 0300 	mov.w	r3, #0
 8002946:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
	float P_angle_pitch = 0.04;
 800294a:	4b52      	ldr	r3, [pc, #328]	; (8002a94 <Start_Data_Reading+0x1cc>)
 800294c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
	float D_angle_pitch = 0.0001;//0.005;
 8002950:	4b51      	ldr	r3, [pc, #324]	; (8002a98 <Start_Data_Reading+0x1d0>)
 8002952:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184

	//roll angle velocity control params
	float err_roll = 0;
 8002956:	f04f 0300 	mov.w	r3, #0
 800295a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
	float errd_roll = 0;
 800295e:	f04f 0300 	mov.w	r3, #0
 8002962:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
	float prev_err_roll = 0;
 8002966:	f04f 0300 	mov.w	r3, #0
 800296a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
	float control_roll = 0;
 800296e:	f04f 0300 	mov.w	r3, #0
 8002972:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
	float P_roll = 5;
 8002976:	4b49      	ldr	r3, [pc, #292]	; (8002a9c <Start_Data_Reading+0x1d4>)
 8002978:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
	float D_roll = 0.1;//0.4
 800297c:	4b44      	ldr	r3, [pc, #272]	; (8002a90 <Start_Data_Reading+0x1c8>)
 800297e:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170

	//roll angle control params
	float P_angle_roll = 0.2;
 8002982:	4b47      	ldr	r3, [pc, #284]	; (8002aa0 <Start_Data_Reading+0x1d8>)
 8002984:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
	float D_angle_roll = 0.0001;//0.005;
 8002988:	4b43      	ldr	r3, [pc, #268]	; (8002a98 <Start_Data_Reading+0x1d0>)
 800298a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
	float err_angle_roll = 0;
 800298e:	f04f 0300 	mov.w	r3, #0
 8002992:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
	float errd_angle_roll = 0;
 8002996:	f04f 0300 	mov.w	r3, #0
 800299a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
	float prev_err_angle_roll = 0;
 800299e:	f04f 0300 	mov.w	r3, #0
 80029a2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
	float angle_control_roll = 0;
 80029a6:	f04f 0300 	mov.w	r3, #0
 80029aa:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c

	//yaw angle velocity control params
	float err_yaw = 0;
 80029ae:	f04f 0300 	mov.w	r3, #0
 80029b2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
	float errd_yaw = 0;
 80029b6:	f04f 0300 	mov.w	r3, #0
 80029ba:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
	float prev_err_yaw = 0;
 80029be:	f04f 0300 	mov.w	r3, #0
 80029c2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	float control_yaw = 0;
 80029c6:	f04f 0300 	mov.w	r3, #0
 80029ca:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
	float P_yaw = 20;
 80029ce:	4b2f      	ldr	r3, [pc, #188]	; (8002a8c <Start_Data_Reading+0x1c4>)
 80029d0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
	float D_yaw = 0.1;
 80029d4:	4b2e      	ldr	r3, [pc, #184]	; (8002a90 <Start_Data_Reading+0x1c8>)
 80029d6:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc

	//yaw angle control params
	float P_angle_yaw = 0.8;//0.04;
 80029da:	4b32      	ldr	r3, [pc, #200]	; (8002aa4 <Start_Data_Reading+0x1dc>)
 80029dc:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
	float D_angle_yaw = 0.000;//0.005;
 80029e0:	f04f 0300 	mov.w	r3, #0
 80029e4:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
	float err_angle_yaw = 0;
 80029e8:	f04f 0300 	mov.w	r3, #0
 80029ec:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
	float errd_angle_yaw = 0;
 80029f0:	f04f 0300 	mov.w	r3, #0
 80029f4:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
	float prev_err_angle_yaw = 0;
 80029f8:	f04f 0300 	mov.w	r3, #0
 80029fc:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	float angle_control_yaw = 0;
 8002a00:	f04f 0300 	mov.w	r3, #0
 8002a04:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c

	float yaw_angle = 0;
 8002a08:	f04f 0300 	mov.w	r3, #0
 8002a0c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
	float prev_euler_yaw = 0;
 8002a10:	f04f 0300 	mov.w	r3, #0
 8002a14:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	int n = 0;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0



	//imu init function
	BMI088_Init(&imu, &hspi2, CS_ACC_GPIO_Port, CS_ACC_Pin, CS_GYRO_GPIO_Port, CS_GYRO_Pin);
 8002a1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a22:	9301      	str	r3, [sp, #4]
 8002a24:	4b20      	ldr	r3, [pc, #128]	; (8002aa8 <Start_Data_Reading+0x1e0>)
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a2c:	4a1f      	ldr	r2, [pc, #124]	; (8002aac <Start_Data_Reading+0x1e4>)
 8002a2e:	4920      	ldr	r1, [pc, #128]	; (8002ab0 <Start_Data_Reading+0x1e8>)
 8002a30:	4820      	ldr	r0, [pc, #128]	; (8002ab4 <Start_Data_Reading+0x1ec>)
 8002a32:	f001 fd21 	bl	8004478 <BMI088_Init>


	//bmp388 pressure sensor init
	bmp._hi2c = &hi2c2;
 8002a36:	4b20      	ldr	r3, [pc, #128]	; (8002ab8 <Start_Data_Reading+0x1f0>)
 8002a38:	4a20      	ldr	r2, [pc, #128]	; (8002abc <Start_Data_Reading+0x1f4>)
 8002a3a:	601a      	str	r2, [r3, #0]


	BMP388_SetTempOS(&bmp, 0);
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	481e      	ldr	r0, [pc, #120]	; (8002ab8 <Start_Data_Reading+0x1f0>)
 8002a40:	f002 f88b 	bl	8004b5a <BMP388_SetTempOS>
	HAL_Delay(10);
 8002a44:	200a      	movs	r0, #10
 8002a46:	f002 fd8d 	bl	8005564 <HAL_Delay>
	BMP388_SetPressOS(&bmp, 0x03); //0 volt, de adatlap alapján 8x-nek megfelelő 0x03 beírva
 8002a4a:	2103      	movs	r1, #3
 8002a4c:	481a      	ldr	r0, [pc, #104]	; (8002ab8 <Start_Data_Reading+0x1f0>)
 8002a4e:	f002 f8a4 	bl	8004b9a <BMP388_SetPressOS>
	HAL_Delay(10);
 8002a52:	200a      	movs	r0, #10
 8002a54:	f002 fd86 	bl	8005564 <HAL_Delay>
	BMP388_SetIIRFilterCoeff(&bmp, 2);
 8002a58:	2102      	movs	r1, #2
 8002a5a:	4817      	ldr	r0, [pc, #92]	; (8002ab8 <Start_Data_Reading+0x1f0>)
 8002a5c:	f002 f8bc 	bl	8004bd8 <BMP388_SetIIRFilterCoeff>
	HAL_Delay(10);
 8002a60:	200a      	movs	r0, #10
 8002a62:	f002 fd7f 	bl	8005564 <HAL_Delay>
	BMP388_SetOutputDataRate(&bmp, 0x02);
 8002a66:	2102      	movs	r1, #2
 8002a68:	4813      	ldr	r0, [pc, #76]	; (8002ab8 <Start_Data_Reading+0x1f0>)
 8002a6a:	f002 f8cc 	bl	8004c06 <BMP388_SetOutputDataRate>
	HAL_Delay(10);
 8002a6e:	200a      	movs	r0, #10
 8002a70:	f002 fd78 	bl	8005564 <HAL_Delay>
	BMP388_Init(&bmp);
 8002a74:	4810      	ldr	r0, [pc, #64]	; (8002ab8 <Start_Data_Reading+0x1f0>)
 8002a76:	f001 fff5 	bl	8004a64 <BMP388_Init>

	for(int i_init = 0; i_init<2000; i_init++ ){
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 8002a80:	e079      	b.n	8002b76 <Start_Data_Reading+0x2ae>
 8002a82:	bf00      	nop
 8002a84:	08015530 	.word	0x08015530
 8002a88:	0801553c 	.word	0x0801553c
 8002a8c:	41a00000 	.word	0x41a00000
 8002a90:	3dcccccd 	.word	0x3dcccccd
 8002a94:	3d23d70a 	.word	0x3d23d70a
 8002a98:	38d1b717 	.word	0x38d1b717
 8002a9c:	40a00000 	.word	0x40a00000
 8002aa0:	3e4ccccd 	.word	0x3e4ccccd
 8002aa4:	3f4ccccd 	.word	0x3f4ccccd
 8002aa8:	40020400 	.word	0x40020400
 8002aac:	40020800 	.word	0x40020800
 8002ab0:	20000634 	.word	0x20000634
 8002ab4:	200009b8 	.word	0x200009b8
 8002ab8:	20000a08 	.word	0x20000a08
 8002abc:	2000058c 	.word	0x2000058c
	  BMP388_ReadRawPressTempTime(&bmp, &raw_press, &raw_temp, &raw_time);
 8002ac0:	4bbd      	ldr	r3, [pc, #756]	; (8002db8 <Start_Data_Reading+0x4f0>)
 8002ac2:	4abe      	ldr	r2, [pc, #760]	; (8002dbc <Start_Data_Reading+0x4f4>)
 8002ac4:	49be      	ldr	r1, [pc, #760]	; (8002dc0 <Start_Data_Reading+0x4f8>)
 8002ac6:	48bf      	ldr	r0, [pc, #764]	; (8002dc4 <Start_Data_Reading+0x4fc>)
 8002ac8:	f002 f8b2 	bl	8004c30 <BMP388_ReadRawPressTempTime>
	  BMP388_CompensateRawPressTemp(&bmp, raw_press, raw_temp, &press, &temp);
 8002acc:	4bbc      	ldr	r3, [pc, #752]	; (8002dc0 <Start_Data_Reading+0x4f8>)
 8002ace:	6819      	ldr	r1, [r3, #0]
 8002ad0:	4bba      	ldr	r3, [pc, #744]	; (8002dbc <Start_Data_Reading+0x4f4>)
 8002ad2:	681a      	ldr	r2, [r3, #0]
 8002ad4:	4bbc      	ldr	r3, [pc, #752]	; (8002dc8 <Start_Data_Reading+0x500>)
 8002ad6:	9300      	str	r3, [sp, #0]
 8002ad8:	4bbc      	ldr	r3, [pc, #752]	; (8002dcc <Start_Data_Reading+0x504>)
 8002ada:	48ba      	ldr	r0, [pc, #744]	; (8002dc4 <Start_Data_Reading+0x4fc>)
 8002adc:	f002 f8d4 	bl	8004c88 <BMP388_CompensateRawPressTemp>
	  h0 += BMP388_FindAltitude(ground_pressure, press);
 8002ae0:	4bba      	ldr	r3, [pc, #744]	; (8002dcc <Start_Data_Reading+0x504>)
 8002ae2:	edd3 7a00 	vldr	s15, [r3]
 8002ae6:	eef0 0a67 	vmov.f32	s1, s15
 8002aea:	ed9f 0ab9 	vldr	s0, [pc, #740]	; 8002dd0 <Start_Data_Reading+0x508>
 8002aee:	f002 f8ef 	bl	8004cd0 <BMP388_FindAltitude>
 8002af2:	eeb0 7a40 	vmov.f32	s14, s0
 8002af6:	4bb7      	ldr	r3, [pc, #732]	; (8002dd4 <Start_Data_Reading+0x50c>)
 8002af8:	edd3 7a00 	vldr	s15, [r3]
 8002afc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b00:	4bb4      	ldr	r3, [pc, #720]	; (8002dd4 <Start_Data_Reading+0x50c>)
 8002b02:	edc3 7a00 	vstr	s15, [r3]
	  BMI088_ReadGyroscope(&imu);
 8002b06:	48b4      	ldr	r0, [pc, #720]	; (8002dd8 <Start_Data_Reading+0x510>)
 8002b08:	f001 ff34 	bl	8004974 <BMI088_ReadGyroscope>
	  gyro_offset_x_calc += imu.gyr_rps[0];
 8002b0c:	4bb2      	ldr	r3, [pc, #712]	; (8002dd8 <Start_Data_Reading+0x510>)
 8002b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b10:	4618      	mov	r0, r3
 8002b12:	f7fd fd19 	bl	8000548 <__aeabi_f2d>
 8002b16:	4bb1      	ldr	r3, [pc, #708]	; (8002ddc <Start_Data_Reading+0x514>)
 8002b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b1c:	f7fd fbb6 	bl	800028c <__adddf3>
 8002b20:	4602      	mov	r2, r0
 8002b22:	460b      	mov	r3, r1
 8002b24:	49ad      	ldr	r1, [pc, #692]	; (8002ddc <Start_Data_Reading+0x514>)
 8002b26:	e9c1 2300 	strd	r2, r3, [r1]
	  gyro_offset_y_calc += imu.gyr_rps[1];
 8002b2a:	4bab      	ldr	r3, [pc, #684]	; (8002dd8 <Start_Data_Reading+0x510>)
 8002b2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fd fd0a 	bl	8000548 <__aeabi_f2d>
 8002b34:	4baa      	ldr	r3, [pc, #680]	; (8002de0 <Start_Data_Reading+0x518>)
 8002b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b3a:	f7fd fba7 	bl	800028c <__adddf3>
 8002b3e:	4602      	mov	r2, r0
 8002b40:	460b      	mov	r3, r1
 8002b42:	49a7      	ldr	r1, [pc, #668]	; (8002de0 <Start_Data_Reading+0x518>)
 8002b44:	e9c1 2300 	strd	r2, r3, [r1]
	  gyro_offset_z_calc += imu.gyr_rps[2];
 8002b48:	4ba3      	ldr	r3, [pc, #652]	; (8002dd8 <Start_Data_Reading+0x510>)
 8002b4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f7fd fcfb 	bl	8000548 <__aeabi_f2d>
 8002b52:	4ba4      	ldr	r3, [pc, #656]	; (8002de4 <Start_Data_Reading+0x51c>)
 8002b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b58:	f7fd fb98 	bl	800028c <__adddf3>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	460b      	mov	r3, r1
 8002b60:	49a0      	ldr	r1, [pc, #640]	; (8002de4 <Start_Data_Reading+0x51c>)
 8002b62:	e9c1 2300 	strd	r2, r3, [r1]
	  HAL_Delay(1);
 8002b66:	2001      	movs	r0, #1
 8002b68:	f002 fcfc 	bl	8005564 <HAL_Delay>
	for(int i_init = 0; i_init<2000; i_init++ ){
 8002b6c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002b70:	3301      	adds	r3, #1
 8002b72:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 8002b76:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002b7a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002b7e:	db9f      	blt.n	8002ac0 <Start_Data_Reading+0x1f8>
	}
	h0 /= 2000;
 8002b80:	4b94      	ldr	r3, [pc, #592]	; (8002dd4 <Start_Data_Reading+0x50c>)
 8002b82:	ed93 7a00 	vldr	s14, [r3]
 8002b86:	eddf 6a98 	vldr	s13, [pc, #608]	; 8002de8 <Start_Data_Reading+0x520>
 8002b8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002b8e:	4b91      	ldr	r3, [pc, #580]	; (8002dd4 <Start_Data_Reading+0x50c>)
 8002b90:	edc3 7a00 	vstr	s15, [r3]
	gyro_offset_x = gyro_offset_x_calc/2000;
 8002b94:	4b91      	ldr	r3, [pc, #580]	; (8002ddc <Start_Data_Reading+0x514>)
 8002b96:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002b9a:	f04f 0200 	mov.w	r2, #0
 8002b9e:	4b93      	ldr	r3, [pc, #588]	; (8002dec <Start_Data_Reading+0x524>)
 8002ba0:	f7fd fe54 	bl	800084c <__aeabi_ddiv>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	4991      	ldr	r1, [pc, #580]	; (8002df0 <Start_Data_Reading+0x528>)
 8002baa:	e9c1 2300 	strd	r2, r3, [r1]
	gyro_offset_y = gyro_offset_y_calc/2000;
 8002bae:	4b8c      	ldr	r3, [pc, #560]	; (8002de0 <Start_Data_Reading+0x518>)
 8002bb0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002bb4:	f04f 0200 	mov.w	r2, #0
 8002bb8:	4b8c      	ldr	r3, [pc, #560]	; (8002dec <Start_Data_Reading+0x524>)
 8002bba:	f7fd fe47 	bl	800084c <__aeabi_ddiv>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	460b      	mov	r3, r1
 8002bc2:	498c      	ldr	r1, [pc, #560]	; (8002df4 <Start_Data_Reading+0x52c>)
 8002bc4:	e9c1 2300 	strd	r2, r3, [r1]
	gyro_offset_z = gyro_offset_z_calc/2000;
 8002bc8:	4b86      	ldr	r3, [pc, #536]	; (8002de4 <Start_Data_Reading+0x51c>)
 8002bca:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002bce:	f04f 0200 	mov.w	r2, #0
 8002bd2:	4b86      	ldr	r3, [pc, #536]	; (8002dec <Start_Data_Reading+0x524>)
 8002bd4:	f7fd fe3a 	bl	800084c <__aeabi_ddiv>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	460b      	mov	r3, r1
 8002bdc:	4986      	ldr	r1, [pc, #536]	; (8002df8 <Start_Data_Reading+0x530>)
 8002bde:	e9c1 2300 	strd	r2, r3, [r1]
	struct bmm150_mag_data mag_data;

	/* Status of api are returned to this variable */
	int8_t rslt;

	rslt = bmm150_interface_selection(&dev);
 8002be2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002be6:	4618      	mov	r0, r3
 8002be8:	f00b f9e2 	bl	800dfb0 <bmm150_interface_selection>
 8002bec:	4603      	mov	r3, r0
 8002bee:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
	bmm150_error_codes_print_result("bmm150_interface_selection", rslt);
 8002bf2:	f997 3137 	ldrsb.w	r3, [r7, #311]	; 0x137
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	4880      	ldr	r0, [pc, #512]	; (8002dfc <Start_Data_Reading+0x534>)
 8002bfa:	f00b fa1f 	bl	800e03c <bmm150_error_codes_print_result>

	if (rslt == BMM150_OK) {
 8002bfe:	f997 3137 	ldrsb.w	r3, [r7, #311]	; 0x137
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d11f      	bne.n	8002c46 <Start_Data_Reading+0x37e>
	        rslt = bmm150_init(&dev);
 8002c06:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f00a f933 	bl	800ce76 <bmm150_init>
 8002c10:	4603      	mov	r3, r0
 8002c12:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
	        bmm150_error_codes_print_result("bmm150_init", rslt);
 8002c16:	f997 3137 	ldrsb.w	r3, [r7, #311]	; 0x137
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4878      	ldr	r0, [pc, #480]	; (8002e00 <Start_Data_Reading+0x538>)
 8002c1e:	f00b fa0d 	bl	800e03c <bmm150_error_codes_print_result>

	        if (rslt == BMM150_OK) {
 8002c22:	f997 3137 	ldrsb.w	r3, [r7, #311]	; 0x137
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d10d      	bne.n	8002c46 <Start_Data_Reading+0x37e>
	            rslt = set_config(&dev);
 8002c2a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff fb28 	bl	8002284 <set_config>
 8002c34:	4603      	mov	r3, r0
 8002c36:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
	            bmm150_error_codes_print_result("set_config", rslt);
 8002c3a:	f997 3137 	ldrsb.w	r3, [r7, #311]	; 0x137
 8002c3e:	4619      	mov	r1, r3
 8002c40:	4870      	ldr	r0, [pc, #448]	; (8002e04 <Start_Data_Reading+0x53c>)
 8002c42:	f00b f9fb 	bl	800e03c <bmm150_error_codes_print_result>
	uint8_t transmit_data[40];
	float telemetria_float[3];



	q.SEq_1=1;
 8002c46:	4b70      	ldr	r3, [pc, #448]	; (8002e08 <Start_Data_Reading+0x540>)
 8002c48:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002c4c:	601a      	str	r2, [r3, #0]
	q.SEq_2=0;
 8002c4e:	4b6e      	ldr	r3, [pc, #440]	; (8002e08 <Start_Data_Reading+0x540>)
 8002c50:	f04f 0200 	mov.w	r2, #0
 8002c54:	605a      	str	r2, [r3, #4]
	q.SEq_3=0;
 8002c56:	4b6c      	ldr	r3, [pc, #432]	; (8002e08 <Start_Data_Reading+0x540>)
 8002c58:	f04f 0200 	mov.w	r2, #0
 8002c5c:	609a      	str	r2, [r3, #8]
	q.SEq_4=0;
 8002c5e:	4b6a      	ldr	r3, [pc, #424]	; (8002e08 <Start_Data_Reading+0x540>)
 8002c60:	f04f 0200 	mov.w	r2, #0
 8002c64:	60da      	str	r2, [r3, #12]

	w.w_bx=0;
 8002c66:	4b69      	ldr	r3, [pc, #420]	; (8002e0c <Start_Data_Reading+0x544>)
 8002c68:	f04f 0200 	mov.w	r2, #0
 8002c6c:	601a      	str	r2, [r3, #0]
	w.w_by=0;
 8002c6e:	4b67      	ldr	r3, [pc, #412]	; (8002e0c <Start_Data_Reading+0x544>)
 8002c70:	f04f 0200 	mov.w	r2, #0
 8002c74:	605a      	str	r2, [r3, #4]
	w.w_bz=0;
 8002c76:	4b65      	ldr	r3, [pc, #404]	; (8002e0c <Start_Data_Reading+0x544>)
 8002c78:	f04f 0200 	mov.w	r2, #0
 8002c7c:	609a      	str	r2, [r3, #8]
//	P_prev.a32 = 0;
//	P_prev.a33 = 0;
//	meas.a11=0;
//	meas.a21=0;

	HAL_TIM_Base_Start_IT(&htim6);
 8002c7e:	4864      	ldr	r0, [pc, #400]	; (8002e10 <Start_Data_Reading+0x548>)
 8002c80:	f006 f870 	bl	8008d64 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 8002c84:	4863      	ldr	r0, [pc, #396]	; (8002e14 <Start_Data_Reading+0x54c>)
 8002c86:	f006 f86d 	bl	8008d64 <HAL_TIM_Base_Start_IT>
	FusionAhrsInitialise(&ahrs);
 8002c8a:	4863      	ldr	r0, [pc, #396]	; (8002e18 <Start_Data_Reading+0x550>)
 8002c8c:	f009 f972 	bl	800bf74 <FusionAhrsInitialise>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002c90:	2200      	movs	r2, #0
 8002c92:	2108      	movs	r1, #8
 8002c94:	4861      	ldr	r0, [pc, #388]	; (8002e1c <Start_Data_Reading+0x554>)
 8002c96:	f003 fd9b 	bl	80067d0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002c9a:	2064      	movs	r0, #100	; 0x64
 8002c9c:	f002 fc62 	bl	8005564 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	2108      	movs	r1, #8
 8002ca4:	485d      	ldr	r0, [pc, #372]	; (8002e1c <Start_Data_Reading+0x554>)
 8002ca6:	f003 fd93 	bl	80067d0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002caa:	2064      	movs	r0, #100	; 0x64
 8002cac:	f002 fc5a 	bl	8005564 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	2108      	movs	r1, #8
 8002cb4:	4859      	ldr	r0, [pc, #356]	; (8002e1c <Start_Data_Reading+0x554>)
 8002cb6:	f003 fd8b 	bl	80067d0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002cba:	2064      	movs	r0, #100	; 0x64
 8002cbc:	f002 fc52 	bl	8005564 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	2108      	movs	r1, #8
 8002cc4:	4855      	ldr	r0, [pc, #340]	; (8002e1c <Start_Data_Reading+0x554>)
 8002cc6:	f003 fd83 	bl	80067d0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002cca:	2064      	movs	r0, #100	; 0x64
 8002ccc:	f002 fc4a 	bl	8005564 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	2108      	movs	r1, #8
 8002cd4:	4851      	ldr	r0, [pc, #324]	; (8002e1c <Start_Data_Reading+0x554>)
 8002cd6:	f003 fd7b 	bl	80067d0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002cda:	2064      	movs	r0, #100	; 0x64
 8002cdc:	f002 fc42 	bl	8005564 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	2108      	movs	r1, #8
 8002ce4:	484d      	ldr	r0, [pc, #308]	; (8002e1c <Start_Data_Reading+0x554>)
 8002ce6:	f003 fd73 	bl	80067d0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002cea:	2064      	movs	r0, #100	; 0x64
 8002cec:	f002 fc3a 	bl	8005564 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	2108      	movs	r1, #8
 8002cf4:	4849      	ldr	r0, [pc, #292]	; (8002e1c <Start_Data_Reading+0x554>)
 8002cf6:	f003 fd6b 	bl	80067d0 <HAL_GPIO_WritePin>

	HAL_UART_Receive_DMA(&huart1, UART1_rxBuffer, bytetoread);
 8002cfa:	4b49      	ldr	r3, [pc, #292]	; (8002e20 <Start_Data_Reading+0x558>)
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	461a      	mov	r2, r3
 8002d02:	4948      	ldr	r1, [pc, #288]	; (8002e24 <Start_Data_Reading+0x55c>)
 8002d04:	4848      	ldr	r0, [pc, #288]	; (8002e28 <Start_Data_Reading+0x560>)
 8002d06:	f007 fc09 	bl	800a51c <HAL_UART_Receive_DMA>
	HAL_UART_Transmit_IT(&huart2, transmit_data, sizeof (transmit_data));
 8002d0a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002d0e:	2228      	movs	r2, #40	; 0x28
 8002d10:	4619      	mov	r1, r3
 8002d12:	4846      	ldr	r0, [pc, #280]	; (8002e2c <Start_Data_Reading+0x564>)
 8002d14:	f007 fb8d 	bl	800a432 <HAL_UART_Transmit_IT>
//	HAL_UART_Receive_IT(&huart2, telem, 11);


	vTaskResume( defaultTaskHandle );
 8002d18:	4b45      	ldr	r3, [pc, #276]	; (8002e30 <Start_Data_Reading+0x568>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f00c f88f 	bl	800ee40 <vTaskResume>

  /* Infinite loop */
  for(;;)
  {

	  	  mytimer = __HAL_TIM_GET_COUNTER(&htim7);
 8002d22:	4b3c      	ldr	r3, [pc, #240]	; (8002e14 <Start_Data_Reading+0x54c>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d28:	461a      	mov	r2, r3
 8002d2a:	4b42      	ldr	r3, [pc, #264]	; (8002e34 <Start_Data_Reading+0x56c>)
 8002d2c:	601a      	str	r2, [r3, #0]
	  	  htim7.Instance->CNT = 0;
 8002d2e:	4b39      	ldr	r3, [pc, #228]	; (8002e14 <Start_Data_Reading+0x54c>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2200      	movs	r2, #0
 8002d34:	625a      	str	r2, [r3, #36]	; 0x24
	  	  //BOSCH API magneto begin
	  	  bmm150_get_interrupt_status(&dev);
 8002d36:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f00a fae6 	bl	800d30c <bmm150_get_interrupt_status>
	  	  if (dev.int_status & BMM150_INT_ASSERTED_DRDY) {
 8002d40:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002d44:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d007      	beq.n	8002d62 <Start_Data_Reading+0x49a>
	  		  /* Read mag data */
	  		  bmm150_read_mag_data(&mag_data, &dev);
 8002d52:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8002d56:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f00a fa58 	bl	800d212 <bmm150_read_mag_data>

		  // magnetic field data in uT
//		  mag_data_x = BMM150_Compensate_x(field_x, Rhall,  &trim_data); //magn data compensation 33.4 us
//		  mag_data_y = BMM150_Compensate_y(field_y, Rhall,  &trim_data);
//		  mag_data_z = BMM150_Compensate_z(field_z, Rhall,  &trim_data);
		  magneto_data.axis.x = mag_data.y;
 8002d62:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002d66:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002d6a:	685a      	ldr	r2, [r3, #4]
 8002d6c:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002d70:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002d74:	601a      	str	r2, [r3, #0]
		  magneto_data.axis.y = -mag_data.x;
 8002d76:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002d7a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002d7e:	edd3 7a00 	vldr	s15, [r3]
 8002d82:	eef1 7a67 	vneg.f32	s15, s15
 8002d86:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002d8a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002d8e:	edc3 7a01 	vstr	s15, [r3, #4]
		  magneto_data.axis.z = mag_data.z;
 8002d92:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002d96:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002d9a:	689a      	ldr	r2, [r3, #8]
 8002d9c:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002da0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002da4:	609a      	str	r2, [r3, #8]

		  if(i_mag < 1000){
 8002da6:	4b24      	ldr	r3, [pc, #144]	; (8002e38 <Start_Data_Reading+0x570>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002dae:	da58      	bge.n	8002e62 <Start_Data_Reading+0x59a>
			  mag_debug_x[i_mag] = mag_data_x;
 8002db0:	4b21      	ldr	r3, [pc, #132]	; (8002e38 <Start_Data_Reading+0x570>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	e042      	b.n	8002e3c <Start_Data_Reading+0x574>
 8002db6:	bf00      	nop
 8002db8:	20000a5c 	.word	0x20000a5c
 8002dbc:	20000a58 	.word	0x20000a58
 8002dc0:	20000a54 	.word	0x20000a54
 8002dc4:	20000a08 	.word	0x20000a08
 8002dc8:	20000a64 	.word	0x20000a64
 8002dcc:	20000a60 	.word	0x20000a60
 8002dd0:	47c5f400 	.word	0x47c5f400
 8002dd4:	20000a68 	.word	0x20000a68
 8002dd8:	200009b8 	.word	0x200009b8
 8002ddc:	20000b70 	.word	0x20000b70
 8002de0:	20000b78 	.word	0x20000b78
 8002de4:	20000b80 	.word	0x20000b80
 8002de8:	44fa0000 	.word	0x44fa0000
 8002dec:	409f4000 	.word	0x409f4000
 8002df0:	20000b88 	.word	0x20000b88
 8002df4:	20000b90 	.word	0x20000b90
 8002df8:	20000b98 	.word	0x20000b98
 8002dfc:	080154fc 	.word	0x080154fc
 8002e00:	08015518 	.word	0x08015518
 8002e04:	08015524 	.word	0x08015524
 8002e08:	20000a78 	.word	0x20000a78
 8002e0c:	20000a88 	.word	0x20000a88
 8002e10:	20000764 	.word	0x20000764
 8002e14:	200007ac 	.word	0x200007ac
 8002e18:	20000a98 	.word	0x20000a98
 8002e1c:	40020400 	.word	0x40020400
 8002e20:	2000000a 	.word	0x2000000a
 8002e24:	20002b30 	.word	0x20002b30
 8002e28:	2000083c 	.word	0x2000083c
 8002e2c:	20000880 	.word	0x20000880
 8002e30:	200009ac 	.word	0x200009ac
 8002e34:	20000b6c 	.word	0x20000b6c
 8002e38:	20002ae0 	.word	0x20002ae0
 8002e3c:	4ad2      	ldr	r2, [pc, #840]	; (8003188 <Start_Data_Reading+0x8c0>)
 8002e3e:	6812      	ldr	r2, [r2, #0]
 8002e40:	49d2      	ldr	r1, [pc, #840]	; (800318c <Start_Data_Reading+0x8c4>)
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	440b      	add	r3, r1
 8002e46:	601a      	str	r2, [r3, #0]
			  mag_debug_y[i_mag] = mag_data_y;
 8002e48:	4bd1      	ldr	r3, [pc, #836]	; (8003190 <Start_Data_Reading+0x8c8>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4ad1      	ldr	r2, [pc, #836]	; (8003194 <Start_Data_Reading+0x8cc>)
 8002e4e:	6812      	ldr	r2, [r2, #0]
 8002e50:	49d1      	ldr	r1, [pc, #836]	; (8003198 <Start_Data_Reading+0x8d0>)
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	440b      	add	r3, r1
 8002e56:	601a      	str	r2, [r3, #0]
			  i_mag++;
 8002e58:	4bcd      	ldr	r3, [pc, #820]	; (8003190 <Start_Data_Reading+0x8c8>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	3301      	adds	r3, #1
 8002e5e:	4acc      	ldr	r2, [pc, #816]	; (8003190 <Start_Data_Reading+0x8c8>)
 8002e60:	6013      	str	r3, [r2, #0]
		  }

		  //read IMU
		  BMI088_ReadGyroscope(&imu);	// imu read 119 us
 8002e62:	48ce      	ldr	r0, [pc, #824]	; (800319c <Start_Data_Reading+0x8d4>)
 8002e64:	f001 fd86 	bl	8004974 <BMI088_ReadGyroscope>
		  BMI088_ReadAccelerometer(&imu);
 8002e68:	48cc      	ldr	r0, [pc, #816]	; (800319c <Start_Data_Reading+0x8d4>)
 8002e6a:	f001 fd0f 	bl	800488c <BMI088_ReadAccelerometer>
		  //filterUpdate((imu.gyr_rps[0]-gyro_offset_x), (imu.gyr_rps[1]-gyro_offset_y), imu.gyr_rps[2], imu.acc_mps2[0], imu.acc_mps2[1], (imu.gyr_rps[2]-gyro_offset_z), mag_data_y, -mag_data_x, mag_data_z, &q, &f, &w);


		  //eulerAngles(q, &roll, &pitch, &yaw);

		  gyro_x_degree = ((imu.gyr_rps[0]-gyro_offset_x)*57.29);
 8002e6e:	4bcb      	ldr	r3, [pc, #812]	; (800319c <Start_Data_Reading+0x8d4>)
 8002e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e72:	4618      	mov	r0, r3
 8002e74:	f7fd fb68 	bl	8000548 <__aeabi_f2d>
 8002e78:	4bc9      	ldr	r3, [pc, #804]	; (80031a0 <Start_Data_Reading+0x8d8>)
 8002e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e7e:	f7fd fa03 	bl	8000288 <__aeabi_dsub>
 8002e82:	4602      	mov	r2, r0
 8002e84:	460b      	mov	r3, r1
 8002e86:	4610      	mov	r0, r2
 8002e88:	4619      	mov	r1, r3
 8002e8a:	a3bb      	add	r3, pc, #748	; (adr r3, 8003178 <Start_Data_Reading+0x8b0>)
 8002e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e90:	f7fd fbb2 	bl	80005f8 <__aeabi_dmul>
 8002e94:	4602      	mov	r2, r0
 8002e96:	460b      	mov	r3, r1
 8002e98:	4610      	mov	r0, r2
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	f7fd fea4 	bl	8000be8 <__aeabi_d2f>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	4ac0      	ldr	r2, [pc, #768]	; (80031a4 <Start_Data_Reading+0x8dc>)
 8002ea4:	6013      	str	r3, [r2, #0]
		  gyro_y_degree = ((imu.gyr_rps[1]-gyro_offset_x)*57.29);
 8002ea6:	4bbd      	ldr	r3, [pc, #756]	; (800319c <Start_Data_Reading+0x8d4>)
 8002ea8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f7fd fb4c 	bl	8000548 <__aeabi_f2d>
 8002eb0:	4bbb      	ldr	r3, [pc, #748]	; (80031a0 <Start_Data_Reading+0x8d8>)
 8002eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eb6:	f7fd f9e7 	bl	8000288 <__aeabi_dsub>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	4610      	mov	r0, r2
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	a3ad      	add	r3, pc, #692	; (adr r3, 8003178 <Start_Data_Reading+0x8b0>)
 8002ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ec8:	f7fd fb96 	bl	80005f8 <__aeabi_dmul>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	460b      	mov	r3, r1
 8002ed0:	4610      	mov	r0, r2
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	f7fd fe88 	bl	8000be8 <__aeabi_d2f>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	4ab3      	ldr	r2, [pc, #716]	; (80031a8 <Start_Data_Reading+0x8e0>)
 8002edc:	6013      	str	r3, [r2, #0]
		  gyro_z_degree = ((imu.gyr_rps[2]-gyro_offset_x)*57.29);
 8002ede:	4baf      	ldr	r3, [pc, #700]	; (800319c <Start_Data_Reading+0x8d4>)
 8002ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7fd fb30 	bl	8000548 <__aeabi_f2d>
 8002ee8:	4bad      	ldr	r3, [pc, #692]	; (80031a0 <Start_Data_Reading+0x8d8>)
 8002eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eee:	f7fd f9cb 	bl	8000288 <__aeabi_dsub>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	4610      	mov	r0, r2
 8002ef8:	4619      	mov	r1, r3
 8002efa:	a39f      	add	r3, pc, #636	; (adr r3, 8003178 <Start_Data_Reading+0x8b0>)
 8002efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f00:	f7fd fb7a 	bl	80005f8 <__aeabi_dmul>
 8002f04:	4602      	mov	r2, r0
 8002f06:	460b      	mov	r3, r1
 8002f08:	4610      	mov	r0, r2
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	f7fd fe6c 	bl	8000be8 <__aeabi_d2f>
 8002f10:	4603      	mov	r3, r0
 8002f12:	4aa6      	ldr	r2, [pc, #664]	; (80031ac <Start_Data_Reading+0x8e4>)
 8002f14:	6013      	str	r3, [r2, #0]


//		  magneto_data = FusionVectorSubtract(magneto_data, magneto_offset);
		  magneto_data = FusionMatrixMultiplyVector(magneto_transform, FusionVectorSubtract(magneto_data, magneto_offset));
 8002f16:	ed97 5a3c 	vldr	s10, [r7, #240]	; 0xf0
 8002f1a:	edd7 5a3d 	vldr	s11, [r7, #244]	; 0xf4
 8002f1e:	ed97 6a3e 	vldr	s12, [r7, #248]	; 0xf8
 8002f22:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002f26:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002f2a:	edd3 6a00 	vldr	s13, [r3]
 8002f2e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002f32:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f36:	eef0 1a45 	vmov.f32	s3, s10
 8002f3a:	eeb0 2a65 	vmov.f32	s4, s11
 8002f3e:	eef0 2a46 	vmov.f32	s5, s12
 8002f42:	eeb0 0a66 	vmov.f32	s0, s13
 8002f46:	eef0 0a47 	vmov.f32	s1, s14
 8002f4a:	eeb0 1a67 	vmov.f32	s2, s15
 8002f4e:	f7fe f877 	bl	8001040 <FusionVectorSubtract>
 8002f52:	eef0 6a40 	vmov.f32	s13, s0
 8002f56:	eeb0 7a60 	vmov.f32	s14, s1
 8002f5a:	eef0 7a41 	vmov.f32	s15, s2
 8002f5e:	edc7 6a3f 	vstr	s13, [r7, #252]	; 0xfc
 8002f62:	ed87 7a40 	vstr	s14, [r7, #256]	; 0x100
 8002f66:	edc7 7a41 	vstr	s15, [r7, #260]	; 0x104
 8002f6a:	edd7 6a3f 	vldr	s13, [r7, #252]	; 0xfc
 8002f6e:	ed97 7a40 	vldr	s14, [r7, #256]	; 0x100
 8002f72:	edd7 7a41 	vldr	s15, [r7, #260]	; 0x104
 8002f76:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002f7a:	f5a3 7686 	sub.w	r6, r3, #268	; 0x10c
 8002f7e:	466d      	mov	r5, sp
 8002f80:	f106 0410 	add.w	r4, r6, #16
 8002f84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002f88:	6823      	ldr	r3, [r4, #0]
 8002f8a:	602b      	str	r3, [r5, #0]
 8002f8c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8002f90:	eeb0 0a66 	vmov.f32	s0, s13
 8002f94:	eef0 0a47 	vmov.f32	s1, s14
 8002f98:	eeb0 1a67 	vmov.f32	s2, s15
 8002f9c:	f7fe f8e2 	bl	8001164 <FusionMatrixMultiplyVector>
 8002fa0:	eef0 6a40 	vmov.f32	s13, s0
 8002fa4:	eeb0 7a60 	vmov.f32	s14, s1
 8002fa8:	eef0 7a41 	vmov.f32	s15, s2
 8002fac:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002fb0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002fb4:	edc3 6a00 	vstr	s13, [r3]
 8002fb8:	ed83 7a01 	vstr	s14, [r3, #4]
 8002fbc:	edc3 7a02 	vstr	s15, [r3, #8]

		  const FusionVector gyroscope = {gyro_x_degree, gyro_y_degree, gyro_z_degree};
 8002fc0:	4b78      	ldr	r3, [pc, #480]	; (80031a4 <Start_Data_Reading+0x8dc>)
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002fc8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002fcc:	601a      	str	r2, [r3, #0]
 8002fce:	4b76      	ldr	r3, [pc, #472]	; (80031a8 <Start_Data_Reading+0x8e0>)
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002fd6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002fda:	605a      	str	r2, [r3, #4]
 8002fdc:	4b73      	ldr	r3, [pc, #460]	; (80031ac <Start_Data_Reading+0x8e4>)
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8002fe4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002fe8:	609a      	str	r2, [r3, #8]
		  const FusionVector accelerometer = {imu.acc_mps2[0]/9.81, imu.acc_mps2[1]/9.81, imu.acc_mps2[2]/9.81};
 8002fea:	4b6c      	ldr	r3, [pc, #432]	; (800319c <Start_Data_Reading+0x8d4>)
 8002fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7fd faaa 	bl	8000548 <__aeabi_f2d>
 8002ff4:	a362      	add	r3, pc, #392	; (adr r3, 8003180 <Start_Data_Reading+0x8b8>)
 8002ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ffa:	f7fd fc27 	bl	800084c <__aeabi_ddiv>
 8002ffe:	4602      	mov	r2, r0
 8003000:	460b      	mov	r3, r1
 8003002:	4610      	mov	r0, r2
 8003004:	4619      	mov	r1, r3
 8003006:	f7fd fdef 	bl	8000be8 <__aeabi_d2f>
 800300a:	4602      	mov	r2, r0
 800300c:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003010:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003014:	601a      	str	r2, [r3, #0]
 8003016:	4b61      	ldr	r3, [pc, #388]	; (800319c <Start_Data_Reading+0x8d4>)
 8003018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800301a:	4618      	mov	r0, r3
 800301c:	f7fd fa94 	bl	8000548 <__aeabi_f2d>
 8003020:	a357      	add	r3, pc, #348	; (adr r3, 8003180 <Start_Data_Reading+0x8b8>)
 8003022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003026:	f7fd fc11 	bl	800084c <__aeabi_ddiv>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	4610      	mov	r0, r2
 8003030:	4619      	mov	r1, r3
 8003032:	f7fd fdd9 	bl	8000be8 <__aeabi_d2f>
 8003036:	4602      	mov	r2, r0
 8003038:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 800303c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003040:	605a      	str	r2, [r3, #4]
 8003042:	4b56      	ldr	r3, [pc, #344]	; (800319c <Start_Data_Reading+0x8d4>)
 8003044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003046:	4618      	mov	r0, r3
 8003048:	f7fd fa7e 	bl	8000548 <__aeabi_f2d>
 800304c:	a34c      	add	r3, pc, #304	; (adr r3, 8003180 <Start_Data_Reading+0x8b8>)
 800304e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003052:	f7fd fbfb 	bl	800084c <__aeabi_ddiv>
 8003056:	4602      	mov	r2, r0
 8003058:	460b      	mov	r3, r1
 800305a:	4610      	mov	r0, r2
 800305c:	4619      	mov	r1, r3
 800305e:	f7fd fdc3 	bl	8000be8 <__aeabi_d2f>
 8003062:	4602      	mov	r2, r0
 8003064:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003068:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800306c:	609a      	str	r2, [r3, #8]
		  const FusionVector magnetometer = {magneto_data.axis.x, magneto_data.axis.y, magneto_data.axis.z};
 800306e:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003072:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 800307c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003080:	601a      	str	r2, [r3, #0]
 8003082:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003086:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800308a:	685a      	ldr	r2, [r3, #4]
 800308c:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003090:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8003094:	605a      	str	r2, [r3, #4]
 8003096:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 800309a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 80030a4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80030a8:	609a      	str	r2, [r3, #8]

		  //no magnetometer AHRS
//		  FusionAhrsUpdateNoMagnetometer(&ahrs, gyroscope, accelerometer, SAMPLE_PERIOD);

		  //magnetometer AHRS
		  FusionAhrsUpdate(&ahrs, gyroscope, accelerometer, magnetometer, SAMPLE_PERIOD);
 80030aa:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 80030ae:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80030b2:	ed93 3a00 	vldr	s6, [r3]
 80030b6:	edd3 3a01 	vldr	s7, [r3, #4]
 80030ba:	ed93 4a02 	vldr	s8, [r3, #8]
 80030be:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 80030c2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80030c6:	ed93 5a00 	vldr	s10, [r3]
 80030ca:	edd3 5a01 	vldr	s11, [r3, #4]
 80030ce:	ed93 6a02 	vldr	s12, [r3, #8]
 80030d2:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 80030d6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80030da:	edd3 6a00 	vldr	s13, [r3]
 80030de:	ed93 7a01 	vldr	s14, [r3, #4]
 80030e2:	edd3 7a02 	vldr	s15, [r3, #8]
 80030e6:	eddf 4a32 	vldr	s9, [pc, #200]	; 80031b0 <Start_Data_Reading+0x8e8>
 80030ea:	eef0 1a45 	vmov.f32	s3, s10
 80030ee:	eeb0 2a65 	vmov.f32	s4, s11
 80030f2:	eef0 2a46 	vmov.f32	s5, s12
 80030f6:	eeb0 0a66 	vmov.f32	s0, s13
 80030fa:	eef0 0a47 	vmov.f32	s1, s14
 80030fe:	eeb0 1a67 	vmov.f32	s2, s15
 8003102:	482c      	ldr	r0, [pc, #176]	; (80031b4 <Start_Data_Reading+0x8ec>)
 8003104:	f009 f870 	bl	800c1e8 <FusionAhrsUpdate>

		  euler = FusionQuaternionToEuler(FusionAhrsGetQuaternion(&ahrs));
 8003108:	482a      	ldr	r0, [pc, #168]	; (80031b4 <Start_Data_Reading+0x8ec>)
 800310a:	f009 fe91 	bl	800ce30 <FusionAhrsGetQuaternion>
 800310e:	eeb0 6a40 	vmov.f32	s12, s0
 8003112:	eef0 6a60 	vmov.f32	s13, s1
 8003116:	eeb0 7a41 	vmov.f32	s14, s2
 800311a:	eef0 7a61 	vmov.f32	s15, s3
 800311e:	ed87 6a42 	vstr	s12, [r7, #264]	; 0x108
 8003122:	edc7 6a43 	vstr	s13, [r7, #268]	; 0x10c
 8003126:	ed87 7a44 	vstr	s14, [r7, #272]	; 0x110
 800312a:	edc7 7a45 	vstr	s15, [r7, #276]	; 0x114
 800312e:	ed97 6a42 	vldr	s12, [r7, #264]	; 0x108
 8003132:	edd7 6a43 	vldr	s13, [r7, #268]	; 0x10c
 8003136:	ed97 7a44 	vldr	s14, [r7, #272]	; 0x110
 800313a:	edd7 7a45 	vldr	s15, [r7, #276]	; 0x114
 800313e:	eeb0 0a46 	vmov.f32	s0, s12
 8003142:	eef0 0a66 	vmov.f32	s1, s13
 8003146:	eeb0 1a47 	vmov.f32	s2, s14
 800314a:	eef0 1a67 	vmov.f32	s3, s15
 800314e:	f7fe f94e 	bl	80013ee <FusionQuaternionToEuler>
 8003152:	eef0 6a40 	vmov.f32	s13, s0
 8003156:	eeb0 7a60 	vmov.f32	s14, s1
 800315a:	eef0 7a41 	vmov.f32	s15, s2
 800315e:	4b16      	ldr	r3, [pc, #88]	; (80031b8 <Start_Data_Reading+0x8f0>)
 8003160:	edc3 6a00 	vstr	s13, [r3]
 8003164:	ed83 7a01 	vstr	s14, [r3, #4]
 8003168:	edc3 7a02 	vstr	s15, [r3, #8]
		  // Rotation matrix from sensor frame to earth(NWU) frame
		  ERS = FusionQuaternionToMatrix(FusionAhrsGetQuaternion(&ahrs));
 800316c:	4811      	ldr	r0, [pc, #68]	; (80031b4 <Start_Data_Reading+0x8ec>)
 800316e:	f009 fe5f 	bl	800ce30 <FusionAhrsGetQuaternion>
 8003172:	e023      	b.n	80031bc <Start_Data_Reading+0x8f4>
 8003174:	f3af 8000 	nop.w
 8003178:	b851eb85 	.word	0xb851eb85
 800317c:	404ca51e 	.word	0x404ca51e
 8003180:	51eb851f 	.word	0x51eb851f
 8003184:	40239eb8 	.word	0x40239eb8
 8003188:	20000a48 	.word	0x20000a48
 800318c:	20000ba0 	.word	0x20000ba0
 8003190:	20002ae0 	.word	0x20002ae0
 8003194:	20000a4c 	.word	0x20000a4c
 8003198:	20001b40 	.word	0x20001b40
 800319c:	200009b8 	.word	0x200009b8
 80031a0:	20000b88 	.word	0x20000b88
 80031a4:	20000a6c 	.word	0x20000a6c
 80031a8:	20000a70 	.word	0x20000a70
 80031ac:	20000a74 	.word	0x20000a74
 80031b0:	3ba3d70a 	.word	0x3ba3d70a
 80031b4:	20000a98 	.word	0x20000a98
 80031b8:	20000b0c 	.word	0x20000b0c
 80031bc:	eeb0 6a40 	vmov.f32	s12, s0
 80031c0:	eef0 6a60 	vmov.f32	s13, s1
 80031c4:	eeb0 7a41 	vmov.f32	s14, s2
 80031c8:	eef0 7a61 	vmov.f32	s15, s3
 80031cc:	ed87 6a46 	vstr	s12, [r7, #280]	; 0x118
 80031d0:	edc7 6a47 	vstr	s13, [r7, #284]	; 0x11c
 80031d4:	ed87 7a48 	vstr	s14, [r7, #288]	; 0x120
 80031d8:	edc7 7a49 	vstr	s15, [r7, #292]	; 0x124
 80031dc:	4cdc      	ldr	r4, [pc, #880]	; (8003550 <Start_Data_Reading+0xc88>)
 80031de:	463b      	mov	r3, r7
 80031e0:	ed97 6a46 	vldr	s12, [r7, #280]	; 0x118
 80031e4:	edd7 6a47 	vldr	s13, [r7, #284]	; 0x11c
 80031e8:	ed97 7a48 	vldr	s14, [r7, #288]	; 0x120
 80031ec:	edd7 7a49 	vldr	s15, [r7, #292]	; 0x124
 80031f0:	eeb0 0a46 	vmov.f32	s0, s12
 80031f4:	eef0 0a66 	vmov.f32	s1, s13
 80031f8:	eeb0 1a47 	vmov.f32	s2, s14
 80031fc:	eef0 1a67 	vmov.f32	s3, s15
 8003200:	4618      	mov	r0, r3
 8003202:	f7fe f827 	bl	8001254 <FusionQuaternionToMatrix>
 8003206:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 800320a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800320e:	461d      	mov	r5, r3
 8003210:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003212:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003214:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003216:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003218:	682b      	ldr	r3, [r5, #0]
 800321a:	6023      	str	r3, [r4, #0]
		  aE = FusionMatrixMultiplyVector(ERS, FusionVectorMultiplyScalar(accelerometer, 9.81));
 800321c:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003220:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003224:	edd3 6a00 	vldr	s13, [r3]
 8003228:	ed93 7a01 	vldr	s14, [r3, #4]
 800322c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003230:	eddf 1ac8 	vldr	s3, [pc, #800]	; 8003554 <Start_Data_Reading+0xc8c>
 8003234:	eeb0 0a66 	vmov.f32	s0, s13
 8003238:	eef0 0a47 	vmov.f32	s1, s14
 800323c:	eeb0 1a67 	vmov.f32	s2, s15
 8003240:	f7fd ff4c 	bl	80010dc <FusionVectorMultiplyScalar>
 8003244:	eef0 6a40 	vmov.f32	s13, s0
 8003248:	eeb0 7a60 	vmov.f32	s14, s1
 800324c:	eef0 7a41 	vmov.f32	s15, s2
 8003250:	edc7 6a4a 	vstr	s13, [r7, #296]	; 0x128
 8003254:	ed87 7a4b 	vstr	s14, [r7, #300]	; 0x12c
 8003258:	edc7 7a4c 	vstr	s15, [r7, #304]	; 0x130
 800325c:	edd7 6a4a 	vldr	s13, [r7, #296]	; 0x128
 8003260:	ed97 7a4b 	vldr	s14, [r7, #300]	; 0x12c
 8003264:	edd7 7a4c 	vldr	s15, [r7, #304]	; 0x130
 8003268:	4eb9      	ldr	r6, [pc, #740]	; (8003550 <Start_Data_Reading+0xc88>)
 800326a:	466d      	mov	r5, sp
 800326c:	f106 0410 	add.w	r4, r6, #16
 8003270:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003272:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003274:	6823      	ldr	r3, [r4, #0]
 8003276:	602b      	str	r3, [r5, #0]
 8003278:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800327c:	eeb0 0a66 	vmov.f32	s0, s13
 8003280:	eef0 0a47 	vmov.f32	s1, s14
 8003284:	eeb0 1a67 	vmov.f32	s2, s15
 8003288:	f7fd ff6c 	bl	8001164 <FusionMatrixMultiplyVector>
 800328c:	eef0 6a40 	vmov.f32	s13, s0
 8003290:	eeb0 7a60 	vmov.f32	s14, s1
 8003294:	eef0 7a41 	vmov.f32	s15, s2
 8003298:	4baf      	ldr	r3, [pc, #700]	; (8003558 <Start_Data_Reading+0xc90>)
 800329a:	edc3 6a00 	vstr	s13, [r3]
 800329e:	ed83 7a01 	vstr	s14, [r3, #4]
 80032a2:	edc3 7a02 	vstr	s15, [r3, #8]
		  aE.axis.z -=9.85173;
 80032a6:	4bac      	ldr	r3, [pc, #688]	; (8003558 <Start_Data_Reading+0xc90>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7fd f94c 	bl	8000548 <__aeabi_f2d>
 80032b0:	a3a3      	add	r3, pc, #652	; (adr r3, 8003540 <Start_Data_Reading+0xc78>)
 80032b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032b6:	f7fc ffe7 	bl	8000288 <__aeabi_dsub>
 80032ba:	4602      	mov	r2, r0
 80032bc:	460b      	mov	r3, r1
 80032be:	4610      	mov	r0, r2
 80032c0:	4619      	mov	r1, r3
 80032c2:	f7fd fc91 	bl	8000be8 <__aeabi_d2f>
 80032c6:	4603      	mov	r3, r0
 80032c8:	4aa3      	ldr	r2, [pc, #652]	; (8003558 <Start_Data_Reading+0xc90>)
 80032ca:	6093      	str	r3, [r2, #8]



		  // calculate rotation around yaw axis
		  if(prev_euler_yaw > 170 && euler.angle.yaw < 0){
 80032cc:	edd7 7a6d 	vldr	s15, [r7, #436]	; 0x1b4
 80032d0:	ed9f 7aa2 	vldr	s14, [pc, #648]	; 800355c <Start_Data_Reading+0xc94>
 80032d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032dc:	dd0c      	ble.n	80032f8 <Start_Data_Reading+0xa30>
 80032de:	4ba0      	ldr	r3, [pc, #640]	; (8003560 <Start_Data_Reading+0xc98>)
 80032e0:	edd3 7a02 	vldr	s15, [r3, #8]
 80032e4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ec:	d504      	bpl.n	80032f8 <Start_Data_Reading+0xa30>
			  n++;
 80032ee:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80032f2:	3301      	adds	r3, #1
 80032f4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
		  }
		  if(prev_euler_yaw < -170 && euler.angle.yaw > 0){
 80032f8:	edd7 7a6d 	vldr	s15, [r7, #436]	; 0x1b4
 80032fc:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8003564 <Start_Data_Reading+0xc9c>
 8003300:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003308:	d50c      	bpl.n	8003324 <Start_Data_Reading+0xa5c>
 800330a:	4b95      	ldr	r3, [pc, #596]	; (8003560 <Start_Data_Reading+0xc98>)
 800330c:	edd3 7a02 	vldr	s15, [r3, #8]
 8003310:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003318:	dd04      	ble.n	8003324 <Start_Data_Reading+0xa5c>
			  n--;
 800331a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800331e:	3b01      	subs	r3, #1
 8003320:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
		  }
		  yaw_angle = euler.angle.yaw + n * 360.0;
 8003324:	4b8e      	ldr	r3, [pc, #568]	; (8003560 <Start_Data_Reading+0xc98>)
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	4618      	mov	r0, r3
 800332a:	f7fd f90d 	bl	8000548 <__aeabi_f2d>
 800332e:	4604      	mov	r4, r0
 8003330:	460d      	mov	r5, r1
 8003332:	f8d7 01b0 	ldr.w	r0, [r7, #432]	; 0x1b0
 8003336:	f7fd f8f5 	bl	8000524 <__aeabi_i2d>
 800333a:	f04f 0200 	mov.w	r2, #0
 800333e:	4b8a      	ldr	r3, [pc, #552]	; (8003568 <Start_Data_Reading+0xca0>)
 8003340:	f7fd f95a 	bl	80005f8 <__aeabi_dmul>
 8003344:	4602      	mov	r2, r0
 8003346:	460b      	mov	r3, r1
 8003348:	4620      	mov	r0, r4
 800334a:	4629      	mov	r1, r5
 800334c:	f7fc ff9e 	bl	800028c <__adddf3>
 8003350:	4602      	mov	r2, r0
 8003352:	460b      	mov	r3, r1
 8003354:	4610      	mov	r0, r2
 8003356:	4619      	mov	r1, r3
 8003358:	f7fd fc46 	bl	8000be8 <__aeabi_d2f>
 800335c:	4603      	mov	r3, r0
 800335e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
		  abs_yaw = yaw_angle;
 8003362:	4a82      	ldr	r2, [pc, #520]	; (800356c <Start_Data_Reading+0xca4>)
 8003364:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003368:	6013      	str	r3, [r2, #0]
		  prev_euler_yaw = euler.angle.yaw;
 800336a:	4b7d      	ldr	r3, [pc, #500]	; (8003560 <Start_Data_Reading+0xc98>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
//		  HAL_UART_Transmit (&huart2, transmit_data, sizeof (transmit_data), 500);



		  //altitudeKF(prev_state, &current_state, P_prev, &P, meas);
		  M_throttle = CRSFtoDuty(RX_throttle);
 8003372:	4b7f      	ldr	r3, [pc, #508]	; (8003570 <Start_Data_Reading+0xca8>)
 8003374:	881b      	ldrh	r3, [r3, #0]
 8003376:	4618      	mov	r0, r3
 8003378:	f001 ffe6 	bl	8005348 <CRSFtoDuty>
 800337c:	eef0 7a40 	vmov.f32	s15, s0
 8003380:	4b7c      	ldr	r3, [pc, #496]	; (8003574 <Start_Data_Reading+0xcac>)
 8003382:	edc3 7a00 	vstr	s15, [r3]
		  M_pitch = CRSFtoPitch(RX_pitch)*25;
 8003386:	4b7c      	ldr	r3, [pc, #496]	; (8003578 <Start_Data_Reading+0xcb0>)
 8003388:	881b      	ldrh	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f002 f81e 	bl	80053cc <CRSFtoPitch>
 8003390:	eef0 7a40 	vmov.f32	s15, s0
 8003394:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8003398:	ee67 7a87 	vmul.f32	s15, s15, s14
 800339c:	4b77      	ldr	r3, [pc, #476]	; (800357c <Start_Data_Reading+0xcb4>)
 800339e:	edc3 7a00 	vstr	s15, [r3]
		  M_roll = CRSFtoRoll(RX_roll)*15;
 80033a2:	4b77      	ldr	r3, [pc, #476]	; (8003580 <Start_Data_Reading+0xcb8>)
 80033a4:	881b      	ldrh	r3, [r3, #0]
 80033a6:	4618      	mov	r0, r3
 80033a8:	f002 f82e 	bl	8005408 <CRSFtoRoll>
 80033ac:	eef0 7a40 	vmov.f32	s15, s0
 80033b0:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 80033b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033b8:	4b72      	ldr	r3, [pc, #456]	; (8003584 <Start_Data_Reading+0xcbc>)
 80033ba:	edc3 7a00 	vstr	s15, [r3]
		  M_yaw += CRSFtoYaw(RX_yaw)*0.3;
 80033be:	4b72      	ldr	r3, [pc, #456]	; (8003588 <Start_Data_Reading+0xcc0>)
 80033c0:	881b      	ldrh	r3, [r3, #0]
 80033c2:	4618      	mov	r0, r3
 80033c4:	f002 f83e 	bl	8005444 <CRSFtoYaw>
 80033c8:	ee10 3a10 	vmov	r3, s0
 80033cc:	4618      	mov	r0, r3
 80033ce:	f7fd f8bb 	bl	8000548 <__aeabi_f2d>
 80033d2:	a35d      	add	r3, pc, #372	; (adr r3, 8003548 <Start_Data_Reading+0xc80>)
 80033d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d8:	f7fd f90e 	bl	80005f8 <__aeabi_dmul>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	4614      	mov	r4, r2
 80033e2:	461d      	mov	r5, r3
 80033e4:	4b69      	ldr	r3, [pc, #420]	; (800358c <Start_Data_Reading+0xcc4>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7fd f8ad 	bl	8000548 <__aeabi_f2d>
 80033ee:	4602      	mov	r2, r0
 80033f0:	460b      	mov	r3, r1
 80033f2:	4620      	mov	r0, r4
 80033f4:	4629      	mov	r1, r5
 80033f6:	f7fc ff49 	bl	800028c <__adddf3>
 80033fa:	4602      	mov	r2, r0
 80033fc:	460b      	mov	r3, r1
 80033fe:	4610      	mov	r0, r2
 8003400:	4619      	mov	r1, r3
 8003402:	f7fd fbf1 	bl	8000be8 <__aeabi_d2f>
 8003406:	4603      	mov	r3, r0
 8003408:	4a60      	ldr	r2, [pc, #384]	; (800358c <Start_Data_Reading+0xcc4>)
 800340a:	6013      	str	r3, [r2, #0]

		  //pitch angle control
		  err_angle_pitch = M_pitch - euler.angle.pitch;
 800340c:	4b5b      	ldr	r3, [pc, #364]	; (800357c <Start_Data_Reading+0xcb4>)
 800340e:	ed93 7a00 	vldr	s14, [r3]
 8003412:	4b53      	ldr	r3, [pc, #332]	; (8003560 <Start_Data_Reading+0xc98>)
 8003414:	edd3 7a01 	vldr	s15, [r3, #4]
 8003418:	ee77 7a67 	vsub.f32	s15, s14, s15
 800341c:	edc7 7a65 	vstr	s15, [r7, #404]	; 0x194
		  errd_angle_pitch = (err_angle_pitch - prev_err_angle_pitch)/SAMPLE_PERIOD;
 8003420:	ed97 7a65 	vldr	s14, [r7, #404]	; 0x194
 8003424:	edd7 7a74 	vldr	s15, [r7, #464]	; 0x1d0
 8003428:	ee37 7a67 	vsub.f32	s14, s14, s15
 800342c:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003590 <Start_Data_Reading+0xcc8>
 8003430:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003434:	edc7 7a64 	vstr	s15, [r7, #400]	; 0x190
		  angle_control_pitch = P_angle_pitch * err_angle_pitch + D_angle_pitch * errd_angle_pitch;
 8003438:	ed97 7a62 	vldr	s14, [r7, #392]	; 0x188
 800343c:	edd7 7a65 	vldr	s15, [r7, #404]	; 0x194
 8003440:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003444:	edd7 6a61 	vldr	s13, [r7, #388]	; 0x184
 8003448:	edd7 7a64 	vldr	s15, [r7, #400]	; 0x190
 800344c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003450:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003454:	edc7 7a63 	vstr	s15, [r7, #396]	; 0x18c
		  prev_err_angle_pitch = err_angle_pitch;
 8003458:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 800345c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		  //debug_control1 = err_angle_pitch;

		  //pitch angle velocity control
		  err_pitch = angle_control_pitch - imu.gyr_rps[1];
 8003460:	4b4c      	ldr	r3, [pc, #304]	; (8003594 <Start_Data_Reading+0xccc>)
 8003462:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003466:	ed97 7a63 	vldr	s14, [r7, #396]	; 0x18c
 800346a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800346e:	edc7 7a6a 	vstr	s15, [r7, #424]	; 0x1a8
		  errd_pitch = (err_pitch - prev_err_pitch)/SAMPLE_PERIOD;
 8003472:	ed97 7a6a 	vldr	s14, [r7, #424]	; 0x1a8
 8003476:	edd7 7a75 	vldr	s15, [r7, #468]	; 0x1d4
 800347a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800347e:	eddf 6a44 	vldr	s13, [pc, #272]	; 8003590 <Start_Data_Reading+0xcc8>
 8003482:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003486:	edc7 7a69 	vstr	s15, [r7, #420]	; 0x1a4
		  prev_err_pitch = err_pitch;
 800348a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800348e:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		  control_pitch = P_pitch * err_pitch + D_pitch * errd_pitch;
 8003492:	ed97 7a67 	vldr	s14, [r7, #412]	; 0x19c
 8003496:	edd7 7a6a 	vldr	s15, [r7, #424]	; 0x1a8
 800349a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800349e:	edd7 6a66 	vldr	s13, [r7, #408]	; 0x198
 80034a2:	edd7 7a69 	vldr	s15, [r7, #420]	; 0x1a4
 80034a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034ae:	edc7 7a68 	vstr	s15, [r7, #416]	; 0x1a0

		  //roll angle control
		  err_angle_roll = M_roll - euler.angle.roll;
 80034b2:	4b34      	ldr	r3, [pc, #208]	; (8003584 <Start_Data_Reading+0xcbc>)
 80034b4:	ed93 7a00 	vldr	s14, [r3]
 80034b8:	4b29      	ldr	r3, [pc, #164]	; (8003560 <Start_Data_Reading+0xc98>)
 80034ba:	edd3 7a00 	vldr	s15, [r3]
 80034be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034c2:	edc7 7a59 	vstr	s15, [r7, #356]	; 0x164
		  errd_angle_roll = (err_angle_roll - prev_err_angle_roll)/SAMPLE_PERIOD;
 80034c6:	ed97 7a59 	vldr	s14, [r7, #356]	; 0x164
 80034ca:	edd7 7a72 	vldr	s15, [r7, #456]	; 0x1c8
 80034ce:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034d2:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8003590 <Start_Data_Reading+0xcc8>
 80034d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034da:	edc7 7a58 	vstr	s15, [r7, #352]	; 0x160
		  angle_control_roll = P_angle_roll * err_angle_roll + D_angle_roll * errd_angle_roll;
 80034de:	ed97 7a5b 	vldr	s14, [r7, #364]	; 0x16c
 80034e2:	edd7 7a59 	vldr	s15, [r7, #356]	; 0x164
 80034e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034ea:	edd7 6a5a 	vldr	s13, [r7, #360]	; 0x168
 80034ee:	edd7 7a58 	vldr	s15, [r7, #352]	; 0x160
 80034f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80034f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034fa:	edc7 7a57 	vstr	s15, [r7, #348]	; 0x15c
		  prev_err_angle_roll = err_angle_roll;
 80034fe:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8003502:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
		  debug_control1 = err_angle_roll;
 8003506:	4a24      	ldr	r2, [pc, #144]	; (8003598 <Start_Data_Reading+0xcd0>)
 8003508:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800350c:	6013      	str	r3, [r2, #0]


		  //roll angle velocity control
		  err_roll = angle_control_roll - imu.gyr_rps[0]; //M_roll
 800350e:	4b21      	ldr	r3, [pc, #132]	; (8003594 <Start_Data_Reading+0xccc>)
 8003510:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003514:	ed97 7a57 	vldr	s14, [r7, #348]	; 0x15c
 8003518:	ee77 7a67 	vsub.f32	s15, s14, s15
 800351c:	edc7 7a60 	vstr	s15, [r7, #384]	; 0x180
		  errd_roll = (err_roll - prev_err_roll)/SAMPLE_PERIOD;
 8003520:	ed97 7a60 	vldr	s14, [r7, #384]	; 0x180
 8003524:	edd7 7a73 	vldr	s15, [r7, #460]	; 0x1cc
 8003528:	ee37 7a67 	vsub.f32	s14, s14, s15
 800352c:	eddf 6a18 	vldr	s13, [pc, #96]	; 8003590 <Start_Data_Reading+0xcc8>
 8003530:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003534:	edc7 7a5f 	vstr	s15, [r7, #380]	; 0x17c
		  prev_err_roll = err_roll;
 8003538:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800353c:	e02e      	b.n	800359c <Start_Data_Reading+0xcd4>
 800353e:	bf00      	nop
 8003540:	f45e0b4e 	.word	0xf45e0b4e
 8003544:	4023b415 	.word	0x4023b415
 8003548:	33333333 	.word	0x33333333
 800354c:	3fd33333 	.word	0x3fd33333
 8003550:	20000b18 	.word	0x20000b18
 8003554:	411cf5c3 	.word	0x411cf5c3
 8003558:	20000b3c 	.word	0x20000b3c
 800355c:	432a0000 	.word	0x432a0000
 8003560:	20000b0c 	.word	0x20000b0c
 8003564:	c32a0000 	.word	0xc32a0000
 8003568:	40768000 	.word	0x40768000
 800356c:	20000a94 	.word	0x20000a94
 8003570:	20002b38 	.word	0x20002b38
 8003574:	20002b3c 	.word	0x20002b3c
 8003578:	20002b34 	.word	0x20002b34
 800357c:	20002b40 	.word	0x20002b40
 8003580:	20002b32 	.word	0x20002b32
 8003584:	20002b44 	.word	0x20002b44
 8003588:	20002b36 	.word	0x20002b36
 800358c:	20002b48 	.word	0x20002b48
 8003590:	3ba3d70a 	.word	0x3ba3d70a
 8003594:	200009b8 	.word	0x200009b8
 8003598:	20002b4c 	.word	0x20002b4c
 800359c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
		  control_roll = P_roll * err_roll + D_roll * errd_roll;
 80035a0:	ed97 7a5d 	vldr	s14, [r7, #372]	; 0x174
 80035a4:	edd7 7a60 	vldr	s15, [r7, #384]	; 0x180
 80035a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035ac:	edd7 6a5c 	vldr	s13, [r7, #368]	; 0x170
 80035b0:	edd7 7a5f 	vldr	s15, [r7, #380]	; 0x17c
 80035b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035bc:	edc7 7a5e 	vstr	s15, [r7, #376]	; 0x178
		  debug_control2 = control_roll;
 80035c0:	4abc      	ldr	r2, [pc, #752]	; (80038b4 <Start_Data_Reading+0xfec>)
 80035c2:	f8d7 3178 	ldr.w	r3, [r7, #376]	; 0x178
 80035c6:	6013      	str	r3, [r2, #0]


		  //yaw angle control
		  err_angle_yaw = M_yaw - euler.angle.yaw;
 80035c8:	4bbb      	ldr	r3, [pc, #748]	; (80038b8 <Start_Data_Reading+0xff0>)
 80035ca:	ed93 7a00 	vldr	s14, [r3]
 80035ce:	4bbb      	ldr	r3, [pc, #748]	; (80038bc <Start_Data_Reading+0xff4>)
 80035d0:	edd3 7a02 	vldr	s15, [r3, #8]
 80035d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035d8:	edc7 7a51 	vstr	s15, [r7, #324]	; 0x144
		  errd_angle_yaw = (err_angle_yaw - prev_err_angle_yaw)/SAMPLE_PERIOD;
 80035dc:	ed97 7a51 	vldr	s14, [r7, #324]	; 0x144
 80035e0:	edd7 7a6e 	vldr	s15, [r7, #440]	; 0x1b8
 80035e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035e8:	eddf 6ab5 	vldr	s13, [pc, #724]	; 80038c0 <Start_Data_Reading+0xff8>
 80035ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035f0:	edc7 7a50 	vstr	s15, [r7, #320]	; 0x140
		  angle_control_yaw = P_angle_yaw * err_angle_yaw + D_angle_yaw * errd_angle_yaw;
 80035f4:	ed97 7a53 	vldr	s14, [r7, #332]	; 0x14c
 80035f8:	edd7 7a51 	vldr	s15, [r7, #324]	; 0x144
 80035fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003600:	edd7 6a52 	vldr	s13, [r7, #328]	; 0x148
 8003604:	edd7 7a50 	vldr	s15, [r7, #320]	; 0x140
 8003608:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800360c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003610:	edc7 7a4f 	vstr	s15, [r7, #316]	; 0x13c
		  prev_err_angle_yaw = err_angle_yaw;
 8003614:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8003618:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8



		  //yaw angle velocity control
		  err_yaw = angle_control_yaw - imu.gyr_rps[2]; //angle_control_yaw
 800361c:	4ba9      	ldr	r3, [pc, #676]	; (80038c4 <Start_Data_Reading+0xffc>)
 800361e:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003622:	ed97 7a4f 	vldr	s14, [r7, #316]	; 0x13c
 8003626:	ee77 7a67 	vsub.f32	s15, s14, s15
 800362a:	edc7 7a56 	vstr	s15, [r7, #344]	; 0x158
		  errd_yaw = (err_yaw - prev_err_yaw)/SAMPLE_PERIOD;
 800362e:	ed97 7a56 	vldr	s14, [r7, #344]	; 0x158
 8003632:	edd7 7a71 	vldr	s15, [r7, #452]	; 0x1c4
 8003636:	ee37 7a67 	vsub.f32	s14, s14, s15
 800363a:	eddf 6aa1 	vldr	s13, [pc, #644]	; 80038c0 <Start_Data_Reading+0xff8>
 800363e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003642:	edc7 7a55 	vstr	s15, [r7, #340]	; 0x154
		  prev_err_yaw = err_yaw;
 8003646:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800364a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
		  control_yaw = P_yaw * err_yaw + D_yaw * errd_yaw;
 800364e:	ed97 7a70 	vldr	s14, [r7, #448]	; 0x1c0
 8003652:	edd7 7a56 	vldr	s15, [r7, #344]	; 0x158
 8003656:	ee27 7a27 	vmul.f32	s14, s14, s15
 800365a:	edd7 6a6f 	vldr	s13, [r7, #444]	; 0x1bc
 800365e:	edd7 7a55 	vldr	s15, [r7, #340]	; 0x154
 8003662:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003666:	ee77 7a27 	vadd.f32	s15, s14, s15
 800366a:	edc7 7a54 	vstr	s15, [r7, #336]	; 0x150



		  if(RX_arm > 1000){
 800366e:	4b96      	ldr	r3, [pc, #600]	; (80038c8 <Start_Data_Reading+0x1000>)
 8003670:	881b      	ldrh	r3, [r3, #0]
 8003672:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003676:	f240 80bc 	bls.w	80037f2 <Start_Data_Reading+0xf2a>
			  uart_telemetria = 0;
 800367a:	4b94      	ldr	r3, [pc, #592]	; (80038cc <Start_Data_Reading+0x1004>)
 800367c:	2200      	movs	r2, #0
 800367e:	701a      	strb	r2, [r3, #0]
//			  ref2 = (uint16_t)(M_throttle - control_roll);
//			  ref3 = (uint16_t)(M_throttle - control_roll);
//			  ref4 = (uint16_t)(M_throttle + control_roll);

			  //yaw
			  ref1 = (uint16_t)(M_throttle - control_yaw);
 8003680:	4b93      	ldr	r3, [pc, #588]	; (80038d0 <Start_Data_Reading+0x1008>)
 8003682:	ed93 7a00 	vldr	s14, [r3]
 8003686:	edd7 7a54 	vldr	s15, [r7, #336]	; 0x150
 800368a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800368e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003692:	ee17 3a90 	vmov	r3, s15
 8003696:	b29a      	uxth	r2, r3
 8003698:	4b8e      	ldr	r3, [pc, #568]	; (80038d4 <Start_Data_Reading+0x100c>)
 800369a:	801a      	strh	r2, [r3, #0]
			  ref2 = (uint16_t)(M_throttle + control_yaw);
 800369c:	4b8c      	ldr	r3, [pc, #560]	; (80038d0 <Start_Data_Reading+0x1008>)
 800369e:	ed93 7a00 	vldr	s14, [r3]
 80036a2:	edd7 7a54 	vldr	s15, [r7, #336]	; 0x150
 80036a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ae:	ee17 3a90 	vmov	r3, s15
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	4b88      	ldr	r3, [pc, #544]	; (80038d8 <Start_Data_Reading+0x1010>)
 80036b6:	801a      	strh	r2, [r3, #0]
			  ref3 = (uint16_t)(M_throttle - control_yaw);
 80036b8:	4b85      	ldr	r3, [pc, #532]	; (80038d0 <Start_Data_Reading+0x1008>)
 80036ba:	ed93 7a00 	vldr	s14, [r3]
 80036be:	edd7 7a54 	vldr	s15, [r7, #336]	; 0x150
 80036c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036ca:	ee17 3a90 	vmov	r3, s15
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	4b82      	ldr	r3, [pc, #520]	; (80038dc <Start_Data_Reading+0x1014>)
 80036d2:	801a      	strh	r2, [r3, #0]
			  ref4 = (uint16_t)(M_throttle + control_yaw);
 80036d4:	4b7e      	ldr	r3, [pc, #504]	; (80038d0 <Start_Data_Reading+0x1008>)
 80036d6:	ed93 7a00 	vldr	s14, [r3]
 80036da:	edd7 7a54 	vldr	s15, [r7, #336]	; 0x150
 80036de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036e6:	ee17 3a90 	vmov	r3, s15
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	4b7c      	ldr	r3, [pc, #496]	; (80038e0 <Start_Data_Reading+0x1018>)
 80036ee:	801a      	strh	r2, [r3, #0]

			  //all together
			  ref1 = (uint16_t)(M_throttle - control_yaw - control_pitch + control_roll);
 80036f0:	4b77      	ldr	r3, [pc, #476]	; (80038d0 <Start_Data_Reading+0x1008>)
 80036f2:	ed93 7a00 	vldr	s14, [r3]
 80036f6:	edd7 7a54 	vldr	s15, [r7, #336]	; 0x150
 80036fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036fe:	edd7 7a68 	vldr	s15, [r7, #416]	; 0x1a0
 8003702:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003706:	edd7 7a5e 	vldr	s15, [r7, #376]	; 0x178
 800370a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800370e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003712:	ee17 3a90 	vmov	r3, s15
 8003716:	b29a      	uxth	r2, r3
 8003718:	4b6e      	ldr	r3, [pc, #440]	; (80038d4 <Start_Data_Reading+0x100c>)
 800371a:	801a      	strh	r2, [r3, #0]
			  ref2 = (uint16_t)(M_throttle + control_yaw - control_pitch - control_roll);
 800371c:	4b6c      	ldr	r3, [pc, #432]	; (80038d0 <Start_Data_Reading+0x1008>)
 800371e:	ed93 7a00 	vldr	s14, [r3]
 8003722:	edd7 7a54 	vldr	s15, [r7, #336]	; 0x150
 8003726:	ee37 7a27 	vadd.f32	s14, s14, s15
 800372a:	edd7 7a68 	vldr	s15, [r7, #416]	; 0x1a0
 800372e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003732:	edd7 7a5e 	vldr	s15, [r7, #376]	; 0x178
 8003736:	ee77 7a67 	vsub.f32	s15, s14, s15
 800373a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800373e:	ee17 3a90 	vmov	r3, s15
 8003742:	b29a      	uxth	r2, r3
 8003744:	4b64      	ldr	r3, [pc, #400]	; (80038d8 <Start_Data_Reading+0x1010>)
 8003746:	801a      	strh	r2, [r3, #0]
			  ref3 = (uint16_t)(M_throttle - control_yaw + control_pitch - control_roll);
 8003748:	4b61      	ldr	r3, [pc, #388]	; (80038d0 <Start_Data_Reading+0x1008>)
 800374a:	ed93 7a00 	vldr	s14, [r3]
 800374e:	edd7 7a54 	vldr	s15, [r7, #336]	; 0x150
 8003752:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003756:	edd7 7a68 	vldr	s15, [r7, #416]	; 0x1a0
 800375a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800375e:	edd7 7a5e 	vldr	s15, [r7, #376]	; 0x178
 8003762:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003766:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800376a:	ee17 3a90 	vmov	r3, s15
 800376e:	b29a      	uxth	r2, r3
 8003770:	4b5a      	ldr	r3, [pc, #360]	; (80038dc <Start_Data_Reading+0x1014>)
 8003772:	801a      	strh	r2, [r3, #0]
			  ref4 = (uint16_t)(M_throttle + control_yaw + control_pitch + control_roll);
 8003774:	4b56      	ldr	r3, [pc, #344]	; (80038d0 <Start_Data_Reading+0x1008>)
 8003776:	ed93 7a00 	vldr	s14, [r3]
 800377a:	edd7 7a54 	vldr	s15, [r7, #336]	; 0x150
 800377e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003782:	edd7 7a68 	vldr	s15, [r7, #416]	; 0x1a0
 8003786:	ee37 7a27 	vadd.f32	s14, s14, s15
 800378a:	edd7 7a5e 	vldr	s15, [r7, #376]	; 0x178
 800378e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003792:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003796:	ee17 3a90 	vmov	r3, s15
 800379a:	b29a      	uxth	r2, r3
 800379c:	4b50      	ldr	r3, [pc, #320]	; (80038e0 <Start_Data_Reading+0x1018>)
 800379e:	801a      	strh	r2, [r3, #0]
//			  ref1 = (uint16_t)(M_throttle);
//			  ref2 = (uint16_t)(M_throttle);
//			  ref3 = (uint16_t)(M_throttle);
//			  ref4 = (uint16_t)(M_throttle);

			  if(ref1<550) ref1 = 550;
 80037a0:	4b4c      	ldr	r3, [pc, #304]	; (80038d4 <Start_Data_Reading+0x100c>)
 80037a2:	881b      	ldrh	r3, [r3, #0]
 80037a4:	f240 2225 	movw	r2, #549	; 0x225
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d803      	bhi.n	80037b4 <Start_Data_Reading+0xeec>
 80037ac:	4b49      	ldr	r3, [pc, #292]	; (80038d4 <Start_Data_Reading+0x100c>)
 80037ae:	f240 2226 	movw	r2, #550	; 0x226
 80037b2:	801a      	strh	r2, [r3, #0]
			  if(ref2<550) ref2 = 550;
 80037b4:	4b48      	ldr	r3, [pc, #288]	; (80038d8 <Start_Data_Reading+0x1010>)
 80037b6:	881b      	ldrh	r3, [r3, #0]
 80037b8:	f240 2225 	movw	r2, #549	; 0x225
 80037bc:	4293      	cmp	r3, r2
 80037be:	d803      	bhi.n	80037c8 <Start_Data_Reading+0xf00>
 80037c0:	4b45      	ldr	r3, [pc, #276]	; (80038d8 <Start_Data_Reading+0x1010>)
 80037c2:	f240 2226 	movw	r2, #550	; 0x226
 80037c6:	801a      	strh	r2, [r3, #0]
			  if(ref3<550) ref3 = 550;
 80037c8:	4b44      	ldr	r3, [pc, #272]	; (80038dc <Start_Data_Reading+0x1014>)
 80037ca:	881b      	ldrh	r3, [r3, #0]
 80037cc:	f240 2225 	movw	r2, #549	; 0x225
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d803      	bhi.n	80037dc <Start_Data_Reading+0xf14>
 80037d4:	4b41      	ldr	r3, [pc, #260]	; (80038dc <Start_Data_Reading+0x1014>)
 80037d6:	f240 2226 	movw	r2, #550	; 0x226
 80037da:	801a      	strh	r2, [r3, #0]
			  if(ref4<550) ref4 = 550;
 80037dc:	4b40      	ldr	r3, [pc, #256]	; (80038e0 <Start_Data_Reading+0x1018>)
 80037de:	881b      	ldrh	r3, [r3, #0]
 80037e0:	f240 2225 	movw	r2, #549	; 0x225
 80037e4:	4293      	cmp	r3, r2
 80037e6:	d82d      	bhi.n	8003844 <Start_Data_Reading+0xf7c>
 80037e8:	4b3d      	ldr	r3, [pc, #244]	; (80038e0 <Start_Data_Reading+0x1018>)
 80037ea:	f240 2226 	movw	r2, #550	; 0x226
 80037ee:	801a      	strh	r2, [r3, #0]
 80037f0:	e028      	b.n	8003844 <Start_Data_Reading+0xf7c>

		  }
		  else{
			  uart_telemetria = 1;
 80037f2:	4b36      	ldr	r3, [pc, #216]	; (80038cc <Start_Data_Reading+0x1004>)
 80037f4:	2201      	movs	r2, #1
 80037f6:	701a      	strb	r2, [r3, #0]
			  if(new_P == 1){
 80037f8:	4b3a      	ldr	r3, [pc, #232]	; (80038e4 <Start_Data_Reading+0x101c>)
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d106      	bne.n	800380e <Start_Data_Reading+0xf46>
				  P_yaw = telem_P;
 8003800:	4b39      	ldr	r3, [pc, #228]	; (80038e8 <Start_Data_Reading+0x1020>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
				  new_P = 0;
 8003808:	4b36      	ldr	r3, [pc, #216]	; (80038e4 <Start_Data_Reading+0x101c>)
 800380a:	2200      	movs	r2, #0
 800380c:	701a      	strb	r2, [r3, #0]
			  }
			  if(new_D == 1){
 800380e:	4b37      	ldr	r3, [pc, #220]	; (80038ec <Start_Data_Reading+0x1024>)
 8003810:	781b      	ldrb	r3, [r3, #0]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d106      	bne.n	8003824 <Start_Data_Reading+0xf5c>
				  D_yaw = telem_D;
 8003816:	4b36      	ldr	r3, [pc, #216]	; (80038f0 <Start_Data_Reading+0x1028>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
				  new_D = 0;
 800381e:	4b33      	ldr	r3, [pc, #204]	; (80038ec <Start_Data_Reading+0x1024>)
 8003820:	2200      	movs	r2, #0
 8003822:	701a      	strb	r2, [r3, #0]
			  }
			  ref1 = 550;
 8003824:	4b2b      	ldr	r3, [pc, #172]	; (80038d4 <Start_Data_Reading+0x100c>)
 8003826:	f240 2226 	movw	r2, #550	; 0x226
 800382a:	801a      	strh	r2, [r3, #0]
			  ref2 = 550;
 800382c:	4b2a      	ldr	r3, [pc, #168]	; (80038d8 <Start_Data_Reading+0x1010>)
 800382e:	f240 2226 	movw	r2, #550	; 0x226
 8003832:	801a      	strh	r2, [r3, #0]
			  ref3 = 550;
 8003834:	4b29      	ldr	r3, [pc, #164]	; (80038dc <Start_Data_Reading+0x1014>)
 8003836:	f240 2226 	movw	r2, #550	; 0x226
 800383a:	801a      	strh	r2, [r3, #0]
			  ref4 = 550;
 800383c:	4b28      	ldr	r3, [pc, #160]	; (80038e0 <Start_Data_Reading+0x1018>)
 800383e:	f240 2226 	movw	r2, #550	; 0x226
 8003842:	801a      	strh	r2, [r3, #0]
		  //telemetria
//		  telemetria_float[0] = (float)mag_data.x;
//		  telemetria_float[1] = (float)mag_data.y;
//		  telemetria_float[2] = (float)mag_data.z;

		  telemetria_float[0] = magneto_data.axis.x;
 8003844:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003848:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003852:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003856:	601a      	str	r2, [r3, #0]
		  telemetria_float[1] = magneto_data.axis.y;
 8003858:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 800385c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003860:	685a      	ldr	r2, [r3, #4]
 8003862:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003866:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800386a:	605a      	str	r2, [r3, #4]
		  telemetria_float[2] = magneto_data.axis.z;
 800386c:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 8003870:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003874:	689a      	ldr	r2, [r3, #8]
 8003876:	f507 73ec 	add.w	r3, r7, #472	; 0x1d8
 800387a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800387e:	609a      	str	r2, [r3, #8]

//		  telemetria_float[0] = euler.angle.roll;
//		  telemetria_float[1] = euler.angle.pitch;
//		  telemetria_float[2] = euler.angle.yaw;
		  xQueueSendToFront(telemetria_Queue, (void*)&telemetria_float, 0);
 8003880:	4b1c      	ldr	r3, [pc, #112]	; (80038f4 <Start_Data_Reading+0x102c>)
 8003882:	6818      	ldr	r0, [r3, #0]
 8003884:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8003888:	2301      	movs	r3, #1
 800388a:	2200      	movs	r2, #0
 800388c:	f00a fdf0 	bl	800e470 <xQueueGenericSend>



//		  set_duty_Oneshot42(&htim3, 550, 550, 550, 550);
		  set_duty_Oneshot42(&htim3, ref1, ref2, ref3, ref4);
 8003890:	4b10      	ldr	r3, [pc, #64]	; (80038d4 <Start_Data_Reading+0x100c>)
 8003892:	8819      	ldrh	r1, [r3, #0]
 8003894:	4b10      	ldr	r3, [pc, #64]	; (80038d8 <Start_Data_Reading+0x1010>)
 8003896:	881a      	ldrh	r2, [r3, #0]
 8003898:	4b10      	ldr	r3, [pc, #64]	; (80038dc <Start_Data_Reading+0x1014>)
 800389a:	8818      	ldrh	r0, [r3, #0]
 800389c:	4b10      	ldr	r3, [pc, #64]	; (80038e0 <Start_Data_Reading+0x1018>)
 800389e:	881b      	ldrh	r3, [r3, #0]
 80038a0:	9300      	str	r3, [sp, #0]
 80038a2:	4603      	mov	r3, r0
 80038a4:	4814      	ldr	r0, [pc, #80]	; (80038f8 <Start_Data_Reading+0x1030>)
 80038a6:	f001 fd2c 	bl	8005302 <set_duty_Oneshot42>
	osDelay(3);
 80038aa:	2003      	movs	r0, #3
 80038ac:	f00a fc55 	bl	800e15a <osDelay>
  {
 80038b0:	f7ff ba37 	b.w	8002d22 <Start_Data_Reading+0x45a>
 80038b4:	20002b50 	.word	0x20002b50
 80038b8:	20002b48 	.word	0x20002b48
 80038bc:	20000b0c 	.word	0x20000b0c
 80038c0:	3ba3d70a 	.word	0x3ba3d70a
 80038c4:	200009b8 	.word	0x200009b8
 80038c8:	20002b3a 	.word	0x20002b3a
 80038cc:	20000b56 	.word	0x20000b56
 80038d0:	20002b3c 	.word	0x20002b3c
 80038d4:	20002ae4 	.word	0x20002ae4
 80038d8:	20002ae6 	.word	0x20002ae6
 80038dc:	20002ae8 	.word	0x20002ae8
 80038e0:	20002aea 	.word	0x20002aea
 80038e4:	20000b60 	.word	0x20000b60
 80038e8:	20000b58 	.word	0x20000b58
 80038ec:	20000b61 	.word	0x20000b61
 80038f0:	20000b5c 	.word	0x20000b5c
 80038f4:	20002b54 	.word	0x20002b54
 80038f8:	200006d4 	.word	0x200006d4

080038fc <Start_Orientation>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Start_Orientation */
void Start_Orientation(void const * argument)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b082      	sub	sp, #8
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
//		//filterUpdateIMU(imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2], imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2], &q );
//		filterUpdate(imu.gyr_rps[0], imu.gyr_rps[1], imu.gyr_rps[2], imu.acc_mps2[0], imu.acc_mps2[1], imu.acc_mps2[2], mag_data_y, -mag_data_x, mag_data_z, &q, &f);
//		eulerAngles(q, &roll, &pitch, &yaw);
//		oricalc = 0;
//	  }
    osDelay(1);
 8003904:	2001      	movs	r0, #1
 8003906:	f00a fc28 	bl	800e15a <osDelay>
 800390a:	e7fb      	b.n	8003904 <Start_Orientation+0x8>

0800390c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800390c:	b480      	push	{r7}
 800390e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003910:	b672      	cpsid	i
}
 8003912:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003914:	e7fe      	b.n	8003914 <Error_Handler+0x8>
	...

08003918 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800391e:	2300      	movs	r3, #0
 8003920:	607b      	str	r3, [r7, #4]
 8003922:	4b12      	ldr	r3, [pc, #72]	; (800396c <HAL_MspInit+0x54>)
 8003924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003926:	4a11      	ldr	r2, [pc, #68]	; (800396c <HAL_MspInit+0x54>)
 8003928:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800392c:	6453      	str	r3, [r2, #68]	; 0x44
 800392e:	4b0f      	ldr	r3, [pc, #60]	; (800396c <HAL_MspInit+0x54>)
 8003930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003932:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003936:	607b      	str	r3, [r7, #4]
 8003938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800393a:	2300      	movs	r3, #0
 800393c:	603b      	str	r3, [r7, #0]
 800393e:	4b0b      	ldr	r3, [pc, #44]	; (800396c <HAL_MspInit+0x54>)
 8003940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003942:	4a0a      	ldr	r2, [pc, #40]	; (800396c <HAL_MspInit+0x54>)
 8003944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003948:	6413      	str	r3, [r2, #64]	; 0x40
 800394a:	4b08      	ldr	r3, [pc, #32]	; (800396c <HAL_MspInit+0x54>)
 800394c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003952:	603b      	str	r3, [r7, #0]
 8003954:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003956:	2200      	movs	r2, #0
 8003958:	210f      	movs	r1, #15
 800395a:	f06f 0001 	mvn.w	r0, #1
 800395e:	f002 f962 	bl	8005c26 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003962:	bf00      	nop
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
 800396a:	bf00      	nop
 800396c:	40023800 	.word	0x40023800

08003970 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b08e      	sub	sp, #56	; 0x38
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003978:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800397c:	2200      	movs	r2, #0
 800397e:	601a      	str	r2, [r3, #0]
 8003980:	605a      	str	r2, [r3, #4]
 8003982:	609a      	str	r2, [r3, #8]
 8003984:	60da      	str	r2, [r3, #12]
 8003986:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a45      	ldr	r2, [pc, #276]	; (8003aa4 <HAL_ADC_MspInit+0x134>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d128      	bne.n	80039e4 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003992:	2300      	movs	r3, #0
 8003994:	623b      	str	r3, [r7, #32]
 8003996:	4b44      	ldr	r3, [pc, #272]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 8003998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800399a:	4a43      	ldr	r2, [pc, #268]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 800399c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039a0:	6453      	str	r3, [r2, #68]	; 0x44
 80039a2:	4b41      	ldr	r3, [pc, #260]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 80039a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039aa:	623b      	str	r3, [r7, #32]
 80039ac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ae:	2300      	movs	r3, #0
 80039b0:	61fb      	str	r3, [r7, #28]
 80039b2:	4b3d      	ldr	r3, [pc, #244]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b6:	4a3c      	ldr	r2, [pc, #240]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 80039b8:	f043 0301 	orr.w	r3, r3, #1
 80039bc:	6313      	str	r3, [r2, #48]	; 0x30
 80039be:	4b3a      	ldr	r3, [pc, #232]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 80039c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	61fb      	str	r3, [r7, #28]
 80039c8:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = CRNT_Pin;
 80039ca:	2320      	movs	r3, #32
 80039cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039ce:	2303      	movs	r3, #3
 80039d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d2:	2300      	movs	r3, #0
 80039d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(CRNT_GPIO_Port, &GPIO_InitStruct);
 80039d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039da:	4619      	mov	r1, r3
 80039dc:	4833      	ldr	r0, [pc, #204]	; (8003aac <HAL_ADC_MspInit+0x13c>)
 80039de:	f002 fd5b 	bl	8006498 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80039e2:	e05a      	b.n	8003a9a <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC2)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a31      	ldr	r2, [pc, #196]	; (8003ab0 <HAL_ADC_MspInit+0x140>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d128      	bne.n	8003a40 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80039ee:	2300      	movs	r3, #0
 80039f0:	61bb      	str	r3, [r7, #24]
 80039f2:	4b2d      	ldr	r3, [pc, #180]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 80039f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039f6:	4a2c      	ldr	r2, [pc, #176]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 80039f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80039fc:	6453      	str	r3, [r2, #68]	; 0x44
 80039fe:	4b2a      	ldr	r3, [pc, #168]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 8003a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a06:	61bb      	str	r3, [r7, #24]
 8003a08:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	617b      	str	r3, [r7, #20]
 8003a0e:	4b26      	ldr	r3, [pc, #152]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 8003a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a12:	4a25      	ldr	r2, [pc, #148]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 8003a14:	f043 0301 	orr.w	r3, r3, #1
 8003a18:	6313      	str	r3, [r2, #48]	; 0x30
 8003a1a:	4b23      	ldr	r3, [pc, #140]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 8003a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	617b      	str	r3, [r7, #20]
 8003a24:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003a26:	2310      	movs	r3, #16
 8003a28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a2a:	2303      	movs	r3, #3
 8003a2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a36:	4619      	mov	r1, r3
 8003a38:	481c      	ldr	r0, [pc, #112]	; (8003aac <HAL_ADC_MspInit+0x13c>)
 8003a3a:	f002 fd2d 	bl	8006498 <HAL_GPIO_Init>
}
 8003a3e:	e02c      	b.n	8003a9a <HAL_ADC_MspInit+0x12a>
  else if(hadc->Instance==ADC3)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a1b      	ldr	r2, [pc, #108]	; (8003ab4 <HAL_ADC_MspInit+0x144>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d127      	bne.n	8003a9a <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	613b      	str	r3, [r7, #16]
 8003a4e:	4b16      	ldr	r3, [pc, #88]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 8003a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a52:	4a15      	ldr	r2, [pc, #84]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 8003a54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a58:	6453      	str	r3, [r2, #68]	; 0x44
 8003a5a:	4b13      	ldr	r3, [pc, #76]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 8003a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a62:	613b      	str	r3, [r7, #16]
 8003a64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a66:	2300      	movs	r3, #0
 8003a68:	60fb      	str	r3, [r7, #12]
 8003a6a:	4b0f      	ldr	r3, [pc, #60]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 8003a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a6e:	4a0e      	ldr	r2, [pc, #56]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 8003a70:	f043 0304 	orr.w	r3, r3, #4
 8003a74:	6313      	str	r3, [r2, #48]	; 0x30
 8003a76:	4b0c      	ldr	r3, [pc, #48]	; (8003aa8 <HAL_ADC_MspInit+0x138>)
 8003a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7a:	f003 0304 	and.w	r3, r3, #4
 8003a7e:	60fb      	str	r3, [r7, #12]
 8003a80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003a82:	2308      	movs	r3, #8
 8003a84:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a86:	2303      	movs	r3, #3
 8003a88:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a92:	4619      	mov	r1, r3
 8003a94:	4808      	ldr	r0, [pc, #32]	; (8003ab8 <HAL_ADC_MspInit+0x148>)
 8003a96:	f002 fcff 	bl	8006498 <HAL_GPIO_Init>
}
 8003a9a:	bf00      	nop
 8003a9c:	3738      	adds	r7, #56	; 0x38
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	40012000 	.word	0x40012000
 8003aa8:	40023800 	.word	0x40023800
 8003aac:	40020000 	.word	0x40020000
 8003ab0:	40012100 	.word	0x40012100
 8003ab4:	40012200 	.word	0x40012200
 8003ab8:	40020800 	.word	0x40020800

08003abc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08e      	sub	sp, #56	; 0x38
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]
 8003acc:	605a      	str	r2, [r3, #4]
 8003ace:	609a      	str	r2, [r3, #8]
 8003ad0:	60da      	str	r2, [r3, #12]
 8003ad2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a5c      	ldr	r2, [pc, #368]	; (8003c4c <HAL_I2C_MspInit+0x190>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d12d      	bne.n	8003b3a <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ade:	2300      	movs	r3, #0
 8003ae0:	623b      	str	r3, [r7, #32]
 8003ae2:	4b5b      	ldr	r3, [pc, #364]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae6:	4a5a      	ldr	r2, [pc, #360]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003ae8:	f043 0302 	orr.w	r3, r3, #2
 8003aec:	6313      	str	r3, [r2, #48]	; 0x30
 8003aee:	4b58      	ldr	r3, [pc, #352]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	623b      	str	r3, [r7, #32]
 8003af8:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MAGN_SCL_Pin|MAGN_SDA_Pin;
 8003afa:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003afe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b00:	2312      	movs	r3, #18
 8003b02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b04:	2300      	movs	r3, #0
 8003b06:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b0c:	2304      	movs	r3, #4
 8003b0e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b14:	4619      	mov	r1, r3
 8003b16:	484f      	ldr	r0, [pc, #316]	; (8003c54 <HAL_I2C_MspInit+0x198>)
 8003b18:	f002 fcbe 	bl	8006498 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	61fb      	str	r3, [r7, #28]
 8003b20:	4b4b      	ldr	r3, [pc, #300]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b24:	4a4a      	ldr	r2, [pc, #296]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003b26:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b2a:	6413      	str	r3, [r2, #64]	; 0x40
 8003b2c:	4b48      	ldr	r3, [pc, #288]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b34:	61fb      	str	r3, [r7, #28]
 8003b36:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003b38:	e083      	b.n	8003c42 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a46      	ldr	r2, [pc, #280]	; (8003c58 <HAL_I2C_MspInit+0x19c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d12d      	bne.n	8003ba0 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b44:	2300      	movs	r3, #0
 8003b46:	61bb      	str	r3, [r7, #24]
 8003b48:	4b41      	ldr	r3, [pc, #260]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4c:	4a40      	ldr	r2, [pc, #256]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003b4e:	f043 0302 	orr.w	r3, r3, #2
 8003b52:	6313      	str	r3, [r2, #48]	; 0x30
 8003b54:	4b3e      	ldr	r3, [pc, #248]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	61bb      	str	r3, [r7, #24]
 8003b5e:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = PRESS_SCL_Pin|PRESS_SDA_Pin;
 8003b60:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003b64:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b66:	2312      	movs	r3, #18
 8003b68:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003b72:	2304      	movs	r3, #4
 8003b74:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	4835      	ldr	r0, [pc, #212]	; (8003c54 <HAL_I2C_MspInit+0x198>)
 8003b7e:	f002 fc8b 	bl	8006498 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003b82:	2300      	movs	r3, #0
 8003b84:	617b      	str	r3, [r7, #20]
 8003b86:	4b32      	ldr	r3, [pc, #200]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	4a31      	ldr	r2, [pc, #196]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003b8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b90:	6413      	str	r3, [r2, #64]	; 0x40
 8003b92:	4b2f      	ldr	r3, [pc, #188]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	697b      	ldr	r3, [r7, #20]
}
 8003b9e:	e050      	b.n	8003c42 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a2d      	ldr	r2, [pc, #180]	; (8003c5c <HAL_I2C_MspInit+0x1a0>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d14b      	bne.n	8003c42 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003baa:	2300      	movs	r3, #0
 8003bac:	613b      	str	r3, [r7, #16]
 8003bae:	4b28      	ldr	r3, [pc, #160]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb2:	4a27      	ldr	r2, [pc, #156]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003bb4:	f043 0304 	orr.w	r3, r3, #4
 8003bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8003bba:	4b25      	ldr	r3, [pc, #148]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bbe:	f003 0304 	and.w	r3, r3, #4
 8003bc2:	613b      	str	r3, [r7, #16]
 8003bc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	60fb      	str	r3, [r7, #12]
 8003bca:	4b21      	ldr	r3, [pc, #132]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bce:	4a20      	ldr	r2, [pc, #128]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003bd0:	f043 0301 	orr.w	r3, r3, #1
 8003bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8003bd6:	4b1e      	ldr	r3, [pc, #120]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bda:	f003 0301 	and.w	r3, r3, #1
 8003bde:	60fb      	str	r3, [r7, #12]
 8003be0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003be2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003be6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003be8:	2312      	movs	r3, #18
 8003bea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bec:	2300      	movs	r3, #0
 8003bee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003bf4:	2304      	movs	r3, #4
 8003bf6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	4818      	ldr	r0, [pc, #96]	; (8003c60 <HAL_I2C_MspInit+0x1a4>)
 8003c00:	f002 fc4a 	bl	8006498 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003c04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c08:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003c0a:	2312      	movs	r3, #18
 8003c0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c12:	2303      	movs	r3, #3
 8003c14:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003c16:	2304      	movs	r3, #4
 8003c18:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c1e:	4619      	mov	r1, r3
 8003c20:	4810      	ldr	r0, [pc, #64]	; (8003c64 <HAL_I2C_MspInit+0x1a8>)
 8003c22:	f002 fc39 	bl	8006498 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003c26:	2300      	movs	r3, #0
 8003c28:	60bb      	str	r3, [r7, #8]
 8003c2a:	4b09      	ldr	r3, [pc, #36]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2e:	4a08      	ldr	r2, [pc, #32]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003c30:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003c34:	6413      	str	r3, [r2, #64]	; 0x40
 8003c36:	4b06      	ldr	r3, [pc, #24]	; (8003c50 <HAL_I2C_MspInit+0x194>)
 8003c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c3e:	60bb      	str	r3, [r7, #8]
 8003c40:	68bb      	ldr	r3, [r7, #8]
}
 8003c42:	bf00      	nop
 8003c44:	3738      	adds	r7, #56	; 0x38
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40005400 	.word	0x40005400
 8003c50:	40023800 	.word	0x40023800
 8003c54:	40020400 	.word	0x40020400
 8003c58:	40005800 	.word	0x40005800
 8003c5c:	40005c00 	.word	0x40005c00
 8003c60:	40020800 	.word	0x40020800
 8003c64:	40020000 	.word	0x40020000

08003c68 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b08a      	sub	sp, #40	; 0x28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c70:	f107 0314 	add.w	r3, r7, #20
 8003c74:	2200      	movs	r2, #0
 8003c76:	601a      	str	r2, [r3, #0]
 8003c78:	605a      	str	r2, [r3, #4]
 8003c7a:	609a      	str	r2, [r3, #8]
 8003c7c:	60da      	str	r2, [r3, #12]
 8003c7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a19      	ldr	r2, [pc, #100]	; (8003cec <HAL_SPI_MspInit+0x84>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d12c      	bne.n	8003ce4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	613b      	str	r3, [r7, #16]
 8003c8e:	4b18      	ldr	r3, [pc, #96]	; (8003cf0 <HAL_SPI_MspInit+0x88>)
 8003c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c92:	4a17      	ldr	r2, [pc, #92]	; (8003cf0 <HAL_SPI_MspInit+0x88>)
 8003c94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c98:	6413      	str	r3, [r2, #64]	; 0x40
 8003c9a:	4b15      	ldr	r3, [pc, #84]	; (8003cf0 <HAL_SPI_MspInit+0x88>)
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ca2:	613b      	str	r3, [r7, #16]
 8003ca4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	60fb      	str	r3, [r7, #12]
 8003caa:	4b11      	ldr	r3, [pc, #68]	; (8003cf0 <HAL_SPI_MspInit+0x88>)
 8003cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cae:	4a10      	ldr	r2, [pc, #64]	; (8003cf0 <HAL_SPI_MspInit+0x88>)
 8003cb0:	f043 0302 	orr.w	r3, r3, #2
 8003cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8003cb6:	4b0e      	ldr	r3, [pc, #56]	; (8003cf0 <HAL_SPI_MspInit+0x88>)
 8003cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin|IMU_MOSI_Pin;
 8003cc2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003cc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cc8:	2302      	movs	r3, #2
 8003cca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003cd4:	2305      	movs	r3, #5
 8003cd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003cd8:	f107 0314 	add.w	r3, r7, #20
 8003cdc:	4619      	mov	r1, r3
 8003cde:	4805      	ldr	r0, [pc, #20]	; (8003cf4 <HAL_SPI_MspInit+0x8c>)
 8003ce0:	f002 fbda 	bl	8006498 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003ce4:	bf00      	nop
 8003ce6:	3728      	adds	r7, #40	; 0x28
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	40003800 	.word	0x40003800
 8003cf0:	40023800 	.word	0x40023800
 8003cf4:	40020400 	.word	0x40020400

08003cf8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b08e      	sub	sp, #56	; 0x38
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d04:	2200      	movs	r2, #0
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	605a      	str	r2, [r3, #4]
 8003d0a:	609a      	str	r2, [r3, #8]
 8003d0c:	60da      	str	r2, [r3, #12]
 8003d0e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d18:	d134      	bne.n	8003d84 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	623b      	str	r3, [r7, #32]
 8003d1e:	4b55      	ldr	r3, [pc, #340]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d22:	4a54      	ldr	r2, [pc, #336]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003d24:	f043 0301 	orr.w	r3, r3, #1
 8003d28:	6413      	str	r3, [r2, #64]	; 0x40
 8003d2a:	4b52      	ldr	r3, [pc, #328]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2e:	f003 0301 	and.w	r3, r3, #1
 8003d32:	623b      	str	r3, [r7, #32]
 8003d34:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d36:	2300      	movs	r3, #0
 8003d38:	61fb      	str	r3, [r7, #28]
 8003d3a:	4b4e      	ldr	r3, [pc, #312]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d3e:	4a4d      	ldr	r2, [pc, #308]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003d40:	f043 0301 	orr.w	r3, r3, #1
 8003d44:	6313      	str	r3, [r2, #48]	; 0x30
 8003d46:	4b4b      	ldr	r3, [pc, #300]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4a:	f003 0301 	and.w	r3, r3, #1
 8003d4e:	61fb      	str	r3, [r7, #28]
 8003d50:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = ECHO_Pin;
 8003d52:	2301      	movs	r3, #1
 8003d54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d56:	2302      	movs	r3, #2
 8003d58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003d62:	2301      	movs	r3, #1
 8003d64:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8003d66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	4842      	ldr	r0, [pc, #264]	; (8003e78 <HAL_TIM_Base_MspInit+0x180>)
 8003d6e:	f002 fb93 	bl	8006498 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8003d72:	2200      	movs	r2, #0
 8003d74:	2105      	movs	r1, #5
 8003d76:	201c      	movs	r0, #28
 8003d78:	f001 ff55 	bl	8005c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003d7c:	201c      	movs	r0, #28
 8003d7e:	f001 ff6e 	bl	8005c5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 8003d82:	e072      	b.n	8003e6a <HAL_TIM_Base_MspInit+0x172>
  else if(htim_base->Instance==TIM3)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a3c      	ldr	r2, [pc, #240]	; (8003e7c <HAL_TIM_Base_MspInit+0x184>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d10e      	bne.n	8003dac <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003d8e:	2300      	movs	r3, #0
 8003d90:	61bb      	str	r3, [r7, #24]
 8003d92:	4b38      	ldr	r3, [pc, #224]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d96:	4a37      	ldr	r2, [pc, #220]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003d98:	f043 0302 	orr.w	r3, r3, #2
 8003d9c:	6413      	str	r3, [r2, #64]	; 0x40
 8003d9e:	4b35      	ldr	r3, [pc, #212]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	61bb      	str	r3, [r7, #24]
 8003da8:	69bb      	ldr	r3, [r7, #24]
}
 8003daa:	e05e      	b.n	8003e6a <HAL_TIM_Base_MspInit+0x172>
  else if(htim_base->Instance==TIM4)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a33      	ldr	r2, [pc, #204]	; (8003e80 <HAL_TIM_Base_MspInit+0x188>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d10e      	bne.n	8003dd4 <HAL_TIM_Base_MspInit+0xdc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003db6:	2300      	movs	r3, #0
 8003db8:	617b      	str	r3, [r7, #20]
 8003dba:	4b2e      	ldr	r3, [pc, #184]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbe:	4a2d      	ldr	r2, [pc, #180]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003dc0:	f043 0304 	orr.w	r3, r3, #4
 8003dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8003dc6:	4b2b      	ldr	r3, [pc, #172]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dca:	f003 0304 	and.w	r3, r3, #4
 8003dce:	617b      	str	r3, [r7, #20]
 8003dd0:	697b      	ldr	r3, [r7, #20]
}
 8003dd2:	e04a      	b.n	8003e6a <HAL_TIM_Base_MspInit+0x172>
  else if(htim_base->Instance==TIM6)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a2a      	ldr	r2, [pc, #168]	; (8003e84 <HAL_TIM_Base_MspInit+0x18c>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d116      	bne.n	8003e0c <HAL_TIM_Base_MspInit+0x114>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003dde:	2300      	movs	r3, #0
 8003de0:	613b      	str	r3, [r7, #16]
 8003de2:	4b24      	ldr	r3, [pc, #144]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003de6:	4a23      	ldr	r2, [pc, #140]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003de8:	f043 0310 	orr.w	r3, r3, #16
 8003dec:	6413      	str	r3, [r2, #64]	; 0x40
 8003dee:	4b21      	ldr	r3, [pc, #132]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df2:	f003 0310 	and.w	r3, r3, #16
 8003df6:	613b      	str	r3, [r7, #16]
 8003df8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	2105      	movs	r1, #5
 8003dfe:	2036      	movs	r0, #54	; 0x36
 8003e00:	f001 ff11 	bl	8005c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003e04:	2036      	movs	r0, #54	; 0x36
 8003e06:	f001 ff2a 	bl	8005c5e <HAL_NVIC_EnableIRQ>
}
 8003e0a:	e02e      	b.n	8003e6a <HAL_TIM_Base_MspInit+0x172>
  else if(htim_base->Instance==TIM7)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a1d      	ldr	r2, [pc, #116]	; (8003e88 <HAL_TIM_Base_MspInit+0x190>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d116      	bne.n	8003e44 <HAL_TIM_Base_MspInit+0x14c>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003e16:	2300      	movs	r3, #0
 8003e18:	60fb      	str	r3, [r7, #12]
 8003e1a:	4b16      	ldr	r3, [pc, #88]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1e:	4a15      	ldr	r2, [pc, #84]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003e20:	f043 0320 	orr.w	r3, r3, #32
 8003e24:	6413      	str	r3, [r2, #64]	; 0x40
 8003e26:	4b13      	ldr	r3, [pc, #76]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2a:	f003 0320 	and.w	r3, r3, #32
 8003e2e:	60fb      	str	r3, [r7, #12]
 8003e30:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8003e32:	2200      	movs	r2, #0
 8003e34:	2105      	movs	r1, #5
 8003e36:	2037      	movs	r0, #55	; 0x37
 8003e38:	f001 fef5 	bl	8005c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003e3c:	2037      	movs	r0, #55	; 0x37
 8003e3e:	f001 ff0e 	bl	8005c5e <HAL_NVIC_EnableIRQ>
}
 8003e42:	e012      	b.n	8003e6a <HAL_TIM_Base_MspInit+0x172>
  else if(htim_base->Instance==TIM10)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a10      	ldr	r2, [pc, #64]	; (8003e8c <HAL_TIM_Base_MspInit+0x194>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d10d      	bne.n	8003e6a <HAL_TIM_Base_MspInit+0x172>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003e4e:	2300      	movs	r3, #0
 8003e50:	60bb      	str	r3, [r7, #8]
 8003e52:	4b08      	ldr	r3, [pc, #32]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e56:	4a07      	ldr	r2, [pc, #28]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e5c:	6453      	str	r3, [r2, #68]	; 0x44
 8003e5e:	4b05      	ldr	r3, [pc, #20]	; (8003e74 <HAL_TIM_Base_MspInit+0x17c>)
 8003e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e66:	60bb      	str	r3, [r7, #8]
 8003e68:	68bb      	ldr	r3, [r7, #8]
}
 8003e6a:	bf00      	nop
 8003e6c:	3738      	adds	r7, #56	; 0x38
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	40023800 	.word	0x40023800
 8003e78:	40020000 	.word	0x40020000
 8003e7c:	40000400 	.word	0x40000400
 8003e80:	40000800 	.word	0x40000800
 8003e84:	40001000 	.word	0x40001000
 8003e88:	40001400 	.word	0x40001400
 8003e8c:	40014400 	.word	0x40014400

08003e90 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b08a      	sub	sp, #40	; 0x28
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e98:	f107 0314 	add.w	r3, r7, #20
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	601a      	str	r2, [r3, #0]
 8003ea0:	605a      	str	r2, [r3, #4]
 8003ea2:	609a      	str	r2, [r3, #8]
 8003ea4:	60da      	str	r2, [r3, #12]
 8003ea6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a21      	ldr	r2, [pc, #132]	; (8003f34 <HAL_TIM_MspPostInit+0xa4>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d13b      	bne.n	8003f2a <HAL_TIM_MspPostInit+0x9a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	613b      	str	r3, [r7, #16]
 8003eb6:	4b20      	ldr	r3, [pc, #128]	; (8003f38 <HAL_TIM_MspPostInit+0xa8>)
 8003eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eba:	4a1f      	ldr	r2, [pc, #124]	; (8003f38 <HAL_TIM_MspPostInit+0xa8>)
 8003ebc:	f043 0301 	orr.w	r3, r3, #1
 8003ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ec2:	4b1d      	ldr	r3, [pc, #116]	; (8003f38 <HAL_TIM_MspPostInit+0xa8>)
 8003ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	613b      	str	r3, [r7, #16]
 8003ecc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ece:	2300      	movs	r3, #0
 8003ed0:	60fb      	str	r3, [r7, #12]
 8003ed2:	4b19      	ldr	r3, [pc, #100]	; (8003f38 <HAL_TIM_MspPostInit+0xa8>)
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	4a18      	ldr	r2, [pc, #96]	; (8003f38 <HAL_TIM_MspPostInit+0xa8>)
 8003ed8:	f043 0302 	orr.w	r3, r3, #2
 8003edc:	6313      	str	r3, [r2, #48]	; 0x30
 8003ede:	4b16      	ldr	r3, [pc, #88]	; (8003f38 <HAL_TIM_MspPostInit+0xa8>)
 8003ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee2:	f003 0302 	and.w	r3, r3, #2
 8003ee6:	60fb      	str	r3, [r7, #12]
 8003ee8:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8003eea:	23c0      	movs	r3, #192	; 0xc0
 8003eec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eee:	2302      	movs	r3, #2
 8003ef0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003efa:	2302      	movs	r3, #2
 8003efc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003efe:	f107 0314 	add.w	r3, r7, #20
 8003f02:	4619      	mov	r1, r3
 8003f04:	480d      	ldr	r0, [pc, #52]	; (8003f3c <HAL_TIM_MspPostInit+0xac>)
 8003f06:	f002 fac7 	bl	8006498 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM3_Pin|PWM4_Pin;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f0e:	2302      	movs	r3, #2
 8003f10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f12:	2300      	movs	r3, #0
 8003f14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f16:	2300      	movs	r3, #0
 8003f18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003f1a:	2302      	movs	r3, #2
 8003f1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f1e:	f107 0314 	add.w	r3, r7, #20
 8003f22:	4619      	mov	r1, r3
 8003f24:	4806      	ldr	r0, [pc, #24]	; (8003f40 <HAL_TIM_MspPostInit+0xb0>)
 8003f26:	f002 fab7 	bl	8006498 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003f2a:	bf00      	nop
 8003f2c:	3728      	adds	r7, #40	; 0x28
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	40000400 	.word	0x40000400
 8003f38:	40023800 	.word	0x40023800
 8003f3c:	40020000 	.word	0x40020000
 8003f40:	40020400 	.word	0x40020400

08003f44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b090      	sub	sp, #64	; 0x40
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f4c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f50:	2200      	movs	r2, #0
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	605a      	str	r2, [r3, #4]
 8003f56:	609a      	str	r2, [r3, #8]
 8003f58:	60da      	str	r2, [r3, #12]
 8003f5a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a81      	ldr	r2, [pc, #516]	; (8004168 <HAL_UART_MspInit+0x224>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d15d      	bne.n	8004022 <HAL_UART_MspInit+0xde>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003f66:	2300      	movs	r3, #0
 8003f68:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f6a:	4b80      	ldr	r3, [pc, #512]	; (800416c <HAL_UART_MspInit+0x228>)
 8003f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6e:	4a7f      	ldr	r2, [pc, #508]	; (800416c <HAL_UART_MspInit+0x228>)
 8003f70:	f043 0310 	orr.w	r3, r3, #16
 8003f74:	6453      	str	r3, [r2, #68]	; 0x44
 8003f76:	4b7d      	ldr	r3, [pc, #500]	; (800416c <HAL_UART_MspInit+0x228>)
 8003f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7a:	f003 0310 	and.w	r3, r3, #16
 8003f7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f80:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f82:	2300      	movs	r3, #0
 8003f84:	627b      	str	r3, [r7, #36]	; 0x24
 8003f86:	4b79      	ldr	r3, [pc, #484]	; (800416c <HAL_UART_MspInit+0x228>)
 8003f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8a:	4a78      	ldr	r2, [pc, #480]	; (800416c <HAL_UART_MspInit+0x228>)
 8003f8c:	f043 0301 	orr.w	r3, r3, #1
 8003f90:	6313      	str	r3, [r2, #48]	; 0x30
 8003f92:	4b76      	ldr	r3, [pc, #472]	; (800416c <HAL_UART_MspInit+0x228>)
 8003f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f96:	f003 0301 	and.w	r3, r3, #1
 8003f9a:	627b      	str	r3, [r7, #36]	; 0x24
 8003f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RECEIVER_TX_Pin|RECEIVER_RX_Pin;
 8003f9e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fac:	2303      	movs	r3, #3
 8003fae:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003fb0:	2307      	movs	r3, #7
 8003fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fb4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fb8:	4619      	mov	r1, r3
 8003fba:	486d      	ldr	r0, [pc, #436]	; (8004170 <HAL_UART_MspInit+0x22c>)
 8003fbc:	f002 fa6c 	bl	8006498 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003fc0:	4b6c      	ldr	r3, [pc, #432]	; (8004174 <HAL_UART_MspInit+0x230>)
 8003fc2:	4a6d      	ldr	r2, [pc, #436]	; (8004178 <HAL_UART_MspInit+0x234>)
 8003fc4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003fc6:	4b6b      	ldr	r3, [pc, #428]	; (8004174 <HAL_UART_MspInit+0x230>)
 8003fc8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003fcc:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003fce:	4b69      	ldr	r3, [pc, #420]	; (8004174 <HAL_UART_MspInit+0x230>)
 8003fd0:	2200      	movs	r2, #0
 8003fd2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fd4:	4b67      	ldr	r3, [pc, #412]	; (8004174 <HAL_UART_MspInit+0x230>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003fda:	4b66      	ldr	r3, [pc, #408]	; (8004174 <HAL_UART_MspInit+0x230>)
 8003fdc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003fe0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003fe2:	4b64      	ldr	r3, [pc, #400]	; (8004174 <HAL_UART_MspInit+0x230>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003fe8:	4b62      	ldr	r3, [pc, #392]	; (8004174 <HAL_UART_MspInit+0x230>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003fee:	4b61      	ldr	r3, [pc, #388]	; (8004174 <HAL_UART_MspInit+0x230>)
 8003ff0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ff4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003ff6:	4b5f      	ldr	r3, [pc, #380]	; (8004174 <HAL_UART_MspInit+0x230>)
 8003ff8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003ffc:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ffe:	4b5d      	ldr	r3, [pc, #372]	; (8004174 <HAL_UART_MspInit+0x230>)
 8004000:	2200      	movs	r2, #0
 8004002:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004004:	485b      	ldr	r0, [pc, #364]	; (8004174 <HAL_UART_MspInit+0x230>)
 8004006:	f001 fe45 	bl	8005c94 <HAL_DMA_Init>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d001      	beq.n	8004014 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8004010:	f7ff fc7c 	bl	800390c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a57      	ldr	r2, [pc, #348]	; (8004174 <HAL_UART_MspInit+0x230>)
 8004018:	639a      	str	r2, [r3, #56]	; 0x38
 800401a:	4a56      	ldr	r2, [pc, #344]	; (8004174 <HAL_UART_MspInit+0x230>)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004020:	e09d      	b.n	800415e <HAL_UART_MspInit+0x21a>
  else if(huart->Instance==USART2)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a55      	ldr	r2, [pc, #340]	; (800417c <HAL_UART_MspInit+0x238>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d134      	bne.n	8004096 <HAL_UART_MspInit+0x152>
    __HAL_RCC_USART2_CLK_ENABLE();
 800402c:	2300      	movs	r3, #0
 800402e:	623b      	str	r3, [r7, #32]
 8004030:	4b4e      	ldr	r3, [pc, #312]	; (800416c <HAL_UART_MspInit+0x228>)
 8004032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004034:	4a4d      	ldr	r2, [pc, #308]	; (800416c <HAL_UART_MspInit+0x228>)
 8004036:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800403a:	6413      	str	r3, [r2, #64]	; 0x40
 800403c:	4b4b      	ldr	r3, [pc, #300]	; (800416c <HAL_UART_MspInit+0x228>)
 800403e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004044:	623b      	str	r3, [r7, #32]
 8004046:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004048:	2300      	movs	r3, #0
 800404a:	61fb      	str	r3, [r7, #28]
 800404c:	4b47      	ldr	r3, [pc, #284]	; (800416c <HAL_UART_MspInit+0x228>)
 800404e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004050:	4a46      	ldr	r2, [pc, #280]	; (800416c <HAL_UART_MspInit+0x228>)
 8004052:	f043 0301 	orr.w	r3, r3, #1
 8004056:	6313      	str	r3, [r2, #48]	; 0x30
 8004058:	4b44      	ldr	r3, [pc, #272]	; (800416c <HAL_UART_MspInit+0x228>)
 800405a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800405c:	f003 0301 	and.w	r3, r3, #1
 8004060:	61fb      	str	r3, [r7, #28]
 8004062:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004064:	230c      	movs	r3, #12
 8004066:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004068:	2302      	movs	r3, #2
 800406a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800406c:	2300      	movs	r3, #0
 800406e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004070:	2303      	movs	r3, #3
 8004072:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004074:	2307      	movs	r3, #7
 8004076:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004078:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800407c:	4619      	mov	r1, r3
 800407e:	483c      	ldr	r0, [pc, #240]	; (8004170 <HAL_UART_MspInit+0x22c>)
 8004080:	f002 fa0a 	bl	8006498 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8004084:	2200      	movs	r2, #0
 8004086:	2105      	movs	r1, #5
 8004088:	2026      	movs	r0, #38	; 0x26
 800408a:	f001 fdcc 	bl	8005c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800408e:	2026      	movs	r0, #38	; 0x26
 8004090:	f001 fde5 	bl	8005c5e <HAL_NVIC_EnableIRQ>
}
 8004094:	e063      	b.n	800415e <HAL_UART_MspInit+0x21a>
  else if(huart->Instance==USART3)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a39      	ldr	r2, [pc, #228]	; (8004180 <HAL_UART_MspInit+0x23c>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d12d      	bne.n	80040fc <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART3_CLK_ENABLE();
 80040a0:	2300      	movs	r3, #0
 80040a2:	61bb      	str	r3, [r7, #24]
 80040a4:	4b31      	ldr	r3, [pc, #196]	; (800416c <HAL_UART_MspInit+0x228>)
 80040a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a8:	4a30      	ldr	r2, [pc, #192]	; (800416c <HAL_UART_MspInit+0x228>)
 80040aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040ae:	6413      	str	r3, [r2, #64]	; 0x40
 80040b0:	4b2e      	ldr	r3, [pc, #184]	; (800416c <HAL_UART_MspInit+0x228>)
 80040b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040b8:	61bb      	str	r3, [r7, #24]
 80040ba:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80040bc:	2300      	movs	r3, #0
 80040be:	617b      	str	r3, [r7, #20]
 80040c0:	4b2a      	ldr	r3, [pc, #168]	; (800416c <HAL_UART_MspInit+0x228>)
 80040c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c4:	4a29      	ldr	r2, [pc, #164]	; (800416c <HAL_UART_MspInit+0x228>)
 80040c6:	f043 0304 	orr.w	r3, r3, #4
 80040ca:	6313      	str	r3, [r2, #48]	; 0x30
 80040cc:	4b27      	ldr	r3, [pc, #156]	; (800416c <HAL_UART_MspInit+0x228>)
 80040ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d0:	f003 0304 	and.w	r3, r3, #4
 80040d4:	617b      	str	r3, [r7, #20]
 80040d6:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GNSS_TX_Pin|GNSS_RX_Pin;
 80040d8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80040dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040de:	2302      	movs	r3, #2
 80040e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e2:	2300      	movs	r3, #0
 80040e4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040e6:	2303      	movs	r3, #3
 80040e8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80040ea:	2307      	movs	r3, #7
 80040ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80040f2:	4619      	mov	r1, r3
 80040f4:	4823      	ldr	r0, [pc, #140]	; (8004184 <HAL_UART_MspInit+0x240>)
 80040f6:	f002 f9cf 	bl	8006498 <HAL_GPIO_Init>
}
 80040fa:	e030      	b.n	800415e <HAL_UART_MspInit+0x21a>
  else if(huart->Instance==USART6)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a21      	ldr	r2, [pc, #132]	; (8004188 <HAL_UART_MspInit+0x244>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d12b      	bne.n	800415e <HAL_UART_MspInit+0x21a>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004106:	2300      	movs	r3, #0
 8004108:	613b      	str	r3, [r7, #16]
 800410a:	4b18      	ldr	r3, [pc, #96]	; (800416c <HAL_UART_MspInit+0x228>)
 800410c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800410e:	4a17      	ldr	r2, [pc, #92]	; (800416c <HAL_UART_MspInit+0x228>)
 8004110:	f043 0320 	orr.w	r3, r3, #32
 8004114:	6453      	str	r3, [r2, #68]	; 0x44
 8004116:	4b15      	ldr	r3, [pc, #84]	; (800416c <HAL_UART_MspInit+0x228>)
 8004118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800411a:	f003 0320 	and.w	r3, r3, #32
 800411e:	613b      	str	r3, [r7, #16]
 8004120:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004122:	2300      	movs	r3, #0
 8004124:	60fb      	str	r3, [r7, #12]
 8004126:	4b11      	ldr	r3, [pc, #68]	; (800416c <HAL_UART_MspInit+0x228>)
 8004128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800412a:	4a10      	ldr	r2, [pc, #64]	; (800416c <HAL_UART_MspInit+0x228>)
 800412c:	f043 0304 	orr.w	r3, r3, #4
 8004130:	6313      	str	r3, [r2, #48]	; 0x30
 8004132:	4b0e      	ldr	r3, [pc, #56]	; (800416c <HAL_UART_MspInit+0x228>)
 8004134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004136:	f003 0304 	and.w	r3, r3, #4
 800413a:	60fb      	str	r3, [r7, #12]
 800413c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800413e:	23c0      	movs	r3, #192	; 0xc0
 8004140:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004142:	2302      	movs	r3, #2
 8004144:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004146:	2300      	movs	r3, #0
 8004148:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800414a:	2303      	movs	r3, #3
 800414c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800414e:	2308      	movs	r3, #8
 8004150:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004152:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004156:	4619      	mov	r1, r3
 8004158:	480a      	ldr	r0, [pc, #40]	; (8004184 <HAL_UART_MspInit+0x240>)
 800415a:	f002 f99d 	bl	8006498 <HAL_GPIO_Init>
}
 800415e:	bf00      	nop
 8004160:	3740      	adds	r7, #64	; 0x40
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	40011000 	.word	0x40011000
 800416c:	40023800 	.word	0x40023800
 8004170:	40020000 	.word	0x40020000
 8004174:	2000094c 	.word	0x2000094c
 8004178:	40026440 	.word	0x40026440
 800417c:	40004400 	.word	0x40004400
 8004180:	40004800 	.word	0x40004800
 8004184:	40020800 	.word	0x40020800
 8004188:	40011400 	.word	0x40011400

0800418c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800418c:	b480      	push	{r7}
 800418e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004190:	e7fe      	b.n	8004190 <NMI_Handler+0x4>

08004192 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004192:	b480      	push	{r7}
 8004194:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004196:	e7fe      	b.n	8004196 <HardFault_Handler+0x4>

08004198 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004198:	b480      	push	{r7}
 800419a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800419c:	e7fe      	b.n	800419c <MemManage_Handler+0x4>

0800419e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800419e:	b480      	push	{r7}
 80041a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80041a2:	e7fe      	b.n	80041a2 <BusFault_Handler+0x4>

080041a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80041a8:	e7fe      	b.n	80041a8 <UsageFault_Handler+0x4>

080041aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80041aa:	b480      	push	{r7}
 80041ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80041ae:	bf00      	nop
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041bc:	f001 f9b2 	bl	8005524 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80041c0:	f00b fa9a 	bl	800f6f8 <xTaskGetSchedulerState>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d001      	beq.n	80041ce <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80041ca:	f00b fd5d 	bl	800fc88 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041ce:	bf00      	nop
 80041d0:	bd80      	pop	{r7, pc}

080041d2 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80041d2:	b580      	push	{r7, lr}
 80041d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 80041d6:	2001      	movs	r0, #1
 80041d8:	f002 fb2e 	bl	8006838 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80041dc:	bf00      	nop
 80041de:	bd80      	pop	{r7, pc}

080041e0 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IT_PRESS_Pin);
 80041e4:	2004      	movs	r0, #4
 80041e6:	f002 fb27 	bl	8006838 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80041ea:	bf00      	nop
 80041ec:	bd80      	pop	{r7, pc}
	...

080041f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80041f4:	4802      	ldr	r0, [pc, #8]	; (8004200 <TIM2_IRQHandler+0x10>)
 80041f6:	f004 ffa0 	bl	800913a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80041fa:	bf00      	nop
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	2000068c 	.word	0x2000068c

08004204 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004208:	4802      	ldr	r0, [pc, #8]	; (8004214 <USART2_IRQHandler+0x10>)
 800420a:	f006 f9b7 	bl	800a57c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800420e:	bf00      	nop
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	20000880 	.word	0x20000880

08004218 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IT_GYRO_Pin);
 800421c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004220:	f002 fb0a 	bl	8006838 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IT_ACC_Pin);
 8004224:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004228:	f002 fb06 	bl	8006838 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IT_MAGN_Pin);
 800422c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004230:	f002 fb02 	bl	8006838 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004234:	bf00      	nop
 8004236:	bd80      	pop	{r7, pc}

08004238 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800423c:	4802      	ldr	r0, [pc, #8]	; (8004248 <TIM6_DAC_IRQHandler+0x10>)
 800423e:	f004 ff7c 	bl	800913a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004242:	bf00      	nop
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	20000764 	.word	0x20000764

0800424c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004250:	4802      	ldr	r0, [pc, #8]	; (800425c <TIM7_IRQHandler+0x10>)
 8004252:	f004 ff72 	bl	800913a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004256:	bf00      	nop
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	200007ac 	.word	0x200007ac

08004260 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004264:	4802      	ldr	r0, [pc, #8]	; (8004270 <DMA2_Stream2_IRQHandler+0x10>)
 8004266:	f001 fead 	bl	8005fc4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800426a:	bf00      	nop
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	2000094c 	.word	0x2000094c

08004274 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004274:	b480      	push	{r7}
 8004276:	af00      	add	r7, sp, #0
  return 1;
 8004278:	2301      	movs	r3, #1
}
 800427a:	4618      	mov	r0, r3
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <_kill>:

int _kill(int pid, int sig)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b082      	sub	sp, #8
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800428e:	f00b ff35 	bl	80100fc <__errno>
 8004292:	4603      	mov	r3, r0
 8004294:	2216      	movs	r2, #22
 8004296:	601a      	str	r2, [r3, #0]
  return -1;
 8004298:	f04f 33ff 	mov.w	r3, #4294967295
}
 800429c:	4618      	mov	r0, r3
 800429e:	3708      	adds	r7, #8
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}

080042a4 <_exit>:

void _exit (int status)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b082      	sub	sp, #8
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80042ac:	f04f 31ff 	mov.w	r1, #4294967295
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f7ff ffe7 	bl	8004284 <_kill>
  while (1) {}    /* Make sure we hang here */
 80042b6:	e7fe      	b.n	80042b6 <_exit+0x12>

080042b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b086      	sub	sp, #24
 80042bc:	af00      	add	r7, sp, #0
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	60b9      	str	r1, [r7, #8]
 80042c2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042c4:	2300      	movs	r3, #0
 80042c6:	617b      	str	r3, [r7, #20]
 80042c8:	e00a      	b.n	80042e0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80042ca:	f3af 8000 	nop.w
 80042ce:	4601      	mov	r1, r0
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	1c5a      	adds	r2, r3, #1
 80042d4:	60ba      	str	r2, [r7, #8]
 80042d6:	b2ca      	uxtb	r2, r1
 80042d8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	3301      	adds	r3, #1
 80042de:	617b      	str	r3, [r7, #20]
 80042e0:	697a      	ldr	r2, [r7, #20]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	dbf0      	blt.n	80042ca <_read+0x12>
  }

  return len;
 80042e8:	687b      	ldr	r3, [r7, #4]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3718      	adds	r7, #24
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b086      	sub	sp, #24
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	60f8      	str	r0, [r7, #12]
 80042fa:	60b9      	str	r1, [r7, #8]
 80042fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042fe:	2300      	movs	r3, #0
 8004300:	617b      	str	r3, [r7, #20]
 8004302:	e009      	b.n	8004318 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	1c5a      	adds	r2, r3, #1
 8004308:	60ba      	str	r2, [r7, #8]
 800430a:	781b      	ldrb	r3, [r3, #0]
 800430c:	4618      	mov	r0, r3
 800430e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	3301      	adds	r3, #1
 8004316:	617b      	str	r3, [r7, #20]
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	429a      	cmp	r2, r3
 800431e:	dbf1      	blt.n	8004304 <_write+0x12>
  }
  return len;
 8004320:	687b      	ldr	r3, [r7, #4]
}
 8004322:	4618      	mov	r0, r3
 8004324:	3718      	adds	r7, #24
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}

0800432a <_close>:

int _close(int file)
{
 800432a:	b480      	push	{r7}
 800432c:	b083      	sub	sp, #12
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004332:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004336:	4618      	mov	r0, r3
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr

08004342 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004342:	b480      	push	{r7}
 8004344:	b083      	sub	sp, #12
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
 800434a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004352:	605a      	str	r2, [r3, #4]
  return 0;
 8004354:	2300      	movs	r3, #0
}
 8004356:	4618      	mov	r0, r3
 8004358:	370c      	adds	r7, #12
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr

08004362 <_isatty>:

int _isatty(int file)
{
 8004362:	b480      	push	{r7}
 8004364:	b083      	sub	sp, #12
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800436a:	2301      	movs	r3, #1
}
 800436c:	4618      	mov	r0, r3
 800436e:	370c      	adds	r7, #12
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004384:	2300      	movs	r3, #0
}
 8004386:	4618      	mov	r0, r3
 8004388:	3714      	adds	r7, #20
 800438a:	46bd      	mov	sp, r7
 800438c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004390:	4770      	bx	lr
	...

08004394 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b086      	sub	sp, #24
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800439c:	4a14      	ldr	r2, [pc, #80]	; (80043f0 <_sbrk+0x5c>)
 800439e:	4b15      	ldr	r3, [pc, #84]	; (80043f4 <_sbrk+0x60>)
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80043a8:	4b13      	ldr	r3, [pc, #76]	; (80043f8 <_sbrk+0x64>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d102      	bne.n	80043b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80043b0:	4b11      	ldr	r3, [pc, #68]	; (80043f8 <_sbrk+0x64>)
 80043b2:	4a12      	ldr	r2, [pc, #72]	; (80043fc <_sbrk+0x68>)
 80043b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80043b6:	4b10      	ldr	r3, [pc, #64]	; (80043f8 <_sbrk+0x64>)
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4413      	add	r3, r2
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d207      	bcs.n	80043d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80043c4:	f00b fe9a 	bl	80100fc <__errno>
 80043c8:	4603      	mov	r3, r0
 80043ca:	220c      	movs	r2, #12
 80043cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80043ce:	f04f 33ff 	mov.w	r3, #4294967295
 80043d2:	e009      	b.n	80043e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80043d4:	4b08      	ldr	r3, [pc, #32]	; (80043f8 <_sbrk+0x64>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80043da:	4b07      	ldr	r3, [pc, #28]	; (80043f8 <_sbrk+0x64>)
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4413      	add	r3, r2
 80043e2:	4a05      	ldr	r2, [pc, #20]	; (80043f8 <_sbrk+0x64>)
 80043e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80043e6:	68fb      	ldr	r3, [r7, #12]
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3718      	adds	r7, #24
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	20020000 	.word	0x20020000
 80043f4:	00000400 	.word	0x00000400
 80043f8:	20002b58 	.word	0x20002b58
 80043fc:	200068c8 	.word	0x200068c8

08004400 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004400:	b480      	push	{r7}
 8004402:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004404:	4b06      	ldr	r3, [pc, #24]	; (8004420 <SystemInit+0x20>)
 8004406:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800440a:	4a05      	ldr	r2, [pc, #20]	; (8004420 <SystemInit+0x20>)
 800440c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004410:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004414:	bf00      	nop
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	e000ed00 	.word	0xe000ed00

08004424 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004424:	f8df d034 	ldr.w	sp, [pc, #52]	; 800445c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004428:	480d      	ldr	r0, [pc, #52]	; (8004460 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800442a:	490e      	ldr	r1, [pc, #56]	; (8004464 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800442c:	4a0e      	ldr	r2, [pc, #56]	; (8004468 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800442e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004430:	e002      	b.n	8004438 <LoopCopyDataInit>

08004432 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004432:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004434:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004436:	3304      	adds	r3, #4

08004438 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004438:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800443a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800443c:	d3f9      	bcc.n	8004432 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800443e:	4a0b      	ldr	r2, [pc, #44]	; (800446c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004440:	4c0b      	ldr	r4, [pc, #44]	; (8004470 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004442:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004444:	e001      	b.n	800444a <LoopFillZerobss>

08004446 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004446:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004448:	3204      	adds	r2, #4

0800444a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800444a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800444c:	d3fb      	bcc.n	8004446 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800444e:	f7ff ffd7 	bl	8004400 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004452:	f00b fe59 	bl	8010108 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004456:	f7fd f871 	bl	800153c <main>
  bx  lr    
 800445a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800445c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004460:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004464:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8004468:	08015df0 	.word	0x08015df0
  ldr r2, =_sbss
 800446c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004470:	200068c8 	.word	0x200068c8

08004474 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004474:	e7fe      	b.n	8004474 <ADC_IRQHandler>
	...

08004478 <BMI088_Init>:
 *
 */
uint8_t BMI088_Init(BMI088 *imu,
				 SPI_HandleTypeDef *spiHandle,
				 GPIO_TypeDef *csAccPinBank, uint16_t csAccPin,
				 GPIO_TypeDef *csGyrPinBank, uint16_t csGyrPin) {
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
 8004484:	807b      	strh	r3, [r7, #2]

	/* Store interface parameters in struct */
	imu->spiHandle 		= spiHandle;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	68ba      	ldr	r2, [r7, #8]
 800448a:	601a      	str	r2, [r3, #0]
	imu->csAccPinBank 	= csAccPinBank;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	605a      	str	r2, [r3, #4]
	imu->csAccPin 		= csAccPin;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	887a      	ldrh	r2, [r7, #2]
 8004496:	819a      	strh	r2, [r3, #12]
	imu->csGyrPinBank 	= csGyrPinBank;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6a3a      	ldr	r2, [r7, #32]
 800449c:	609a      	str	r2, [r3, #8]
	imu->csGyrPin 		= csGyrPin;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80044a2:	81da      	strh	r2, [r3, #14]

	/* Clear DMA flags */
	imu->readingAcc = 0;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2200      	movs	r2, #0
 80044a8:	741a      	strb	r2, [r3, #16]
	imu->readingGyr = 0;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	745a      	strb	r2, [r3, #17]

	uint8_t status = 0;
 80044b0:	2300      	movs	r3, #0
 80044b2:	75fb      	strb	r3, [r7, #23]
	/*
	 *
	 * ACCELEROMETER
	 *
	 */
	uint8_t chipID=2;
 80044b4:	2302      	movs	r3, #2
 80044b6:	75bb      	strb	r3, [r7, #22]
		}
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
		HAL_Delay(200);
	}*/
	/* Accelerometer requires rising edge on CSB at start-up to activate SPI */
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6858      	ldr	r0, [r3, #4]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	899b      	ldrh	r3, [r3, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	4619      	mov	r1, r3
 80044c4:	f002 f984 	bl	80067d0 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80044c8:	2001      	movs	r0, #1
 80044ca:	f001 f84b 	bl	8005564 <HAL_Delay>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6858      	ldr	r0, [r3, #4]
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	899b      	ldrh	r3, [r3, #12]
 80044d6:	2201      	movs	r2, #1
 80044d8:	4619      	mov	r1, r3
 80044da:	f002 f979 	bl	80067d0 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80044de:	2032      	movs	r0, #50	; 0x32
 80044e0:	f001 f840 	bl	8005564 <HAL_Delay>

	/* Perform accelerometer soft reset */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_SOFTRESET, 0xB6);
 80044e4:	22b6      	movs	r2, #182	; 0xb6
 80044e6:	217e      	movs	r1, #126	; 0x7e
 80044e8:	68f8      	ldr	r0, [r7, #12]
 80044ea:	f000 f95b 	bl	80047a4 <BMI088_WriteAccRegister>
 80044ee:	4603      	mov	r3, r0
 80044f0:	461a      	mov	r2, r3
 80044f2:	7dfb      	ldrb	r3, [r7, #23]
 80044f4:	4413      	add	r3, r2
 80044f6:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(50);
 80044f8:	2032      	movs	r0, #50	; 0x32
 80044fa:	f001 f833 	bl	8005564 <HAL_Delay>

	/* Check chip ID */
	chipID=2;
 80044fe:	2302      	movs	r3, #2
 8004500:	75bb      	strb	r3, [r7, #22]

	status += BMI088_ReadAccRegister(imu, BMI_ACC_CHIP_ID, &chipID);
 8004502:	f107 0316 	add.w	r3, r7, #22
 8004506:	461a      	mov	r2, r3
 8004508:	2100      	movs	r1, #0
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	f000 f8d0 	bl	80046b0 <BMI088_ReadAccRegister>
 8004510:	4603      	mov	r3, r0
 8004512:	461a      	mov	r2, r3
 8004514:	7dfb      	ldrb	r3, [r7, #23]
 8004516:	4413      	add	r3, r2
 8004518:	75fb      	strb	r3, [r7, #23]

	/*HAL_Delay(10);
	//status += BMI088_ReadAccRegister(imu, 0x02, &chipID); //0x02 ACC_ERR_REG return 0xFF ->fatal error
	status += BMI088_ReadAccRegister(imu, 0x02, &chipID);*/

	HAL_Delay(10);
 800451a:	200a      	movs	r0, #10
 800451c:	f001 f822 	bl	8005564 <HAL_Delay>

	/* Configure accelerometer  */

	status += BMI088_WriteAccRegister(imu, BMI_ACC_CONF, 0xA9); /* (0xA8 no oversampling, ODR = 100 Hz, BW = 40 Hz), 200 Hz no oversampling 0xA9, 0x99 200Hz OSR2  */
 8004520:	22a9      	movs	r2, #169	; 0xa9
 8004522:	2140      	movs	r1, #64	; 0x40
 8004524:	68f8      	ldr	r0, [r7, #12]
 8004526:	f000 f93d 	bl	80047a4 <BMI088_WriteAccRegister>
 800452a:	4603      	mov	r3, r0
 800452c:	461a      	mov	r2, r3
 800452e:	7dfb      	ldrb	r3, [r7, #23]
 8004530:	4413      	add	r3, r2
 8004532:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004534:	200a      	movs	r0, #10
 8004536:	f001 f815 	bl	8005564 <HAL_Delay>


	status += BMI088_WriteAccRegister(imu, BMI_ACC_RANGE, 0x00); /* +- 3g range */
 800453a:	2200      	movs	r2, #0
 800453c:	2141      	movs	r1, #65	; 0x41
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f000 f930 	bl	80047a4 <BMI088_WriteAccRegister>
 8004544:	4603      	mov	r3, r0
 8004546:	461a      	mov	r2, r3
 8004548:	7dfb      	ldrb	r3, [r7, #23]
 800454a:	4413      	add	r3, r2
 800454c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800454e:	200a      	movs	r0, #10
 8004550:	f001 f808 	bl	8005564 <HAL_Delay>


	/* Enable accelerometer data ready interrupt */
	status += BMI088_WriteAccRegister(imu, BMI_INT1_IO_CONF, 0x0A); /* INT1 = push-pull output, active high */
 8004554:	220a      	movs	r2, #10
 8004556:	2153      	movs	r1, #83	; 0x53
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f000 f923 	bl	80047a4 <BMI088_WriteAccRegister>
 800455e:	4603      	mov	r3, r0
 8004560:	461a      	mov	r2, r3
 8004562:	7dfb      	ldrb	r3, [r7, #23]
 8004564:	4413      	add	r3, r2
 8004566:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004568:	200a      	movs	r0, #10
 800456a:	f000 fffb 	bl	8005564 <HAL_Delay>

	status += BMI088_WriteAccRegister(imu, BMI_INT1_INT2_MAP_DATA, 0x04);//ACC INT -> INT1
 800456e:	2204      	movs	r2, #4
 8004570:	2158      	movs	r1, #88	; 0x58
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f000 f916 	bl	80047a4 <BMI088_WriteAccRegister>
 8004578:	4603      	mov	r3, r0
 800457a:	461a      	mov	r2, r3
 800457c:	7dfb      	ldrb	r3, [r7, #23]
 800457e:	4413      	add	r3, r2
 8004580:	75fb      	strb	r3, [r7, #23]

	HAL_Delay(10);
 8004582:	200a      	movs	r0, #10
 8004584:	f000 ffee 	bl	8005564 <HAL_Delay>

	/* Put accelerometer into active mode */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CONF, 0x00);
 8004588:	2200      	movs	r2, #0
 800458a:	217c      	movs	r1, #124	; 0x7c
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f000 f909 	bl	80047a4 <BMI088_WriteAccRegister>
 8004592:	4603      	mov	r3, r0
 8004594:	461a      	mov	r2, r3
 8004596:	7dfb      	ldrb	r3, [r7, #23]
 8004598:	4413      	add	r3, r2
 800459a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800459c:	200a      	movs	r0, #10
 800459e:	f000 ffe1 	bl	8005564 <HAL_Delay>

	/* Turn accelerometer on */
	status += BMI088_WriteAccRegister(imu, BMI_ACC_PWR_CTRL, 0x04);
 80045a2:	2204      	movs	r2, #4
 80045a4:	217d      	movs	r1, #125	; 0x7d
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f000 f8fc 	bl	80047a4 <BMI088_WriteAccRegister>
 80045ac:	4603      	mov	r3, r0
 80045ae:	461a      	mov	r2, r3
 80045b0:	7dfb      	ldrb	r3, [r7, #23]
 80045b2:	4413      	add	r3, r2
 80045b4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 80045b6:	200a      	movs	r0, #10
 80045b8:	f000 ffd4 	bl	8005564 <HAL_Delay>

	/* Pre-compute accelerometer conversion constant (raw to m/s^2), 9.81 g-constant, 32768 normalize raw data, 2^(<0x41>+1)*1.5, <0x41> is the acc range register */
	imu->accConversion = 9.81f / 32768.0f * 2.0f * 1.5f; /* Datasheet page 27 */
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	4a3a      	ldr	r2, [pc, #232]	; (80046a8 <BMI088_Init+0x230>)
 80045c0:	631a      	str	r2, [r3, #48]	; 0x30
	
	/* Set accelerometer TX buffer for DMA */
	imu->accTxBuf[0] = BMI_ACC_DATA | 0x80;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2292      	movs	r2, #146	; 0x92
 80045c6:	749a      	strb	r2, [r3, #18]
	 *
	 * GYROSCOPE
	 *
	 */

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6898      	ldr	r0, [r3, #8]
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	89db      	ldrh	r3, [r3, #14]
 80045d0:	2201      	movs	r2, #1
 80045d2:	4619      	mov	r1, r3
 80045d4:	f002 f8fc 	bl	80067d0 <HAL_GPIO_WritePin>

	/* Perform gyro soft reset */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_SOFTRESET, 0xB6);
 80045d8:	22b6      	movs	r2, #182	; 0xb6
 80045da:	2114      	movs	r1, #20
 80045dc:	68f8      	ldr	r0, [r7, #12]
 80045de:	f000 f91b 	bl	8004818 <BMI088_WriteGyrRegister>
 80045e2:	4603      	mov	r3, r0
 80045e4:	461a      	mov	r2, r3
 80045e6:	7dfb      	ldrb	r3, [r7, #23]
 80045e8:	4413      	add	r3, r2
 80045ea:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(250);
 80045ec:	20fa      	movs	r0, #250	; 0xfa
 80045ee:	f000 ffb9 	bl	8005564 <HAL_Delay>

	/* Check chip ID */
	status += BMI088_ReadGyrRegister(imu, BMI_GYR_CHIP_ID, &chipID);
 80045f2:	f107 0316 	add.w	r3, r7, #22
 80045f6:	461a      	mov	r2, r3
 80045f8:	2100      	movs	r1, #0
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	f000 f896 	bl	800472c <BMI088_ReadGyrRegister>
 8004600:	4603      	mov	r3, r0
 8004602:	461a      	mov	r2, r3
 8004604:	7dfb      	ldrb	r3, [r7, #23]
 8004606:	4413      	add	r3, r2
 8004608:	75fb      	strb	r3, [r7, #23]

		//return 0;

	}

	HAL_Delay(10);
 800460a:	200a      	movs	r0, #10
 800460c:	f000 ffaa 	bl	8005564 <HAL_Delay>

	/* Configure gyroscope */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_RANGE, 0x01); /* +- 1000 deg/s */
 8004610:	2201      	movs	r2, #1
 8004612:	210f      	movs	r1, #15
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f000 f8ff 	bl	8004818 <BMI088_WriteGyrRegister>
 800461a:	4603      	mov	r3, r0
 800461c:	461a      	mov	r2, r3
 800461e:	7dfb      	ldrb	r3, [r7, #23]
 8004620:	4413      	add	r3, r2
 8004622:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004624:	200a      	movs	r0, #10
 8004626:	f000 ff9d 	bl	8005564 <HAL_Delay>


	status += BMI088_WriteGyrRegister(imu, BMI_GYR_BANDWIDTH, 0x06); /* 0x07 ODR = 100 Hz, Filter bandwidth = 32 Hz, 0x06 BW = 64Hz ODR = 200 Hz, 0x04 ODR = 200Hz BW = 23Hz */
 800462a:	2206      	movs	r2, #6
 800462c:	2110      	movs	r1, #16
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 f8f2 	bl	8004818 <BMI088_WriteGyrRegister>
 8004634:	4603      	mov	r3, r0
 8004636:	461a      	mov	r2, r3
 8004638:	7dfb      	ldrb	r3, [r7, #23]
 800463a:	4413      	add	r3, r2
 800463c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800463e:	200a      	movs	r0, #10
 8004640:	f000 ff90 	bl	8005564 <HAL_Delay>

	/* Enable gyroscope data ready interrupt */
	status += BMI088_WriteGyrRegister(imu, BMI_GYR_INT_CTRL, 0x80); /* New data interrupt enabled */
 8004644:	2280      	movs	r2, #128	; 0x80
 8004646:	2115      	movs	r1, #21
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 f8e5 	bl	8004818 <BMI088_WriteGyrRegister>
 800464e:	4603      	mov	r3, r0
 8004650:	461a      	mov	r2, r3
 8004652:	7dfb      	ldrb	r3, [r7, #23]
 8004654:	4413      	add	r3, r2
 8004656:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004658:	200a      	movs	r0, #10
 800465a:	f000 ff83 	bl	8005564 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_CONF, 0x01); /* INT3 = push-pull, active high */
 800465e:	2201      	movs	r2, #1
 8004660:	2116      	movs	r1, #22
 8004662:	68f8      	ldr	r0, [r7, #12]
 8004664:	f000 f8d8 	bl	8004818 <BMI088_WriteGyrRegister>
 8004668:	4603      	mov	r3, r0
 800466a:	461a      	mov	r2, r3
 800466c:	7dfb      	ldrb	r3, [r7, #23]
 800466e:	4413      	add	r3, r2
 8004670:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004672:	200a      	movs	r0, #10
 8004674:	f000 ff76 	bl	8005564 <HAL_Delay>

	status += BMI088_WriteGyrRegister(imu, BMI_INT3_INT4_IO_MAP, 0x01); /* Data ready interrupt mapped to INT3 pin */
 8004678:	2201      	movs	r2, #1
 800467a:	2118      	movs	r1, #24
 800467c:	68f8      	ldr	r0, [r7, #12]
 800467e:	f000 f8cb 	bl	8004818 <BMI088_WriteGyrRegister>
 8004682:	4603      	mov	r3, r0
 8004684:	461a      	mov	r2, r3
 8004686:	7dfb      	ldrb	r3, [r7, #23]
 8004688:	4413      	add	r3, r2
 800468a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 800468c:	200a      	movs	r0, #10
 800468e:	f000 ff69 	bl	8005564 <HAL_Delay>

	/* Pre-compute gyroscope conversion constant (raw to rad/s) 0.017 °/s -> rad/s, 1000 the range, 32768 normalize the raw data*/
	imu->gyrConversion = 0.01745329251f * 1000.0f / 32768.0f; /* Datasheet page 39 */
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	4a05      	ldr	r2, [pc, #20]	; (80046ac <BMI088_Init+0x234>)
 8004696:	635a      	str	r2, [r3, #52]	; 0x34
	
	/* Set gyroscope TX buffer for DMA */
	imu->gyrTxBuf[0] = BMI_GYR_DATA | 0x80;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2282      	movs	r2, #130	; 0x82
 800469c:	769a      	strb	r2, [r3, #26]

	return status;
 800469e:	7dfb      	ldrb	r3, [r7, #23]

}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3718      	adds	r7, #24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	3a6b70a4 	.word	0x3a6b70a4
 80046ac:	3a0ba058 	.word	0x3a0ba058

080046b0 <BMI088_ReadAccRegister>:
 * LOW-LEVEL REGISTER FUNCTIONS
 *
 */

/* ACCELEROMETER READS ARE DIFFERENT TO GYROSCOPE READS. SEND ONE BYTE ADDRESS, READ ONE DUMMY BYTE, READ TRUE DATA !!! */
uint8_t BMI088_ReadAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b088      	sub	sp, #32
 80046b4:	af02      	add	r7, sp, #8
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	460b      	mov	r3, r1
 80046ba:	607a      	str	r2, [r7, #4]
 80046bc:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[3] = {regAddr | 0x80, 0x00, 0x00};
 80046be:	7afb      	ldrb	r3, [r7, #11]
 80046c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	753b      	strb	r3, [r7, #20]
 80046c8:	2300      	movs	r3, #0
 80046ca:	757b      	strb	r3, [r7, #21]
 80046cc:	2300      	movs	r3, #0
 80046ce:	75bb      	strb	r3, [r7, #22]
	uint8_t rxBuf[3];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	6858      	ldr	r0, [r3, #4]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	899b      	ldrh	r3, [r3, #12]
 80046d8:	2200      	movs	r2, #0
 80046da:	4619      	mov	r1, r3
 80046dc:	f002 f878 	bl	80067d0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6818      	ldr	r0, [r3, #0]
 80046e4:	f107 0210 	add.w	r2, r7, #16
 80046e8:	f107 0114 	add.w	r1, r7, #20
 80046ec:	f04f 33ff 	mov.w	r3, #4294967295
 80046f0:	9300      	str	r3, [sp, #0]
 80046f2:	2303      	movs	r3, #3
 80046f4:	f004 f803 	bl	80086fe <HAL_SPI_TransmitReceive>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	bf0c      	ite	eq
 80046fe:	2301      	moveq	r3, #1
 8004700:	2300      	movne	r3, #0
 8004702:	b2db      	uxtb	r3, r3
 8004704:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6858      	ldr	r0, [r3, #4]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	899b      	ldrh	r3, [r3, #12]
 800470e:	2201      	movs	r2, #1
 8004710:	4619      	mov	r1, r3
 8004712:	f002 f85d 	bl	80067d0 <HAL_GPIO_WritePin>

	if (status == 1) {
 8004716:	7dfb      	ldrb	r3, [r7, #23]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d102      	bne.n	8004722 <BMI088_ReadAccRegister+0x72>

		*data = rxBuf[2];
 800471c:	7cba      	ldrb	r2, [r7, #18]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	701a      	strb	r2, [r3, #0]

	}

	return status;
 8004722:	7dfb      	ldrb	r3, [r7, #23]

}
 8004724:	4618      	mov	r0, r3
 8004726:	3718      	adds	r7, #24
 8004728:	46bd      	mov	sp, r7
 800472a:	bd80      	pop	{r7, pc}

0800472c <BMI088_ReadGyrRegister>:

uint8_t BMI088_ReadGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t *data) {
 800472c:	b580      	push	{r7, lr}
 800472e:	b088      	sub	sp, #32
 8004730:	af02      	add	r7, sp, #8
 8004732:	60f8      	str	r0, [r7, #12]
 8004734:	460b      	mov	r3, r1
 8004736:	607a      	str	r2, [r7, #4]
 8004738:	72fb      	strb	r3, [r7, #11]

	uint8_t txBuf[2] = {regAddr | 0x80, 0x00}; //0x80
 800473a:	7afb      	ldrb	r3, [r7, #11]
 800473c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004740:	b2db      	uxtb	r3, r3
 8004742:	753b      	strb	r3, [r7, #20]
 8004744:	2300      	movs	r3, #0
 8004746:	757b      	strb	r3, [r7, #21]
	uint8_t rxBuf[2];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6898      	ldr	r0, [r3, #8]
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	89db      	ldrh	r3, [r3, #14]
 8004750:	2200      	movs	r2, #0
 8004752:	4619      	mov	r1, r3
 8004754:	f002 f83c 	bl	80067d0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6818      	ldr	r0, [r3, #0]
 800475c:	f107 0210 	add.w	r2, r7, #16
 8004760:	f107 0114 	add.w	r1, r7, #20
 8004764:	f04f 33ff 	mov.w	r3, #4294967295
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	2302      	movs	r3, #2
 800476c:	f003 ffc7 	bl	80086fe <HAL_SPI_TransmitReceive>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	bf0c      	ite	eq
 8004776:	2301      	moveq	r3, #1
 8004778:	2300      	movne	r3, #0
 800477a:	b2db      	uxtb	r3, r3
 800477c:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6898      	ldr	r0, [r3, #8]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	89db      	ldrh	r3, [r3, #14]
 8004786:	2201      	movs	r2, #1
 8004788:	4619      	mov	r1, r3
 800478a:	f002 f821 	bl	80067d0 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 3, HAL_MAX_DELAY) == HAL_OK);
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);*/

	if (status == 1) {
 800478e:	7dfb      	ldrb	r3, [r7, #23]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d102      	bne.n	800479a <BMI088_ReadGyrRegister+0x6e>

		*data = rxBuf[1];
 8004794:	7c7a      	ldrb	r2, [r7, #17]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	701a      	strb	r2, [r3, #0]

	}

	return status;
 800479a:	7dfb      	ldrb	r3, [r7, #23]

}
 800479c:	4618      	mov	r0, r3
 800479e:	3718      	adds	r7, #24
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <BMI088_WriteAccRegister>:

uint8_t BMI088_WriteAccRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	460b      	mov	r3, r1
 80047ae:	70fb      	strb	r3, [r7, #3]
 80047b0:	4613      	mov	r3, r2
 80047b2:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 80047b4:	78fb      	ldrb	r3, [r7, #3]
 80047b6:	733b      	strb	r3, [r7, #12]
 80047b8:	78bb      	ldrb	r3, [r7, #2]
 80047ba:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6858      	ldr	r0, [r3, #4]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	899b      	ldrh	r3, [r3, #12]
 80047c4:	2200      	movs	r2, #0
 80047c6:	4619      	mov	r1, r3
 80047c8:	f002 f802 	bl	80067d0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6818      	ldr	r0, [r3, #0]
 80047d0:	f107 010c 	add.w	r1, r7, #12
 80047d4:	f04f 33ff 	mov.w	r3, #4294967295
 80047d8:	2202      	movs	r2, #2
 80047da:	f003 fe54 	bl	8008486 <HAL_SPI_Transmit>
 80047de:	4603      	mov	r3, r0
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	bf0c      	ite	eq
 80047e4:	2301      	moveq	r3, #1
 80047e6:	2300      	movne	r3, #0
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 80047ec:	bf00      	nop
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f004 f925 	bl	8008a42 <HAL_SPI_GetState>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d1f7      	bne.n	80047ee <BMI088_WriteAccRegister+0x4a>
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6858      	ldr	r0, [r3, #4]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	899b      	ldrh	r3, [r3, #12]
 8004806:	2201      	movs	r2, #1
 8004808:	4619      	mov	r1, r3
 800480a:	f001 ffe1 	bl	80067d0 <HAL_GPIO_WritePin>

	return status;
 800480e:	7bfb      	ldrb	r3, [r7, #15]

}
 8004810:	4618      	mov	r0, r3
 8004812:	3710      	adds	r7, #16
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}

08004818 <BMI088_WriteGyrRegister>:

uint8_t BMI088_WriteGyrRegister(BMI088 *imu, uint8_t regAddr, uint8_t data) {
 8004818:	b580      	push	{r7, lr}
 800481a:	b084      	sub	sp, #16
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
 8004820:	460b      	mov	r3, r1
 8004822:	70fb      	strb	r3, [r7, #3]
 8004824:	4613      	mov	r3, r2
 8004826:	70bb      	strb	r3, [r7, #2]

	uint8_t txBuf[2] = {regAddr, data};
 8004828:	78fb      	ldrb	r3, [r7, #3]
 800482a:	733b      	strb	r3, [r7, #12]
 800482c:	78bb      	ldrb	r3, [r7, #2]
 800482e:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6898      	ldr	r0, [r3, #8]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	89db      	ldrh	r3, [r3, #14]
 8004838:	2200      	movs	r2, #0
 800483a:	4619      	mov	r1, r3
 800483c:	f001 ffc8 	bl	80067d0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_Transmit(imu->spiHandle, txBuf, 2, HAL_MAX_DELAY) == HAL_OK);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6818      	ldr	r0, [r3, #0]
 8004844:	f107 010c 	add.w	r1, r7, #12
 8004848:	f04f 33ff 	mov.w	r3, #4294967295
 800484c:	2202      	movs	r2, #2
 800484e:	f003 fe1a 	bl	8008486 <HAL_SPI_Transmit>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	bf0c      	ite	eq
 8004858:	2301      	moveq	r3, #1
 800485a:	2300      	movne	r3, #0
 800485c:	b2db      	uxtb	r3, r3
 800485e:	73fb      	strb	r3, [r7, #15]
	while(HAL_SPI_GetState(imu->spiHandle) != HAL_SPI_STATE_READY);
 8004860:	bf00      	nop
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4618      	mov	r0, r3
 8004868:	f004 f8eb 	bl	8008a42 <HAL_SPI_GetState>
 800486c:	4603      	mov	r3, r0
 800486e:	2b01      	cmp	r3, #1
 8004870:	d1f7      	bne.n	8004862 <BMI088_WriteGyrRegister+0x4a>
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6898      	ldr	r0, [r3, #8]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	89db      	ldrh	r3, [r3, #14]
 800487a:	2201      	movs	r2, #1
 800487c:	4619      	mov	r1, r3
 800487e:	f001 ffa7 	bl	80067d0 <HAL_GPIO_WritePin>

	return status;
 8004882:	7bfb      	ldrb	r3, [r7, #15]

}
 8004884:	4618      	mov	r0, r3
 8004886:	3710      	adds	r7, #16
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <BMI088_ReadAccelerometer>:
/*
 *
 * POLLING
 *
 */
uint8_t BMI088_ReadAccelerometer(BMI088 *imu) {
 800488c:	b580      	push	{r7, lr}
 800488e:	b08a      	sub	sp, #40	; 0x28
 8004890:	af02      	add	r7, sp, #8
 8004892:	6078      	str	r0, [r7, #4]

	/* Read raw accelerometer data */
	uint8_t txBuf[8] = {(BMI_ACC_DATA | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; /* Register addr, 1 byte dummy, 6 bytes data */
 8004894:	4a36      	ldr	r2, [pc, #216]	; (8004970 <BMI088_ReadAccelerometer+0xe4>)
 8004896:	f107 0310 	add.w	r3, r7, #16
 800489a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800489e:	e883 0003 	stmia.w	r3, {r0, r1}
	uint8_t rxBuf[8];

	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_RESET);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6858      	ldr	r0, [r3, #4]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	899b      	ldrh	r3, [r3, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	4619      	mov	r1, r3
 80048ae:	f001 ff8f 	bl	80067d0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 8, HAL_MAX_DELAY) == HAL_OK);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6818      	ldr	r0, [r3, #0]
 80048b6:	f107 0208 	add.w	r2, r7, #8
 80048ba:	f107 0110 	add.w	r1, r7, #16
 80048be:	f04f 33ff 	mov.w	r3, #4294967295
 80048c2:	9300      	str	r3, [sp, #0]
 80048c4:	2308      	movs	r3, #8
 80048c6:	f003 ff1a 	bl	80086fe <HAL_SPI_TransmitReceive>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	bf0c      	ite	eq
 80048d0:	2301      	moveq	r3, #1
 80048d2:	2300      	movne	r3, #0
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	77fb      	strb	r3, [r7, #31]
	HAL_GPIO_WritePin(imu->csAccPinBank, imu->csAccPin, GPIO_PIN_SET);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6858      	ldr	r0, [r3, #4]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	899b      	ldrh	r3, [r3, #12]
 80048e0:	2201      	movs	r2, #1
 80048e2:	4619      	mov	r1, r3
 80048e4:	f001 ff74 	bl	80067d0 <HAL_GPIO_WritePin>

	/* Form signed 16-bit integers */
	int16_t accX = (int16_t) ((rxBuf[3] << 8) | rxBuf[2]);
 80048e8:	7afb      	ldrb	r3, [r7, #11]
 80048ea:	021b      	lsls	r3, r3, #8
 80048ec:	b21a      	sxth	r2, r3
 80048ee:	7abb      	ldrb	r3, [r7, #10]
 80048f0:	b21b      	sxth	r3, r3
 80048f2:	4313      	orrs	r3, r2
 80048f4:	83bb      	strh	r3, [r7, #28]
	int16_t accY = (int16_t) ((rxBuf[5] << 8) | rxBuf[4]);
 80048f6:	7b7b      	ldrb	r3, [r7, #13]
 80048f8:	021b      	lsls	r3, r3, #8
 80048fa:	b21a      	sxth	r2, r3
 80048fc:	7b3b      	ldrb	r3, [r7, #12]
 80048fe:	b21b      	sxth	r3, r3
 8004900:	4313      	orrs	r3, r2
 8004902:	837b      	strh	r3, [r7, #26]
	int16_t accZ = (int16_t) ((rxBuf[7] << 8) | rxBuf[6]);
 8004904:	7bfb      	ldrb	r3, [r7, #15]
 8004906:	021b      	lsls	r3, r3, #8
 8004908:	b21a      	sxth	r2, r3
 800490a:	7bbb      	ldrb	r3, [r7, #14]
 800490c:	b21b      	sxth	r3, r3
 800490e:	4313      	orrs	r3, r2
 8004910:	833b      	strh	r3, [r7, #24]

	/* Convert to m/s^2 */
	imu->acc_mps2[0] = imu->accConversion * accX;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8004918:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800491c:	ee07 3a90 	vmov	s15, r3
 8004920:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004924:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	imu->acc_mps2[1] = imu->accConversion * accY;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8004934:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004938:	ee07 3a90 	vmov	s15, r3
 800493c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004940:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	imu->acc_mps2[2] = imu->accConversion * accZ;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8004950:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004954:	ee07 3a90 	vmov	s15, r3
 8004958:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800495c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

	return status;
 8004966:	7ffb      	ldrb	r3, [r7, #31]

}
 8004968:	4618      	mov	r0, r3
 800496a:	3720      	adds	r7, #32
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	08015560 	.word	0x08015560

08004974 <BMI088_ReadGyroscope>:

uint8_t BMI088_ReadGyroscope(BMI088 *imu) {
 8004974:	b580      	push	{r7, lr}
 8004976:	b08a      	sub	sp, #40	; 0x28
 8004978:	af02      	add	r7, sp, #8
 800497a:	6078      	str	r0, [r7, #4]

	/* Read raw gyroscope data */
	uint8_t txBuf[7] = {(BMI_GYR_DATA | 0x80), 0x00, 0x00, 0x00, 0x00, 0x00, 0x00}; /* Register addr, 6 bytes data */
 800497c:	4a38      	ldr	r2, [pc, #224]	; (8004a60 <BMI088_ReadGyroscope+0xec>)
 800497e:	f107 0310 	add.w	r3, r7, #16
 8004982:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004986:	6018      	str	r0, [r3, #0]
 8004988:	3304      	adds	r3, #4
 800498a:	8019      	strh	r1, [r3, #0]
 800498c:	3302      	adds	r3, #2
 800498e:	0c0a      	lsrs	r2, r1, #16
 8004990:	701a      	strb	r2, [r3, #0]
	uint8_t rxBuf[7];

	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_RESET);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6898      	ldr	r0, [r3, #8]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	89db      	ldrh	r3, [r3, #14]
 800499a:	2200      	movs	r2, #0
 800499c:	4619      	mov	r1, r3
 800499e:	f001 ff17 	bl	80067d0 <HAL_GPIO_WritePin>
	uint8_t status = (HAL_SPI_TransmitReceive(imu->spiHandle, txBuf, rxBuf, 7, HAL_MAX_DELAY) == HAL_OK);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6818      	ldr	r0, [r3, #0]
 80049a6:	f107 0208 	add.w	r2, r7, #8
 80049aa:	f107 0110 	add.w	r1, r7, #16
 80049ae:	f04f 33ff 	mov.w	r3, #4294967295
 80049b2:	9300      	str	r3, [sp, #0]
 80049b4:	2307      	movs	r3, #7
 80049b6:	f003 fea2 	bl	80086fe <HAL_SPI_TransmitReceive>
 80049ba:	4603      	mov	r3, r0
 80049bc:	2b00      	cmp	r3, #0
 80049be:	bf0c      	ite	eq
 80049c0:	2301      	moveq	r3, #1
 80049c2:	2300      	movne	r3, #0
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	77fb      	strb	r3, [r7, #31]
	HAL_GPIO_WritePin(imu->csGyrPinBank, imu->csGyrPin, GPIO_PIN_SET);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6898      	ldr	r0, [r3, #8]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	89db      	ldrh	r3, [r3, #14]
 80049d0:	2201      	movs	r2, #1
 80049d2:	4619      	mov	r1, r3
 80049d4:	f001 fefc 	bl	80067d0 <HAL_GPIO_WritePin>

	/* Form signed 16-bit integers */
	int16_t gyrX = (int16_t) ((rxBuf[2] << 8) | rxBuf[1]);
 80049d8:	7abb      	ldrb	r3, [r7, #10]
 80049da:	021b      	lsls	r3, r3, #8
 80049dc:	b21a      	sxth	r2, r3
 80049de:	7a7b      	ldrb	r3, [r7, #9]
 80049e0:	b21b      	sxth	r3, r3
 80049e2:	4313      	orrs	r3, r2
 80049e4:	83bb      	strh	r3, [r7, #28]
	int16_t gyrY = (int16_t) ((rxBuf[4] << 8) | rxBuf[3]);
 80049e6:	7b3b      	ldrb	r3, [r7, #12]
 80049e8:	021b      	lsls	r3, r3, #8
 80049ea:	b21a      	sxth	r2, r3
 80049ec:	7afb      	ldrb	r3, [r7, #11]
 80049ee:	b21b      	sxth	r3, r3
 80049f0:	4313      	orrs	r3, r2
 80049f2:	837b      	strh	r3, [r7, #26]
	int16_t gyrZ = (int16_t) ((rxBuf[6] << 8) | rxBuf[5]);
 80049f4:	7bbb      	ldrb	r3, [r7, #14]
 80049f6:	021b      	lsls	r3, r3, #8
 80049f8:	b21a      	sxth	r2, r3
 80049fa:	7b7b      	ldrb	r3, [r7, #13]
 80049fc:	b21b      	sxth	r3, r3
 80049fe:	4313      	orrs	r3, r2
 8004a00:	833b      	strh	r3, [r7, #24]

	/* Convert to rad/s */
	imu->gyr_rps[0] = imu->gyrConversion * gyrX;//-0.0000661263;//-0.000220318;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004a08:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8004a0c:	ee07 3a90 	vmov	s15, r3
 8004a10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	imu->gyr_rps[1] = imu->gyrConversion * gyrY;//-0.000491353;//-0.001161367;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004a24:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004a28:	ee07 3a90 	vmov	s15, r3
 8004a2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
	imu->gyr_rps[2] = imu->gyrConversion * gyrZ;//-0.002349043;//-0.002582031;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8004a40:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8004a44:	ee07 3a90 	vmov	s15, r3
 8004a48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c

	//own code line
	//if(status == 1) HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
	return status;
 8004a56:	7ffb      	ldrb	r3, [r7, #31]

}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3720      	adds	r7, #32
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}
 8004a60:	08015568 	.word	0x08015568

08004a64 <BMP388_Init>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_Init(BMP388_HandleTypeDef *bmp){
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rslt;
	uint8_t chip_id;

	// Read CHIP_ID byte
	rslt = BMP388_ReadBytes(bmp, CHIP_ID, &chip_id, 1);
 8004a6c:	f107 020e 	add.w	r2, r7, #14
 8004a70:	2301      	movs	r3, #1
 8004a72:	2100      	movs	r1, #0
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f000 fc08 	bl	800528a <BMP388_ReadBytes>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	73fb      	strb	r3, [r7, #15]
	if(rslt == HAL_OK && chip_id == BMP388_CHIP_ID){
 8004a7e:	7bfb      	ldrb	r3, [r7, #15]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d12a      	bne.n	8004ada <BMP388_Init+0x76>
 8004a84:	7bbb      	ldrb	r3, [r7, #14]
 8004a86:	2b50      	cmp	r3, #80	; 0x50
 8004a88:	d127      	bne.n	8004ada <BMP388_Init+0x76>
		// using softreset command
		rslt = BMP388_SoftReset(bmp);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f000 f962 	bl	8004d54 <BMP388_SoftReset>
 8004a90:	4603      	mov	r3, r0
 8004a92:	73fb      	strb	r3, [r7, #15]
		if(rslt == HAL_OK){
 8004a94:	7bfb      	ldrb	r3, [r7, #15]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d11d      	bne.n	8004ad6 <BMP388_Init+0x72>
			// get calibration data
			rslt = BMP388_GetCalibData(bmp);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f000 f99a 	bl	8004dd4 <BMP388_GetCalibData>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	73fb      	strb	r3, [r7, #15]
		if(rslt == HAL_OK){
 8004aa4:	bf00      	nop
		}
	}
	else{
		return rslt;
	}
	uint8_t pwr_ctrl = BMP388_PWR_CTRL_PRESS_ON | BMP388_PWR_CTRL_TEMP_ON | BMP388_PWR_CTRL_MODE_NORMAL;
 8004aa6:	2333      	movs	r3, #51	; 0x33
 8004aa8:	737b      	strb	r3, [r7, #13]

	uint8_t oversampling = bmp->_oversampling;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	791b      	ldrb	r3, [r3, #4]
 8004aae:	733b      	strb	r3, [r7, #12]
	uint8_t odr = bmp->_odr;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	799b      	ldrb	r3, [r3, #6]
 8004ab4:	72fb      	strb	r3, [r7, #11]
	uint8_t filtercoeff = bmp->_filtercoeff;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	795b      	ldrb	r3, [r3, #5]
 8004aba:	72bb      	strb	r3, [r7, #10]



	// Set OSR register
	rslt = BMP388_WriteBytes(bmp, OSR, &oversampling, 1);
 8004abc:	f107 020c 	add.w	r2, r7, #12
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	211c      	movs	r1, #28
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 fbfe 	bl	80052c6 <BMP388_WriteBytes>
 8004aca:	4603      	mov	r3, r0
 8004acc:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 8004ace:	7bfb      	ldrb	r3, [r7, #15]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d006      	beq.n	8004ae2 <BMP388_Init+0x7e>
 8004ad4:	e003      	b.n	8004ade <BMP388_Init+0x7a>
			return rslt;
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
 8004ad8:	e03b      	b.n	8004b52 <BMP388_Init+0xee>
		return rslt;
 8004ada:	7bfb      	ldrb	r3, [r7, #15]
 8004adc:	e039      	b.n	8004b52 <BMP388_Init+0xee>
		return rslt;
 8004ade:	7bfb      	ldrb	r3, [r7, #15]
 8004ae0:	e037      	b.n	8004b52 <BMP388_Init+0xee>
	}
	// Set ODR register
	rslt = BMP388_WriteBytes(bmp, ODR, &odr, 1);
 8004ae2:	f107 020b 	add.w	r2, r7, #11
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	211d      	movs	r1, #29
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 fbeb 	bl	80052c6 <BMP388_WriteBytes>
 8004af0:	4603      	mov	r3, r0
 8004af2:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 8004af4:	7bfb      	ldrb	r3, [r7, #15]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d001      	beq.n	8004afe <BMP388_Init+0x9a>
		return rslt;
 8004afa:	7bfb      	ldrb	r3, [r7, #15]
 8004afc:	e029      	b.n	8004b52 <BMP388_Init+0xee>
	}
	// Set CONFIG register
	rslt = BMP388_WriteBytes(bmp, CONFIG, &filtercoeff, 1);
 8004afe:	f107 020a 	add.w	r2, r7, #10
 8004b02:	2301      	movs	r3, #1
 8004b04:	211f      	movs	r1, #31
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 fbdd 	bl	80052c6 <BMP388_WriteBytes>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 8004b10:	7bfb      	ldrb	r3, [r7, #15]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d001      	beq.n	8004b1a <BMP388_Init+0xb6>
		return rslt;
 8004b16:	7bfb      	ldrb	r3, [r7, #15]
 8004b18:	e01b      	b.n	8004b52 <BMP388_Init+0xee>
	}
	// Set PWR_CTRL register
	rslt = BMP388_WriteBytes(bmp, PWR_CTRL, &pwr_ctrl, 1);
 8004b1a:	f107 020d 	add.w	r2, r7, #13
 8004b1e:	2301      	movs	r3, #1
 8004b20:	211b      	movs	r1, #27
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 fbcf 	bl	80052c6 <BMP388_WriteBytes>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 8004b2c:	7bfb      	ldrb	r3, [r7, #15]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <BMP388_Init+0xd2>
		return rslt;
 8004b32:	7bfb      	ldrb	r3, [r7, #15]
 8004b34:	e00d      	b.n	8004b52 <BMP388_Init+0xee>
	}

	rslt = BMP388_WriteBytes(bmp, INT_CTRL, 0x40, 1);
 8004b36:	2301      	movs	r3, #1
 8004b38:	2240      	movs	r2, #64	; 0x40
 8004b3a:	2119      	movs	r1, #25
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 fbc2 	bl	80052c6 <BMP388_WriteBytes>
 8004b42:	4603      	mov	r3, r0
 8004b44:	73fb      	strb	r3, [r7, #15]
	if(rslt != HAL_OK){
 8004b46:	7bfb      	ldrb	r3, [r7, #15]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d001      	beq.n	8004b50 <BMP388_Init+0xec>
		return rslt;
 8004b4c:	7bfb      	ldrb	r3, [r7, #15]
 8004b4e:	e000      	b.n	8004b52 <BMP388_Init+0xee>
	}

	return rslt;
 8004b50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3710      	adds	r7, #16
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bd80      	pop	{r7, pc}

08004b5a <BMP388_SetTempOS>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetTempOS(BMP388_HandleTypeDef *bmp, uint8_t oversample){
 8004b5a:	b480      	push	{r7}
 8004b5c:	b083      	sub	sp, #12
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
 8004b62:	460b      	mov	r3, r1
 8004b64:	70fb      	strb	r3, [r7, #3]
	if(oversample > BMP388_OVERSAMPLING_32X){
 8004b66:	78fb      	ldrb	r3, [r7, #3]
 8004b68:	2b05      	cmp	r3, #5
 8004b6a:	d901      	bls.n	8004b70 <BMP388_SetTempOS+0x16>
		return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e00e      	b.n	8004b8e <BMP388_SetTempOS+0x34>
	}
	bmp->_oversampling = (bmp->_oversampling & 0b11000111) | (oversample << 3); //& clear the temp OS bits and the | set the temp OS reg
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	791b      	ldrb	r3, [r3, #4]
 8004b74:	b25b      	sxtb	r3, r3
 8004b76:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8004b7a:	b25a      	sxtb	r2, r3
 8004b7c:	78fb      	ldrb	r3, [r7, #3]
 8004b7e:	00db      	lsls	r3, r3, #3
 8004b80:	b25b      	sxtb	r3, r3
 8004b82:	4313      	orrs	r3, r2
 8004b84:	b25b      	sxtb	r3, r3
 8004b86:	b2da      	uxtb	r2, r3
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	711a      	strb	r2, [r3, #4]
	return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	370c      	adds	r7, #12
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr

08004b9a <BMP388_SetPressOS>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetPressOS(BMP388_HandleTypeDef *bmp, uint8_t oversample){
 8004b9a:	b480      	push	{r7}
 8004b9c:	b083      	sub	sp, #12
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	6078      	str	r0, [r7, #4]
 8004ba2:	460b      	mov	r3, r1
 8004ba4:	70fb      	strb	r3, [r7, #3]
	if(oversample > BMP388_OVERSAMPLING_32X){
 8004ba6:	78fb      	ldrb	r3, [r7, #3]
 8004ba8:	2b05      	cmp	r3, #5
 8004baa:	d901      	bls.n	8004bb0 <BMP388_SetPressOS+0x16>
		return HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	e00d      	b.n	8004bcc <BMP388_SetPressOS+0x32>
	}
	bmp->_oversampling = (bmp->_oversampling & 0b11111000) | oversample; //& clear the press OS bits and the | set the press OS reg
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	791b      	ldrb	r3, [r3, #4]
 8004bb4:	b25b      	sxtb	r3, r3
 8004bb6:	f023 0307 	bic.w	r3, r3, #7
 8004bba:	b25a      	sxtb	r2, r3
 8004bbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	b25b      	sxtb	r3, r3
 8004bc4:	b2da      	uxtb	r2, r3
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	711a      	strb	r2, [r3, #4]
	return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	370c      	adds	r7, #12
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <BMP388_SetIIRFilterCoeff>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong filter coefficient
 */
HAL_StatusTypeDef BMP388_SetIIRFilterCoeff(BMP388_HandleTypeDef *bmp, uint8_t filtercoeff){
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	6078      	str	r0, [r7, #4]
 8004be0:	460b      	mov	r3, r1
 8004be2:	70fb      	strb	r3, [r7, #3]
	if(filtercoeff > BMP3_IIR_FILTER_COEFF_127){
 8004be4:	78fb      	ldrb	r3, [r7, #3]
 8004be6:	2b07      	cmp	r3, #7
 8004be8:	d901      	bls.n	8004bee <BMP388_SetIIRFilterCoeff+0x16>
		return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e005      	b.n	8004bfa <BMP388_SetIIRFilterCoeff+0x22>
	}
	bmp->_filtercoeff = filtercoeff << 1;
 8004bee:	78fb      	ldrb	r3, [r7, #3]
 8004bf0:	005b      	lsls	r3, r3, #1
 8004bf2:	b2da      	uxtb	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	715a      	strb	r2, [r3, #5]
	return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	370c      	adds	r7, #12
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <BMP388_SetOutputDataRate>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Wrong oversampling mode
 */
HAL_StatusTypeDef BMP388_SetOutputDataRate(BMP388_HandleTypeDef *bmp, uint8_t odr){
 8004c06:	b480      	push	{r7}
 8004c08:	b083      	sub	sp, #12
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
 8004c0e:	460b      	mov	r3, r1
 8004c10:	70fb      	strb	r3, [r7, #3]
	if(odr > BMP3_ODR_0_001_HZ){
 8004c12:	78fb      	ldrb	r3, [r7, #3]
 8004c14:	2b11      	cmp	r3, #17
 8004c16:	d901      	bls.n	8004c1c <BMP388_SetOutputDataRate+0x16>
		return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e003      	b.n	8004c24 <BMP388_SetOutputDataRate+0x1e>
	}
	bmp->_odr = odr;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	78fa      	ldrb	r2, [r7, #3]
 8004c20:	719a      	strb	r2, [r3, #6]
	return HAL_OK;
 8004c22:	2300      	movs	r3, #0
}
 8004c24:	4618      	mov	r0, r3
 8004c26:	370c      	adds	r7, #12
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr

08004c30 <BMP388_ReadRawPressTempTime>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_ReadRawPressTempTime(BMP388_HandleTypeDef *bmp, uint32_t *raw_pressure, uint32_t *raw_temperature, uint32_t *time){
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b088      	sub	sp, #32
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
 8004c3c:	603b      	str	r3, [r7, #0]
	}*/

	uint8_t raw_data[11]; //registers in order 0x04 - 0x06 press data, 0x07 - 0x09 temp data, 0x0A and 0x0B reserved, 0x0C - 0x0E time data -> 11 byte
	// Get raw data for pressure and temperature
	//rslt = BMP388_ReadBytes(bmp, DATA_0, raw_data, 11);
	rslt = BMP388_ReadBytes(bmp, DATA_0, raw_data, 6);
 8004c3e:	f107 0214 	add.w	r2, r7, #20
 8004c42:	2306      	movs	r3, #6
 8004c44:	2104      	movs	r1, #4
 8004c46:	68f8      	ldr	r0, [r7, #12]
 8004c48:	f000 fb1f 	bl	800528a <BMP388_ReadBytes>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	77fb      	strb	r3, [r7, #31]
	if(rslt != HAL_OK){
 8004c50:	7ffb      	ldrb	r3, [r7, #31]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <BMP388_ReadRawPressTempTime+0x2a>
		return rslt;
 8004c56:	7ffb      	ldrb	r3, [r7, #31]
 8004c58:	e012      	b.n	8004c80 <BMP388_ReadRawPressTempTime+0x50>
//	uint32_t data_xlsb;
//	uint32_t data_lsb;
//	uint32_t data_msb;

	// Parsing pressure data
	*raw_pressure = (uint32_t)raw_data[2] << 16 | (uint32_t)raw_data[1] << 8 | (uint32_t)raw_data[0];
 8004c5a:	7dbb      	ldrb	r3, [r7, #22]
 8004c5c:	041a      	lsls	r2, r3, #16
 8004c5e:	7d7b      	ldrb	r3, [r7, #21]
 8004c60:	021b      	lsls	r3, r3, #8
 8004c62:	4313      	orrs	r3, r2
 8004c64:	7d3a      	ldrb	r2, [r7, #20]
 8004c66:	431a      	orrs	r2, r3
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	601a      	str	r2, [r3, #0]

	// Parsing temperature data
	*raw_temperature = (uint32_t)raw_data[5] << 16 | (uint32_t)raw_data[4] << 8 | (uint32_t)raw_data[3];
 8004c6c:	7e7b      	ldrb	r3, [r7, #25]
 8004c6e:	041a      	lsls	r2, r3, #16
 8004c70:	7e3b      	ldrb	r3, [r7, #24]
 8004c72:	021b      	lsls	r3, r3, #8
 8004c74:	4313      	orrs	r3, r2
 8004c76:	7dfa      	ldrb	r2, [r7, #23]
 8004c78:	431a      	orrs	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	601a      	str	r2, [r3, #0]

	// Parsing time bytes
	//*time = (uint32_t)raw_data[10] << 16 | (uint32_t)raw_data[9] << 8 | (uint32_t)raw_data[8];


	return rslt;
 8004c7e:	7ffb      	ldrb	r3, [r7, #31]
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3720      	adds	r7, #32
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <BMP388_CompensateRawPressTemp>:
 *	@param[out]	temperature		: Pointer to the variable that contain temperature.
 *
 *  @return none
 */
void BMP388_CompensateRawPressTemp(BMP388_HandleTypeDef *bmp, uint32_t raw_pressure, uint32_t raw_temperature,
									  	  	  	  	  	  	  float *pressure, float *temperature){
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b086      	sub	sp, #24
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	607a      	str	r2, [r7, #4]
 8004c94:	603b      	str	r3, [r7, #0]
	float temp;
	float press;

	BMP388_CompensateTemp(bmp, raw_temperature, &temp);
 8004c96:	f107 0314 	add.w	r3, r7, #20
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	6879      	ldr	r1, [r7, #4]
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f000 f9ec 	bl	800507c <BMP388_CompensateTemp>
	BMP388_CompensatePress(bmp, temp, raw_pressure, &press);
 8004ca4:	edd7 7a05 	vldr	s15, [r7, #20]
 8004ca8:	f107 0310 	add.w	r3, r7, #16
 8004cac:	461a      	mov	r2, r3
 8004cae:	68b9      	ldr	r1, [r7, #8]
 8004cb0:	eeb0 0a67 	vmov.f32	s0, s15
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f000 fa17 	bl	80050e8 <BMP388_CompensatePress>

	*pressure = press;
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	601a      	str	r2, [r3, #0]
	*temperature = temp;
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	6a3b      	ldr	r3, [r7, #32]
 8004cc4:	601a      	str	r2, [r3, #0]
}
 8004cc6:	bf00      	nop
 8004cc8:	3718      	adds	r7, #24
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
	...

08004cd0 <BMP388_FindAltitude>:
 *	@param[in] ground_pressure	: Pressure at ground
 *  @param[in] pressure			: Pressure that measured at flight.
 *
 *  @return Altitude
 */
float BMP388_FindAltitude(float ground_pressure, float pressure){
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b082      	sub	sp, #8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	ed87 0a01 	vstr	s0, [r7, #4]
 8004cda:	edc7 0a00 	vstr	s1, [r7]

	// Note that using the equation from wikipedia can give bad results
	// at high altitude. See this thread for more information:
	//  http://forums.adafruit.com/viewtopic.php?f=22&t=58064

	return 44330.0 * (1.0 - pow(pressure / ground_pressure, 0.1903));
 8004cde:	ed97 7a00 	vldr	s14, [r7]
 8004ce2:	edd7 7a01 	vldr	s15, [r7, #4]
 8004ce6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004cea:	ee16 0a90 	vmov	r0, s13
 8004cee:	f7fb fc2b 	bl	8000548 <__aeabi_f2d>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	ed9f 1b12 	vldr	d1, [pc, #72]	; 8004d40 <BMP388_FindAltitude+0x70>
 8004cfa:	ec43 2b10 	vmov	d0, r2, r3
 8004cfe:	f00e f957 	bl	8012fb0 <pow>
 8004d02:	ec53 2b10 	vmov	r2, r3, d0
 8004d06:	f04f 0000 	mov.w	r0, #0
 8004d0a:	4911      	ldr	r1, [pc, #68]	; (8004d50 <BMP388_FindAltitude+0x80>)
 8004d0c:	f7fb fabc 	bl	8000288 <__aeabi_dsub>
 8004d10:	4602      	mov	r2, r0
 8004d12:	460b      	mov	r3, r1
 8004d14:	4610      	mov	r0, r2
 8004d16:	4619      	mov	r1, r3
 8004d18:	a30b      	add	r3, pc, #44	; (adr r3, 8004d48 <BMP388_FindAltitude+0x78>)
 8004d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1e:	f7fb fc6b 	bl	80005f8 <__aeabi_dmul>
 8004d22:	4602      	mov	r2, r0
 8004d24:	460b      	mov	r3, r1
 8004d26:	4610      	mov	r0, r2
 8004d28:	4619      	mov	r1, r3
 8004d2a:	f7fb ff5d 	bl	8000be8 <__aeabi_d2f>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	ee07 3a90 	vmov	s15, r3
}
 8004d34:	eeb0 0a67 	vmov.f32	s0, s15
 8004d38:	3708      	adds	r7, #8
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
 8004d3e:	bf00      	nop
 8004d40:	1a36e2eb 	.word	0x1a36e2eb
 8004d44:	3fc85bc0 	.word	0x3fc85bc0
 8004d48:	00000000 	.word	0x00000000
 8004d4c:	40e5a540 	.word	0x40e5a540
 8004d50:	3ff00000 	.word	0x3ff00000

08004d54 <BMP388_SoftReset>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_SoftReset(BMP388_HandleTypeDef *bmp){
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
	uint8_t rst_cmnd = BMP388_SOFTRESET;
 8004d5c:	23b6      	movs	r3, #182	; 0xb6
 8004d5e:	73bb      	strb	r3, [r7, #14]
    uint8_t cmd_err_status;

	HAL_StatusTypeDef rslt;

	// Reading STATUS reg to understand that the BMP388 is ready to receive command
	rslt = BMP388_ReadBytes(bmp, STATUS, &cmd_rdy_status, 1);
 8004d60:	f107 020d 	add.w	r2, r7, #13
 8004d64:	2301      	movs	r3, #1
 8004d66:	2103      	movs	r1, #3
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 fa8e 	bl	800528a <BMP388_ReadBytes>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	73fb      	strb	r3, [r7, #15]
	if((rslt == HAL_OK) && (cmd_rdy_status & BMP388_CMD_RDY)){
 8004d72:	7bfb      	ldrb	r3, [r7, #15]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d128      	bne.n	8004dca <BMP388_SoftReset+0x76>
 8004d78:	7b7b      	ldrb	r3, [r7, #13]
 8004d7a:	f003 0310 	and.w	r3, r3, #16
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d023      	beq.n	8004dca <BMP388_SoftReset+0x76>
		// Writing SOFTRESET command to CMD reg
		rslt = BMP388_WriteBytes(bmp, CMD, &rst_cmnd, 1);
 8004d82:	f107 020e 	add.w	r2, r7, #14
 8004d86:	2301      	movs	r3, #1
 8004d88:	217e      	movs	r1, #126	; 0x7e
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 fa9b 	bl	80052c6 <BMP388_WriteBytes>
 8004d90:	4603      	mov	r3, r0
 8004d92:	73fb      	strb	r3, [r7, #15]
		if(rslt == HAL_OK){
 8004d94:	7bfb      	ldrb	r3, [r7, #15]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d115      	bne.n	8004dc6 <BMP388_SoftReset+0x72>
			// 2 ms pause then check ERR reg
			HAL_Delay(2);
 8004d9a:	2002      	movs	r0, #2
 8004d9c:	f000 fbe2 	bl	8005564 <HAL_Delay>
			rslt = BMP388_ReadBytes(bmp, ERR_REG, &cmd_err_status, 1);
 8004da0:	f107 020c 	add.w	r2, r7, #12
 8004da4:	2301      	movs	r3, #1
 8004da6:	2102      	movs	r1, #2
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f000 fa6e 	bl	800528a <BMP388_ReadBytes>
 8004dae:	4603      	mov	r3, r0
 8004db0:	73fb      	strb	r3, [r7, #15]
			if((cmd_err_status & CMD) || (rslt != HAL_OK)){
 8004db2:	7b3b      	ldrb	r3, [r7, #12]
 8004db4:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d102      	bne.n	8004dc2 <BMP388_SoftReset+0x6e>
 8004dbc:	7bfb      	ldrb	r3, [r7, #15]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d003      	beq.n	8004dca <BMP388_SoftReset+0x76>
				return rslt;
 8004dc2:	7bfb      	ldrb	r3, [r7, #15]
 8004dc4:	e002      	b.n	8004dcc <BMP388_SoftReset+0x78>
			}
		}
		else{
			return rslt;
 8004dc6:	7bfb      	ldrb	r3, [r7, #15]
 8004dc8:	e000      	b.n	8004dcc <BMP388_SoftReset+0x78>
		}
	}

	return rslt;
 8004dca:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3710      	adds	r7, #16
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}

08004dd4 <BMP388_GetCalibData>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
HAL_StatusTypeDef BMP388_GetCalibData(BMP388_HandleTypeDef *bmp){
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b090      	sub	sp, #64	; 0x40
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef rslt;
	uint8_t calib_buff[BMP388_CALIBDATA_LEN] = {0};
 8004ddc:	2300      	movs	r3, #0
 8004dde:	60fb      	str	r3, [r7, #12]
 8004de0:	f107 0310 	add.w	r3, r7, #16
 8004de4:	2200      	movs	r2, #0
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	605a      	str	r2, [r3, #4]
 8004dea:	609a      	str	r2, [r3, #8]
 8004dec:	60da      	str	r2, [r3, #12]
 8004dee:	741a      	strb	r2, [r3, #16]
	int8_t		raw_par_p8;
	int16_t		raw_par_p9;
	int8_t		raw_par_p10;
	int8_t		raw_par_p11;

	rslt = BMP388_ReadBytes(bmp, CALIB_DATA, calib_buff, BMP388_CALIBDATA_LEN);
 8004df0:	f107 020c 	add.w	r2, r7, #12
 8004df4:	2315      	movs	r3, #21
 8004df6:	2131      	movs	r1, #49	; 0x31
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f000 fa46 	bl	800528a <BMP388_ReadBytes>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	float temp_var;
	if(rslt == HAL_OK){
 8004e04:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	f040 812f 	bne.w	800506c <BMP388_GetCalibData+0x298>
		// PAR_T1
		temp_var = 0.00390625f;
 8004e0e:	f04f 536e 	mov.w	r3, #998244352	; 0x3b800000
 8004e12:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_t1 = ((uint16_t)calib_buff[1] << 8) | (uint16_t)calib_buff[0];
 8004e14:	7b7b      	ldrb	r3, [r7, #13]
 8004e16:	021b      	lsls	r3, r3, #8
 8004e18:	b21a      	sxth	r2, r3
 8004e1a:	7b3b      	ldrb	r3, [r7, #12]
 8004e1c:	b21b      	sxth	r3, r3
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	b21b      	sxth	r3, r3
 8004e22:	86fb      	strh	r3, [r7, #54]	; 0x36
		bmp->_calib_data.par_t1 = (float)raw_par_t1 / temp_var;
 8004e24:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004e26:	ee07 3a90 	vmov	s15, r3
 8004e2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e2e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004e32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	edc3 7a02 	vstr	s15, [r3, #8]
		// PAR_T2
		temp_var = 1073741824.f;
 8004e3c:	f04f 439d 	mov.w	r3, #1317011456	; 0x4e800000
 8004e40:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_t2 = ((uint16_t)calib_buff[3] << 8) | (uint16_t)calib_buff[2];
 8004e42:	7bfb      	ldrb	r3, [r7, #15]
 8004e44:	021b      	lsls	r3, r3, #8
 8004e46:	b21a      	sxth	r2, r3
 8004e48:	7bbb      	ldrb	r3, [r7, #14]
 8004e4a:	b21b      	sxth	r3, r3
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	b21b      	sxth	r3, r3
 8004e50:	86bb      	strh	r3, [r7, #52]	; 0x34
		bmp->_calib_data.par_t2 = (float)raw_par_t2 / temp_var;
 8004e52:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004e54:	ee07 3a90 	vmov	s15, r3
 8004e58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e5c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004e60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	edc3 7a03 	vstr	s15, [r3, #12]
		// PAR_T3
		temp_var = 281474976710656.f;
 8004e6a:	f04f 43af 	mov.w	r3, #1468006400	; 0x57800000
 8004e6e:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_t3 = calib_buff[4];
 8004e70:	7c3b      	ldrb	r3, [r7, #16]
 8004e72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		bmp->_calib_data.par_t3 = (float)raw_par_t3 / temp_var;
 8004e76:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8004e7a:	ee07 3a90 	vmov	s15, r3
 8004e7e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004e82:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004e86:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	edc3 7a04 	vstr	s15, [r3, #16]
		// PAR_P1
		temp_var = 1048576.f;
 8004e90:	f04f 4393 	mov.w	r3, #1233125376	; 0x49800000
 8004e94:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p1 = ((int16_t)calib_buff[6] << 8) | (int16_t)calib_buff[5];
 8004e96:	7cbb      	ldrb	r3, [r7, #18]
 8004e98:	021b      	lsls	r3, r3, #8
 8004e9a:	b21a      	sxth	r2, r3
 8004e9c:	7c7b      	ldrb	r3, [r7, #17]
 8004e9e:	b21b      	sxth	r3, r3
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	863b      	strh	r3, [r7, #48]	; 0x30
		bmp->_calib_data.par_p1 = ((float)raw_par_p1 - 16384) / temp_var;
 8004ea4:	f9b7 3030 	ldrsh.w	r3, [r7, #48]	; 0x30
 8004ea8:	ee07 3a90 	vmov	s15, r3
 8004eac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004eb0:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8005078 <BMP388_GetCalibData+0x2a4>
 8004eb4:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004eb8:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004ebc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	edc3 7a05 	vstr	s15, [r3, #20]
		// PAR_P2
		temp_var = 536870912.f;
 8004ec6:	f04f 439c 	mov.w	r3, #1308622848	; 0x4e000000
 8004eca:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p2 = ((int16_t)calib_buff[8] << 8) | (int16_t)calib_buff[7];
 8004ecc:	7d3b      	ldrb	r3, [r7, #20]
 8004ece:	021b      	lsls	r3, r3, #8
 8004ed0:	b21a      	sxth	r2, r3
 8004ed2:	7cfb      	ldrb	r3, [r7, #19]
 8004ed4:	b21b      	sxth	r3, r3
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	85fb      	strh	r3, [r7, #46]	; 0x2e
		bmp->_calib_data.par_p2 = ((float)raw_par_p2 - 16384) / temp_var;
 8004eda:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8004ede:	ee07 3a90 	vmov	s15, r3
 8004ee2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ee6:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8005078 <BMP388_GetCalibData+0x2a4>
 8004eea:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004eee:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004ef2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	edc3 7a06 	vstr	s15, [r3, #24]
		// PAR_P3
		temp_var = 4294967296.f;
 8004efc:	f04f 439f 	mov.w	r3, #1333788672	; 0x4f800000
 8004f00:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p3 = (int8_t)calib_buff[9];
 8004f02:	7d7b      	ldrb	r3, [r7, #21]
 8004f04:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		bmp->_calib_data.par_p3 = (float)raw_par_p3 / temp_var;
 8004f08:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8004f0c:	ee07 3a90 	vmov	s15, r3
 8004f10:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004f14:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004f18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	edc3 7a07 	vstr	s15, [r3, #28]
		// PAR_P4
		temp_var = 137438953472.f;
 8004f22:	f04f 43a4 	mov.w	r3, #1375731712	; 0x52000000
 8004f26:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p4 = (int8_t)calib_buff[10];
 8004f28:	7dbb      	ldrb	r3, [r7, #22]
 8004f2a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
		bmp->_calib_data.par_p4 = (float)raw_par_p4 / temp_var;
 8004f2e:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8004f32:	ee07 3a90 	vmov	s15, r3
 8004f36:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004f3a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004f3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	edc3 7a08 	vstr	s15, [r3, #32]
		// PAR_P5
		temp_var = 0.125f;
 8004f48:	f04f 5378 	mov.w	r3, #1040187392	; 0x3e000000
 8004f4c:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p5 = ((uint16_t)calib_buff[12] << 8) | (uint16_t)calib_buff[11];
 8004f4e:	7e3b      	ldrb	r3, [r7, #24]
 8004f50:	021b      	lsls	r3, r3, #8
 8004f52:	b21a      	sxth	r2, r3
 8004f54:	7dfb      	ldrb	r3, [r7, #23]
 8004f56:	b21b      	sxth	r3, r3
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	b21b      	sxth	r3, r3
 8004f5c:	857b      	strh	r3, [r7, #42]	; 0x2a
		bmp->_calib_data.par_p5 = (float)raw_par_p5 / temp_var;
 8004f5e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004f60:	ee07 3a90 	vmov	s15, r3
 8004f64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f68:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004f6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		// PAR_P6
		temp_var = 64.f;
 8004f76:	f04f 4385 	mov.w	r3, #1115684864	; 0x42800000
 8004f7a:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p6 = ((uint16_t)calib_buff[14] << 8) | (uint16_t)calib_buff[13];
 8004f7c:	7ebb      	ldrb	r3, [r7, #26]
 8004f7e:	021b      	lsls	r3, r3, #8
 8004f80:	b21a      	sxth	r2, r3
 8004f82:	7e7b      	ldrb	r3, [r7, #25]
 8004f84:	b21b      	sxth	r3, r3
 8004f86:	4313      	orrs	r3, r2
 8004f88:	b21b      	sxth	r3, r3
 8004f8a:	853b      	strh	r3, [r7, #40]	; 0x28
		bmp->_calib_data.par_p6 = (float)raw_par_p6 / temp_var;
 8004f8c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004f8e:	ee07 3a90 	vmov	s15, r3
 8004f92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f96:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004f9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		// PAR_P7
		temp_var = 256.f;
 8004fa4:	f04f 4387 	mov.w	r3, #1132462080	; 0x43800000
 8004fa8:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p7 = (int8_t)calib_buff[15];
 8004faa:	7efb      	ldrb	r3, [r7, #27]
 8004fac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		bmp->_calib_data.par_p7 = (float)raw_par_p7 / temp_var;
 8004fb0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004fb4:	ee07 3a90 	vmov	s15, r3
 8004fb8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004fbc:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004fc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		// PAR_P8
		temp_var = 32768.f;
 8004fca:	f04f 438e 	mov.w	r3, #1191182336	; 0x47000000
 8004fce:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p8 = (int8_t)calib_buff[16];
 8004fd0:	7f3b      	ldrb	r3, [r7, #28]
 8004fd2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		bmp->_calib_data.par_p8 = (float)raw_par_p8 / temp_var;
 8004fd6:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8004fda:	ee07 3a90 	vmov	s15, r3
 8004fde:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004fe2:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8004fe6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		// PAR_P9
		temp_var = 281474976710656.f;
 8004ff0:	f04f 43af 	mov.w	r3, #1468006400	; 0x57800000
 8004ff4:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p9 = ((int16_t)calib_buff[18] << 8) | (int16_t)calib_buff[17];
 8004ff6:	7fbb      	ldrb	r3, [r7, #30]
 8004ff8:	021b      	lsls	r3, r3, #8
 8004ffa:	b21a      	sxth	r2, r3
 8004ffc:	7f7b      	ldrb	r3, [r7, #29]
 8004ffe:	b21b      	sxth	r3, r3
 8005000:	4313      	orrs	r3, r2
 8005002:	84bb      	strh	r3, [r7, #36]	; 0x24
		bmp->_calib_data.par_p9 = (float)raw_par_p9 / temp_var;
 8005004:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8005008:	ee07 3a90 	vmov	s15, r3
 800500c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005010:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8005014:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
		// PAR_P10
		temp_var = 281474976710656.f;
 800501e:	f04f 43af 	mov.w	r3, #1468006400	; 0x57800000
 8005022:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p10 = (int8_t)calib_buff[19];
 8005024:	7ffb      	ldrb	r3, [r7, #31]
 8005026:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		bmp->_calib_data.par_p10 = (float)raw_par_p10 / temp_var;
 800502a:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800502e:	ee07 3a90 	vmov	s15, r3
 8005032:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005036:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800503a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
		// PAR_P11
		temp_var = 36893488147419103232.f;
 8005044:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8005048:	63bb      	str	r3, [r7, #56]	; 0x38
		raw_par_p11 = (int8_t)calib_buff[20];
 800504a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800504e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		bmp->_calib_data.par_p11 = (float)raw_par_p11 / temp_var;
 8005052:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8005056:	ee07 3a90 	vmov	s15, r3
 800505a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800505e:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8005062:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	}
	return rslt;
 800506c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8005070:	4618      	mov	r0, r3
 8005072:	3740      	adds	r7, #64	; 0x40
 8005074:	46bd      	mov	sp, r7
 8005076:	bd80      	pop	{r7, pc}
 8005078:	46800000 	.word	0x46800000

0800507c <BMP388_CompensateTemp>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK  		-> Success
 *  @retval != HAL_OK	  	-> Failure Info
 */
float BMP388_CompensateTemp(BMP388_HandleTypeDef *bmp, uint32_t raw_temp, float *temp){
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
    float partial_data1 = (float)(raw_temp - bmp->_calib_data.par_t1);;
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	ee07 3a90 	vmov	s15, r3
 800508e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	edd3 7a02 	vldr	s15, [r3, #8]
 8005098:	ee77 7a67 	vsub.f32	s15, s14, s15
 800509c:	edc7 7a05 	vstr	s15, [r7, #20]
    float partial_data2 = (float)(partial_data1 * bmp->_calib_data.par_t2);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	edd3 7a03 	vldr	s15, [r3, #12]
 80050a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80050aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050ae:	edc7 7a04 	vstr	s15, [r7, #16]

    *temp = partial_data2 + (partial_data1 * partial_data1) * bmp->_calib_data.par_t3;
 80050b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80050b6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	edd3 7a04 	vldr	s15, [r3, #16]
 80050c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80050c4:	edd7 7a04 	vldr	s15, [r7, #16]
 80050c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	edc3 7a00 	vstr	s15, [r3]

    return *temp;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	ee07 3a90 	vmov	s15, r3
}
 80050da:	eeb0 0a67 	vmov.f32	s0, s15
 80050de:	371c      	adds	r7, #28
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <BMP388_CompensatePress>:
 *	@param[out] press		: Measured pressure in Pa
 *
 *  @return Status of execution
 *  @retval = press			: Compensated pressure value
 */
float BMP388_CompensatePress(BMP388_HandleTypeDef *bmp, float temp, uint32_t raw_press, float *press){
 80050e8:	b480      	push	{r7}
 80050ea:	b08b      	sub	sp, #44	; 0x2c
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	ed87 0a02 	vstr	s0, [r7, #8]
 80050f4:	6079      	str	r1, [r7, #4]
 80050f6:	603a      	str	r2, [r7, #0]
    float partial_out1;
    float partial_out2;



    partial_data1 = bmp->_calib_data.par_p6 * temp;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80050fe:	ed97 7a02 	vldr	s14, [r7, #8]
 8005102:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005106:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    partial_data2 = bmp->_calib_data.par_p7 * (temp * temp);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8005110:	edd7 7a02 	vldr	s15, [r7, #8]
 8005114:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005118:	ee67 7a27 	vmul.f32	s15, s14, s15
 800511c:	edc7 7a08 	vstr	s15, [r7, #32]
    partial_data3 = bmp->_calib_data.par_p8 * (temp * temp * temp);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8005126:	edd7 7a02 	vldr	s15, [r7, #8]
 800512a:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800512e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005132:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005136:	ee67 7a27 	vmul.f32	s15, s14, s15
 800513a:	edc7 7a07 	vstr	s15, [r7, #28]
    partial_out1 = bmp->_calib_data.par_p5 + partial_data1 + partial_data2 + partial_data3;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8005144:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005148:	ee37 7a27 	vadd.f32	s14, s14, s15
 800514c:	edd7 7a08 	vldr	s15, [r7, #32]
 8005150:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005154:	ed97 7a07 	vldr	s14, [r7, #28]
 8005158:	ee77 7a27 	vadd.f32	s15, s14, s15
 800515c:	edc7 7a06 	vstr	s15, [r7, #24]

    partial_data1 = bmp->_calib_data.par_p2 * temp;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	edd3 7a06 	vldr	s15, [r3, #24]
 8005166:	ed97 7a02 	vldr	s14, [r7, #8]
 800516a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800516e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    partial_data2 = bmp->_calib_data.par_p3 * (temp * temp);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	ed93 7a07 	vldr	s14, [r3, #28]
 8005178:	edd7 7a02 	vldr	s15, [r7, #8]
 800517c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005180:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005184:	edc7 7a08 	vstr	s15, [r7, #32]
    partial_data3 = bmp->_calib_data.par_p4 * (temp * temp * temp);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	ed93 7a08 	vldr	s14, [r3, #32]
 800518e:	edd7 7a02 	vldr	s15, [r7, #8]
 8005192:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8005196:	edd7 7a02 	vldr	s15, [r7, #8]
 800519a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800519e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051a2:	edc7 7a07 	vstr	s15, [r7, #28]
    partial_out2 = (float)raw_press * (bmp->_calib_data.par_p1 + partial_data1 + partial_data2 + partial_data3);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	ee07 3a90 	vmov	s15, r3
 80051ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	edd3 6a05 	vldr	s13, [r3, #20]
 80051b6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80051ba:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80051be:	edd7 7a08 	vldr	s15, [r7, #32]
 80051c2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80051c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80051ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051d2:	edc7 7a05 	vstr	s15, [r7, #20]

    partial_data1 = (float)raw_press * (float)raw_press;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	ee07 3a90 	vmov	s15, r3
 80051dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	ee07 3a90 	vmov	s15, r3
 80051e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051ee:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    partial_data2 = bmp->_calib_data.par_p9 + bmp->_calib_data.par_p10 * temp;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 80051fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8005202:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005206:	ee77 7a27 	vadd.f32	s15, s14, s15
 800520a:	edc7 7a08 	vstr	s15, [r7, #32]
    partial_data3 = partial_data1 * partial_data2;
 800520e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005212:	edd7 7a08 	vldr	s15, [r7, #32]
 8005216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800521a:	edc7 7a07 	vstr	s15, [r7, #28]
    partial_data4 = partial_data3 + ((float)raw_press * (float)raw_press * (float)raw_press) * bmp->_calib_data.par_p11;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	ee07 3a90 	vmov	s15, r3
 8005224:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	ee07 3a90 	vmov	s15, r3
 800522e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005232:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	ee07 3a90 	vmov	s15, r3
 800523c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005240:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800524a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800524e:	ed97 7a07 	vldr	s14, [r7, #28]
 8005252:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005256:	edc7 7a04 	vstr	s15, [r7, #16]

    *press = partial_out1 + partial_out2 + partial_data4;
 800525a:	ed97 7a06 	vldr	s14, [r7, #24]
 800525e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005262:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005266:	edd7 7a04 	vldr	s15, [r7, #16]
 800526a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	edc3 7a00 	vstr	s15, [r3]

    return *press;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	ee07 3a90 	vmov	s15, r3
}
 800527c:	eeb0 0a67 	vmov.f32	s0, s15
 8005280:	372c      	adds	r7, #44	; 0x2c
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr

0800528a <BMP388_ReadBytes>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK 		-> Success
 *  @retval != HAL_ERROR 	-> Failure Info
 */
HAL_StatusTypeDef BMP388_ReadBytes(BMP388_HandleTypeDef *bmp, BMP388_regs reg_addr, uint8_t *buff, uint8_t len){
 800528a:	b580      	push	{r7, lr}
 800528c:	b088      	sub	sp, #32
 800528e:	af04      	add	r7, sp, #16
 8005290:	60f8      	str	r0, [r7, #12]
 8005292:	607a      	str	r2, [r7, #4]
 8005294:	461a      	mov	r2, r3
 8005296:	460b      	mov	r3, r1
 8005298:	72fb      	strb	r3, [r7, #11]
 800529a:	4613      	mov	r3, r2
 800529c:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read(bmp->_hi2c, BMP388_ADDR << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, buff, len, 100);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6818      	ldr	r0, [r3, #0]
 80052a2:	7afb      	ldrb	r3, [r7, #11]
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	7abb      	ldrb	r3, [r7, #10]
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	2164      	movs	r1, #100	; 0x64
 80052ac:	9102      	str	r1, [sp, #8]
 80052ae:	9301      	str	r3, [sp, #4]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	9300      	str	r3, [sp, #0]
 80052b4:	2301      	movs	r3, #1
 80052b6:	21ec      	movs	r1, #236	; 0xec
 80052b8:	f001 fd14 	bl	8006ce4 <HAL_I2C_Mem_Read>
 80052bc:	4603      	mov	r3, r0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <BMP388_WriteBytes>:
 *
 *  @return Status of execution
 *  @retval = HAL_OK 		-> Success
 *  @retval != HAL_ERROR 	-> Failure Info
 */
HAL_StatusTypeDef BMP388_WriteBytes(BMP388_HandleTypeDef *bmp, BMP388_regs reg_addr, uint8_t *buff, uint8_t len){
 80052c6:	b580      	push	{r7, lr}
 80052c8:	b088      	sub	sp, #32
 80052ca:	af04      	add	r7, sp, #16
 80052cc:	60f8      	str	r0, [r7, #12]
 80052ce:	607a      	str	r2, [r7, #4]
 80052d0:	461a      	mov	r2, r3
 80052d2:	460b      	mov	r3, r1
 80052d4:	72fb      	strb	r3, [r7, #11]
 80052d6:	4613      	mov	r3, r2
 80052d8:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Write(bmp->_hi2c, BMP388_ADDR << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, buff, len, 100);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6818      	ldr	r0, [r3, #0]
 80052de:	7afb      	ldrb	r3, [r7, #11]
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	7abb      	ldrb	r3, [r7, #10]
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	2164      	movs	r1, #100	; 0x64
 80052e8:	9102      	str	r1, [sp, #8]
 80052ea:	9301      	str	r3, [sp, #4]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	9300      	str	r3, [sp, #0]
 80052f0:	2301      	movs	r3, #1
 80052f2:	21ec      	movs	r1, #236	; 0xec
 80052f4:	f001 fbfc 	bl	8006af0 <HAL_I2C_Mem_Write>
 80052f8:	4603      	mov	r3, r0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3710      	adds	r7, #16
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <set_duty_Oneshot42>:
#define P_yaw 5
#define D_yaw 0



void set_duty_Oneshot42(TIM_HandleTypeDef* const pwmHandle1, uint16_t ref_1, uint16_t ref_2, uint16_t ref_3, uint16_t ref_4){
 8005302:	b480      	push	{r7}
 8005304:	b085      	sub	sp, #20
 8005306:	af00      	add	r7, sp, #0
 8005308:	60f8      	str	r0, [r7, #12]
 800530a:	4608      	mov	r0, r1
 800530c:	4611      	mov	r1, r2
 800530e:	461a      	mov	r2, r3
 8005310:	4603      	mov	r3, r0
 8005312:	817b      	strh	r3, [r7, #10]
 8005314:	460b      	mov	r3, r1
 8005316:	813b      	strh	r3, [r7, #8]
 8005318:	4613      	mov	r3, r2
 800531a:	80fb      	strh	r3, [r7, #6]
	// Multishot42 12 kHz PSC 7-1, ARR 1000-1 -> 1000 = 100%, 500 = stop, ?0 = -100%?
	pwmHandle1 -> Instance -> CCR1 = ref_1;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	897a      	ldrh	r2, [r7, #10]
 8005322:	635a      	str	r2, [r3, #52]	; 0x34
	pwmHandle1 -> Instance -> CCR2 = ref_2;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	893a      	ldrh	r2, [r7, #8]
 800532a:	639a      	str	r2, [r3, #56]	; 0x38
	pwmHandle1 -> Instance -> CCR3 = ref_3;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	88fa      	ldrh	r2, [r7, #6]
 8005332:	63da      	str	r2, [r3, #60]	; 0x3c
	pwmHandle1 -> Instance -> CCR4 = ref_4;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	8b3a      	ldrh	r2, [r7, #24]
 800533a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800533c:	bf00      	nop
 800533e:	3714      	adds	r7, #20
 8005340:	46bd      	mov	sp, r7
 8005342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005346:	4770      	bx	lr

08005348 <CRSFtoDuty>:

float CRSFtoDuty(uint16_t CRSF_val){
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	4603      	mov	r3, r0
 8005350:	80fb      	strh	r3, [r7, #6]
	float Duty;
//	Duty = 550+((float)(CRSF_val-172))/4.1; // minimum duty 55% max duty 95%
	Duty = 550+((float)(CRSF_val-172))/4.1*0.6; //for safety reasons minimum duty 55% max duty 79%
 8005352:	88fb      	ldrh	r3, [r7, #6]
 8005354:	3bac      	subs	r3, #172	; 0xac
 8005356:	ee07 3a90 	vmov	s15, r3
 800535a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800535e:	ee17 0a90 	vmov	r0, s15
 8005362:	f7fb f8f1 	bl	8000548 <__aeabi_f2d>
 8005366:	a315      	add	r3, pc, #84	; (adr r3, 80053bc <CRSFtoDuty+0x74>)
 8005368:	e9d3 2300 	ldrd	r2, r3, [r3]
 800536c:	f7fb fa6e 	bl	800084c <__aeabi_ddiv>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4610      	mov	r0, r2
 8005376:	4619      	mov	r1, r3
 8005378:	a312      	add	r3, pc, #72	; (adr r3, 80053c4 <CRSFtoDuty+0x7c>)
 800537a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537e:	f7fb f93b 	bl	80005f8 <__aeabi_dmul>
 8005382:	4602      	mov	r2, r0
 8005384:	460b      	mov	r3, r1
 8005386:	4610      	mov	r0, r2
 8005388:	4619      	mov	r1, r3
 800538a:	f04f 0200 	mov.w	r2, #0
 800538e:	4b0a      	ldr	r3, [pc, #40]	; (80053b8 <CRSFtoDuty+0x70>)
 8005390:	f7fa ff7c 	bl	800028c <__adddf3>
 8005394:	4602      	mov	r2, r0
 8005396:	460b      	mov	r3, r1
 8005398:	4610      	mov	r0, r2
 800539a:	4619      	mov	r1, r3
 800539c:	f7fb fc24 	bl	8000be8 <__aeabi_d2f>
 80053a0:	4603      	mov	r3, r0
 80053a2:	60fb      	str	r3, [r7, #12]
	return Duty;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	ee07 3a90 	vmov	s15, r3
}
 80053aa:	eeb0 0a67 	vmov.f32	s0, s15
 80053ae:	3710      	adds	r7, #16
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}
 80053b4:	f3af 8000 	nop.w
 80053b8:	40813000 	.word	0x40813000
 80053bc:	66666666 	.word	0x66666666
 80053c0:	40106666 	.word	0x40106666
 80053c4:	33333333 	.word	0x33333333
 80053c8:	3fe33333 	.word	0x3fe33333

080053cc <CRSFtoPitch>:

float CRSFtoPitch(uint16_t CRSF_val){
 80053cc:	b480      	push	{r7}
 80053ce:	b085      	sub	sp, #20
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	4603      	mov	r3, r0
 80053d4:	80fb      	strh	r3, [r7, #6]
	float pitch;
	pitch = ((float)(CRSF_val-992))/820.0;
 80053d6:	88fb      	ldrh	r3, [r7, #6]
 80053d8:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 80053dc:	ee07 3a90 	vmov	s15, r3
 80053e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80053e4:	eddf 6a07 	vldr	s13, [pc, #28]	; 8005404 <CRSFtoPitch+0x38>
 80053e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80053ec:	edc7 7a03 	vstr	s15, [r7, #12]
	return pitch;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	ee07 3a90 	vmov	s15, r3
}
 80053f6:	eeb0 0a67 	vmov.f32	s0, s15
 80053fa:	3714      	adds	r7, #20
 80053fc:	46bd      	mov	sp, r7
 80053fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005402:	4770      	bx	lr
 8005404:	444d0000 	.word	0x444d0000

08005408 <CRSFtoRoll>:

float CRSFtoRoll(uint16_t CRSF_val){
 8005408:	b480      	push	{r7}
 800540a:	b085      	sub	sp, #20
 800540c:	af00      	add	r7, sp, #0
 800540e:	4603      	mov	r3, r0
 8005410:	80fb      	strh	r3, [r7, #6]
	float roll;
	roll = ((float)(CRSF_val-992))/820.0;
 8005412:	88fb      	ldrh	r3, [r7, #6]
 8005414:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 8005418:	ee07 3a90 	vmov	s15, r3
 800541c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005420:	eddf 6a07 	vldr	s13, [pc, #28]	; 8005440 <CRSFtoRoll+0x38>
 8005424:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005428:	edc7 7a03 	vstr	s15, [r7, #12]
	return roll;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	ee07 3a90 	vmov	s15, r3
}
 8005432:	eeb0 0a67 	vmov.f32	s0, s15
 8005436:	3714      	adds	r7, #20
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr
 8005440:	444d0000 	.word	0x444d0000

08005444 <CRSFtoYaw>:

float CRSFtoYaw(uint16_t CRSF_val){
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
 800544a:	4603      	mov	r3, r0
 800544c:	80fb      	strh	r3, [r7, #6]
	float yaw;
	yaw = ((float)(CRSF_val-992))/820.0;
 800544e:	88fb      	ldrh	r3, [r7, #6]
 8005450:	f5a3 7378 	sub.w	r3, r3, #992	; 0x3e0
 8005454:	ee07 3a90 	vmov	s15, r3
 8005458:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800545c:	eddf 6a07 	vldr	s13, [pc, #28]	; 800547c <CRSFtoYaw+0x38>
 8005460:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005464:	edc7 7a03 	vstr	s15, [r7, #12]
	return yaw;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	ee07 3a90 	vmov	s15, r3
}
 800546e:	eeb0 0a67 	vmov.f32	s0, s15
 8005472:	3714      	adds	r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr
 800547c:	444d0000 	.word	0x444d0000

08005480 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005484:	4b0e      	ldr	r3, [pc, #56]	; (80054c0 <HAL_Init+0x40>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a0d      	ldr	r2, [pc, #52]	; (80054c0 <HAL_Init+0x40>)
 800548a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800548e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005490:	4b0b      	ldr	r3, [pc, #44]	; (80054c0 <HAL_Init+0x40>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a0a      	ldr	r2, [pc, #40]	; (80054c0 <HAL_Init+0x40>)
 8005496:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800549a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800549c:	4b08      	ldr	r3, [pc, #32]	; (80054c0 <HAL_Init+0x40>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a07      	ldr	r2, [pc, #28]	; (80054c0 <HAL_Init+0x40>)
 80054a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80054a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054a8:	2003      	movs	r0, #3
 80054aa:	f000 fbb1 	bl	8005c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80054ae:	200f      	movs	r0, #15
 80054b0:	f000 f808 	bl	80054c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80054b4:	f7fe fa30 	bl	8003918 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	40023c00 	.word	0x40023c00

080054c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b082      	sub	sp, #8
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80054cc:	4b12      	ldr	r3, [pc, #72]	; (8005518 <HAL_InitTick+0x54>)
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	4b12      	ldr	r3, [pc, #72]	; (800551c <HAL_InitTick+0x58>)
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	4619      	mov	r1, r3
 80054d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054da:	fbb3 f3f1 	udiv	r3, r3, r1
 80054de:	fbb2 f3f3 	udiv	r3, r2, r3
 80054e2:	4618      	mov	r0, r3
 80054e4:	f000 fbc9 	bl	8005c7a <HAL_SYSTICK_Config>
 80054e8:	4603      	mov	r3, r0
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d001      	beq.n	80054f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	e00e      	b.n	8005510 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b0f      	cmp	r3, #15
 80054f6:	d80a      	bhi.n	800550e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80054f8:	2200      	movs	r2, #0
 80054fa:	6879      	ldr	r1, [r7, #4]
 80054fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005500:	f000 fb91 	bl	8005c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005504:	4a06      	ldr	r2, [pc, #24]	; (8005520 <HAL_InitTick+0x5c>)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800550a:	2300      	movs	r3, #0
 800550c:	e000      	b.n	8005510 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800550e:	2301      	movs	r3, #1
}
 8005510:	4618      	mov	r0, r3
 8005512:	3708      	adds	r7, #8
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}
 8005518:	2000000c 	.word	0x2000000c
 800551c:	20000014 	.word	0x20000014
 8005520:	20000010 	.word	0x20000010

08005524 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005524:	b480      	push	{r7}
 8005526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005528:	4b06      	ldr	r3, [pc, #24]	; (8005544 <HAL_IncTick+0x20>)
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	461a      	mov	r2, r3
 800552e:	4b06      	ldr	r3, [pc, #24]	; (8005548 <HAL_IncTick+0x24>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4413      	add	r3, r2
 8005534:	4a04      	ldr	r2, [pc, #16]	; (8005548 <HAL_IncTick+0x24>)
 8005536:	6013      	str	r3, [r2, #0]
}
 8005538:	bf00      	nop
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	20000014 	.word	0x20000014
 8005548:	20002b5c 	.word	0x20002b5c

0800554c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800554c:	b480      	push	{r7}
 800554e:	af00      	add	r7, sp, #0
  return uwTick;
 8005550:	4b03      	ldr	r3, [pc, #12]	; (8005560 <HAL_GetTick+0x14>)
 8005552:	681b      	ldr	r3, [r3, #0]
}
 8005554:	4618      	mov	r0, r3
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	20002b5c 	.word	0x20002b5c

08005564 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800556c:	f7ff ffee 	bl	800554c <HAL_GetTick>
 8005570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557c:	d005      	beq.n	800558a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800557e:	4b0a      	ldr	r3, [pc, #40]	; (80055a8 <HAL_Delay+0x44>)
 8005580:	781b      	ldrb	r3, [r3, #0]
 8005582:	461a      	mov	r2, r3
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	4413      	add	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800558a:	bf00      	nop
 800558c:	f7ff ffde 	bl	800554c <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	429a      	cmp	r2, r3
 800559a:	d8f7      	bhi.n	800558c <HAL_Delay+0x28>
  {
  }
}
 800559c:	bf00      	nop
 800559e:	bf00      	nop
 80055a0:	3710      	adds	r7, #16
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	20000014 	.word	0x20000014

080055ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80055b4:	2300      	movs	r3, #0
 80055b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d101      	bne.n	80055c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e033      	b.n	800562a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d109      	bne.n	80055de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f7fe f9d0 	bl	8003970 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e2:	f003 0310 	and.w	r3, r3, #16
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d118      	bne.n	800561c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80055f2:	f023 0302 	bic.w	r3, r3, #2
 80055f6:	f043 0202 	orr.w	r2, r3, #2
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f93a 	bl	8005878 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800560e:	f023 0303 	bic.w	r3, r3, #3
 8005612:	f043 0201 	orr.w	r2, r3, #1
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	641a      	str	r2, [r3, #64]	; 0x40
 800561a:	e001      	b.n	8005620 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800561c:	2301      	movs	r3, #1
 800561e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005628:	7bfb      	ldrb	r3, [r7, #15]
}
 800562a:	4618      	mov	r0, r3
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
	...

08005634 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005634:	b480      	push	{r7}
 8005636:	b085      	sub	sp, #20
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800563e:	2300      	movs	r3, #0
 8005640:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005648:	2b01      	cmp	r3, #1
 800564a:	d101      	bne.n	8005650 <HAL_ADC_ConfigChannel+0x1c>
 800564c:	2302      	movs	r3, #2
 800564e:	e105      	b.n	800585c <HAL_ADC_ConfigChannel+0x228>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2b09      	cmp	r3, #9
 800565e:	d925      	bls.n	80056ac <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68d9      	ldr	r1, [r3, #12]
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	b29b      	uxth	r3, r3
 800566c:	461a      	mov	r2, r3
 800566e:	4613      	mov	r3, r2
 8005670:	005b      	lsls	r3, r3, #1
 8005672:	4413      	add	r3, r2
 8005674:	3b1e      	subs	r3, #30
 8005676:	2207      	movs	r2, #7
 8005678:	fa02 f303 	lsl.w	r3, r2, r3
 800567c:	43da      	mvns	r2, r3
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	400a      	ands	r2, r1
 8005684:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68d9      	ldr	r1, [r3, #12]
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	689a      	ldr	r2, [r3, #8]
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	b29b      	uxth	r3, r3
 8005696:	4618      	mov	r0, r3
 8005698:	4603      	mov	r3, r0
 800569a:	005b      	lsls	r3, r3, #1
 800569c:	4403      	add	r3, r0
 800569e:	3b1e      	subs	r3, #30
 80056a0:	409a      	lsls	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	60da      	str	r2, [r3, #12]
 80056aa:	e022      	b.n	80056f2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6919      	ldr	r1, [r3, #16]
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	461a      	mov	r2, r3
 80056ba:	4613      	mov	r3, r2
 80056bc:	005b      	lsls	r3, r3, #1
 80056be:	4413      	add	r3, r2
 80056c0:	2207      	movs	r2, #7
 80056c2:	fa02 f303 	lsl.w	r3, r2, r3
 80056c6:	43da      	mvns	r2, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	400a      	ands	r2, r1
 80056ce:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6919      	ldr	r1, [r3, #16]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	689a      	ldr	r2, [r3, #8]
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	b29b      	uxth	r3, r3
 80056e0:	4618      	mov	r0, r3
 80056e2:	4603      	mov	r3, r0
 80056e4:	005b      	lsls	r3, r3, #1
 80056e6:	4403      	add	r3, r0
 80056e8:	409a      	lsls	r2, r3
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	430a      	orrs	r2, r1
 80056f0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	2b06      	cmp	r3, #6
 80056f8:	d824      	bhi.n	8005744 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	4613      	mov	r3, r2
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	4413      	add	r3, r2
 800570a:	3b05      	subs	r3, #5
 800570c:	221f      	movs	r2, #31
 800570e:	fa02 f303 	lsl.w	r3, r2, r3
 8005712:	43da      	mvns	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	400a      	ands	r2, r1
 800571a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	b29b      	uxth	r3, r3
 8005728:	4618      	mov	r0, r3
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	685a      	ldr	r2, [r3, #4]
 800572e:	4613      	mov	r3, r2
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	4413      	add	r3, r2
 8005734:	3b05      	subs	r3, #5
 8005736:	fa00 f203 	lsl.w	r2, r0, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	430a      	orrs	r2, r1
 8005740:	635a      	str	r2, [r3, #52]	; 0x34
 8005742:	e04c      	b.n	80057de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b0c      	cmp	r3, #12
 800574a:	d824      	bhi.n	8005796 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	685a      	ldr	r2, [r3, #4]
 8005756:	4613      	mov	r3, r2
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	4413      	add	r3, r2
 800575c:	3b23      	subs	r3, #35	; 0x23
 800575e:	221f      	movs	r2, #31
 8005760:	fa02 f303 	lsl.w	r3, r2, r3
 8005764:	43da      	mvns	r2, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	400a      	ands	r2, r1
 800576c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	b29b      	uxth	r3, r3
 800577a:	4618      	mov	r0, r3
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	685a      	ldr	r2, [r3, #4]
 8005780:	4613      	mov	r3, r2
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	4413      	add	r3, r2
 8005786:	3b23      	subs	r3, #35	; 0x23
 8005788:	fa00 f203 	lsl.w	r2, r0, r3
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	430a      	orrs	r2, r1
 8005792:	631a      	str	r2, [r3, #48]	; 0x30
 8005794:	e023      	b.n	80057de <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	685a      	ldr	r2, [r3, #4]
 80057a0:	4613      	mov	r3, r2
 80057a2:	009b      	lsls	r3, r3, #2
 80057a4:	4413      	add	r3, r2
 80057a6:	3b41      	subs	r3, #65	; 0x41
 80057a8:	221f      	movs	r2, #31
 80057aa:	fa02 f303 	lsl.w	r3, r2, r3
 80057ae:	43da      	mvns	r2, r3
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	400a      	ands	r2, r1
 80057b6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	4618      	mov	r0, r3
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	685a      	ldr	r2, [r3, #4]
 80057ca:	4613      	mov	r3, r2
 80057cc:	009b      	lsls	r3, r3, #2
 80057ce:	4413      	add	r3, r2
 80057d0:	3b41      	subs	r3, #65	; 0x41
 80057d2:	fa00 f203 	lsl.w	r2, r0, r3
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	430a      	orrs	r2, r1
 80057dc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80057de:	4b22      	ldr	r3, [pc, #136]	; (8005868 <HAL_ADC_ConfigChannel+0x234>)
 80057e0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a21      	ldr	r2, [pc, #132]	; (800586c <HAL_ADC_ConfigChannel+0x238>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d109      	bne.n	8005800 <HAL_ADC_ConfigChannel+0x1cc>
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	2b12      	cmp	r3, #18
 80057f2:	d105      	bne.n	8005800 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a19      	ldr	r2, [pc, #100]	; (800586c <HAL_ADC_ConfigChannel+0x238>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d123      	bne.n	8005852 <HAL_ADC_ConfigChannel+0x21e>
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	2b10      	cmp	r3, #16
 8005810:	d003      	beq.n	800581a <HAL_ADC_ConfigChannel+0x1e6>
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	2b11      	cmp	r3, #17
 8005818:	d11b      	bne.n	8005852 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2b10      	cmp	r3, #16
 800582c:	d111      	bne.n	8005852 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800582e:	4b10      	ldr	r3, [pc, #64]	; (8005870 <HAL_ADC_ConfigChannel+0x23c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a10      	ldr	r2, [pc, #64]	; (8005874 <HAL_ADC_ConfigChannel+0x240>)
 8005834:	fba2 2303 	umull	r2, r3, r2, r3
 8005838:	0c9a      	lsrs	r2, r3, #18
 800583a:	4613      	mov	r3, r2
 800583c:	009b      	lsls	r3, r3, #2
 800583e:	4413      	add	r3, r2
 8005840:	005b      	lsls	r3, r3, #1
 8005842:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005844:	e002      	b.n	800584c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	3b01      	subs	r3, #1
 800584a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1f9      	bne.n	8005846 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800585a:	2300      	movs	r3, #0
}
 800585c:	4618      	mov	r0, r3
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005866:	4770      	bx	lr
 8005868:	40012300 	.word	0x40012300
 800586c:	40012000 	.word	0x40012000
 8005870:	2000000c 	.word	0x2000000c
 8005874:	431bde83 	.word	0x431bde83

08005878 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005880:	4b79      	ldr	r3, [pc, #484]	; (8005a68 <ADC_Init+0x1f0>)
 8005882:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	685a      	ldr	r2, [r3, #4]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	431a      	orrs	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	685a      	ldr	r2, [r3, #4]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058ac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	6859      	ldr	r1, [r3, #4]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	691b      	ldr	r3, [r3, #16]
 80058b8:	021a      	lsls	r2, r3, #8
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	430a      	orrs	r2, r1
 80058c0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80058d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	6859      	ldr	r1, [r3, #4]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	689a      	ldr	r2, [r3, #8]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	430a      	orrs	r2, r1
 80058e2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	689a      	ldr	r2, [r3, #8]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80058f2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	6899      	ldr	r1, [r3, #8]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	68da      	ldr	r2, [r3, #12]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	430a      	orrs	r2, r1
 8005904:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800590a:	4a58      	ldr	r2, [pc, #352]	; (8005a6c <ADC_Init+0x1f4>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d022      	beq.n	8005956 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	689a      	ldr	r2, [r3, #8]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800591e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	6899      	ldr	r1, [r3, #8]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	430a      	orrs	r2, r1
 8005930:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	689a      	ldr	r2, [r3, #8]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005940:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	6899      	ldr	r1, [r3, #8]
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	430a      	orrs	r2, r1
 8005952:	609a      	str	r2, [r3, #8]
 8005954:	e00f      	b.n	8005976 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	689a      	ldr	r2, [r3, #8]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005964:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	689a      	ldr	r2, [r3, #8]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005974:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	689a      	ldr	r2, [r3, #8]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f022 0202 	bic.w	r2, r2, #2
 8005984:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	6899      	ldr	r1, [r3, #8]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	7e1b      	ldrb	r3, [r3, #24]
 8005990:	005a      	lsls	r2, r3, #1
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	430a      	orrs	r2, r1
 8005998:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d01b      	beq.n	80059dc <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	685a      	ldr	r2, [r3, #4]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80059b2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	685a      	ldr	r2, [r3, #4]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80059c2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	6859      	ldr	r1, [r3, #4]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ce:	3b01      	subs	r3, #1
 80059d0:	035a      	lsls	r2, r3, #13
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	430a      	orrs	r2, r1
 80059d8:	605a      	str	r2, [r3, #4]
 80059da:	e007      	b.n	80059ec <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	685a      	ldr	r2, [r3, #4]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80059ea:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80059fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	69db      	ldr	r3, [r3, #28]
 8005a06:	3b01      	subs	r3, #1
 8005a08:	051a      	lsls	r2, r3, #20
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	430a      	orrs	r2, r1
 8005a10:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	689a      	ldr	r2, [r3, #8]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005a20:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	6899      	ldr	r1, [r3, #8]
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005a2e:	025a      	lsls	r2, r3, #9
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	430a      	orrs	r2, r1
 8005a36:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	689a      	ldr	r2, [r3, #8]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a46:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	6899      	ldr	r1, [r3, #8]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	029a      	lsls	r2, r3, #10
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	609a      	str	r2, [r3, #8]
}
 8005a5c:	bf00      	nop
 8005a5e:	3714      	adds	r7, #20
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr
 8005a68:	40012300 	.word	0x40012300
 8005a6c:	0f000001 	.word	0x0f000001

08005a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b085      	sub	sp, #20
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f003 0307 	and.w	r3, r3, #7
 8005a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a80:	4b0c      	ldr	r3, [pc, #48]	; (8005ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8005a82:	68db      	ldr	r3, [r3, #12]
 8005a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a94:	68bb      	ldr	r3, [r7, #8]
 8005a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005aa2:	4a04      	ldr	r2, [pc, #16]	; (8005ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	60d3      	str	r3, [r2, #12]
}
 8005aa8:	bf00      	nop
 8005aaa:	3714      	adds	r7, #20
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr
 8005ab4:	e000ed00 	.word	0xe000ed00

08005ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005abc:	4b04      	ldr	r3, [pc, #16]	; (8005ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	0a1b      	lsrs	r3, r3, #8
 8005ac2:	f003 0307 	and.w	r3, r3, #7
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ace:	4770      	bx	lr
 8005ad0:	e000ed00 	.word	0xe000ed00

08005ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ad4:	b480      	push	{r7}
 8005ad6:	b083      	sub	sp, #12
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	4603      	mov	r3, r0
 8005adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	db0b      	blt.n	8005afe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ae6:	79fb      	ldrb	r3, [r7, #7]
 8005ae8:	f003 021f 	and.w	r2, r3, #31
 8005aec:	4907      	ldr	r1, [pc, #28]	; (8005b0c <__NVIC_EnableIRQ+0x38>)
 8005aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005af2:	095b      	lsrs	r3, r3, #5
 8005af4:	2001      	movs	r0, #1
 8005af6:	fa00 f202 	lsl.w	r2, r0, r2
 8005afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005afe:	bf00      	nop
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	e000e100 	.word	0xe000e100

08005b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b083      	sub	sp, #12
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	4603      	mov	r3, r0
 8005b18:	6039      	str	r1, [r7, #0]
 8005b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	db0a      	blt.n	8005b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	b2da      	uxtb	r2, r3
 8005b28:	490c      	ldr	r1, [pc, #48]	; (8005b5c <__NVIC_SetPriority+0x4c>)
 8005b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b2e:	0112      	lsls	r2, r2, #4
 8005b30:	b2d2      	uxtb	r2, r2
 8005b32:	440b      	add	r3, r1
 8005b34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005b38:	e00a      	b.n	8005b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	b2da      	uxtb	r2, r3
 8005b3e:	4908      	ldr	r1, [pc, #32]	; (8005b60 <__NVIC_SetPriority+0x50>)
 8005b40:	79fb      	ldrb	r3, [r7, #7]
 8005b42:	f003 030f 	and.w	r3, r3, #15
 8005b46:	3b04      	subs	r3, #4
 8005b48:	0112      	lsls	r2, r2, #4
 8005b4a:	b2d2      	uxtb	r2, r2
 8005b4c:	440b      	add	r3, r1
 8005b4e:	761a      	strb	r2, [r3, #24]
}
 8005b50:	bf00      	nop
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr
 8005b5c:	e000e100 	.word	0xe000e100
 8005b60:	e000ed00 	.word	0xe000ed00

08005b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b089      	sub	sp, #36	; 0x24
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f003 0307 	and.w	r3, r3, #7
 8005b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b78:	69fb      	ldr	r3, [r7, #28]
 8005b7a:	f1c3 0307 	rsb	r3, r3, #7
 8005b7e:	2b04      	cmp	r3, #4
 8005b80:	bf28      	it	cs
 8005b82:	2304      	movcs	r3, #4
 8005b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	3304      	adds	r3, #4
 8005b8a:	2b06      	cmp	r3, #6
 8005b8c:	d902      	bls.n	8005b94 <NVIC_EncodePriority+0x30>
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	3b03      	subs	r3, #3
 8005b92:	e000      	b.n	8005b96 <NVIC_EncodePriority+0x32>
 8005b94:	2300      	movs	r3, #0
 8005b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b98:	f04f 32ff 	mov.w	r2, #4294967295
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba2:	43da      	mvns	r2, r3
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	401a      	ands	r2, r3
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005bac:	f04f 31ff 	mov.w	r1, #4294967295
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb6:	43d9      	mvns	r1, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005bbc:	4313      	orrs	r3, r2
         );
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3724      	adds	r7, #36	; 0x24
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr
	...

08005bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b082      	sub	sp, #8
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	3b01      	subs	r3, #1
 8005bd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bdc:	d301      	bcc.n	8005be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005bde:	2301      	movs	r3, #1
 8005be0:	e00f      	b.n	8005c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005be2:	4a0a      	ldr	r2, [pc, #40]	; (8005c0c <SysTick_Config+0x40>)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	3b01      	subs	r3, #1
 8005be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005bea:	210f      	movs	r1, #15
 8005bec:	f04f 30ff 	mov.w	r0, #4294967295
 8005bf0:	f7ff ff8e 	bl	8005b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005bf4:	4b05      	ldr	r3, [pc, #20]	; (8005c0c <SysTick_Config+0x40>)
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005bfa:	4b04      	ldr	r3, [pc, #16]	; (8005c0c <SysTick_Config+0x40>)
 8005bfc:	2207      	movs	r2, #7
 8005bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005c00:	2300      	movs	r3, #0
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3708      	adds	r7, #8
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}
 8005c0a:	bf00      	nop
 8005c0c:	e000e010 	.word	0xe000e010

08005c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b082      	sub	sp, #8
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f7ff ff29 	bl	8005a70 <__NVIC_SetPriorityGrouping>
}
 8005c1e:	bf00      	nop
 8005c20:	3708      	adds	r7, #8
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bd80      	pop	{r7, pc}

08005c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005c26:	b580      	push	{r7, lr}
 8005c28:	b086      	sub	sp, #24
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	60b9      	str	r1, [r7, #8]
 8005c30:	607a      	str	r2, [r7, #4]
 8005c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005c34:	2300      	movs	r3, #0
 8005c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005c38:	f7ff ff3e 	bl	8005ab8 <__NVIC_GetPriorityGrouping>
 8005c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	68b9      	ldr	r1, [r7, #8]
 8005c42:	6978      	ldr	r0, [r7, #20]
 8005c44:	f7ff ff8e 	bl	8005b64 <NVIC_EncodePriority>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c4e:	4611      	mov	r1, r2
 8005c50:	4618      	mov	r0, r3
 8005c52:	f7ff ff5d 	bl	8005b10 <__NVIC_SetPriority>
}
 8005c56:	bf00      	nop
 8005c58:	3718      	adds	r7, #24
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b082      	sub	sp, #8
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	4603      	mov	r3, r0
 8005c66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f7ff ff31 	bl	8005ad4 <__NVIC_EnableIRQ>
}
 8005c72:	bf00      	nop
 8005c74:	3708      	adds	r7, #8
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}

08005c7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005c7a:	b580      	push	{r7, lr}
 8005c7c:	b082      	sub	sp, #8
 8005c7e:	af00      	add	r7, sp, #0
 8005c80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f7ff ffa2 	bl	8005bcc <SysTick_Config>
 8005c88:	4603      	mov	r3, r0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3708      	adds	r7, #8
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
	...

08005c94 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b086      	sub	sp, #24
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005ca0:	f7ff fc54 	bl	800554c <HAL_GetTick>
 8005ca4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d101      	bne.n	8005cb0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e099      	b.n	8005de4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2202      	movs	r2, #2
 8005cb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f022 0201 	bic.w	r2, r2, #1
 8005cce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cd0:	e00f      	b.n	8005cf2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005cd2:	f7ff fc3b 	bl	800554c <HAL_GetTick>
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	1ad3      	subs	r3, r2, r3
 8005cdc:	2b05      	cmp	r3, #5
 8005cde:	d908      	bls.n	8005cf2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2220      	movs	r2, #32
 8005ce4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2203      	movs	r2, #3
 8005cea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005cee:	2303      	movs	r3, #3
 8005cf0:	e078      	b.n	8005de4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 0301 	and.w	r3, r3, #1
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d1e8      	bne.n	8005cd2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	4b38      	ldr	r3, [pc, #224]	; (8005dec <HAL_DMA_Init+0x158>)
 8005d0c:	4013      	ands	r3, r2
 8005d0e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	685a      	ldr	r2, [r3, #4]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005d1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005d2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005d36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005d3e:	697a      	ldr	r2, [r7, #20]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d48:	2b04      	cmp	r3, #4
 8005d4a:	d107      	bne.n	8005d5c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d54:	4313      	orrs	r3, r2
 8005d56:	697a      	ldr	r2, [r7, #20]
 8005d58:	4313      	orrs	r3, r2
 8005d5a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	695b      	ldr	r3, [r3, #20]
 8005d6a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f023 0307 	bic.w	r3, r3, #7
 8005d72:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d78:	697a      	ldr	r2, [r7, #20]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d82:	2b04      	cmp	r3, #4
 8005d84:	d117      	bne.n	8005db6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8a:	697a      	ldr	r2, [r7, #20]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d00e      	beq.n	8005db6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 fb01 	bl	80063a0 <DMA_CheckFifoParam>
 8005d9e:	4603      	mov	r3, r0
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d008      	beq.n	8005db6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2240      	movs	r2, #64	; 0x40
 8005da8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005db2:	2301      	movs	r3, #1
 8005db4:	e016      	b.n	8005de4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f000 fab8 	bl	8006334 <DMA_CalcBaseAndBitshift>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005dcc:	223f      	movs	r2, #63	; 0x3f
 8005dce:	409a      	lsls	r2, r3
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005de2:	2300      	movs	r3, #0
}
 8005de4:	4618      	mov	r0, r3
 8005de6:	3718      	adds	r7, #24
 8005de8:	46bd      	mov	sp, r7
 8005dea:	bd80      	pop	{r7, pc}
 8005dec:	f010803f 	.word	0xf010803f

08005df0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b086      	sub	sp, #24
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	607a      	str	r2, [r7, #4]
 8005dfc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e06:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d101      	bne.n	8005e16 <HAL_DMA_Start_IT+0x26>
 8005e12:	2302      	movs	r3, #2
 8005e14:	e040      	b.n	8005e98 <HAL_DMA_Start_IT+0xa8>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2201      	movs	r2, #1
 8005e1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e24:	b2db      	uxtb	r3, r3
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d12f      	bne.n	8005e8a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2202      	movs	r2, #2
 8005e2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	68b9      	ldr	r1, [r7, #8]
 8005e3e:	68f8      	ldr	r0, [r7, #12]
 8005e40:	f000 fa4a 	bl	80062d8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e48:	223f      	movs	r2, #63	; 0x3f
 8005e4a:	409a      	lsls	r2, r3
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f042 0216 	orr.w	r2, r2, #22
 8005e5e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d007      	beq.n	8005e78 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f042 0208 	orr.w	r2, r2, #8
 8005e76:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f042 0201 	orr.w	r2, r2, #1
 8005e86:	601a      	str	r2, [r3, #0]
 8005e88:	e005      	b.n	8005e96 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005e92:	2302      	movs	r3, #2
 8005e94:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005e96:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3718      	adds	r7, #24
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b084      	sub	sp, #16
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eac:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005eae:	f7ff fb4d 	bl	800554c <HAL_GetTick>
 8005eb2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d008      	beq.n	8005ed2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2280      	movs	r2, #128	; 0x80
 8005ec4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e052      	b.n	8005f78 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f022 0216 	bic.w	r2, r2, #22
 8005ee0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	695a      	ldr	r2, [r3, #20]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ef0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d103      	bne.n	8005f02 <HAL_DMA_Abort+0x62>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d007      	beq.n	8005f12 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	681a      	ldr	r2, [r3, #0]
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f022 0208 	bic.w	r2, r2, #8
 8005f10:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f022 0201 	bic.w	r2, r2, #1
 8005f20:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f22:	e013      	b.n	8005f4c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f24:	f7ff fb12 	bl	800554c <HAL_GetTick>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	68bb      	ldr	r3, [r7, #8]
 8005f2c:	1ad3      	subs	r3, r2, r3
 8005f2e:	2b05      	cmp	r3, #5
 8005f30:	d90c      	bls.n	8005f4c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2220      	movs	r2, #32
 8005f36:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2203      	movs	r2, #3
 8005f3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	e015      	b.n	8005f78 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f003 0301 	and.w	r3, r3, #1
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d1e4      	bne.n	8005f24 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f5e:	223f      	movs	r2, #63	; 0x3f
 8005f60:	409a      	lsls	r2, r3
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2201      	movs	r2, #1
 8005f6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005f76:	2300      	movs	r3, #0
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3710      	adds	r7, #16
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b083      	sub	sp, #12
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d004      	beq.n	8005f9e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2280      	movs	r2, #128	; 0x80
 8005f98:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e00c      	b.n	8005fb8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2205      	movs	r2, #5
 8005fa2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 0201 	bic.w	r2, r2, #1
 8005fb4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b086      	sub	sp, #24
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005fcc:	2300      	movs	r3, #0
 8005fce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005fd0:	4b8e      	ldr	r3, [pc, #568]	; (800620c <HAL_DMA_IRQHandler+0x248>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a8e      	ldr	r2, [pc, #568]	; (8006210 <HAL_DMA_IRQHandler+0x24c>)
 8005fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fda:	0a9b      	lsrs	r3, r3, #10
 8005fdc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fe2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fee:	2208      	movs	r2, #8
 8005ff0:	409a      	lsls	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d01a      	beq.n	8006030 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0304 	and.w	r3, r3, #4
 8006004:	2b00      	cmp	r3, #0
 8006006:	d013      	beq.n	8006030 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f022 0204 	bic.w	r2, r2, #4
 8006016:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800601c:	2208      	movs	r2, #8
 800601e:	409a      	lsls	r2, r3
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006028:	f043 0201 	orr.w	r2, r3, #1
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006034:	2201      	movs	r2, #1
 8006036:	409a      	lsls	r2, r3
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	4013      	ands	r3, r2
 800603c:	2b00      	cmp	r3, #0
 800603e:	d012      	beq.n	8006066 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800604a:	2b00      	cmp	r3, #0
 800604c:	d00b      	beq.n	8006066 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006052:	2201      	movs	r2, #1
 8006054:	409a      	lsls	r2, r3
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800605e:	f043 0202 	orr.w	r2, r3, #2
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800606a:	2204      	movs	r2, #4
 800606c:	409a      	lsls	r2, r3
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	4013      	ands	r3, r2
 8006072:	2b00      	cmp	r3, #0
 8006074:	d012      	beq.n	800609c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0302 	and.w	r3, r3, #2
 8006080:	2b00      	cmp	r3, #0
 8006082:	d00b      	beq.n	800609c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006088:	2204      	movs	r2, #4
 800608a:	409a      	lsls	r2, r3
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006094:	f043 0204 	orr.w	r2, r3, #4
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060a0:	2210      	movs	r2, #16
 80060a2:	409a      	lsls	r2, r3
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	4013      	ands	r3, r2
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d043      	beq.n	8006134 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f003 0308 	and.w	r3, r3, #8
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d03c      	beq.n	8006134 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060be:	2210      	movs	r2, #16
 80060c0:	409a      	lsls	r2, r3
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d018      	beq.n	8006106 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d108      	bne.n	80060f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d024      	beq.n	8006134 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	4798      	blx	r3
 80060f2:	e01f      	b.n	8006134 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d01b      	beq.n	8006134 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	4798      	blx	r3
 8006104:	e016      	b.n	8006134 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006110:	2b00      	cmp	r3, #0
 8006112:	d107      	bne.n	8006124 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f022 0208 	bic.w	r2, r2, #8
 8006122:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006128:	2b00      	cmp	r3, #0
 800612a:	d003      	beq.n	8006134 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006138:	2220      	movs	r2, #32
 800613a:	409a      	lsls	r2, r3
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	4013      	ands	r3, r2
 8006140:	2b00      	cmp	r3, #0
 8006142:	f000 808f 	beq.w	8006264 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0310 	and.w	r3, r3, #16
 8006150:	2b00      	cmp	r3, #0
 8006152:	f000 8087 	beq.w	8006264 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800615a:	2220      	movs	r2, #32
 800615c:	409a      	lsls	r2, r3
 800615e:	693b      	ldr	r3, [r7, #16]
 8006160:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b05      	cmp	r3, #5
 800616c:	d136      	bne.n	80061dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f022 0216 	bic.w	r2, r2, #22
 800617c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	695a      	ldr	r2, [r3, #20]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800618c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006192:	2b00      	cmp	r3, #0
 8006194:	d103      	bne.n	800619e <HAL_DMA_IRQHandler+0x1da>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800619a:	2b00      	cmp	r3, #0
 800619c:	d007      	beq.n	80061ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f022 0208 	bic.w	r2, r2, #8
 80061ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061b2:	223f      	movs	r2, #63	; 0x3f
 80061b4:	409a      	lsls	r2, r3
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2201      	movs	r2, #1
 80061be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d07e      	beq.n	80062d0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	4798      	blx	r3
        }
        return;
 80061da:	e079      	b.n	80062d0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d01d      	beq.n	8006226 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d10d      	bne.n	8006214 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d031      	beq.n	8006264 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	4798      	blx	r3
 8006208:	e02c      	b.n	8006264 <HAL_DMA_IRQHandler+0x2a0>
 800620a:	bf00      	nop
 800620c:	2000000c 	.word	0x2000000c
 8006210:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006218:	2b00      	cmp	r3, #0
 800621a:	d023      	beq.n	8006264 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	4798      	blx	r3
 8006224:	e01e      	b.n	8006264 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006230:	2b00      	cmp	r3, #0
 8006232:	d10f      	bne.n	8006254 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	681a      	ldr	r2, [r3, #0]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f022 0210 	bic.w	r2, r2, #16
 8006242:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2200      	movs	r2, #0
 8006250:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006258:	2b00      	cmp	r3, #0
 800625a:	d003      	beq.n	8006264 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006268:	2b00      	cmp	r3, #0
 800626a:	d032      	beq.n	80062d2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006270:	f003 0301 	and.w	r3, r3, #1
 8006274:	2b00      	cmp	r3, #0
 8006276:	d022      	beq.n	80062be <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2205      	movs	r2, #5
 800627c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f022 0201 	bic.w	r2, r2, #1
 800628e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	3301      	adds	r3, #1
 8006294:	60bb      	str	r3, [r7, #8]
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	429a      	cmp	r2, r3
 800629a:	d307      	bcc.n	80062ac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 0301 	and.w	r3, r3, #1
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d1f2      	bne.n	8006290 <HAL_DMA_IRQHandler+0x2cc>
 80062aa:	e000      	b.n	80062ae <HAL_DMA_IRQHandler+0x2ea>
          break;
 80062ac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2201      	movs	r2, #1
 80062b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2200      	movs	r2, #0
 80062ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d005      	beq.n	80062d2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	4798      	blx	r3
 80062ce:	e000      	b.n	80062d2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80062d0:	bf00      	nop
    }
  }
}
 80062d2:	3718      	adds	r7, #24
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80062d8:	b480      	push	{r7}
 80062da:	b085      	sub	sp, #20
 80062dc:	af00      	add	r7, sp, #0
 80062de:	60f8      	str	r0, [r7, #12]
 80062e0:	60b9      	str	r1, [r7, #8]
 80062e2:	607a      	str	r2, [r7, #4]
 80062e4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80062f4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	683a      	ldr	r2, [r7, #0]
 80062fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	2b40      	cmp	r3, #64	; 0x40
 8006304:	d108      	bne.n	8006318 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	687a      	ldr	r2, [r7, #4]
 800630c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68ba      	ldr	r2, [r7, #8]
 8006314:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006316:	e007      	b.n	8006328 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	68ba      	ldr	r2, [r7, #8]
 800631e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	60da      	str	r2, [r3, #12]
}
 8006328:	bf00      	nop
 800632a:	3714      	adds	r7, #20
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr

08006334 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006334:	b480      	push	{r7}
 8006336:	b085      	sub	sp, #20
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	b2db      	uxtb	r3, r3
 8006342:	3b10      	subs	r3, #16
 8006344:	4a14      	ldr	r2, [pc, #80]	; (8006398 <DMA_CalcBaseAndBitshift+0x64>)
 8006346:	fba2 2303 	umull	r2, r3, r2, r3
 800634a:	091b      	lsrs	r3, r3, #4
 800634c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800634e:	4a13      	ldr	r2, [pc, #76]	; (800639c <DMA_CalcBaseAndBitshift+0x68>)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	4413      	add	r3, r2
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	461a      	mov	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	2b03      	cmp	r3, #3
 8006360:	d909      	bls.n	8006376 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800636a:	f023 0303 	bic.w	r3, r3, #3
 800636e:	1d1a      	adds	r2, r3, #4
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	659a      	str	r2, [r3, #88]	; 0x58
 8006374:	e007      	b.n	8006386 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800637e:	f023 0303 	bic.w	r3, r3, #3
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800638a:	4618      	mov	r0, r3
 800638c:	3714      	adds	r7, #20
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	aaaaaaab 	.word	0xaaaaaaab
 800639c:	080155a8 	.word	0x080155a8

080063a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063a8:	2300      	movs	r3, #0
 80063aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	699b      	ldr	r3, [r3, #24]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d11f      	bne.n	80063fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	2b03      	cmp	r3, #3
 80063be:	d856      	bhi.n	800646e <DMA_CheckFifoParam+0xce>
 80063c0:	a201      	add	r2, pc, #4	; (adr r2, 80063c8 <DMA_CheckFifoParam+0x28>)
 80063c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063c6:	bf00      	nop
 80063c8:	080063d9 	.word	0x080063d9
 80063cc:	080063eb 	.word	0x080063eb
 80063d0:	080063d9 	.word	0x080063d9
 80063d4:	0800646f 	.word	0x0800646f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d046      	beq.n	8006472 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063e8:	e043      	b.n	8006472 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80063f2:	d140      	bne.n	8006476 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063f8:	e03d      	b.n	8006476 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	699b      	ldr	r3, [r3, #24]
 80063fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006402:	d121      	bne.n	8006448 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	2b03      	cmp	r3, #3
 8006408:	d837      	bhi.n	800647a <DMA_CheckFifoParam+0xda>
 800640a:	a201      	add	r2, pc, #4	; (adr r2, 8006410 <DMA_CheckFifoParam+0x70>)
 800640c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006410:	08006421 	.word	0x08006421
 8006414:	08006427 	.word	0x08006427
 8006418:	08006421 	.word	0x08006421
 800641c:	08006439 	.word	0x08006439
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	73fb      	strb	r3, [r7, #15]
      break;
 8006424:	e030      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800642a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800642e:	2b00      	cmp	r3, #0
 8006430:	d025      	beq.n	800647e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006436:	e022      	b.n	800647e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800643c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006440:	d11f      	bne.n	8006482 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006446:	e01c      	b.n	8006482 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	2b02      	cmp	r3, #2
 800644c:	d903      	bls.n	8006456 <DMA_CheckFifoParam+0xb6>
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	2b03      	cmp	r3, #3
 8006452:	d003      	beq.n	800645c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006454:	e018      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006456:	2301      	movs	r3, #1
 8006458:	73fb      	strb	r3, [r7, #15]
      break;
 800645a:	e015      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006460:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d00e      	beq.n	8006486 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	73fb      	strb	r3, [r7, #15]
      break;
 800646c:	e00b      	b.n	8006486 <DMA_CheckFifoParam+0xe6>
      break;
 800646e:	bf00      	nop
 8006470:	e00a      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
      break;
 8006472:	bf00      	nop
 8006474:	e008      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
      break;
 8006476:	bf00      	nop
 8006478:	e006      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
      break;
 800647a:	bf00      	nop
 800647c:	e004      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
      break;
 800647e:	bf00      	nop
 8006480:	e002      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
      break;   
 8006482:	bf00      	nop
 8006484:	e000      	b.n	8006488 <DMA_CheckFifoParam+0xe8>
      break;
 8006486:	bf00      	nop
    }
  } 
  
  return status; 
 8006488:	7bfb      	ldrb	r3, [r7, #15]
}
 800648a:	4618      	mov	r0, r3
 800648c:	3714      	adds	r7, #20
 800648e:	46bd      	mov	sp, r7
 8006490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006494:	4770      	bx	lr
 8006496:	bf00      	nop

08006498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006498:	b480      	push	{r7}
 800649a:	b089      	sub	sp, #36	; 0x24
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
 80064a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80064a2:	2300      	movs	r3, #0
 80064a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80064a6:	2300      	movs	r3, #0
 80064a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80064aa:	2300      	movs	r3, #0
 80064ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80064ae:	2300      	movs	r3, #0
 80064b0:	61fb      	str	r3, [r7, #28]
 80064b2:	e16b      	b.n	800678c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80064b4:	2201      	movs	r2, #1
 80064b6:	69fb      	ldr	r3, [r7, #28]
 80064b8:	fa02 f303 	lsl.w	r3, r2, r3
 80064bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	697a      	ldr	r2, [r7, #20]
 80064c4:	4013      	ands	r3, r2
 80064c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	f040 815a 	bne.w	8006786 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	f003 0303 	and.w	r3, r3, #3
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d005      	beq.n	80064ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	685b      	ldr	r3, [r3, #4]
 80064e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80064e6:	2b02      	cmp	r3, #2
 80064e8:	d130      	bne.n	800654c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80064f0:	69fb      	ldr	r3, [r7, #28]
 80064f2:	005b      	lsls	r3, r3, #1
 80064f4:	2203      	movs	r2, #3
 80064f6:	fa02 f303 	lsl.w	r3, r2, r3
 80064fa:	43db      	mvns	r3, r3
 80064fc:	69ba      	ldr	r2, [r7, #24]
 80064fe:	4013      	ands	r3, r2
 8006500:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	68da      	ldr	r2, [r3, #12]
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	005b      	lsls	r3, r3, #1
 800650a:	fa02 f303 	lsl.w	r3, r2, r3
 800650e:	69ba      	ldr	r2, [r7, #24]
 8006510:	4313      	orrs	r3, r2
 8006512:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	69ba      	ldr	r2, [r7, #24]
 8006518:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006520:	2201      	movs	r2, #1
 8006522:	69fb      	ldr	r3, [r7, #28]
 8006524:	fa02 f303 	lsl.w	r3, r2, r3
 8006528:	43db      	mvns	r3, r3
 800652a:	69ba      	ldr	r2, [r7, #24]
 800652c:	4013      	ands	r3, r2
 800652e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	091b      	lsrs	r3, r3, #4
 8006536:	f003 0201 	and.w	r2, r3, #1
 800653a:	69fb      	ldr	r3, [r7, #28]
 800653c:	fa02 f303 	lsl.w	r3, r2, r3
 8006540:	69ba      	ldr	r2, [r7, #24]
 8006542:	4313      	orrs	r3, r2
 8006544:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	69ba      	ldr	r2, [r7, #24]
 800654a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	f003 0303 	and.w	r3, r3, #3
 8006554:	2b03      	cmp	r3, #3
 8006556:	d017      	beq.n	8006588 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	68db      	ldr	r3, [r3, #12]
 800655c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	005b      	lsls	r3, r3, #1
 8006562:	2203      	movs	r2, #3
 8006564:	fa02 f303 	lsl.w	r3, r2, r3
 8006568:	43db      	mvns	r3, r3
 800656a:	69ba      	ldr	r2, [r7, #24]
 800656c:	4013      	ands	r3, r2
 800656e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	689a      	ldr	r2, [r3, #8]
 8006574:	69fb      	ldr	r3, [r7, #28]
 8006576:	005b      	lsls	r3, r3, #1
 8006578:	fa02 f303 	lsl.w	r3, r2, r3
 800657c:	69ba      	ldr	r2, [r7, #24]
 800657e:	4313      	orrs	r3, r2
 8006580:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	69ba      	ldr	r2, [r7, #24]
 8006586:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	f003 0303 	and.w	r3, r3, #3
 8006590:	2b02      	cmp	r3, #2
 8006592:	d123      	bne.n	80065dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006594:	69fb      	ldr	r3, [r7, #28]
 8006596:	08da      	lsrs	r2, r3, #3
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	3208      	adds	r2, #8
 800659c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	f003 0307 	and.w	r3, r3, #7
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	220f      	movs	r2, #15
 80065ac:	fa02 f303 	lsl.w	r3, r2, r3
 80065b0:	43db      	mvns	r3, r3
 80065b2:	69ba      	ldr	r2, [r7, #24]
 80065b4:	4013      	ands	r3, r2
 80065b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	691a      	ldr	r2, [r3, #16]
 80065bc:	69fb      	ldr	r3, [r7, #28]
 80065be:	f003 0307 	and.w	r3, r3, #7
 80065c2:	009b      	lsls	r3, r3, #2
 80065c4:	fa02 f303 	lsl.w	r3, r2, r3
 80065c8:	69ba      	ldr	r2, [r7, #24]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	08da      	lsrs	r2, r3, #3
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	3208      	adds	r2, #8
 80065d6:	69b9      	ldr	r1, [r7, #24]
 80065d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80065e2:	69fb      	ldr	r3, [r7, #28]
 80065e4:	005b      	lsls	r3, r3, #1
 80065e6:	2203      	movs	r2, #3
 80065e8:	fa02 f303 	lsl.w	r3, r2, r3
 80065ec:	43db      	mvns	r3, r3
 80065ee:	69ba      	ldr	r2, [r7, #24]
 80065f0:	4013      	ands	r3, r2
 80065f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	685b      	ldr	r3, [r3, #4]
 80065f8:	f003 0203 	and.w	r2, r3, #3
 80065fc:	69fb      	ldr	r3, [r7, #28]
 80065fe:	005b      	lsls	r3, r3, #1
 8006600:	fa02 f303 	lsl.w	r3, r2, r3
 8006604:	69ba      	ldr	r2, [r7, #24]
 8006606:	4313      	orrs	r3, r2
 8006608:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	69ba      	ldr	r2, [r7, #24]
 800660e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006618:	2b00      	cmp	r3, #0
 800661a:	f000 80b4 	beq.w	8006786 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800661e:	2300      	movs	r3, #0
 8006620:	60fb      	str	r3, [r7, #12]
 8006622:	4b60      	ldr	r3, [pc, #384]	; (80067a4 <HAL_GPIO_Init+0x30c>)
 8006624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006626:	4a5f      	ldr	r2, [pc, #380]	; (80067a4 <HAL_GPIO_Init+0x30c>)
 8006628:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800662c:	6453      	str	r3, [r2, #68]	; 0x44
 800662e:	4b5d      	ldr	r3, [pc, #372]	; (80067a4 <HAL_GPIO_Init+0x30c>)
 8006630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006632:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006636:	60fb      	str	r3, [r7, #12]
 8006638:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800663a:	4a5b      	ldr	r2, [pc, #364]	; (80067a8 <HAL_GPIO_Init+0x310>)
 800663c:	69fb      	ldr	r3, [r7, #28]
 800663e:	089b      	lsrs	r3, r3, #2
 8006640:	3302      	adds	r3, #2
 8006642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006646:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006648:	69fb      	ldr	r3, [r7, #28]
 800664a:	f003 0303 	and.w	r3, r3, #3
 800664e:	009b      	lsls	r3, r3, #2
 8006650:	220f      	movs	r2, #15
 8006652:	fa02 f303 	lsl.w	r3, r2, r3
 8006656:	43db      	mvns	r3, r3
 8006658:	69ba      	ldr	r2, [r7, #24]
 800665a:	4013      	ands	r3, r2
 800665c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4a52      	ldr	r2, [pc, #328]	; (80067ac <HAL_GPIO_Init+0x314>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d02b      	beq.n	80066be <HAL_GPIO_Init+0x226>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a51      	ldr	r2, [pc, #324]	; (80067b0 <HAL_GPIO_Init+0x318>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d025      	beq.n	80066ba <HAL_GPIO_Init+0x222>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a50      	ldr	r2, [pc, #320]	; (80067b4 <HAL_GPIO_Init+0x31c>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d01f      	beq.n	80066b6 <HAL_GPIO_Init+0x21e>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	4a4f      	ldr	r2, [pc, #316]	; (80067b8 <HAL_GPIO_Init+0x320>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d019      	beq.n	80066b2 <HAL_GPIO_Init+0x21a>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	4a4e      	ldr	r2, [pc, #312]	; (80067bc <HAL_GPIO_Init+0x324>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d013      	beq.n	80066ae <HAL_GPIO_Init+0x216>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a4d      	ldr	r2, [pc, #308]	; (80067c0 <HAL_GPIO_Init+0x328>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d00d      	beq.n	80066aa <HAL_GPIO_Init+0x212>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4a4c      	ldr	r2, [pc, #304]	; (80067c4 <HAL_GPIO_Init+0x32c>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d007      	beq.n	80066a6 <HAL_GPIO_Init+0x20e>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a4b      	ldr	r2, [pc, #300]	; (80067c8 <HAL_GPIO_Init+0x330>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d101      	bne.n	80066a2 <HAL_GPIO_Init+0x20a>
 800669e:	2307      	movs	r3, #7
 80066a0:	e00e      	b.n	80066c0 <HAL_GPIO_Init+0x228>
 80066a2:	2308      	movs	r3, #8
 80066a4:	e00c      	b.n	80066c0 <HAL_GPIO_Init+0x228>
 80066a6:	2306      	movs	r3, #6
 80066a8:	e00a      	b.n	80066c0 <HAL_GPIO_Init+0x228>
 80066aa:	2305      	movs	r3, #5
 80066ac:	e008      	b.n	80066c0 <HAL_GPIO_Init+0x228>
 80066ae:	2304      	movs	r3, #4
 80066b0:	e006      	b.n	80066c0 <HAL_GPIO_Init+0x228>
 80066b2:	2303      	movs	r3, #3
 80066b4:	e004      	b.n	80066c0 <HAL_GPIO_Init+0x228>
 80066b6:	2302      	movs	r3, #2
 80066b8:	e002      	b.n	80066c0 <HAL_GPIO_Init+0x228>
 80066ba:	2301      	movs	r3, #1
 80066bc:	e000      	b.n	80066c0 <HAL_GPIO_Init+0x228>
 80066be:	2300      	movs	r3, #0
 80066c0:	69fa      	ldr	r2, [r7, #28]
 80066c2:	f002 0203 	and.w	r2, r2, #3
 80066c6:	0092      	lsls	r2, r2, #2
 80066c8:	4093      	lsls	r3, r2
 80066ca:	69ba      	ldr	r2, [r7, #24]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80066d0:	4935      	ldr	r1, [pc, #212]	; (80067a8 <HAL_GPIO_Init+0x310>)
 80066d2:	69fb      	ldr	r3, [r7, #28]
 80066d4:	089b      	lsrs	r3, r3, #2
 80066d6:	3302      	adds	r3, #2
 80066d8:	69ba      	ldr	r2, [r7, #24]
 80066da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80066de:	4b3b      	ldr	r3, [pc, #236]	; (80067cc <HAL_GPIO_Init+0x334>)
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	43db      	mvns	r3, r3
 80066e8:	69ba      	ldr	r2, [r7, #24]
 80066ea:	4013      	ands	r3, r2
 80066ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d003      	beq.n	8006702 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80066fa:	69ba      	ldr	r2, [r7, #24]
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	4313      	orrs	r3, r2
 8006700:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006702:	4a32      	ldr	r2, [pc, #200]	; (80067cc <HAL_GPIO_Init+0x334>)
 8006704:	69bb      	ldr	r3, [r7, #24]
 8006706:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006708:	4b30      	ldr	r3, [pc, #192]	; (80067cc <HAL_GPIO_Init+0x334>)
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	43db      	mvns	r3, r3
 8006712:	69ba      	ldr	r2, [r7, #24]
 8006714:	4013      	ands	r3, r2
 8006716:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006720:	2b00      	cmp	r3, #0
 8006722:	d003      	beq.n	800672c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	693b      	ldr	r3, [r7, #16]
 8006728:	4313      	orrs	r3, r2
 800672a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800672c:	4a27      	ldr	r2, [pc, #156]	; (80067cc <HAL_GPIO_Init+0x334>)
 800672e:	69bb      	ldr	r3, [r7, #24]
 8006730:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006732:	4b26      	ldr	r3, [pc, #152]	; (80067cc <HAL_GPIO_Init+0x334>)
 8006734:	685b      	ldr	r3, [r3, #4]
 8006736:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	43db      	mvns	r3, r3
 800673c:	69ba      	ldr	r2, [r7, #24]
 800673e:	4013      	ands	r3, r2
 8006740:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800674a:	2b00      	cmp	r3, #0
 800674c:	d003      	beq.n	8006756 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800674e:	69ba      	ldr	r2, [r7, #24]
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	4313      	orrs	r3, r2
 8006754:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006756:	4a1d      	ldr	r2, [pc, #116]	; (80067cc <HAL_GPIO_Init+0x334>)
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800675c:	4b1b      	ldr	r3, [pc, #108]	; (80067cc <HAL_GPIO_Init+0x334>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	43db      	mvns	r3, r3
 8006766:	69ba      	ldr	r2, [r7, #24]
 8006768:	4013      	ands	r3, r2
 800676a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	685b      	ldr	r3, [r3, #4]
 8006770:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006774:	2b00      	cmp	r3, #0
 8006776:	d003      	beq.n	8006780 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006778:	69ba      	ldr	r2, [r7, #24]
 800677a:	693b      	ldr	r3, [r7, #16]
 800677c:	4313      	orrs	r3, r2
 800677e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006780:	4a12      	ldr	r2, [pc, #72]	; (80067cc <HAL_GPIO_Init+0x334>)
 8006782:	69bb      	ldr	r3, [r7, #24]
 8006784:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006786:	69fb      	ldr	r3, [r7, #28]
 8006788:	3301      	adds	r3, #1
 800678a:	61fb      	str	r3, [r7, #28]
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	2b0f      	cmp	r3, #15
 8006790:	f67f ae90 	bls.w	80064b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006794:	bf00      	nop
 8006796:	bf00      	nop
 8006798:	3724      	adds	r7, #36	; 0x24
 800679a:	46bd      	mov	sp, r7
 800679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a0:	4770      	bx	lr
 80067a2:	bf00      	nop
 80067a4:	40023800 	.word	0x40023800
 80067a8:	40013800 	.word	0x40013800
 80067ac:	40020000 	.word	0x40020000
 80067b0:	40020400 	.word	0x40020400
 80067b4:	40020800 	.word	0x40020800
 80067b8:	40020c00 	.word	0x40020c00
 80067bc:	40021000 	.word	0x40021000
 80067c0:	40021400 	.word	0x40021400
 80067c4:	40021800 	.word	0x40021800
 80067c8:	40021c00 	.word	0x40021c00
 80067cc:	40013c00 	.word	0x40013c00

080067d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
 80067d8:	460b      	mov	r3, r1
 80067da:	807b      	strh	r3, [r7, #2]
 80067dc:	4613      	mov	r3, r2
 80067de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80067e0:	787b      	ldrb	r3, [r7, #1]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d003      	beq.n	80067ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80067e6:	887a      	ldrh	r2, [r7, #2]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80067ec:	e003      	b.n	80067f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80067ee:	887b      	ldrh	r3, [r7, #2]
 80067f0:	041a      	lsls	r2, r3, #16
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	619a      	str	r2, [r3, #24]
}
 80067f6:	bf00      	nop
 80067f8:	370c      	adds	r7, #12
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr

08006802 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006802:	b480      	push	{r7}
 8006804:	b085      	sub	sp, #20
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
 800680a:	460b      	mov	r3, r1
 800680c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	695b      	ldr	r3, [r3, #20]
 8006812:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006814:	887a      	ldrh	r2, [r7, #2]
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	4013      	ands	r3, r2
 800681a:	041a      	lsls	r2, r3, #16
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	43d9      	mvns	r1, r3
 8006820:	887b      	ldrh	r3, [r7, #2]
 8006822:	400b      	ands	r3, r1
 8006824:	431a      	orrs	r2, r3
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	619a      	str	r2, [r3, #24]
}
 800682a:	bf00      	nop
 800682c:	3714      	adds	r7, #20
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
	...

08006838 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
 800683e:	4603      	mov	r3, r0
 8006840:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006842:	4b08      	ldr	r3, [pc, #32]	; (8006864 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006844:	695a      	ldr	r2, [r3, #20]
 8006846:	88fb      	ldrh	r3, [r7, #6]
 8006848:	4013      	ands	r3, r2
 800684a:	2b00      	cmp	r3, #0
 800684c:	d006      	beq.n	800685c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800684e:	4a05      	ldr	r2, [pc, #20]	; (8006864 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006850:	88fb      	ldrh	r3, [r7, #6]
 8006852:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006854:	88fb      	ldrh	r3, [r7, #6]
 8006856:	4618      	mov	r0, r3
 8006858:	f7fb fd66 	bl	8002328 <HAL_GPIO_EXTI_Callback>
  }
}
 800685c:	bf00      	nop
 800685e:	3708      	adds	r7, #8
 8006860:	46bd      	mov	sp, r7
 8006862:	bd80      	pop	{r7, pc}
 8006864:	40013c00 	.word	0x40013c00

08006868 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b084      	sub	sp, #16
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d101      	bne.n	800687a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e12b      	b.n	8006ad2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006880:	b2db      	uxtb	r3, r3
 8006882:	2b00      	cmp	r3, #0
 8006884:	d106      	bne.n	8006894 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2200      	movs	r2, #0
 800688a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f7fd f914 	bl	8003abc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2224      	movs	r2, #36	; 0x24
 8006898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f022 0201 	bic.w	r2, r2, #1
 80068aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80068ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80068cc:	f001 fd2a 	bl	8008324 <HAL_RCC_GetPCLK1Freq>
 80068d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	4a81      	ldr	r2, [pc, #516]	; (8006adc <HAL_I2C_Init+0x274>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d807      	bhi.n	80068ec <HAL_I2C_Init+0x84>
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	4a80      	ldr	r2, [pc, #512]	; (8006ae0 <HAL_I2C_Init+0x278>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	bf94      	ite	ls
 80068e4:	2301      	movls	r3, #1
 80068e6:	2300      	movhi	r3, #0
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	e006      	b.n	80068fa <HAL_I2C_Init+0x92>
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	4a7d      	ldr	r2, [pc, #500]	; (8006ae4 <HAL_I2C_Init+0x27c>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	bf94      	ite	ls
 80068f4:	2301      	movls	r3, #1
 80068f6:	2300      	movhi	r3, #0
 80068f8:	b2db      	uxtb	r3, r3
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d001      	beq.n	8006902 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e0e7      	b.n	8006ad2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	4a78      	ldr	r2, [pc, #480]	; (8006ae8 <HAL_I2C_Init+0x280>)
 8006906:	fba2 2303 	umull	r2, r3, r2, r3
 800690a:	0c9b      	lsrs	r3, r3, #18
 800690c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	68ba      	ldr	r2, [r7, #8]
 800691e:	430a      	orrs	r2, r1
 8006920:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	6a1b      	ldr	r3, [r3, #32]
 8006928:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	4a6a      	ldr	r2, [pc, #424]	; (8006adc <HAL_I2C_Init+0x274>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d802      	bhi.n	800693c <HAL_I2C_Init+0xd4>
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	3301      	adds	r3, #1
 800693a:	e009      	b.n	8006950 <HAL_I2C_Init+0xe8>
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006942:	fb02 f303 	mul.w	r3, r2, r3
 8006946:	4a69      	ldr	r2, [pc, #420]	; (8006aec <HAL_I2C_Init+0x284>)
 8006948:	fba2 2303 	umull	r2, r3, r2, r3
 800694c:	099b      	lsrs	r3, r3, #6
 800694e:	3301      	adds	r3, #1
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	6812      	ldr	r2, [r2, #0]
 8006954:	430b      	orrs	r3, r1
 8006956:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	69db      	ldr	r3, [r3, #28]
 800695e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006962:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	495c      	ldr	r1, [pc, #368]	; (8006adc <HAL_I2C_Init+0x274>)
 800696c:	428b      	cmp	r3, r1
 800696e:	d819      	bhi.n	80069a4 <HAL_I2C_Init+0x13c>
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	1e59      	subs	r1, r3, #1
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	005b      	lsls	r3, r3, #1
 800697a:	fbb1 f3f3 	udiv	r3, r1, r3
 800697e:	1c59      	adds	r1, r3, #1
 8006980:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006984:	400b      	ands	r3, r1
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00a      	beq.n	80069a0 <HAL_I2C_Init+0x138>
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	1e59      	subs	r1, r3, #1
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	005b      	lsls	r3, r3, #1
 8006994:	fbb1 f3f3 	udiv	r3, r1, r3
 8006998:	3301      	adds	r3, #1
 800699a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800699e:	e051      	b.n	8006a44 <HAL_I2C_Init+0x1dc>
 80069a0:	2304      	movs	r3, #4
 80069a2:	e04f      	b.n	8006a44 <HAL_I2C_Init+0x1dc>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d111      	bne.n	80069d0 <HAL_I2C_Init+0x168>
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	1e58      	subs	r0, r3, #1
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6859      	ldr	r1, [r3, #4]
 80069b4:	460b      	mov	r3, r1
 80069b6:	005b      	lsls	r3, r3, #1
 80069b8:	440b      	add	r3, r1
 80069ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80069be:	3301      	adds	r3, #1
 80069c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	bf0c      	ite	eq
 80069c8:	2301      	moveq	r3, #1
 80069ca:	2300      	movne	r3, #0
 80069cc:	b2db      	uxtb	r3, r3
 80069ce:	e012      	b.n	80069f6 <HAL_I2C_Init+0x18e>
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	1e58      	subs	r0, r3, #1
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6859      	ldr	r1, [r3, #4]
 80069d8:	460b      	mov	r3, r1
 80069da:	009b      	lsls	r3, r3, #2
 80069dc:	440b      	add	r3, r1
 80069de:	0099      	lsls	r1, r3, #2
 80069e0:	440b      	add	r3, r1
 80069e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80069e6:	3301      	adds	r3, #1
 80069e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	bf0c      	ite	eq
 80069f0:	2301      	moveq	r3, #1
 80069f2:	2300      	movne	r3, #0
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <HAL_I2C_Init+0x196>
 80069fa:	2301      	movs	r3, #1
 80069fc:	e022      	b.n	8006a44 <HAL_I2C_Init+0x1dc>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d10e      	bne.n	8006a24 <HAL_I2C_Init+0x1bc>
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	1e58      	subs	r0, r3, #1
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6859      	ldr	r1, [r3, #4]
 8006a0e:	460b      	mov	r3, r1
 8006a10:	005b      	lsls	r3, r3, #1
 8006a12:	440b      	add	r3, r1
 8006a14:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a18:	3301      	adds	r3, #1
 8006a1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a22:	e00f      	b.n	8006a44 <HAL_I2C_Init+0x1dc>
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	1e58      	subs	r0, r3, #1
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6859      	ldr	r1, [r3, #4]
 8006a2c:	460b      	mov	r3, r1
 8006a2e:	009b      	lsls	r3, r3, #2
 8006a30:	440b      	add	r3, r1
 8006a32:	0099      	lsls	r1, r3, #2
 8006a34:	440b      	add	r3, r1
 8006a36:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a3a:	3301      	adds	r3, #1
 8006a3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006a44:	6879      	ldr	r1, [r7, #4]
 8006a46:	6809      	ldr	r1, [r1, #0]
 8006a48:	4313      	orrs	r3, r2
 8006a4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	69da      	ldr	r2, [r3, #28]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6a1b      	ldr	r3, [r3, #32]
 8006a5e:	431a      	orrs	r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	430a      	orrs	r2, r1
 8006a66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	689b      	ldr	r3, [r3, #8]
 8006a6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006a72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006a76:	687a      	ldr	r2, [r7, #4]
 8006a78:	6911      	ldr	r1, [r2, #16]
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	68d2      	ldr	r2, [r2, #12]
 8006a7e:	4311      	orrs	r1, r2
 8006a80:	687a      	ldr	r2, [r7, #4]
 8006a82:	6812      	ldr	r2, [r2, #0]
 8006a84:	430b      	orrs	r3, r1
 8006a86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	68db      	ldr	r3, [r3, #12]
 8006a8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	695a      	ldr	r2, [r3, #20]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	699b      	ldr	r3, [r3, #24]
 8006a9a:	431a      	orrs	r2, r3
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	430a      	orrs	r2, r1
 8006aa2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f042 0201 	orr.w	r2, r2, #1
 8006ab2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2220      	movs	r2, #32
 8006abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	3710      	adds	r7, #16
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	000186a0 	.word	0x000186a0
 8006ae0:	001e847f 	.word	0x001e847f
 8006ae4:	003d08ff 	.word	0x003d08ff
 8006ae8:	431bde83 	.word	0x431bde83
 8006aec:	10624dd3 	.word	0x10624dd3

08006af0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b088      	sub	sp, #32
 8006af4:	af02      	add	r7, sp, #8
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	4608      	mov	r0, r1
 8006afa:	4611      	mov	r1, r2
 8006afc:	461a      	mov	r2, r3
 8006afe:	4603      	mov	r3, r0
 8006b00:	817b      	strh	r3, [r7, #10]
 8006b02:	460b      	mov	r3, r1
 8006b04:	813b      	strh	r3, [r7, #8]
 8006b06:	4613      	mov	r3, r2
 8006b08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006b0a:	f7fe fd1f 	bl	800554c <HAL_GetTick>
 8006b0e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b16:	b2db      	uxtb	r3, r3
 8006b18:	2b20      	cmp	r3, #32
 8006b1a:	f040 80d9 	bne.w	8006cd0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	9300      	str	r3, [sp, #0]
 8006b22:	2319      	movs	r3, #25
 8006b24:	2201      	movs	r2, #1
 8006b26:	496d      	ldr	r1, [pc, #436]	; (8006cdc <HAL_I2C_Mem_Write+0x1ec>)
 8006b28:	68f8      	ldr	r0, [r7, #12]
 8006b2a:	f000 fdad 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d001      	beq.n	8006b38 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006b34:	2302      	movs	r3, #2
 8006b36:	e0cc      	b.n	8006cd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b3e:	2b01      	cmp	r3, #1
 8006b40:	d101      	bne.n	8006b46 <HAL_I2C_Mem_Write+0x56>
 8006b42:	2302      	movs	r3, #2
 8006b44:	e0c5      	b.n	8006cd2 <HAL_I2C_Mem_Write+0x1e2>
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0301 	and.w	r3, r3, #1
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d007      	beq.n	8006b6c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	681a      	ldr	r2, [r3, #0]
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f042 0201 	orr.w	r2, r2, #1
 8006b6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2221      	movs	r2, #33	; 0x21
 8006b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	2240      	movs	r2, #64	; 0x40
 8006b88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6a3a      	ldr	r2, [r7, #32]
 8006b96:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006b9c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ba2:	b29a      	uxth	r2, r3
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	4a4d      	ldr	r2, [pc, #308]	; (8006ce0 <HAL_I2C_Mem_Write+0x1f0>)
 8006bac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006bae:	88f8      	ldrh	r0, [r7, #6]
 8006bb0:	893a      	ldrh	r2, [r7, #8]
 8006bb2:	8979      	ldrh	r1, [r7, #10]
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	9301      	str	r3, [sp, #4]
 8006bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bba:	9300      	str	r3, [sp, #0]
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	68f8      	ldr	r0, [r7, #12]
 8006bc0:	f000 fbe4 	bl	800738c <I2C_RequestMemoryWrite>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d052      	beq.n	8006c70 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e081      	b.n	8006cd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bce:	697a      	ldr	r2, [r7, #20]
 8006bd0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006bd2:	68f8      	ldr	r0, [r7, #12]
 8006bd4:	f000 fe2e 	bl	8007834 <I2C_WaitOnTXEFlagUntilTimeout>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d00d      	beq.n	8006bfa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006be2:	2b04      	cmp	r3, #4
 8006be4:	d107      	bne.n	8006bf6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bf4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e06b      	b.n	8006cd2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bfe:	781a      	ldrb	r2, [r3, #0]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0a:	1c5a      	adds	r2, r3, #1
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c14:	3b01      	subs	r3, #1
 8006c16:	b29a      	uxth	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	3b01      	subs	r3, #1
 8006c24:	b29a      	uxth	r2, r3
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	695b      	ldr	r3, [r3, #20]
 8006c30:	f003 0304 	and.w	r3, r3, #4
 8006c34:	2b04      	cmp	r3, #4
 8006c36:	d11b      	bne.n	8006c70 <HAL_I2C_Mem_Write+0x180>
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d017      	beq.n	8006c70 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c44:	781a      	ldrb	r2, [r3, #0]
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c50:	1c5a      	adds	r2, r3, #1
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	b29a      	uxth	r2, r3
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	3b01      	subs	r3, #1
 8006c6a:	b29a      	uxth	r2, r3
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d1aa      	bne.n	8006bce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006c7c:	68f8      	ldr	r0, [r7, #12]
 8006c7e:	f000 fe1a 	bl	80078b6 <I2C_WaitOnBTFFlagUntilTimeout>
 8006c82:	4603      	mov	r3, r0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00d      	beq.n	8006ca4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c8c:	2b04      	cmp	r3, #4
 8006c8e:	d107      	bne.n	8006ca0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c9e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e016      	b.n	8006cd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	681a      	ldr	r2, [r3, #0]
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cb2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2220      	movs	r2, #32
 8006cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	e000      	b.n	8006cd2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006cd0:	2302      	movs	r3, #2
  }
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3718      	adds	r7, #24
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	bf00      	nop
 8006cdc:	00100002 	.word	0x00100002
 8006ce0:	ffff0000 	.word	0xffff0000

08006ce4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b08c      	sub	sp, #48	; 0x30
 8006ce8:	af02      	add	r7, sp, #8
 8006cea:	60f8      	str	r0, [r7, #12]
 8006cec:	4608      	mov	r0, r1
 8006cee:	4611      	mov	r1, r2
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	817b      	strh	r3, [r7, #10]
 8006cf6:	460b      	mov	r3, r1
 8006cf8:	813b      	strh	r3, [r7, #8]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006cfe:	f7fe fc25 	bl	800554c <HAL_GetTick>
 8006d02:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d0a:	b2db      	uxtb	r3, r3
 8006d0c:	2b20      	cmp	r3, #32
 8006d0e:	f040 8208 	bne.w	8007122 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d14:	9300      	str	r3, [sp, #0]
 8006d16:	2319      	movs	r3, #25
 8006d18:	2201      	movs	r2, #1
 8006d1a:	497b      	ldr	r1, [pc, #492]	; (8006f08 <HAL_I2C_Mem_Read+0x224>)
 8006d1c:	68f8      	ldr	r0, [r7, #12]
 8006d1e:	f000 fcb3 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 8006d22:	4603      	mov	r3, r0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d001      	beq.n	8006d2c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006d28:	2302      	movs	r3, #2
 8006d2a:	e1fb      	b.n	8007124 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d101      	bne.n	8006d3a <HAL_I2C_Mem_Read+0x56>
 8006d36:	2302      	movs	r3, #2
 8006d38:	e1f4      	b.n	8007124 <HAL_I2C_Mem_Read+0x440>
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f003 0301 	and.w	r3, r3, #1
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d007      	beq.n	8006d60 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f042 0201 	orr.w	r2, r2, #1
 8006d5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	2222      	movs	r2, #34	; 0x22
 8006d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2240      	movs	r2, #64	; 0x40
 8006d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	2200      	movs	r2, #0
 8006d84:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d8a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006d90:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d96:	b29a      	uxth	r2, r3
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	4a5b      	ldr	r2, [pc, #364]	; (8006f0c <HAL_I2C_Mem_Read+0x228>)
 8006da0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006da2:	88f8      	ldrh	r0, [r7, #6]
 8006da4:	893a      	ldrh	r2, [r7, #8]
 8006da6:	8979      	ldrh	r1, [r7, #10]
 8006da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006daa:	9301      	str	r3, [sp, #4]
 8006dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dae:	9300      	str	r3, [sp, #0]
 8006db0:	4603      	mov	r3, r0
 8006db2:	68f8      	ldr	r0, [r7, #12]
 8006db4:	f000 fb80 	bl	80074b8 <I2C_RequestMemoryRead>
 8006db8:	4603      	mov	r3, r0
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d001      	beq.n	8006dc2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e1b0      	b.n	8007124 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d113      	bne.n	8006df2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dca:	2300      	movs	r3, #0
 8006dcc:	623b      	str	r3, [r7, #32]
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	695b      	ldr	r3, [r3, #20]
 8006dd4:	623b      	str	r3, [r7, #32]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	699b      	ldr	r3, [r3, #24]
 8006ddc:	623b      	str	r3, [r7, #32]
 8006dde:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681a      	ldr	r2, [r3, #0]
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dee:	601a      	str	r2, [r3, #0]
 8006df0:	e184      	b.n	80070fc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d11b      	bne.n	8006e32 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	61fb      	str	r3, [r7, #28]
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	695b      	ldr	r3, [r3, #20]
 8006e14:	61fb      	str	r3, [r7, #28]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	699b      	ldr	r3, [r3, #24]
 8006e1c:	61fb      	str	r3, [r7, #28]
 8006e1e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e2e:	601a      	str	r2, [r3, #0]
 8006e30:	e164      	b.n	80070fc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d11b      	bne.n	8006e72 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	681a      	ldr	r2, [r3, #0]
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e48:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	61bb      	str	r3, [r7, #24]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	695b      	ldr	r3, [r3, #20]
 8006e64:	61bb      	str	r3, [r7, #24]
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	61bb      	str	r3, [r7, #24]
 8006e6e:	69bb      	ldr	r3, [r7, #24]
 8006e70:	e144      	b.n	80070fc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e72:	2300      	movs	r3, #0
 8006e74:	617b      	str	r3, [r7, #20]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	695b      	ldr	r3, [r3, #20]
 8006e7c:	617b      	str	r3, [r7, #20]
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	617b      	str	r3, [r7, #20]
 8006e86:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006e88:	e138      	b.n	80070fc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e8e:	2b03      	cmp	r3, #3
 8006e90:	f200 80f1 	bhi.w	8007076 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d123      	bne.n	8006ee4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e9e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006ea0:	68f8      	ldr	r0, [r7, #12]
 8006ea2:	f000 fd49 	bl	8007938 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d001      	beq.n	8006eb0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006eac:	2301      	movs	r3, #1
 8006eae:	e139      	b.n	8007124 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	691a      	ldr	r2, [r3, #16]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eba:	b2d2      	uxtb	r2, r2
 8006ebc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ec2:	1c5a      	adds	r2, r3, #1
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ecc:	3b01      	subs	r3, #1
 8006ece:	b29a      	uxth	r2, r3
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	3b01      	subs	r3, #1
 8006edc:	b29a      	uxth	r2, r3
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006ee2:	e10b      	b.n	80070fc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d14e      	bne.n	8006f8a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eee:	9300      	str	r3, [sp, #0]
 8006ef0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	4906      	ldr	r1, [pc, #24]	; (8006f10 <HAL_I2C_Mem_Read+0x22c>)
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f000 fbc6 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d008      	beq.n	8006f14 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e10e      	b.n	8007124 <HAL_I2C_Mem_Read+0x440>
 8006f06:	bf00      	nop
 8006f08:	00100002 	.word	0x00100002
 8006f0c:	ffff0000 	.word	0xffff0000
 8006f10:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	691a      	ldr	r2, [r3, #16]
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2e:	b2d2      	uxtb	r2, r2
 8006f30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f36:	1c5a      	adds	r2, r3, #1
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f40:	3b01      	subs	r3, #1
 8006f42:	b29a      	uxth	r2, r3
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	b29a      	uxth	r2, r3
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	691a      	ldr	r2, [r3, #16]
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f60:	b2d2      	uxtb	r2, r2
 8006f62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f68:	1c5a      	adds	r2, r3, #1
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006f72:	3b01      	subs	r3, #1
 8006f74:	b29a      	uxth	r2, r3
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	3b01      	subs	r3, #1
 8006f82:	b29a      	uxth	r2, r3
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006f88:	e0b8      	b.n	80070fc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f8c:	9300      	str	r3, [sp, #0]
 8006f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f90:	2200      	movs	r2, #0
 8006f92:	4966      	ldr	r1, [pc, #408]	; (800712c <HAL_I2C_Mem_Read+0x448>)
 8006f94:	68f8      	ldr	r0, [r7, #12]
 8006f96:	f000 fb77 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d001      	beq.n	8006fa4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	e0bf      	b.n	8007124 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006fb2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	691a      	ldr	r2, [r3, #16]
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fbe:	b2d2      	uxtb	r2, r2
 8006fc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc6:	1c5a      	adds	r2, r3, #1
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fd0:	3b01      	subs	r3, #1
 8006fd2:	b29a      	uxth	r2, r3
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fdc:	b29b      	uxth	r3, r3
 8006fde:	3b01      	subs	r3, #1
 8006fe0:	b29a      	uxth	r2, r3
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe8:	9300      	str	r3, [sp, #0]
 8006fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fec:	2200      	movs	r2, #0
 8006fee:	494f      	ldr	r1, [pc, #316]	; (800712c <HAL_I2C_Mem_Read+0x448>)
 8006ff0:	68f8      	ldr	r0, [r7, #12]
 8006ff2:	f000 fb49 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d001      	beq.n	8007000 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e091      	b.n	8007124 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800700e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	691a      	ldr	r2, [r3, #16]
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800701a:	b2d2      	uxtb	r2, r2
 800701c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007022:	1c5a      	adds	r2, r3, #1
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800702c:	3b01      	subs	r3, #1
 800702e:	b29a      	uxth	r2, r3
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007038:	b29b      	uxth	r3, r3
 800703a:	3b01      	subs	r3, #1
 800703c:	b29a      	uxth	r2, r3
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	691a      	ldr	r2, [r3, #16]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704c:	b2d2      	uxtb	r2, r2
 800704e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007054:	1c5a      	adds	r2, r3, #1
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800705e:	3b01      	subs	r3, #1
 8007060:	b29a      	uxth	r2, r3
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800706a:	b29b      	uxth	r3, r3
 800706c:	3b01      	subs	r3, #1
 800706e:	b29a      	uxth	r2, r3
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007074:	e042      	b.n	80070fc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007076:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007078:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800707a:	68f8      	ldr	r0, [r7, #12]
 800707c:	f000 fc5c 	bl	8007938 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007080:	4603      	mov	r3, r0
 8007082:	2b00      	cmp	r3, #0
 8007084:	d001      	beq.n	800708a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	e04c      	b.n	8007124 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	691a      	ldr	r2, [r3, #16]
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007094:	b2d2      	uxtb	r2, r2
 8007096:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709c:	1c5a      	adds	r2, r3, #1
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070a6:	3b01      	subs	r3, #1
 80070a8:	b29a      	uxth	r2, r3
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	3b01      	subs	r3, #1
 80070b6:	b29a      	uxth	r2, r3
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	695b      	ldr	r3, [r3, #20]
 80070c2:	f003 0304 	and.w	r3, r3, #4
 80070c6:	2b04      	cmp	r3, #4
 80070c8:	d118      	bne.n	80070fc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	691a      	ldr	r2, [r3, #16]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070d4:	b2d2      	uxtb	r2, r2
 80070d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070dc:	1c5a      	adds	r2, r3, #1
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070e6:	3b01      	subs	r3, #1
 80070e8:	b29a      	uxth	r2, r3
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	3b01      	subs	r3, #1
 80070f6:	b29a      	uxth	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007100:	2b00      	cmp	r3, #0
 8007102:	f47f aec2 	bne.w	8006e8a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2220      	movs	r2, #32
 800710a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	2200      	movs	r2, #0
 8007112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2200      	movs	r2, #0
 800711a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800711e:	2300      	movs	r3, #0
 8007120:	e000      	b.n	8007124 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007122:	2302      	movs	r3, #2
  }
}
 8007124:	4618      	mov	r0, r3
 8007126:	3728      	adds	r7, #40	; 0x28
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}
 800712c:	00010004 	.word	0x00010004

08007130 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b08a      	sub	sp, #40	; 0x28
 8007134:	af02      	add	r7, sp, #8
 8007136:	60f8      	str	r0, [r7, #12]
 8007138:	607a      	str	r2, [r7, #4]
 800713a:	603b      	str	r3, [r7, #0]
 800713c:	460b      	mov	r3, r1
 800713e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8007140:	f7fe fa04 	bl	800554c <HAL_GetTick>
 8007144:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8007146:	2300      	movs	r3, #0
 8007148:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007150:	b2db      	uxtb	r3, r3
 8007152:	2b20      	cmp	r3, #32
 8007154:	f040 8111 	bne.w	800737a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	2319      	movs	r3, #25
 800715e:	2201      	movs	r2, #1
 8007160:	4988      	ldr	r1, [pc, #544]	; (8007384 <HAL_I2C_IsDeviceReady+0x254>)
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f000 fa90 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d001      	beq.n	8007172 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800716e:	2302      	movs	r3, #2
 8007170:	e104      	b.n	800737c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007178:	2b01      	cmp	r3, #1
 800717a:	d101      	bne.n	8007180 <HAL_I2C_IsDeviceReady+0x50>
 800717c:	2302      	movs	r3, #2
 800717e:	e0fd      	b.n	800737c <HAL_I2C_IsDeviceReady+0x24c>
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 0301 	and.w	r3, r3, #1
 8007192:	2b01      	cmp	r3, #1
 8007194:	d007      	beq.n	80071a6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	681a      	ldr	r2, [r3, #0]
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f042 0201 	orr.w	r2, r2, #1
 80071a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681a      	ldr	r2, [r3, #0]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2224      	movs	r2, #36	; 0x24
 80071ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2200      	movs	r2, #0
 80071c2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	4a70      	ldr	r2, [pc, #448]	; (8007388 <HAL_I2C_IsDeviceReady+0x258>)
 80071c8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80071d8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80071da:	69fb      	ldr	r3, [r7, #28]
 80071dc:	9300      	str	r3, [sp, #0]
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	2200      	movs	r2, #0
 80071e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80071e6:	68f8      	ldr	r0, [r7, #12]
 80071e8:	f000 fa4e 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 80071ec:	4603      	mov	r3, r0
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00d      	beq.n	800720e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007200:	d103      	bne.n	800720a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007208:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800720a:	2303      	movs	r3, #3
 800720c:	e0b6      	b.n	800737c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800720e:	897b      	ldrh	r3, [r7, #10]
 8007210:	b2db      	uxtb	r3, r3
 8007212:	461a      	mov	r2, r3
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800721c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800721e:	f7fe f995 	bl	800554c <HAL_GetTick>
 8007222:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	695b      	ldr	r3, [r3, #20]
 800722a:	f003 0302 	and.w	r3, r3, #2
 800722e:	2b02      	cmp	r3, #2
 8007230:	bf0c      	ite	eq
 8007232:	2301      	moveq	r3, #1
 8007234:	2300      	movne	r3, #0
 8007236:	b2db      	uxtb	r3, r3
 8007238:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	695b      	ldr	r3, [r3, #20]
 8007240:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007244:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007248:	bf0c      	ite	eq
 800724a:	2301      	moveq	r3, #1
 800724c:	2300      	movne	r3, #0
 800724e:	b2db      	uxtb	r3, r3
 8007250:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007252:	e025      	b.n	80072a0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007254:	f7fe f97a 	bl	800554c <HAL_GetTick>
 8007258:	4602      	mov	r2, r0
 800725a:	69fb      	ldr	r3, [r7, #28]
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	683a      	ldr	r2, [r7, #0]
 8007260:	429a      	cmp	r2, r3
 8007262:	d302      	bcc.n	800726a <HAL_I2C_IsDeviceReady+0x13a>
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	2b00      	cmp	r3, #0
 8007268:	d103      	bne.n	8007272 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	22a0      	movs	r2, #160	; 0xa0
 800726e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	695b      	ldr	r3, [r3, #20]
 8007278:	f003 0302 	and.w	r3, r3, #2
 800727c:	2b02      	cmp	r3, #2
 800727e:	bf0c      	ite	eq
 8007280:	2301      	moveq	r3, #1
 8007282:	2300      	movne	r3, #0
 8007284:	b2db      	uxtb	r3, r3
 8007286:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	695b      	ldr	r3, [r3, #20]
 800728e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007292:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007296:	bf0c      	ite	eq
 8007298:	2301      	moveq	r3, #1
 800729a:	2300      	movne	r3, #0
 800729c:	b2db      	uxtb	r3, r3
 800729e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072a6:	b2db      	uxtb	r3, r3
 80072a8:	2ba0      	cmp	r3, #160	; 0xa0
 80072aa:	d005      	beq.n	80072b8 <HAL_I2C_IsDeviceReady+0x188>
 80072ac:	7dfb      	ldrb	r3, [r7, #23]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d102      	bne.n	80072b8 <HAL_I2C_IsDeviceReady+0x188>
 80072b2:	7dbb      	ldrb	r3, [r7, #22]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d0cd      	beq.n	8007254 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2220      	movs	r2, #32
 80072bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	695b      	ldr	r3, [r3, #20]
 80072c6:	f003 0302 	and.w	r3, r3, #2
 80072ca:	2b02      	cmp	r3, #2
 80072cc:	d129      	bne.n	8007322 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	681a      	ldr	r2, [r3, #0]
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072dc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072de:	2300      	movs	r3, #0
 80072e0:	613b      	str	r3, [r7, #16]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	695b      	ldr	r3, [r3, #20]
 80072e8:	613b      	str	r3, [r7, #16]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	699b      	ldr	r3, [r3, #24]
 80072f0:	613b      	str	r3, [r7, #16]
 80072f2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	9300      	str	r3, [sp, #0]
 80072f8:	2319      	movs	r3, #25
 80072fa:	2201      	movs	r2, #1
 80072fc:	4921      	ldr	r1, [pc, #132]	; (8007384 <HAL_I2C_IsDeviceReady+0x254>)
 80072fe:	68f8      	ldr	r0, [r7, #12]
 8007300:	f000 f9c2 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d001      	beq.n	800730e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800730a:	2301      	movs	r3, #1
 800730c:	e036      	b.n	800737c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2220      	movs	r2, #32
 8007312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800731e:	2300      	movs	r3, #0
 8007320:	e02c      	b.n	800737c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	681a      	ldr	r2, [r3, #0]
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007330:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800733a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	9300      	str	r3, [sp, #0]
 8007340:	2319      	movs	r3, #25
 8007342:	2201      	movs	r2, #1
 8007344:	490f      	ldr	r1, [pc, #60]	; (8007384 <HAL_I2C_IsDeviceReady+0x254>)
 8007346:	68f8      	ldr	r0, [r7, #12]
 8007348:	f000 f99e 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d001      	beq.n	8007356 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	e012      	b.n	800737c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	3301      	adds	r3, #1
 800735a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800735c:	69ba      	ldr	r2, [r7, #24]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	429a      	cmp	r2, r3
 8007362:	f4ff af32 	bcc.w	80071ca <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2220      	movs	r2, #32
 800736a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2200      	movs	r2, #0
 8007372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007376:	2301      	movs	r3, #1
 8007378:	e000      	b.n	800737c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800737a:	2302      	movs	r3, #2
  }
}
 800737c:	4618      	mov	r0, r3
 800737e:	3720      	adds	r7, #32
 8007380:	46bd      	mov	sp, r7
 8007382:	bd80      	pop	{r7, pc}
 8007384:	00100002 	.word	0x00100002
 8007388:	ffff0000 	.word	0xffff0000

0800738c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800738c:	b580      	push	{r7, lr}
 800738e:	b088      	sub	sp, #32
 8007390:	af02      	add	r7, sp, #8
 8007392:	60f8      	str	r0, [r7, #12]
 8007394:	4608      	mov	r0, r1
 8007396:	4611      	mov	r1, r2
 8007398:	461a      	mov	r2, r3
 800739a:	4603      	mov	r3, r0
 800739c:	817b      	strh	r3, [r7, #10]
 800739e:	460b      	mov	r3, r1
 80073a0:	813b      	strh	r3, [r7, #8]
 80073a2:	4613      	mov	r3, r2
 80073a4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681a      	ldr	r2, [r3, #0]
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073b4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80073b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073b8:	9300      	str	r3, [sp, #0]
 80073ba:	6a3b      	ldr	r3, [r7, #32]
 80073bc:	2200      	movs	r2, #0
 80073be:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80073c2:	68f8      	ldr	r0, [r7, #12]
 80073c4:	f000 f960 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 80073c8:	4603      	mov	r3, r0
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00d      	beq.n	80073ea <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073dc:	d103      	bne.n	80073e6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073e4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80073e6:	2303      	movs	r3, #3
 80073e8:	e05f      	b.n	80074aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80073ea:	897b      	ldrh	r3, [r7, #10]
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	461a      	mov	r2, r3
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80073f8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073fc:	6a3a      	ldr	r2, [r7, #32]
 80073fe:	492d      	ldr	r1, [pc, #180]	; (80074b4 <I2C_RequestMemoryWrite+0x128>)
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	f000 f998 	bl	8007736 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d001      	beq.n	8007410 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800740c:	2301      	movs	r3, #1
 800740e:	e04c      	b.n	80074aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007410:	2300      	movs	r3, #0
 8007412:	617b      	str	r3, [r7, #20]
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	695b      	ldr	r3, [r3, #20]
 800741a:	617b      	str	r3, [r7, #20]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	699b      	ldr	r3, [r3, #24]
 8007422:	617b      	str	r3, [r7, #20]
 8007424:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007428:	6a39      	ldr	r1, [r7, #32]
 800742a:	68f8      	ldr	r0, [r7, #12]
 800742c:	f000 fa02 	bl	8007834 <I2C_WaitOnTXEFlagUntilTimeout>
 8007430:	4603      	mov	r3, r0
 8007432:	2b00      	cmp	r3, #0
 8007434:	d00d      	beq.n	8007452 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800743a:	2b04      	cmp	r3, #4
 800743c:	d107      	bne.n	800744e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800744c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800744e:	2301      	movs	r3, #1
 8007450:	e02b      	b.n	80074aa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007452:	88fb      	ldrh	r3, [r7, #6]
 8007454:	2b01      	cmp	r3, #1
 8007456:	d105      	bne.n	8007464 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007458:	893b      	ldrh	r3, [r7, #8]
 800745a:	b2da      	uxtb	r2, r3
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	611a      	str	r2, [r3, #16]
 8007462:	e021      	b.n	80074a8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007464:	893b      	ldrh	r3, [r7, #8]
 8007466:	0a1b      	lsrs	r3, r3, #8
 8007468:	b29b      	uxth	r3, r3
 800746a:	b2da      	uxtb	r2, r3
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007474:	6a39      	ldr	r1, [r7, #32]
 8007476:	68f8      	ldr	r0, [r7, #12]
 8007478:	f000 f9dc 	bl	8007834 <I2C_WaitOnTXEFlagUntilTimeout>
 800747c:	4603      	mov	r3, r0
 800747e:	2b00      	cmp	r3, #0
 8007480:	d00d      	beq.n	800749e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007486:	2b04      	cmp	r3, #4
 8007488:	d107      	bne.n	800749a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007498:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800749a:	2301      	movs	r3, #1
 800749c:	e005      	b.n	80074aa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800749e:	893b      	ldrh	r3, [r7, #8]
 80074a0:	b2da      	uxtb	r2, r3
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3718      	adds	r7, #24
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}
 80074b2:	bf00      	nop
 80074b4:	00010002 	.word	0x00010002

080074b8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b088      	sub	sp, #32
 80074bc:	af02      	add	r7, sp, #8
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	4608      	mov	r0, r1
 80074c2:	4611      	mov	r1, r2
 80074c4:	461a      	mov	r2, r3
 80074c6:	4603      	mov	r3, r0
 80074c8:	817b      	strh	r3, [r7, #10]
 80074ca:	460b      	mov	r3, r1
 80074cc:	813b      	strh	r3, [r7, #8]
 80074ce:	4613      	mov	r3, r2
 80074d0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80074e0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074f0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80074f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f4:	9300      	str	r3, [sp, #0]
 80074f6:	6a3b      	ldr	r3, [r7, #32]
 80074f8:	2200      	movs	r2, #0
 80074fa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80074fe:	68f8      	ldr	r0, [r7, #12]
 8007500:	f000 f8c2 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00d      	beq.n	8007526 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007514:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007518:	d103      	bne.n	8007522 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007520:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007522:	2303      	movs	r3, #3
 8007524:	e0aa      	b.n	800767c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007526:	897b      	ldrh	r3, [r7, #10]
 8007528:	b2db      	uxtb	r3, r3
 800752a:	461a      	mov	r2, r3
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007534:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007538:	6a3a      	ldr	r2, [r7, #32]
 800753a:	4952      	ldr	r1, [pc, #328]	; (8007684 <I2C_RequestMemoryRead+0x1cc>)
 800753c:	68f8      	ldr	r0, [r7, #12]
 800753e:	f000 f8fa 	bl	8007736 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007542:	4603      	mov	r3, r0
 8007544:	2b00      	cmp	r3, #0
 8007546:	d001      	beq.n	800754c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007548:	2301      	movs	r3, #1
 800754a:	e097      	b.n	800767c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800754c:	2300      	movs	r3, #0
 800754e:	617b      	str	r3, [r7, #20]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	695b      	ldr	r3, [r3, #20]
 8007556:	617b      	str	r3, [r7, #20]
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	699b      	ldr	r3, [r3, #24]
 800755e:	617b      	str	r3, [r7, #20]
 8007560:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007564:	6a39      	ldr	r1, [r7, #32]
 8007566:	68f8      	ldr	r0, [r7, #12]
 8007568:	f000 f964 	bl	8007834 <I2C_WaitOnTXEFlagUntilTimeout>
 800756c:	4603      	mov	r3, r0
 800756e:	2b00      	cmp	r3, #0
 8007570:	d00d      	beq.n	800758e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007576:	2b04      	cmp	r3, #4
 8007578:	d107      	bne.n	800758a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007588:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	e076      	b.n	800767c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800758e:	88fb      	ldrh	r3, [r7, #6]
 8007590:	2b01      	cmp	r3, #1
 8007592:	d105      	bne.n	80075a0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007594:	893b      	ldrh	r3, [r7, #8]
 8007596:	b2da      	uxtb	r2, r3
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	611a      	str	r2, [r3, #16]
 800759e:	e021      	b.n	80075e4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80075a0:	893b      	ldrh	r3, [r7, #8]
 80075a2:	0a1b      	lsrs	r3, r3, #8
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	b2da      	uxtb	r2, r3
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075b0:	6a39      	ldr	r1, [r7, #32]
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	f000 f93e 	bl	8007834 <I2C_WaitOnTXEFlagUntilTimeout>
 80075b8:	4603      	mov	r3, r0
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00d      	beq.n	80075da <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075c2:	2b04      	cmp	r3, #4
 80075c4:	d107      	bne.n	80075d6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	681a      	ldr	r2, [r3, #0]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e050      	b.n	800767c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80075da:	893b      	ldrh	r3, [r7, #8]
 80075dc:	b2da      	uxtb	r2, r3
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075e6:	6a39      	ldr	r1, [r7, #32]
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f000 f923 	bl	8007834 <I2C_WaitOnTXEFlagUntilTimeout>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d00d      	beq.n	8007610 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f8:	2b04      	cmp	r3, #4
 80075fa:	d107      	bne.n	800760c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681a      	ldr	r2, [r3, #0]
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800760a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800760c:	2301      	movs	r3, #1
 800760e:	e035      	b.n	800767c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800761e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007622:	9300      	str	r3, [sp, #0]
 8007624:	6a3b      	ldr	r3, [r7, #32]
 8007626:	2200      	movs	r2, #0
 8007628:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f000 f82b 	bl	8007688 <I2C_WaitOnFlagUntilTimeout>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d00d      	beq.n	8007654 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007642:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007646:	d103      	bne.n	8007650 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800764e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007650:	2303      	movs	r3, #3
 8007652:	e013      	b.n	800767c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007654:	897b      	ldrh	r3, [r7, #10]
 8007656:	b2db      	uxtb	r3, r3
 8007658:	f043 0301 	orr.w	r3, r3, #1
 800765c:	b2da      	uxtb	r2, r3
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007666:	6a3a      	ldr	r2, [r7, #32]
 8007668:	4906      	ldr	r1, [pc, #24]	; (8007684 <I2C_RequestMemoryRead+0x1cc>)
 800766a:	68f8      	ldr	r0, [r7, #12]
 800766c:	f000 f863 	bl	8007736 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d001      	beq.n	800767a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007676:	2301      	movs	r3, #1
 8007678:	e000      	b.n	800767c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3718      	adds	r7, #24
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}
 8007684:	00010002 	.word	0x00010002

08007688 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007688:	b580      	push	{r7, lr}
 800768a:	b084      	sub	sp, #16
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	603b      	str	r3, [r7, #0]
 8007694:	4613      	mov	r3, r2
 8007696:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007698:	e025      	b.n	80076e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076a0:	d021      	beq.n	80076e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076a2:	f7fd ff53 	bl	800554c <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	69bb      	ldr	r3, [r7, #24]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	683a      	ldr	r2, [r7, #0]
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d302      	bcc.n	80076b8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d116      	bne.n	80076e6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	2200      	movs	r2, #0
 80076bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2220      	movs	r2, #32
 80076c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d2:	f043 0220 	orr.w	r2, r3, #32
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	2200      	movs	r2, #0
 80076de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80076e2:	2301      	movs	r3, #1
 80076e4:	e023      	b.n	800772e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	0c1b      	lsrs	r3, r3, #16
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	2b01      	cmp	r3, #1
 80076ee:	d10d      	bne.n	800770c <I2C_WaitOnFlagUntilTimeout+0x84>
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	695b      	ldr	r3, [r3, #20]
 80076f6:	43da      	mvns	r2, r3
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	4013      	ands	r3, r2
 80076fc:	b29b      	uxth	r3, r3
 80076fe:	2b00      	cmp	r3, #0
 8007700:	bf0c      	ite	eq
 8007702:	2301      	moveq	r3, #1
 8007704:	2300      	movne	r3, #0
 8007706:	b2db      	uxtb	r3, r3
 8007708:	461a      	mov	r2, r3
 800770a:	e00c      	b.n	8007726 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	699b      	ldr	r3, [r3, #24]
 8007712:	43da      	mvns	r2, r3
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	4013      	ands	r3, r2
 8007718:	b29b      	uxth	r3, r3
 800771a:	2b00      	cmp	r3, #0
 800771c:	bf0c      	ite	eq
 800771e:	2301      	moveq	r3, #1
 8007720:	2300      	movne	r3, #0
 8007722:	b2db      	uxtb	r3, r3
 8007724:	461a      	mov	r2, r3
 8007726:	79fb      	ldrb	r3, [r7, #7]
 8007728:	429a      	cmp	r2, r3
 800772a:	d0b6      	beq.n	800769a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}

08007736 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007736:	b580      	push	{r7, lr}
 8007738:	b084      	sub	sp, #16
 800773a:	af00      	add	r7, sp, #0
 800773c:	60f8      	str	r0, [r7, #12]
 800773e:	60b9      	str	r1, [r7, #8]
 8007740:	607a      	str	r2, [r7, #4]
 8007742:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007744:	e051      	b.n	80077ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	695b      	ldr	r3, [r3, #20]
 800774c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007750:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007754:	d123      	bne.n	800779e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	681a      	ldr	r2, [r3, #0]
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007764:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800776e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2200      	movs	r2, #0
 8007774:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2220      	movs	r2, #32
 800777a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2200      	movs	r2, #0
 8007782:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800778a:	f043 0204 	orr.w	r2, r3, #4
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	e046      	b.n	800782c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a4:	d021      	beq.n	80077ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077a6:	f7fd fed1 	bl	800554c <HAL_GetTick>
 80077aa:	4602      	mov	r2, r0
 80077ac:	683b      	ldr	r3, [r7, #0]
 80077ae:	1ad3      	subs	r3, r2, r3
 80077b0:	687a      	ldr	r2, [r7, #4]
 80077b2:	429a      	cmp	r2, r3
 80077b4:	d302      	bcc.n	80077bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d116      	bne.n	80077ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	2200      	movs	r2, #0
 80077c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	2220      	movs	r2, #32
 80077c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d6:	f043 0220 	orr.w	r2, r3, #32
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	e020      	b.n	800782c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	0c1b      	lsrs	r3, r3, #16
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d10c      	bne.n	800780e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	43da      	mvns	r2, r3
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	4013      	ands	r3, r2
 8007800:	b29b      	uxth	r3, r3
 8007802:	2b00      	cmp	r3, #0
 8007804:	bf14      	ite	ne
 8007806:	2301      	movne	r3, #1
 8007808:	2300      	moveq	r3, #0
 800780a:	b2db      	uxtb	r3, r3
 800780c:	e00b      	b.n	8007826 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	699b      	ldr	r3, [r3, #24]
 8007814:	43da      	mvns	r2, r3
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	4013      	ands	r3, r2
 800781a:	b29b      	uxth	r3, r3
 800781c:	2b00      	cmp	r3, #0
 800781e:	bf14      	ite	ne
 8007820:	2301      	movne	r3, #1
 8007822:	2300      	moveq	r3, #0
 8007824:	b2db      	uxtb	r3, r3
 8007826:	2b00      	cmp	r3, #0
 8007828:	d18d      	bne.n	8007746 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800782a:	2300      	movs	r3, #0
}
 800782c:	4618      	mov	r0, r3
 800782e:	3710      	adds	r7, #16
 8007830:	46bd      	mov	sp, r7
 8007832:	bd80      	pop	{r7, pc}

08007834 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	60b9      	str	r1, [r7, #8]
 800783e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007840:	e02d      	b.n	800789e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007842:	68f8      	ldr	r0, [r7, #12]
 8007844:	f000 f8ce 	bl	80079e4 <I2C_IsAcknowledgeFailed>
 8007848:	4603      	mov	r3, r0
 800784a:	2b00      	cmp	r3, #0
 800784c:	d001      	beq.n	8007852 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e02d      	b.n	80078ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007858:	d021      	beq.n	800789e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800785a:	f7fd fe77 	bl	800554c <HAL_GetTick>
 800785e:	4602      	mov	r2, r0
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	1ad3      	subs	r3, r2, r3
 8007864:	68ba      	ldr	r2, [r7, #8]
 8007866:	429a      	cmp	r2, r3
 8007868:	d302      	bcc.n	8007870 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d116      	bne.n	800789e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2200      	movs	r2, #0
 8007874:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2220      	movs	r2, #32
 800787a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2200      	movs	r2, #0
 8007882:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800788a:	f043 0220 	orr.w	r2, r3, #32
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2200      	movs	r2, #0
 8007896:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800789a:	2301      	movs	r3, #1
 800789c:	e007      	b.n	80078ae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	695b      	ldr	r3, [r3, #20]
 80078a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078a8:	2b80      	cmp	r3, #128	; 0x80
 80078aa:	d1ca      	bne.n	8007842 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3710      	adds	r7, #16
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b084      	sub	sp, #16
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	60f8      	str	r0, [r7, #12]
 80078be:	60b9      	str	r1, [r7, #8]
 80078c0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80078c2:	e02d      	b.n	8007920 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80078c4:	68f8      	ldr	r0, [r7, #12]
 80078c6:	f000 f88d 	bl	80079e4 <I2C_IsAcknowledgeFailed>
 80078ca:	4603      	mov	r3, r0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d001      	beq.n	80078d4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	e02d      	b.n	8007930 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078da:	d021      	beq.n	8007920 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078dc:	f7fd fe36 	bl	800554c <HAL_GetTick>
 80078e0:	4602      	mov	r2, r0
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	68ba      	ldr	r2, [r7, #8]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d302      	bcc.n	80078f2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d116      	bne.n	8007920 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2200      	movs	r2, #0
 80078f6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2220      	movs	r2, #32
 80078fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2200      	movs	r2, #0
 8007904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800790c:	f043 0220 	orr.w	r2, r3, #32
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	2200      	movs	r2, #0
 8007918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800791c:	2301      	movs	r3, #1
 800791e:	e007      	b.n	8007930 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	695b      	ldr	r3, [r3, #20]
 8007926:	f003 0304 	and.w	r3, r3, #4
 800792a:	2b04      	cmp	r3, #4
 800792c:	d1ca      	bne.n	80078c4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800792e:	2300      	movs	r3, #0
}
 8007930:	4618      	mov	r0, r3
 8007932:	3710      	adds	r7, #16
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}

08007938 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b084      	sub	sp, #16
 800793c:	af00      	add	r7, sp, #0
 800793e:	60f8      	str	r0, [r7, #12]
 8007940:	60b9      	str	r1, [r7, #8]
 8007942:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007944:	e042      	b.n	80079cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	695b      	ldr	r3, [r3, #20]
 800794c:	f003 0310 	and.w	r3, r3, #16
 8007950:	2b10      	cmp	r3, #16
 8007952:	d119      	bne.n	8007988 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	f06f 0210 	mvn.w	r2, #16
 800795c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2200      	movs	r2, #0
 8007962:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2220      	movs	r2, #32
 8007968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2200      	movs	r2, #0
 8007970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	2200      	movs	r2, #0
 8007980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007984:	2301      	movs	r3, #1
 8007986:	e029      	b.n	80079dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007988:	f7fd fde0 	bl	800554c <HAL_GetTick>
 800798c:	4602      	mov	r2, r0
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	1ad3      	subs	r3, r2, r3
 8007992:	68ba      	ldr	r2, [r7, #8]
 8007994:	429a      	cmp	r2, r3
 8007996:	d302      	bcc.n	800799e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d116      	bne.n	80079cc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2200      	movs	r2, #0
 80079a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2220      	movs	r2, #32
 80079a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079b8:	f043 0220 	orr.w	r2, r3, #32
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	e007      	b.n	80079dc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	695b      	ldr	r3, [r3, #20]
 80079d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d6:	2b40      	cmp	r3, #64	; 0x40
 80079d8:	d1b5      	bne.n	8007946 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80079da:	2300      	movs	r3, #0
}
 80079dc:	4618      	mov	r0, r3
 80079de:	3710      	adds	r7, #16
 80079e0:	46bd      	mov	sp, r7
 80079e2:	bd80      	pop	{r7, pc}

080079e4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b083      	sub	sp, #12
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	695b      	ldr	r3, [r3, #20]
 80079f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079fa:	d11b      	bne.n	8007a34 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007a04:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	2220      	movs	r2, #32
 8007a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2200      	movs	r2, #0
 8007a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a20:	f043 0204 	orr.w	r2, r3, #4
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007a30:	2301      	movs	r3, #1
 8007a32:	e000      	b.n	8007a36 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007a34:	2300      	movs	r3, #0
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	370c      	adds	r7, #12
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
	...

08007a44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007a44:	b580      	push	{r7, lr}
 8007a46:	b086      	sub	sp, #24
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d101      	bne.n	8007a56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e267      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 0301 	and.w	r3, r3, #1
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d075      	beq.n	8007b4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007a62:	4b88      	ldr	r3, [pc, #544]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	f003 030c 	and.w	r3, r3, #12
 8007a6a:	2b04      	cmp	r3, #4
 8007a6c:	d00c      	beq.n	8007a88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a6e:	4b85      	ldr	r3, [pc, #532]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007a76:	2b08      	cmp	r3, #8
 8007a78:	d112      	bne.n	8007aa0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007a7a:	4b82      	ldr	r3, [pc, #520]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007a86:	d10b      	bne.n	8007aa0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a88:	4b7e      	ldr	r3, [pc, #504]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d05b      	beq.n	8007b4c <HAL_RCC_OscConfig+0x108>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	685b      	ldr	r3, [r3, #4]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d157      	bne.n	8007b4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e242      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007aa8:	d106      	bne.n	8007ab8 <HAL_RCC_OscConfig+0x74>
 8007aaa:	4b76      	ldr	r3, [pc, #472]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	4a75      	ldr	r2, [pc, #468]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007ab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ab4:	6013      	str	r3, [r2, #0]
 8007ab6:	e01d      	b.n	8007af4 <HAL_RCC_OscConfig+0xb0>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	685b      	ldr	r3, [r3, #4]
 8007abc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007ac0:	d10c      	bne.n	8007adc <HAL_RCC_OscConfig+0x98>
 8007ac2:	4b70      	ldr	r3, [pc, #448]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a6f      	ldr	r2, [pc, #444]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007ac8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007acc:	6013      	str	r3, [r2, #0]
 8007ace:	4b6d      	ldr	r3, [pc, #436]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4a6c      	ldr	r2, [pc, #432]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007ad4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007ad8:	6013      	str	r3, [r2, #0]
 8007ada:	e00b      	b.n	8007af4 <HAL_RCC_OscConfig+0xb0>
 8007adc:	4b69      	ldr	r3, [pc, #420]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a68      	ldr	r2, [pc, #416]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007ae2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007ae6:	6013      	str	r3, [r2, #0]
 8007ae8:	4b66      	ldr	r3, [pc, #408]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	4a65      	ldr	r2, [pc, #404]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007aee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007af2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	685b      	ldr	r3, [r3, #4]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d013      	beq.n	8007b24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007afc:	f7fd fd26 	bl	800554c <HAL_GetTick>
 8007b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b02:	e008      	b.n	8007b16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007b04:	f7fd fd22 	bl	800554c <HAL_GetTick>
 8007b08:	4602      	mov	r2, r0
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	1ad3      	subs	r3, r2, r3
 8007b0e:	2b64      	cmp	r3, #100	; 0x64
 8007b10:	d901      	bls.n	8007b16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007b12:	2303      	movs	r3, #3
 8007b14:	e207      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b16:	4b5b      	ldr	r3, [pc, #364]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d0f0      	beq.n	8007b04 <HAL_RCC_OscConfig+0xc0>
 8007b22:	e014      	b.n	8007b4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b24:	f7fd fd12 	bl	800554c <HAL_GetTick>
 8007b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007b2a:	e008      	b.n	8007b3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007b2c:	f7fd fd0e 	bl	800554c <HAL_GetTick>
 8007b30:	4602      	mov	r2, r0
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	1ad3      	subs	r3, r2, r3
 8007b36:	2b64      	cmp	r3, #100	; 0x64
 8007b38:	d901      	bls.n	8007b3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007b3a:	2303      	movs	r3, #3
 8007b3c:	e1f3      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007b3e:	4b51      	ldr	r3, [pc, #324]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d1f0      	bne.n	8007b2c <HAL_RCC_OscConfig+0xe8>
 8007b4a:	e000      	b.n	8007b4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007b4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 0302 	and.w	r3, r3, #2
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d063      	beq.n	8007c22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007b5a:	4b4a      	ldr	r3, [pc, #296]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	f003 030c 	and.w	r3, r3, #12
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00b      	beq.n	8007b7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007b66:	4b47      	ldr	r3, [pc, #284]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007b6e:	2b08      	cmp	r3, #8
 8007b70:	d11c      	bne.n	8007bac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007b72:	4b44      	ldr	r3, [pc, #272]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d116      	bne.n	8007bac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007b7e:	4b41      	ldr	r3, [pc, #260]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f003 0302 	and.w	r3, r3, #2
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d005      	beq.n	8007b96 <HAL_RCC_OscConfig+0x152>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	68db      	ldr	r3, [r3, #12]
 8007b8e:	2b01      	cmp	r3, #1
 8007b90:	d001      	beq.n	8007b96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e1c7      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007b96:	4b3b      	ldr	r3, [pc, #236]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	691b      	ldr	r3, [r3, #16]
 8007ba2:	00db      	lsls	r3, r3, #3
 8007ba4:	4937      	ldr	r1, [pc, #220]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007baa:	e03a      	b.n	8007c22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d020      	beq.n	8007bf6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007bb4:	4b34      	ldr	r3, [pc, #208]	; (8007c88 <HAL_RCC_OscConfig+0x244>)
 8007bb6:	2201      	movs	r2, #1
 8007bb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bba:	f7fd fcc7 	bl	800554c <HAL_GetTick>
 8007bbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007bc0:	e008      	b.n	8007bd4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007bc2:	f7fd fcc3 	bl	800554c <HAL_GetTick>
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	693b      	ldr	r3, [r7, #16]
 8007bca:	1ad3      	subs	r3, r2, r3
 8007bcc:	2b02      	cmp	r3, #2
 8007bce:	d901      	bls.n	8007bd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007bd0:	2303      	movs	r3, #3
 8007bd2:	e1a8      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007bd4:	4b2b      	ldr	r3, [pc, #172]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f003 0302 	and.w	r3, r3, #2
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d0f0      	beq.n	8007bc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007be0:	4b28      	ldr	r3, [pc, #160]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	691b      	ldr	r3, [r3, #16]
 8007bec:	00db      	lsls	r3, r3, #3
 8007bee:	4925      	ldr	r1, [pc, #148]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	600b      	str	r3, [r1, #0]
 8007bf4:	e015      	b.n	8007c22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007bf6:	4b24      	ldr	r3, [pc, #144]	; (8007c88 <HAL_RCC_OscConfig+0x244>)
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007bfc:	f7fd fca6 	bl	800554c <HAL_GetTick>
 8007c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c02:	e008      	b.n	8007c16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007c04:	f7fd fca2 	bl	800554c <HAL_GetTick>
 8007c08:	4602      	mov	r2, r0
 8007c0a:	693b      	ldr	r3, [r7, #16]
 8007c0c:	1ad3      	subs	r3, r2, r3
 8007c0e:	2b02      	cmp	r3, #2
 8007c10:	d901      	bls.n	8007c16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007c12:	2303      	movs	r3, #3
 8007c14:	e187      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007c16:	4b1b      	ldr	r3, [pc, #108]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f003 0302 	and.w	r3, r3, #2
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1f0      	bne.n	8007c04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 0308 	and.w	r3, r3, #8
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d036      	beq.n	8007c9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	695b      	ldr	r3, [r3, #20]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d016      	beq.n	8007c64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007c36:	4b15      	ldr	r3, [pc, #84]	; (8007c8c <HAL_RCC_OscConfig+0x248>)
 8007c38:	2201      	movs	r2, #1
 8007c3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c3c:	f7fd fc86 	bl	800554c <HAL_GetTick>
 8007c40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c42:	e008      	b.n	8007c56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007c44:	f7fd fc82 	bl	800554c <HAL_GetTick>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	1ad3      	subs	r3, r2, r3
 8007c4e:	2b02      	cmp	r3, #2
 8007c50:	d901      	bls.n	8007c56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007c52:	2303      	movs	r3, #3
 8007c54:	e167      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c56:	4b0b      	ldr	r3, [pc, #44]	; (8007c84 <HAL_RCC_OscConfig+0x240>)
 8007c58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c5a:	f003 0302 	and.w	r3, r3, #2
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d0f0      	beq.n	8007c44 <HAL_RCC_OscConfig+0x200>
 8007c62:	e01b      	b.n	8007c9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007c64:	4b09      	ldr	r3, [pc, #36]	; (8007c8c <HAL_RCC_OscConfig+0x248>)
 8007c66:	2200      	movs	r2, #0
 8007c68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c6a:	f7fd fc6f 	bl	800554c <HAL_GetTick>
 8007c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c70:	e00e      	b.n	8007c90 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007c72:	f7fd fc6b 	bl	800554c <HAL_GetTick>
 8007c76:	4602      	mov	r2, r0
 8007c78:	693b      	ldr	r3, [r7, #16]
 8007c7a:	1ad3      	subs	r3, r2, r3
 8007c7c:	2b02      	cmp	r3, #2
 8007c7e:	d907      	bls.n	8007c90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007c80:	2303      	movs	r3, #3
 8007c82:	e150      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
 8007c84:	40023800 	.word	0x40023800
 8007c88:	42470000 	.word	0x42470000
 8007c8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007c90:	4b88      	ldr	r3, [pc, #544]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007c92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c94:	f003 0302 	and.w	r3, r3, #2
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d1ea      	bne.n	8007c72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f003 0304 	and.w	r3, r3, #4
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f000 8097 	beq.w	8007dd8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007caa:	2300      	movs	r3, #0
 8007cac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007cae:	4b81      	ldr	r3, [pc, #516]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d10f      	bne.n	8007cda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007cba:	2300      	movs	r3, #0
 8007cbc:	60bb      	str	r3, [r7, #8]
 8007cbe:	4b7d      	ldr	r3, [pc, #500]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cc2:	4a7c      	ldr	r2, [pc, #496]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cc8:	6413      	str	r3, [r2, #64]	; 0x40
 8007cca:	4b7a      	ldr	r3, [pc, #488]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007cd2:	60bb      	str	r3, [r7, #8]
 8007cd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cda:	4b77      	ldr	r3, [pc, #476]	; (8007eb8 <HAL_RCC_OscConfig+0x474>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d118      	bne.n	8007d18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007ce6:	4b74      	ldr	r3, [pc, #464]	; (8007eb8 <HAL_RCC_OscConfig+0x474>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	4a73      	ldr	r2, [pc, #460]	; (8007eb8 <HAL_RCC_OscConfig+0x474>)
 8007cec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007cf0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007cf2:	f7fd fc2b 	bl	800554c <HAL_GetTick>
 8007cf6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007cf8:	e008      	b.n	8007d0c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007cfa:	f7fd fc27 	bl	800554c <HAL_GetTick>
 8007cfe:	4602      	mov	r2, r0
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	1ad3      	subs	r3, r2, r3
 8007d04:	2b02      	cmp	r3, #2
 8007d06:	d901      	bls.n	8007d0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007d08:	2303      	movs	r3, #3
 8007d0a:	e10c      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007d0c:	4b6a      	ldr	r3, [pc, #424]	; (8007eb8 <HAL_RCC_OscConfig+0x474>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d0f0      	beq.n	8007cfa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d106      	bne.n	8007d2e <HAL_RCC_OscConfig+0x2ea>
 8007d20:	4b64      	ldr	r3, [pc, #400]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d24:	4a63      	ldr	r2, [pc, #396]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007d26:	f043 0301 	orr.w	r3, r3, #1
 8007d2a:	6713      	str	r3, [r2, #112]	; 0x70
 8007d2c:	e01c      	b.n	8007d68 <HAL_RCC_OscConfig+0x324>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	689b      	ldr	r3, [r3, #8]
 8007d32:	2b05      	cmp	r3, #5
 8007d34:	d10c      	bne.n	8007d50 <HAL_RCC_OscConfig+0x30c>
 8007d36:	4b5f      	ldr	r3, [pc, #380]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007d38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d3a:	4a5e      	ldr	r2, [pc, #376]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007d3c:	f043 0304 	orr.w	r3, r3, #4
 8007d40:	6713      	str	r3, [r2, #112]	; 0x70
 8007d42:	4b5c      	ldr	r3, [pc, #368]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d46:	4a5b      	ldr	r2, [pc, #364]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007d48:	f043 0301 	orr.w	r3, r3, #1
 8007d4c:	6713      	str	r3, [r2, #112]	; 0x70
 8007d4e:	e00b      	b.n	8007d68 <HAL_RCC_OscConfig+0x324>
 8007d50:	4b58      	ldr	r3, [pc, #352]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d54:	4a57      	ldr	r2, [pc, #348]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007d56:	f023 0301 	bic.w	r3, r3, #1
 8007d5a:	6713      	str	r3, [r2, #112]	; 0x70
 8007d5c:	4b55      	ldr	r3, [pc, #340]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d60:	4a54      	ldr	r2, [pc, #336]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007d62:	f023 0304 	bic.w	r3, r3, #4
 8007d66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d015      	beq.n	8007d9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007d70:	f7fd fbec 	bl	800554c <HAL_GetTick>
 8007d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d76:	e00a      	b.n	8007d8e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007d78:	f7fd fbe8 	bl	800554c <HAL_GetTick>
 8007d7c:	4602      	mov	r2, r0
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	1ad3      	subs	r3, r2, r3
 8007d82:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d901      	bls.n	8007d8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007d8a:	2303      	movs	r3, #3
 8007d8c:	e0cb      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007d8e:	4b49      	ldr	r3, [pc, #292]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007d90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d92:	f003 0302 	and.w	r3, r3, #2
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d0ee      	beq.n	8007d78 <HAL_RCC_OscConfig+0x334>
 8007d9a:	e014      	b.n	8007dc6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d9c:	f7fd fbd6 	bl	800554c <HAL_GetTick>
 8007da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007da2:	e00a      	b.n	8007dba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007da4:	f7fd fbd2 	bl	800554c <HAL_GetTick>
 8007da8:	4602      	mov	r2, r0
 8007daa:	693b      	ldr	r3, [r7, #16]
 8007dac:	1ad3      	subs	r3, r2, r3
 8007dae:	f241 3288 	movw	r2, #5000	; 0x1388
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d901      	bls.n	8007dba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007db6:	2303      	movs	r3, #3
 8007db8:	e0b5      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007dba:	4b3e      	ldr	r3, [pc, #248]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007dbe:	f003 0302 	and.w	r3, r3, #2
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d1ee      	bne.n	8007da4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007dc6:	7dfb      	ldrb	r3, [r7, #23]
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d105      	bne.n	8007dd8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007dcc:	4b39      	ldr	r3, [pc, #228]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007dce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dd0:	4a38      	ldr	r2, [pc, #224]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007dd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007dd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	699b      	ldr	r3, [r3, #24]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f000 80a1 	beq.w	8007f24 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007de2:	4b34      	ldr	r3, [pc, #208]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007de4:	689b      	ldr	r3, [r3, #8]
 8007de6:	f003 030c 	and.w	r3, r3, #12
 8007dea:	2b08      	cmp	r3, #8
 8007dec:	d05c      	beq.n	8007ea8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	699b      	ldr	r3, [r3, #24]
 8007df2:	2b02      	cmp	r3, #2
 8007df4:	d141      	bne.n	8007e7a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007df6:	4b31      	ldr	r3, [pc, #196]	; (8007ebc <HAL_RCC_OscConfig+0x478>)
 8007df8:	2200      	movs	r2, #0
 8007dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007dfc:	f7fd fba6 	bl	800554c <HAL_GetTick>
 8007e00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e02:	e008      	b.n	8007e16 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e04:	f7fd fba2 	bl	800554c <HAL_GetTick>
 8007e08:	4602      	mov	r2, r0
 8007e0a:	693b      	ldr	r3, [r7, #16]
 8007e0c:	1ad3      	subs	r3, r2, r3
 8007e0e:	2b02      	cmp	r3, #2
 8007e10:	d901      	bls.n	8007e16 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007e12:	2303      	movs	r3, #3
 8007e14:	e087      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e16:	4b27      	ldr	r3, [pc, #156]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d1f0      	bne.n	8007e04 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	69da      	ldr	r2, [r3, #28]
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6a1b      	ldr	r3, [r3, #32]
 8007e2a:	431a      	orrs	r2, r3
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e30:	019b      	lsls	r3, r3, #6
 8007e32:	431a      	orrs	r2, r3
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e38:	085b      	lsrs	r3, r3, #1
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	041b      	lsls	r3, r3, #16
 8007e3e:	431a      	orrs	r2, r3
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e44:	061b      	lsls	r3, r3, #24
 8007e46:	491b      	ldr	r1, [pc, #108]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007e48:	4313      	orrs	r3, r2
 8007e4a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007e4c:	4b1b      	ldr	r3, [pc, #108]	; (8007ebc <HAL_RCC_OscConfig+0x478>)
 8007e4e:	2201      	movs	r2, #1
 8007e50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e52:	f7fd fb7b 	bl	800554c <HAL_GetTick>
 8007e56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e58:	e008      	b.n	8007e6c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e5a:	f7fd fb77 	bl	800554c <HAL_GetTick>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	693b      	ldr	r3, [r7, #16]
 8007e62:	1ad3      	subs	r3, r2, r3
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d901      	bls.n	8007e6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007e68:	2303      	movs	r3, #3
 8007e6a:	e05c      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e6c:	4b11      	ldr	r3, [pc, #68]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d0f0      	beq.n	8007e5a <HAL_RCC_OscConfig+0x416>
 8007e78:	e054      	b.n	8007f24 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007e7a:	4b10      	ldr	r3, [pc, #64]	; (8007ebc <HAL_RCC_OscConfig+0x478>)
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007e80:	f7fd fb64 	bl	800554c <HAL_GetTick>
 8007e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e86:	e008      	b.n	8007e9a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007e88:	f7fd fb60 	bl	800554c <HAL_GetTick>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	1ad3      	subs	r3, r2, r3
 8007e92:	2b02      	cmp	r3, #2
 8007e94:	d901      	bls.n	8007e9a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007e96:	2303      	movs	r3, #3
 8007e98:	e045      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007e9a:	4b06      	ldr	r3, [pc, #24]	; (8007eb4 <HAL_RCC_OscConfig+0x470>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d1f0      	bne.n	8007e88 <HAL_RCC_OscConfig+0x444>
 8007ea6:	e03d      	b.n	8007f24 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	699b      	ldr	r3, [r3, #24]
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d107      	bne.n	8007ec0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e038      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
 8007eb4:	40023800 	.word	0x40023800
 8007eb8:	40007000 	.word	0x40007000
 8007ebc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007ec0:	4b1b      	ldr	r3, [pc, #108]	; (8007f30 <HAL_RCC_OscConfig+0x4ec>)
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	699b      	ldr	r3, [r3, #24]
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d028      	beq.n	8007f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d121      	bne.n	8007f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d11a      	bne.n	8007f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007eea:	68fa      	ldr	r2, [r7, #12]
 8007eec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007ef0:	4013      	ands	r3, r2
 8007ef2:	687a      	ldr	r2, [r7, #4]
 8007ef4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007ef6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d111      	bne.n	8007f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f06:	085b      	lsrs	r3, r3, #1
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d107      	bne.n	8007f20 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f1a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007f1c:	429a      	cmp	r2, r3
 8007f1e:	d001      	beq.n	8007f24 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	e000      	b.n	8007f26 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3718      	adds	r7, #24
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	bf00      	nop
 8007f30:	40023800 	.word	0x40023800

08007f34 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b084      	sub	sp, #16
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d101      	bne.n	8007f48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e0cc      	b.n	80080e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007f48:	4b68      	ldr	r3, [pc, #416]	; (80080ec <HAL_RCC_ClockConfig+0x1b8>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f003 0307 	and.w	r3, r3, #7
 8007f50:	683a      	ldr	r2, [r7, #0]
 8007f52:	429a      	cmp	r2, r3
 8007f54:	d90c      	bls.n	8007f70 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f56:	4b65      	ldr	r3, [pc, #404]	; (80080ec <HAL_RCC_ClockConfig+0x1b8>)
 8007f58:	683a      	ldr	r2, [r7, #0]
 8007f5a:	b2d2      	uxtb	r2, r2
 8007f5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f5e:	4b63      	ldr	r3, [pc, #396]	; (80080ec <HAL_RCC_ClockConfig+0x1b8>)
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f003 0307 	and.w	r3, r3, #7
 8007f66:	683a      	ldr	r2, [r7, #0]
 8007f68:	429a      	cmp	r2, r3
 8007f6a:	d001      	beq.n	8007f70 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007f6c:	2301      	movs	r3, #1
 8007f6e:	e0b8      	b.n	80080e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f003 0302 	and.w	r3, r3, #2
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d020      	beq.n	8007fbe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f003 0304 	and.w	r3, r3, #4
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d005      	beq.n	8007f94 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007f88:	4b59      	ldr	r3, [pc, #356]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	4a58      	ldr	r2, [pc, #352]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007f8e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007f92:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 0308 	and.w	r3, r3, #8
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d005      	beq.n	8007fac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007fa0:	4b53      	ldr	r3, [pc, #332]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007fa2:	689b      	ldr	r3, [r3, #8]
 8007fa4:	4a52      	ldr	r2, [pc, #328]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007fa6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007faa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007fac:	4b50      	ldr	r3, [pc, #320]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007fae:	689b      	ldr	r3, [r3, #8]
 8007fb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	494d      	ldr	r1, [pc, #308]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f003 0301 	and.w	r3, r3, #1
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d044      	beq.n	8008054 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d107      	bne.n	8007fe2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007fd2:	4b47      	ldr	r3, [pc, #284]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d119      	bne.n	8008012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	e07f      	b.n	80080e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	2b02      	cmp	r3, #2
 8007fe8:	d003      	beq.n	8007ff2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007fee:	2b03      	cmp	r3, #3
 8007ff0:	d107      	bne.n	8008002 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ff2:	4b3f      	ldr	r3, [pc, #252]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d109      	bne.n	8008012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	e06f      	b.n	80080e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008002:	4b3b      	ldr	r3, [pc, #236]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f003 0302 	and.w	r3, r3, #2
 800800a:	2b00      	cmp	r3, #0
 800800c:	d101      	bne.n	8008012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e067      	b.n	80080e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008012:	4b37      	ldr	r3, [pc, #220]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	f023 0203 	bic.w	r2, r3, #3
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	4934      	ldr	r1, [pc, #208]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008020:	4313      	orrs	r3, r2
 8008022:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008024:	f7fd fa92 	bl	800554c <HAL_GetTick>
 8008028:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800802a:	e00a      	b.n	8008042 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800802c:	f7fd fa8e 	bl	800554c <HAL_GetTick>
 8008030:	4602      	mov	r2, r0
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	1ad3      	subs	r3, r2, r3
 8008036:	f241 3288 	movw	r2, #5000	; 0x1388
 800803a:	4293      	cmp	r3, r2
 800803c:	d901      	bls.n	8008042 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800803e:	2303      	movs	r3, #3
 8008040:	e04f      	b.n	80080e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008042:	4b2b      	ldr	r3, [pc, #172]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008044:	689b      	ldr	r3, [r3, #8]
 8008046:	f003 020c 	and.w	r2, r3, #12
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	685b      	ldr	r3, [r3, #4]
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	429a      	cmp	r2, r3
 8008052:	d1eb      	bne.n	800802c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008054:	4b25      	ldr	r3, [pc, #148]	; (80080ec <HAL_RCC_ClockConfig+0x1b8>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f003 0307 	and.w	r3, r3, #7
 800805c:	683a      	ldr	r2, [r7, #0]
 800805e:	429a      	cmp	r2, r3
 8008060:	d20c      	bcs.n	800807c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008062:	4b22      	ldr	r3, [pc, #136]	; (80080ec <HAL_RCC_ClockConfig+0x1b8>)
 8008064:	683a      	ldr	r2, [r7, #0]
 8008066:	b2d2      	uxtb	r2, r2
 8008068:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800806a:	4b20      	ldr	r3, [pc, #128]	; (80080ec <HAL_RCC_ClockConfig+0x1b8>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f003 0307 	and.w	r3, r3, #7
 8008072:	683a      	ldr	r2, [r7, #0]
 8008074:	429a      	cmp	r2, r3
 8008076:	d001      	beq.n	800807c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008078:	2301      	movs	r3, #1
 800807a:	e032      	b.n	80080e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f003 0304 	and.w	r3, r3, #4
 8008084:	2b00      	cmp	r3, #0
 8008086:	d008      	beq.n	800809a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008088:	4b19      	ldr	r3, [pc, #100]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 800808a:	689b      	ldr	r3, [r3, #8]
 800808c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	68db      	ldr	r3, [r3, #12]
 8008094:	4916      	ldr	r1, [pc, #88]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 8008096:	4313      	orrs	r3, r2
 8008098:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f003 0308 	and.w	r3, r3, #8
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d009      	beq.n	80080ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80080a6:	4b12      	ldr	r3, [pc, #72]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	00db      	lsls	r3, r3, #3
 80080b4:	490e      	ldr	r1, [pc, #56]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 80080b6:	4313      	orrs	r3, r2
 80080b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80080ba:	f000 f821 	bl	8008100 <HAL_RCC_GetSysClockFreq>
 80080be:	4602      	mov	r2, r0
 80080c0:	4b0b      	ldr	r3, [pc, #44]	; (80080f0 <HAL_RCC_ClockConfig+0x1bc>)
 80080c2:	689b      	ldr	r3, [r3, #8]
 80080c4:	091b      	lsrs	r3, r3, #4
 80080c6:	f003 030f 	and.w	r3, r3, #15
 80080ca:	490a      	ldr	r1, [pc, #40]	; (80080f4 <HAL_RCC_ClockConfig+0x1c0>)
 80080cc:	5ccb      	ldrb	r3, [r1, r3]
 80080ce:	fa22 f303 	lsr.w	r3, r2, r3
 80080d2:	4a09      	ldr	r2, [pc, #36]	; (80080f8 <HAL_RCC_ClockConfig+0x1c4>)
 80080d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80080d6:	4b09      	ldr	r3, [pc, #36]	; (80080fc <HAL_RCC_ClockConfig+0x1c8>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4618      	mov	r0, r3
 80080dc:	f7fd f9f2 	bl	80054c4 <HAL_InitTick>

  return HAL_OK;
 80080e0:	2300      	movs	r3, #0
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3710      	adds	r7, #16
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop
 80080ec:	40023c00 	.word	0x40023c00
 80080f0:	40023800 	.word	0x40023800
 80080f4:	08015590 	.word	0x08015590
 80080f8:	2000000c 	.word	0x2000000c
 80080fc:	20000010 	.word	0x20000010

08008100 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008100:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008104:	b094      	sub	sp, #80	; 0x50
 8008106:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008108:	2300      	movs	r3, #0
 800810a:	647b      	str	r3, [r7, #68]	; 0x44
 800810c:	2300      	movs	r3, #0
 800810e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008110:	2300      	movs	r3, #0
 8008112:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008114:	2300      	movs	r3, #0
 8008116:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008118:	4b79      	ldr	r3, [pc, #484]	; (8008300 <HAL_RCC_GetSysClockFreq+0x200>)
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	f003 030c 	and.w	r3, r3, #12
 8008120:	2b08      	cmp	r3, #8
 8008122:	d00d      	beq.n	8008140 <HAL_RCC_GetSysClockFreq+0x40>
 8008124:	2b08      	cmp	r3, #8
 8008126:	f200 80e1 	bhi.w	80082ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800812a:	2b00      	cmp	r3, #0
 800812c:	d002      	beq.n	8008134 <HAL_RCC_GetSysClockFreq+0x34>
 800812e:	2b04      	cmp	r3, #4
 8008130:	d003      	beq.n	800813a <HAL_RCC_GetSysClockFreq+0x3a>
 8008132:	e0db      	b.n	80082ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008134:	4b73      	ldr	r3, [pc, #460]	; (8008304 <HAL_RCC_GetSysClockFreq+0x204>)
 8008136:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008138:	e0db      	b.n	80082f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800813a:	4b73      	ldr	r3, [pc, #460]	; (8008308 <HAL_RCC_GetSysClockFreq+0x208>)
 800813c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800813e:	e0d8      	b.n	80082f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008140:	4b6f      	ldr	r3, [pc, #444]	; (8008300 <HAL_RCC_GetSysClockFreq+0x200>)
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008148:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800814a:	4b6d      	ldr	r3, [pc, #436]	; (8008300 <HAL_RCC_GetSysClockFreq+0x200>)
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008152:	2b00      	cmp	r3, #0
 8008154:	d063      	beq.n	800821e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008156:	4b6a      	ldr	r3, [pc, #424]	; (8008300 <HAL_RCC_GetSysClockFreq+0x200>)
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	099b      	lsrs	r3, r3, #6
 800815c:	2200      	movs	r2, #0
 800815e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008160:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008164:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008168:	633b      	str	r3, [r7, #48]	; 0x30
 800816a:	2300      	movs	r3, #0
 800816c:	637b      	str	r3, [r7, #52]	; 0x34
 800816e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008172:	4622      	mov	r2, r4
 8008174:	462b      	mov	r3, r5
 8008176:	f04f 0000 	mov.w	r0, #0
 800817a:	f04f 0100 	mov.w	r1, #0
 800817e:	0159      	lsls	r1, r3, #5
 8008180:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008184:	0150      	lsls	r0, r2, #5
 8008186:	4602      	mov	r2, r0
 8008188:	460b      	mov	r3, r1
 800818a:	4621      	mov	r1, r4
 800818c:	1a51      	subs	r1, r2, r1
 800818e:	6139      	str	r1, [r7, #16]
 8008190:	4629      	mov	r1, r5
 8008192:	eb63 0301 	sbc.w	r3, r3, r1
 8008196:	617b      	str	r3, [r7, #20]
 8008198:	f04f 0200 	mov.w	r2, #0
 800819c:	f04f 0300 	mov.w	r3, #0
 80081a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80081a4:	4659      	mov	r1, fp
 80081a6:	018b      	lsls	r3, r1, #6
 80081a8:	4651      	mov	r1, sl
 80081aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80081ae:	4651      	mov	r1, sl
 80081b0:	018a      	lsls	r2, r1, #6
 80081b2:	4651      	mov	r1, sl
 80081b4:	ebb2 0801 	subs.w	r8, r2, r1
 80081b8:	4659      	mov	r1, fp
 80081ba:	eb63 0901 	sbc.w	r9, r3, r1
 80081be:	f04f 0200 	mov.w	r2, #0
 80081c2:	f04f 0300 	mov.w	r3, #0
 80081c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80081ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80081ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80081d2:	4690      	mov	r8, r2
 80081d4:	4699      	mov	r9, r3
 80081d6:	4623      	mov	r3, r4
 80081d8:	eb18 0303 	adds.w	r3, r8, r3
 80081dc:	60bb      	str	r3, [r7, #8]
 80081de:	462b      	mov	r3, r5
 80081e0:	eb49 0303 	adc.w	r3, r9, r3
 80081e4:	60fb      	str	r3, [r7, #12]
 80081e6:	f04f 0200 	mov.w	r2, #0
 80081ea:	f04f 0300 	mov.w	r3, #0
 80081ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80081f2:	4629      	mov	r1, r5
 80081f4:	024b      	lsls	r3, r1, #9
 80081f6:	4621      	mov	r1, r4
 80081f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80081fc:	4621      	mov	r1, r4
 80081fe:	024a      	lsls	r2, r1, #9
 8008200:	4610      	mov	r0, r2
 8008202:	4619      	mov	r1, r3
 8008204:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008206:	2200      	movs	r2, #0
 8008208:	62bb      	str	r3, [r7, #40]	; 0x28
 800820a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800820c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008210:	f7f8 fd3a 	bl	8000c88 <__aeabi_uldivmod>
 8008214:	4602      	mov	r2, r0
 8008216:	460b      	mov	r3, r1
 8008218:	4613      	mov	r3, r2
 800821a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800821c:	e058      	b.n	80082d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800821e:	4b38      	ldr	r3, [pc, #224]	; (8008300 <HAL_RCC_GetSysClockFreq+0x200>)
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	099b      	lsrs	r3, r3, #6
 8008224:	2200      	movs	r2, #0
 8008226:	4618      	mov	r0, r3
 8008228:	4611      	mov	r1, r2
 800822a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800822e:	623b      	str	r3, [r7, #32]
 8008230:	2300      	movs	r3, #0
 8008232:	627b      	str	r3, [r7, #36]	; 0x24
 8008234:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008238:	4642      	mov	r2, r8
 800823a:	464b      	mov	r3, r9
 800823c:	f04f 0000 	mov.w	r0, #0
 8008240:	f04f 0100 	mov.w	r1, #0
 8008244:	0159      	lsls	r1, r3, #5
 8008246:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800824a:	0150      	lsls	r0, r2, #5
 800824c:	4602      	mov	r2, r0
 800824e:	460b      	mov	r3, r1
 8008250:	4641      	mov	r1, r8
 8008252:	ebb2 0a01 	subs.w	sl, r2, r1
 8008256:	4649      	mov	r1, r9
 8008258:	eb63 0b01 	sbc.w	fp, r3, r1
 800825c:	f04f 0200 	mov.w	r2, #0
 8008260:	f04f 0300 	mov.w	r3, #0
 8008264:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008268:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800826c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008270:	ebb2 040a 	subs.w	r4, r2, sl
 8008274:	eb63 050b 	sbc.w	r5, r3, fp
 8008278:	f04f 0200 	mov.w	r2, #0
 800827c:	f04f 0300 	mov.w	r3, #0
 8008280:	00eb      	lsls	r3, r5, #3
 8008282:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008286:	00e2      	lsls	r2, r4, #3
 8008288:	4614      	mov	r4, r2
 800828a:	461d      	mov	r5, r3
 800828c:	4643      	mov	r3, r8
 800828e:	18e3      	adds	r3, r4, r3
 8008290:	603b      	str	r3, [r7, #0]
 8008292:	464b      	mov	r3, r9
 8008294:	eb45 0303 	adc.w	r3, r5, r3
 8008298:	607b      	str	r3, [r7, #4]
 800829a:	f04f 0200 	mov.w	r2, #0
 800829e:	f04f 0300 	mov.w	r3, #0
 80082a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80082a6:	4629      	mov	r1, r5
 80082a8:	028b      	lsls	r3, r1, #10
 80082aa:	4621      	mov	r1, r4
 80082ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80082b0:	4621      	mov	r1, r4
 80082b2:	028a      	lsls	r2, r1, #10
 80082b4:	4610      	mov	r0, r2
 80082b6:	4619      	mov	r1, r3
 80082b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80082ba:	2200      	movs	r2, #0
 80082bc:	61bb      	str	r3, [r7, #24]
 80082be:	61fa      	str	r2, [r7, #28]
 80082c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80082c4:	f7f8 fce0 	bl	8000c88 <__aeabi_uldivmod>
 80082c8:	4602      	mov	r2, r0
 80082ca:	460b      	mov	r3, r1
 80082cc:	4613      	mov	r3, r2
 80082ce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80082d0:	4b0b      	ldr	r3, [pc, #44]	; (8008300 <HAL_RCC_GetSysClockFreq+0x200>)
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	0c1b      	lsrs	r3, r3, #16
 80082d6:	f003 0303 	and.w	r3, r3, #3
 80082da:	3301      	adds	r3, #1
 80082dc:	005b      	lsls	r3, r3, #1
 80082de:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80082e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80082e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80082e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80082e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80082ea:	e002      	b.n	80082f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80082ec:	4b05      	ldr	r3, [pc, #20]	; (8008304 <HAL_RCC_GetSysClockFreq+0x204>)
 80082ee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80082f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80082f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80082f4:	4618      	mov	r0, r3
 80082f6:	3750      	adds	r7, #80	; 0x50
 80082f8:	46bd      	mov	sp, r7
 80082fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082fe:	bf00      	nop
 8008300:	40023800 	.word	0x40023800
 8008304:	00f42400 	.word	0x00f42400
 8008308:	007a1200 	.word	0x007a1200

0800830c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800830c:	b480      	push	{r7}
 800830e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008310:	4b03      	ldr	r3, [pc, #12]	; (8008320 <HAL_RCC_GetHCLKFreq+0x14>)
 8008312:	681b      	ldr	r3, [r3, #0]
}
 8008314:	4618      	mov	r0, r3
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr
 800831e:	bf00      	nop
 8008320:	2000000c 	.word	0x2000000c

08008324 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008324:	b580      	push	{r7, lr}
 8008326:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008328:	f7ff fff0 	bl	800830c <HAL_RCC_GetHCLKFreq>
 800832c:	4602      	mov	r2, r0
 800832e:	4b05      	ldr	r3, [pc, #20]	; (8008344 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008330:	689b      	ldr	r3, [r3, #8]
 8008332:	0a9b      	lsrs	r3, r3, #10
 8008334:	f003 0307 	and.w	r3, r3, #7
 8008338:	4903      	ldr	r1, [pc, #12]	; (8008348 <HAL_RCC_GetPCLK1Freq+0x24>)
 800833a:	5ccb      	ldrb	r3, [r1, r3]
 800833c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008340:	4618      	mov	r0, r3
 8008342:	bd80      	pop	{r7, pc}
 8008344:	40023800 	.word	0x40023800
 8008348:	080155a0 	.word	0x080155a0

0800834c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800834c:	b580      	push	{r7, lr}
 800834e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008350:	f7ff ffdc 	bl	800830c <HAL_RCC_GetHCLKFreq>
 8008354:	4602      	mov	r2, r0
 8008356:	4b05      	ldr	r3, [pc, #20]	; (800836c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008358:	689b      	ldr	r3, [r3, #8]
 800835a:	0b5b      	lsrs	r3, r3, #13
 800835c:	f003 0307 	and.w	r3, r3, #7
 8008360:	4903      	ldr	r1, [pc, #12]	; (8008370 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008362:	5ccb      	ldrb	r3, [r1, r3]
 8008364:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008368:	4618      	mov	r0, r3
 800836a:	bd80      	pop	{r7, pc}
 800836c:	40023800 	.word	0x40023800
 8008370:	080155a0 	.word	0x080155a0

08008374 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b082      	sub	sp, #8
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d101      	bne.n	8008386 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008382:	2301      	movs	r3, #1
 8008384:	e07b      	b.n	800847e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800838a:	2b00      	cmp	r3, #0
 800838c:	d108      	bne.n	80083a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	685b      	ldr	r3, [r3, #4]
 8008392:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008396:	d009      	beq.n	80083ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	61da      	str	r2, [r3, #28]
 800839e:	e005      	b.n	80083ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2200      	movs	r2, #0
 80083a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80083b8:	b2db      	uxtb	r3, r3
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d106      	bne.n	80083cc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2200      	movs	r2, #0
 80083c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f7fb fc4e 	bl	8003c68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	2202      	movs	r2, #2
 80083d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	681a      	ldr	r2, [r3, #0]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083e2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80083f4:	431a      	orrs	r2, r3
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083fe:	431a      	orrs	r2, r3
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	691b      	ldr	r3, [r3, #16]
 8008404:	f003 0302 	and.w	r3, r3, #2
 8008408:	431a      	orrs	r2, r3
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	695b      	ldr	r3, [r3, #20]
 800840e:	f003 0301 	and.w	r3, r3, #1
 8008412:	431a      	orrs	r2, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	699b      	ldr	r3, [r3, #24]
 8008418:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800841c:	431a      	orrs	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	69db      	ldr	r3, [r3, #28]
 8008422:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008426:	431a      	orrs	r2, r3
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6a1b      	ldr	r3, [r3, #32]
 800842c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008430:	ea42 0103 	orr.w	r1, r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008438:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	430a      	orrs	r2, r1
 8008442:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	699b      	ldr	r3, [r3, #24]
 8008448:	0c1b      	lsrs	r3, r3, #16
 800844a:	f003 0104 	and.w	r1, r3, #4
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008452:	f003 0210 	and.w	r2, r3, #16
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	430a      	orrs	r2, r1
 800845c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	69da      	ldr	r2, [r3, #28]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800846c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2200      	movs	r2, #0
 8008472:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2201      	movs	r2, #1
 8008478:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800847c:	2300      	movs	r3, #0
}
 800847e:	4618      	mov	r0, r3
 8008480:	3708      	adds	r7, #8
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}

08008486 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008486:	b580      	push	{r7, lr}
 8008488:	b088      	sub	sp, #32
 800848a:	af00      	add	r7, sp, #0
 800848c:	60f8      	str	r0, [r7, #12]
 800848e:	60b9      	str	r1, [r7, #8]
 8008490:	603b      	str	r3, [r7, #0]
 8008492:	4613      	mov	r3, r2
 8008494:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008496:	2300      	movs	r3, #0
 8008498:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d101      	bne.n	80084a8 <HAL_SPI_Transmit+0x22>
 80084a4:	2302      	movs	r3, #2
 80084a6:	e126      	b.n	80086f6 <HAL_SPI_Transmit+0x270>
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80084b0:	f7fd f84c 	bl	800554c <HAL_GetTick>
 80084b4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80084b6:	88fb      	ldrh	r3, [r7, #6]
 80084b8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80084c0:	b2db      	uxtb	r3, r3
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d002      	beq.n	80084cc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80084c6:	2302      	movs	r3, #2
 80084c8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80084ca:	e10b      	b.n	80086e4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d002      	beq.n	80084d8 <HAL_SPI_Transmit+0x52>
 80084d2:	88fb      	ldrh	r3, [r7, #6]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d102      	bne.n	80084de <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80084d8:	2301      	movs	r3, #1
 80084da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80084dc:	e102      	b.n	80086e4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	2203      	movs	r2, #3
 80084e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2200      	movs	r2, #0
 80084ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	68ba      	ldr	r2, [r7, #8]
 80084f0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	88fa      	ldrh	r2, [r7, #6]
 80084f6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	88fa      	ldrh	r2, [r7, #6]
 80084fc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	2200      	movs	r2, #0
 8008502:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	2200      	movs	r2, #0
 8008508:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2200      	movs	r2, #0
 800850e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2200      	movs	r2, #0
 8008514:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2200      	movs	r2, #0
 800851a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	689b      	ldr	r3, [r3, #8]
 8008520:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008524:	d10f      	bne.n	8008546 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	681a      	ldr	r2, [r3, #0]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008534:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	681a      	ldr	r2, [r3, #0]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008544:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008550:	2b40      	cmp	r3, #64	; 0x40
 8008552:	d007      	beq.n	8008564 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008562:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	68db      	ldr	r3, [r3, #12]
 8008568:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800856c:	d14b      	bne.n	8008606 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d002      	beq.n	800857c <HAL_SPI_Transmit+0xf6>
 8008576:	8afb      	ldrh	r3, [r7, #22]
 8008578:	2b01      	cmp	r3, #1
 800857a:	d13e      	bne.n	80085fa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008580:	881a      	ldrh	r2, [r3, #0]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800858c:	1c9a      	adds	r2, r3, #2
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008596:	b29b      	uxth	r3, r3
 8008598:	3b01      	subs	r3, #1
 800859a:	b29a      	uxth	r2, r3
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80085a0:	e02b      	b.n	80085fa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	f003 0302 	and.w	r3, r3, #2
 80085ac:	2b02      	cmp	r3, #2
 80085ae:	d112      	bne.n	80085d6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085b4:	881a      	ldrh	r2, [r3, #0]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085c0:	1c9a      	adds	r2, r3, #2
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085ca:	b29b      	uxth	r3, r3
 80085cc:	3b01      	subs	r3, #1
 80085ce:	b29a      	uxth	r2, r3
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	86da      	strh	r2, [r3, #54]	; 0x36
 80085d4:	e011      	b.n	80085fa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80085d6:	f7fc ffb9 	bl	800554c <HAL_GetTick>
 80085da:	4602      	mov	r2, r0
 80085dc:	69bb      	ldr	r3, [r7, #24]
 80085de:	1ad3      	subs	r3, r2, r3
 80085e0:	683a      	ldr	r2, [r7, #0]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d803      	bhi.n	80085ee <HAL_SPI_Transmit+0x168>
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085ec:	d102      	bne.n	80085f4 <HAL_SPI_Transmit+0x16e>
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d102      	bne.n	80085fa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80085f4:	2303      	movs	r3, #3
 80085f6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80085f8:	e074      	b.n	80086e4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085fe:	b29b      	uxth	r3, r3
 8008600:	2b00      	cmp	r3, #0
 8008602:	d1ce      	bne.n	80085a2 <HAL_SPI_Transmit+0x11c>
 8008604:	e04c      	b.n	80086a0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	685b      	ldr	r3, [r3, #4]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d002      	beq.n	8008614 <HAL_SPI_Transmit+0x18e>
 800860e:	8afb      	ldrh	r3, [r7, #22]
 8008610:	2b01      	cmp	r3, #1
 8008612:	d140      	bne.n	8008696 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	330c      	adds	r3, #12
 800861e:	7812      	ldrb	r2, [r2, #0]
 8008620:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008626:	1c5a      	adds	r2, r3, #1
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008630:	b29b      	uxth	r3, r3
 8008632:	3b01      	subs	r3, #1
 8008634:	b29a      	uxth	r2, r3
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800863a:	e02c      	b.n	8008696 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	689b      	ldr	r3, [r3, #8]
 8008642:	f003 0302 	and.w	r3, r3, #2
 8008646:	2b02      	cmp	r3, #2
 8008648:	d113      	bne.n	8008672 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	330c      	adds	r3, #12
 8008654:	7812      	ldrb	r2, [r2, #0]
 8008656:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800865c:	1c5a      	adds	r2, r3, #1
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008666:	b29b      	uxth	r3, r3
 8008668:	3b01      	subs	r3, #1
 800866a:	b29a      	uxth	r2, r3
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	86da      	strh	r2, [r3, #54]	; 0x36
 8008670:	e011      	b.n	8008696 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008672:	f7fc ff6b 	bl	800554c <HAL_GetTick>
 8008676:	4602      	mov	r2, r0
 8008678:	69bb      	ldr	r3, [r7, #24]
 800867a:	1ad3      	subs	r3, r2, r3
 800867c:	683a      	ldr	r2, [r7, #0]
 800867e:	429a      	cmp	r2, r3
 8008680:	d803      	bhi.n	800868a <HAL_SPI_Transmit+0x204>
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008688:	d102      	bne.n	8008690 <HAL_SPI_Transmit+0x20a>
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d102      	bne.n	8008696 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8008690:	2303      	movs	r3, #3
 8008692:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008694:	e026      	b.n	80086e4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800869a:	b29b      	uxth	r3, r3
 800869c:	2b00      	cmp	r3, #0
 800869e:	d1cd      	bne.n	800863c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80086a0:	69ba      	ldr	r2, [r7, #24]
 80086a2:	6839      	ldr	r1, [r7, #0]
 80086a4:	68f8      	ldr	r0, [r7, #12]
 80086a6:	f000 fa63 	bl	8008b70 <SPI_EndRxTxTransaction>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d002      	beq.n	80086b6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2220      	movs	r2, #32
 80086b4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d10a      	bne.n	80086d4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80086be:	2300      	movs	r3, #0
 80086c0:	613b      	str	r3, [r7, #16]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	68db      	ldr	r3, [r3, #12]
 80086c8:	613b      	str	r3, [r7, #16]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	689b      	ldr	r3, [r3, #8]
 80086d0:	613b      	str	r3, [r7, #16]
 80086d2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d002      	beq.n	80086e2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80086dc:	2301      	movs	r3, #1
 80086de:	77fb      	strb	r3, [r7, #31]
 80086e0:	e000      	b.n	80086e4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80086e2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2201      	movs	r2, #1
 80086e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2200      	movs	r2, #0
 80086f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80086f4:	7ffb      	ldrb	r3, [r7, #31]
}
 80086f6:	4618      	mov	r0, r3
 80086f8:	3720      	adds	r7, #32
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b08c      	sub	sp, #48	; 0x30
 8008702:	af00      	add	r7, sp, #0
 8008704:	60f8      	str	r0, [r7, #12]
 8008706:	60b9      	str	r1, [r7, #8]
 8008708:	607a      	str	r2, [r7, #4]
 800870a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800870c:	2301      	movs	r3, #1
 800870e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008710:	2300      	movs	r3, #0
 8008712:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800871c:	2b01      	cmp	r3, #1
 800871e:	d101      	bne.n	8008724 <HAL_SPI_TransmitReceive+0x26>
 8008720:	2302      	movs	r3, #2
 8008722:	e18a      	b.n	8008a3a <HAL_SPI_TransmitReceive+0x33c>
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800872c:	f7fc ff0e 	bl	800554c <HAL_GetTick>
 8008730:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008738:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	685b      	ldr	r3, [r3, #4]
 8008740:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008742:	887b      	ldrh	r3, [r7, #2]
 8008744:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008746:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800874a:	2b01      	cmp	r3, #1
 800874c:	d00f      	beq.n	800876e <HAL_SPI_TransmitReceive+0x70>
 800874e:	69fb      	ldr	r3, [r7, #28]
 8008750:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008754:	d107      	bne.n	8008766 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	689b      	ldr	r3, [r3, #8]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d103      	bne.n	8008766 <HAL_SPI_TransmitReceive+0x68>
 800875e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008762:	2b04      	cmp	r3, #4
 8008764:	d003      	beq.n	800876e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008766:	2302      	movs	r3, #2
 8008768:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800876c:	e15b      	b.n	8008a26 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d005      	beq.n	8008780 <HAL_SPI_TransmitReceive+0x82>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2b00      	cmp	r3, #0
 8008778:	d002      	beq.n	8008780 <HAL_SPI_TransmitReceive+0x82>
 800877a:	887b      	ldrh	r3, [r7, #2]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d103      	bne.n	8008788 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008780:	2301      	movs	r3, #1
 8008782:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008786:	e14e      	b.n	8008a26 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800878e:	b2db      	uxtb	r3, r3
 8008790:	2b04      	cmp	r3, #4
 8008792:	d003      	beq.n	800879c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2205      	movs	r2, #5
 8008798:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2200      	movs	r2, #0
 80087a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	687a      	ldr	r2, [r7, #4]
 80087a6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	887a      	ldrh	r2, [r7, #2]
 80087ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	887a      	ldrh	r2, [r7, #2]
 80087b2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	68ba      	ldr	r2, [r7, #8]
 80087b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	887a      	ldrh	r2, [r7, #2]
 80087be:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	887a      	ldrh	r2, [r7, #2]
 80087c4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	2200      	movs	r2, #0
 80087ca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2200      	movs	r2, #0
 80087d0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087dc:	2b40      	cmp	r3, #64	; 0x40
 80087de:	d007      	beq.n	80087f0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	681a      	ldr	r2, [r3, #0]
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80087ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	68db      	ldr	r3, [r3, #12]
 80087f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80087f8:	d178      	bne.n	80088ec <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d002      	beq.n	8008808 <HAL_SPI_TransmitReceive+0x10a>
 8008802:	8b7b      	ldrh	r3, [r7, #26]
 8008804:	2b01      	cmp	r3, #1
 8008806:	d166      	bne.n	80088d6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800880c:	881a      	ldrh	r2, [r3, #0]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008818:	1c9a      	adds	r2, r3, #2
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008822:	b29b      	uxth	r3, r3
 8008824:	3b01      	subs	r3, #1
 8008826:	b29a      	uxth	r2, r3
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800882c:	e053      	b.n	80088d6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	689b      	ldr	r3, [r3, #8]
 8008834:	f003 0302 	and.w	r3, r3, #2
 8008838:	2b02      	cmp	r3, #2
 800883a:	d11b      	bne.n	8008874 <HAL_SPI_TransmitReceive+0x176>
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008840:	b29b      	uxth	r3, r3
 8008842:	2b00      	cmp	r3, #0
 8008844:	d016      	beq.n	8008874 <HAL_SPI_TransmitReceive+0x176>
 8008846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008848:	2b01      	cmp	r3, #1
 800884a:	d113      	bne.n	8008874 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008850:	881a      	ldrh	r2, [r3, #0]
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800885c:	1c9a      	adds	r2, r3, #2
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008866:	b29b      	uxth	r3, r3
 8008868:	3b01      	subs	r3, #1
 800886a:	b29a      	uxth	r2, r3
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008870:	2300      	movs	r3, #0
 8008872:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	689b      	ldr	r3, [r3, #8]
 800887a:	f003 0301 	and.w	r3, r3, #1
 800887e:	2b01      	cmp	r3, #1
 8008880:	d119      	bne.n	80088b6 <HAL_SPI_TransmitReceive+0x1b8>
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008886:	b29b      	uxth	r3, r3
 8008888:	2b00      	cmp	r3, #0
 800888a:	d014      	beq.n	80088b6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	68da      	ldr	r2, [r3, #12]
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008896:	b292      	uxth	r2, r2
 8008898:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800889e:	1c9a      	adds	r2, r3, #2
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80088a8:	b29b      	uxth	r3, r3
 80088aa:	3b01      	subs	r3, #1
 80088ac:	b29a      	uxth	r2, r3
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80088b2:	2301      	movs	r3, #1
 80088b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80088b6:	f7fc fe49 	bl	800554c <HAL_GetTick>
 80088ba:	4602      	mov	r2, r0
 80088bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088be:	1ad3      	subs	r3, r2, r3
 80088c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d807      	bhi.n	80088d6 <HAL_SPI_TransmitReceive+0x1d8>
 80088c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088cc:	d003      	beq.n	80088d6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80088ce:	2303      	movs	r3, #3
 80088d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80088d4:	e0a7      	b.n	8008a26 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80088da:	b29b      	uxth	r3, r3
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d1a6      	bne.n	800882e <HAL_SPI_TransmitReceive+0x130>
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1a1      	bne.n	800882e <HAL_SPI_TransmitReceive+0x130>
 80088ea:	e07c      	b.n	80089e6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d002      	beq.n	80088fa <HAL_SPI_TransmitReceive+0x1fc>
 80088f4:	8b7b      	ldrh	r3, [r7, #26]
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d16b      	bne.n	80089d2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	330c      	adds	r3, #12
 8008904:	7812      	ldrb	r2, [r2, #0]
 8008906:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800890c:	1c5a      	adds	r2, r3, #1
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008916:	b29b      	uxth	r3, r3
 8008918:	3b01      	subs	r3, #1
 800891a:	b29a      	uxth	r2, r3
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008920:	e057      	b.n	80089d2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	f003 0302 	and.w	r3, r3, #2
 800892c:	2b02      	cmp	r3, #2
 800892e:	d11c      	bne.n	800896a <HAL_SPI_TransmitReceive+0x26c>
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008934:	b29b      	uxth	r3, r3
 8008936:	2b00      	cmp	r3, #0
 8008938:	d017      	beq.n	800896a <HAL_SPI_TransmitReceive+0x26c>
 800893a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800893c:	2b01      	cmp	r3, #1
 800893e:	d114      	bne.n	800896a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	330c      	adds	r3, #12
 800894a:	7812      	ldrb	r2, [r2, #0]
 800894c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008952:	1c5a      	adds	r2, r3, #1
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800895c:	b29b      	uxth	r3, r3
 800895e:	3b01      	subs	r3, #1
 8008960:	b29a      	uxth	r2, r3
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008966:	2300      	movs	r3, #0
 8008968:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	f003 0301 	and.w	r3, r3, #1
 8008974:	2b01      	cmp	r3, #1
 8008976:	d119      	bne.n	80089ac <HAL_SPI_TransmitReceive+0x2ae>
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800897c:	b29b      	uxth	r3, r3
 800897e:	2b00      	cmp	r3, #0
 8008980:	d014      	beq.n	80089ac <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	68da      	ldr	r2, [r3, #12]
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800898c:	b2d2      	uxtb	r2, r2
 800898e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008994:	1c5a      	adds	r2, r3, #1
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800899e:	b29b      	uxth	r3, r3
 80089a0:	3b01      	subs	r3, #1
 80089a2:	b29a      	uxth	r2, r3
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80089a8:	2301      	movs	r3, #1
 80089aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80089ac:	f7fc fdce 	bl	800554c <HAL_GetTick>
 80089b0:	4602      	mov	r2, r0
 80089b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b4:	1ad3      	subs	r3, r2, r3
 80089b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d803      	bhi.n	80089c4 <HAL_SPI_TransmitReceive+0x2c6>
 80089bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089c2:	d102      	bne.n	80089ca <HAL_SPI_TransmitReceive+0x2cc>
 80089c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d103      	bne.n	80089d2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80089ca:	2303      	movs	r3, #3
 80089cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80089d0:	e029      	b.n	8008a26 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089d6:	b29b      	uxth	r3, r3
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d1a2      	bne.n	8008922 <HAL_SPI_TransmitReceive+0x224>
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089e0:	b29b      	uxth	r3, r3
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d19d      	bne.n	8008922 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80089e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089e8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80089ea:	68f8      	ldr	r0, [r7, #12]
 80089ec:	f000 f8c0 	bl	8008b70 <SPI_EndRxTxTransaction>
 80089f0:	4603      	mov	r3, r0
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d006      	beq.n	8008a04 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80089f6:	2301      	movs	r3, #1
 80089f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2220      	movs	r2, #32
 8008a00:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8008a02:	e010      	b.n	8008a26 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	689b      	ldr	r3, [r3, #8]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d10b      	bne.n	8008a24 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	617b      	str	r3, [r7, #20]
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	68db      	ldr	r3, [r3, #12]
 8008a16:	617b      	str	r3, [r7, #20]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	617b      	str	r3, [r7, #20]
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	e000      	b.n	8008a26 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8008a24:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	2201      	movs	r2, #1
 8008a2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2200      	movs	r2, #0
 8008a32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008a36:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	3730      	adds	r7, #48	; 0x30
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bd80      	pop	{r7, pc}

08008a42 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8008a42:	b480      	push	{r7}
 8008a44:	b083      	sub	sp, #12
 8008a46:	af00      	add	r7, sp, #0
 8008a48:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008a50:	b2db      	uxtb	r3, r3
}
 8008a52:	4618      	mov	r0, r3
 8008a54:	370c      	adds	r7, #12
 8008a56:	46bd      	mov	sp, r7
 8008a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5c:	4770      	bx	lr
	...

08008a60 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b088      	sub	sp, #32
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	60f8      	str	r0, [r7, #12]
 8008a68:	60b9      	str	r1, [r7, #8]
 8008a6a:	603b      	str	r3, [r7, #0]
 8008a6c:	4613      	mov	r3, r2
 8008a6e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008a70:	f7fc fd6c 	bl	800554c <HAL_GetTick>
 8008a74:	4602      	mov	r2, r0
 8008a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a78:	1a9b      	subs	r3, r3, r2
 8008a7a:	683a      	ldr	r2, [r7, #0]
 8008a7c:	4413      	add	r3, r2
 8008a7e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008a80:	f7fc fd64 	bl	800554c <HAL_GetTick>
 8008a84:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008a86:	4b39      	ldr	r3, [pc, #228]	; (8008b6c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	015b      	lsls	r3, r3, #5
 8008a8c:	0d1b      	lsrs	r3, r3, #20
 8008a8e:	69fa      	ldr	r2, [r7, #28]
 8008a90:	fb02 f303 	mul.w	r3, r2, r3
 8008a94:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008a96:	e054      	b.n	8008b42 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a9e:	d050      	beq.n	8008b42 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008aa0:	f7fc fd54 	bl	800554c <HAL_GetTick>
 8008aa4:	4602      	mov	r2, r0
 8008aa6:	69bb      	ldr	r3, [r7, #24]
 8008aa8:	1ad3      	subs	r3, r2, r3
 8008aaa:	69fa      	ldr	r2, [r7, #28]
 8008aac:	429a      	cmp	r2, r3
 8008aae:	d902      	bls.n	8008ab6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008ab0:	69fb      	ldr	r3, [r7, #28]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d13d      	bne.n	8008b32 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	685a      	ldr	r2, [r3, #4]
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008ac4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	685b      	ldr	r3, [r3, #4]
 8008aca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ace:	d111      	bne.n	8008af4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008ad8:	d004      	beq.n	8008ae4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ae2:	d107      	bne.n	8008af4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	681a      	ldr	r2, [r3, #0]
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008af2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008af8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008afc:	d10f      	bne.n	8008b1e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	681a      	ldr	r2, [r3, #0]
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008b0c:	601a      	str	r2, [r3, #0]
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	681a      	ldr	r2, [r3, #0]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008b1c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2201      	movs	r2, #1
 8008b22:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8008b2e:	2303      	movs	r3, #3
 8008b30:	e017      	b.n	8008b62 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d101      	bne.n	8008b3c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	689a      	ldr	r2, [r3, #8]
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	4013      	ands	r3, r2
 8008b4c:	68ba      	ldr	r2, [r7, #8]
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	bf0c      	ite	eq
 8008b52:	2301      	moveq	r3, #1
 8008b54:	2300      	movne	r3, #0
 8008b56:	b2db      	uxtb	r3, r3
 8008b58:	461a      	mov	r2, r3
 8008b5a:	79fb      	ldrb	r3, [r7, #7]
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d19b      	bne.n	8008a98 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3720      	adds	r7, #32
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
 8008b6a:	bf00      	nop
 8008b6c:	2000000c 	.word	0x2000000c

08008b70 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b088      	sub	sp, #32
 8008b74:	af02      	add	r7, sp, #8
 8008b76:	60f8      	str	r0, [r7, #12]
 8008b78:	60b9      	str	r1, [r7, #8]
 8008b7a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008b7c:	4b1b      	ldr	r3, [pc, #108]	; (8008bec <SPI_EndRxTxTransaction+0x7c>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a1b      	ldr	r2, [pc, #108]	; (8008bf0 <SPI_EndRxTxTransaction+0x80>)
 8008b82:	fba2 2303 	umull	r2, r3, r2, r3
 8008b86:	0d5b      	lsrs	r3, r3, #21
 8008b88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008b8c:	fb02 f303 	mul.w	r3, r2, r3
 8008b90:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	685b      	ldr	r3, [r3, #4]
 8008b96:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008b9a:	d112      	bne.n	8008bc2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	9300      	str	r3, [sp, #0]
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	2180      	movs	r1, #128	; 0x80
 8008ba6:	68f8      	ldr	r0, [r7, #12]
 8008ba8:	f7ff ff5a 	bl	8008a60 <SPI_WaitFlagStateUntilTimeout>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d016      	beq.n	8008be0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bb6:	f043 0220 	orr.w	r2, r3, #32
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008bbe:	2303      	movs	r3, #3
 8008bc0:	e00f      	b.n	8008be2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008bc2:	697b      	ldr	r3, [r7, #20]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d00a      	beq.n	8008bde <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008bc8:	697b      	ldr	r3, [r7, #20]
 8008bca:	3b01      	subs	r3, #1
 8008bcc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	689b      	ldr	r3, [r3, #8]
 8008bd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bd8:	2b80      	cmp	r3, #128	; 0x80
 8008bda:	d0f2      	beq.n	8008bc2 <SPI_EndRxTxTransaction+0x52>
 8008bdc:	e000      	b.n	8008be0 <SPI_EndRxTxTransaction+0x70>
        break;
 8008bde:	bf00      	nop
  }

  return HAL_OK;
 8008be0:	2300      	movs	r3, #0
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	3718      	adds	r7, #24
 8008be6:	46bd      	mov	sp, r7
 8008be8:	bd80      	pop	{r7, pc}
 8008bea:	bf00      	nop
 8008bec:	2000000c 	.word	0x2000000c
 8008bf0:	165e9f81 	.word	0x165e9f81

08008bf4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b082      	sub	sp, #8
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d101      	bne.n	8008c06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008c02:	2301      	movs	r3, #1
 8008c04:	e041      	b.n	8008c8a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c0c:	b2db      	uxtb	r3, r3
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d106      	bne.n	8008c20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f7fb f86c 	bl	8003cf8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2202      	movs	r2, #2
 8008c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	3304      	adds	r3, #4
 8008c30:	4619      	mov	r1, r3
 8008c32:	4610      	mov	r0, r2
 8008c34:	f000 fe54 	bl	80098e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2201      	movs	r2, #1
 8008c44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2201      	movs	r2, #1
 8008c4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2201      	movs	r2, #1
 8008c54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2201      	movs	r2, #1
 8008c64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2201      	movs	r2, #1
 8008c74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2201      	movs	r2, #1
 8008c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c88:	2300      	movs	r3, #0
}
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	3708      	adds	r7, #8
 8008c8e:	46bd      	mov	sp, r7
 8008c90:	bd80      	pop	{r7, pc}
	...

08008c94 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008c94:	b480      	push	{r7}
 8008c96:	b085      	sub	sp, #20
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ca2:	b2db      	uxtb	r3, r3
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	d001      	beq.n	8008cac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008ca8:	2301      	movs	r3, #1
 8008caa:	e046      	b.n	8008d3a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2202      	movs	r2, #2
 8008cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a23      	ldr	r2, [pc, #140]	; (8008d48 <HAL_TIM_Base_Start+0xb4>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d022      	beq.n	8008d04 <HAL_TIM_Base_Start+0x70>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cc6:	d01d      	beq.n	8008d04 <HAL_TIM_Base_Start+0x70>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a1f      	ldr	r2, [pc, #124]	; (8008d4c <HAL_TIM_Base_Start+0xb8>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d018      	beq.n	8008d04 <HAL_TIM_Base_Start+0x70>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a1e      	ldr	r2, [pc, #120]	; (8008d50 <HAL_TIM_Base_Start+0xbc>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d013      	beq.n	8008d04 <HAL_TIM_Base_Start+0x70>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a1c      	ldr	r2, [pc, #112]	; (8008d54 <HAL_TIM_Base_Start+0xc0>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d00e      	beq.n	8008d04 <HAL_TIM_Base_Start+0x70>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a1b      	ldr	r2, [pc, #108]	; (8008d58 <HAL_TIM_Base_Start+0xc4>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d009      	beq.n	8008d04 <HAL_TIM_Base_Start+0x70>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a19      	ldr	r2, [pc, #100]	; (8008d5c <HAL_TIM_Base_Start+0xc8>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d004      	beq.n	8008d04 <HAL_TIM_Base_Start+0x70>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4a18      	ldr	r2, [pc, #96]	; (8008d60 <HAL_TIM_Base_Start+0xcc>)
 8008d00:	4293      	cmp	r3, r2
 8008d02:	d111      	bne.n	8008d28 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	f003 0307 	and.w	r3, r3, #7
 8008d0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2b06      	cmp	r3, #6
 8008d14:	d010      	beq.n	8008d38 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	681a      	ldr	r2, [r3, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f042 0201 	orr.w	r2, r2, #1
 8008d24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008d26:	e007      	b.n	8008d38 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	681a      	ldr	r2, [r3, #0]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f042 0201 	orr.w	r2, r2, #1
 8008d36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008d38:	2300      	movs	r3, #0
}
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	3714      	adds	r7, #20
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr
 8008d46:	bf00      	nop
 8008d48:	40010000 	.word	0x40010000
 8008d4c:	40000400 	.word	0x40000400
 8008d50:	40000800 	.word	0x40000800
 8008d54:	40000c00 	.word	0x40000c00
 8008d58:	40010400 	.word	0x40010400
 8008d5c:	40014000 	.word	0x40014000
 8008d60:	40001800 	.word	0x40001800

08008d64 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b085      	sub	sp, #20
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d72:	b2db      	uxtb	r3, r3
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d001      	beq.n	8008d7c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e04e      	b.n	8008e1a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2202      	movs	r2, #2
 8008d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	68da      	ldr	r2, [r3, #12]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f042 0201 	orr.w	r2, r2, #1
 8008d92:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a23      	ldr	r2, [pc, #140]	; (8008e28 <HAL_TIM_Base_Start_IT+0xc4>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d022      	beq.n	8008de4 <HAL_TIM_Base_Start_IT+0x80>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008da6:	d01d      	beq.n	8008de4 <HAL_TIM_Base_Start_IT+0x80>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a1f      	ldr	r2, [pc, #124]	; (8008e2c <HAL_TIM_Base_Start_IT+0xc8>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d018      	beq.n	8008de4 <HAL_TIM_Base_Start_IT+0x80>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a1e      	ldr	r2, [pc, #120]	; (8008e30 <HAL_TIM_Base_Start_IT+0xcc>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d013      	beq.n	8008de4 <HAL_TIM_Base_Start_IT+0x80>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a1c      	ldr	r2, [pc, #112]	; (8008e34 <HAL_TIM_Base_Start_IT+0xd0>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d00e      	beq.n	8008de4 <HAL_TIM_Base_Start_IT+0x80>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4a1b      	ldr	r2, [pc, #108]	; (8008e38 <HAL_TIM_Base_Start_IT+0xd4>)
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d009      	beq.n	8008de4 <HAL_TIM_Base_Start_IT+0x80>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a19      	ldr	r2, [pc, #100]	; (8008e3c <HAL_TIM_Base_Start_IT+0xd8>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d004      	beq.n	8008de4 <HAL_TIM_Base_Start_IT+0x80>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a18      	ldr	r2, [pc, #96]	; (8008e40 <HAL_TIM_Base_Start_IT+0xdc>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d111      	bne.n	8008e08 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	689b      	ldr	r3, [r3, #8]
 8008dea:	f003 0307 	and.w	r3, r3, #7
 8008dee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2b06      	cmp	r3, #6
 8008df4:	d010      	beq.n	8008e18 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	681a      	ldr	r2, [r3, #0]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f042 0201 	orr.w	r2, r2, #1
 8008e04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e06:	e007      	b.n	8008e18 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	681a      	ldr	r2, [r3, #0]
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f042 0201 	orr.w	r2, r2, #1
 8008e16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008e18:	2300      	movs	r3, #0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3714      	adds	r7, #20
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e24:	4770      	bx	lr
 8008e26:	bf00      	nop
 8008e28:	40010000 	.word	0x40010000
 8008e2c:	40000400 	.word	0x40000400
 8008e30:	40000800 	.word	0x40000800
 8008e34:	40000c00 	.word	0x40000c00
 8008e38:	40010400 	.word	0x40010400
 8008e3c:	40014000 	.word	0x40014000
 8008e40:	40001800 	.word	0x40001800

08008e44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008e44:	b580      	push	{r7, lr}
 8008e46:	b082      	sub	sp, #8
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d101      	bne.n	8008e56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008e52:	2301      	movs	r3, #1
 8008e54:	e041      	b.n	8008eda <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e5c:	b2db      	uxtb	r3, r3
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d106      	bne.n	8008e70 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	2200      	movs	r2, #0
 8008e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f000 f839 	bl	8008ee2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2202      	movs	r2, #2
 8008e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	3304      	adds	r3, #4
 8008e80:	4619      	mov	r1, r3
 8008e82:	4610      	mov	r0, r2
 8008e84:	f000 fd2c 	bl	80098e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2201      	movs	r2, #1
 8008e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	2201      	movs	r2, #1
 8008ea4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2201      	movs	r2, #1
 8008eac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2201      	movs	r2, #1
 8008eb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2201      	movs	r2, #1
 8008ebc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	2201      	movs	r2, #1
 8008ec4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008ed8:	2300      	movs	r3, #0
}
 8008eda:	4618      	mov	r0, r3
 8008edc:	3708      	adds	r7, #8
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008ee2:	b480      	push	{r7}
 8008ee4:	b083      	sub	sp, #12
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008eea:	bf00      	nop
 8008eec:	370c      	adds	r7, #12
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr
	...

08008ef8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b084      	sub	sp, #16
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
 8008f00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d109      	bne.n	8008f1c <HAL_TIM_PWM_Start+0x24>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008f0e:	b2db      	uxtb	r3, r3
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	bf14      	ite	ne
 8008f14:	2301      	movne	r3, #1
 8008f16:	2300      	moveq	r3, #0
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	e022      	b.n	8008f62 <HAL_TIM_PWM_Start+0x6a>
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	2b04      	cmp	r3, #4
 8008f20:	d109      	bne.n	8008f36 <HAL_TIM_PWM_Start+0x3e>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008f28:	b2db      	uxtb	r3, r3
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	bf14      	ite	ne
 8008f2e:	2301      	movne	r3, #1
 8008f30:	2300      	moveq	r3, #0
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	e015      	b.n	8008f62 <HAL_TIM_PWM_Start+0x6a>
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	2b08      	cmp	r3, #8
 8008f3a:	d109      	bne.n	8008f50 <HAL_TIM_PWM_Start+0x58>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008f42:	b2db      	uxtb	r3, r3
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	bf14      	ite	ne
 8008f48:	2301      	movne	r3, #1
 8008f4a:	2300      	moveq	r3, #0
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	e008      	b.n	8008f62 <HAL_TIM_PWM_Start+0x6a>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	2b01      	cmp	r3, #1
 8008f5a:	bf14      	ite	ne
 8008f5c:	2301      	movne	r3, #1
 8008f5e:	2300      	moveq	r3, #0
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d001      	beq.n	8008f6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008f66:	2301      	movs	r3, #1
 8008f68:	e07c      	b.n	8009064 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d104      	bne.n	8008f7a <HAL_TIM_PWM_Start+0x82>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2202      	movs	r2, #2
 8008f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008f78:	e013      	b.n	8008fa2 <HAL_TIM_PWM_Start+0xaa>
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	2b04      	cmp	r3, #4
 8008f7e:	d104      	bne.n	8008f8a <HAL_TIM_PWM_Start+0x92>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2202      	movs	r2, #2
 8008f84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008f88:	e00b      	b.n	8008fa2 <HAL_TIM_PWM_Start+0xaa>
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	2b08      	cmp	r3, #8
 8008f8e:	d104      	bne.n	8008f9a <HAL_TIM_PWM_Start+0xa2>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2202      	movs	r2, #2
 8008f94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008f98:	e003      	b.n	8008fa2 <HAL_TIM_PWM_Start+0xaa>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2202      	movs	r2, #2
 8008f9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	6839      	ldr	r1, [r7, #0]
 8008faa:	4618      	mov	r0, r3
 8008fac:	f001 f93e 	bl	800a22c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4a2d      	ldr	r2, [pc, #180]	; (800906c <HAL_TIM_PWM_Start+0x174>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d004      	beq.n	8008fc4 <HAL_TIM_PWM_Start+0xcc>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a2c      	ldr	r2, [pc, #176]	; (8009070 <HAL_TIM_PWM_Start+0x178>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d101      	bne.n	8008fc8 <HAL_TIM_PWM_Start+0xd0>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	e000      	b.n	8008fca <HAL_TIM_PWM_Start+0xd2>
 8008fc8:	2300      	movs	r3, #0
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d007      	beq.n	8008fde <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008fdc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	4a22      	ldr	r2, [pc, #136]	; (800906c <HAL_TIM_PWM_Start+0x174>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d022      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ff0:	d01d      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a1f      	ldr	r2, [pc, #124]	; (8009074 <HAL_TIM_PWM_Start+0x17c>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d018      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a1d      	ldr	r2, [pc, #116]	; (8009078 <HAL_TIM_PWM_Start+0x180>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d013      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4a1c      	ldr	r2, [pc, #112]	; (800907c <HAL_TIM_PWM_Start+0x184>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d00e      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a16      	ldr	r2, [pc, #88]	; (8009070 <HAL_TIM_PWM_Start+0x178>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d009      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4a18      	ldr	r2, [pc, #96]	; (8009080 <HAL_TIM_PWM_Start+0x188>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d004      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a16      	ldr	r2, [pc, #88]	; (8009084 <HAL_TIM_PWM_Start+0x18c>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d111      	bne.n	8009052 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	f003 0307 	and.w	r3, r3, #7
 8009038:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2b06      	cmp	r3, #6
 800903e:	d010      	beq.n	8009062 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	681a      	ldr	r2, [r3, #0]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f042 0201 	orr.w	r2, r2, #1
 800904e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009050:	e007      	b.n	8009062 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	681a      	ldr	r2, [r3, #0]
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f042 0201 	orr.w	r2, r2, #1
 8009060:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009062:	2300      	movs	r3, #0
}
 8009064:	4618      	mov	r0, r3
 8009066:	3710      	adds	r7, #16
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}
 800906c:	40010000 	.word	0x40010000
 8009070:	40010400 	.word	0x40010400
 8009074:	40000400 	.word	0x40000400
 8009078:	40000800 	.word	0x40000800
 800907c:	40000c00 	.word	0x40000c00
 8009080:	40014000 	.word	0x40014000
 8009084:	40001800 	.word	0x40001800

08009088 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b082      	sub	sp, #8
 800908c:	af00      	add	r7, sp, #0
 800908e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d101      	bne.n	800909a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009096:	2301      	movs	r3, #1
 8009098:	e041      	b.n	800911e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090a0:	b2db      	uxtb	r3, r3
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d106      	bne.n	80090b4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2200      	movs	r2, #0
 80090aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f000 f839 	bl	8009126 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2202      	movs	r2, #2
 80090b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681a      	ldr	r2, [r3, #0]
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	3304      	adds	r3, #4
 80090c4:	4619      	mov	r1, r3
 80090c6:	4610      	mov	r0, r2
 80090c8:	f000 fc0a 	bl	80098e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2201      	movs	r2, #1
 80090d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2201      	movs	r2, #1
 80090d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2201      	movs	r2, #1
 80090e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2201      	movs	r2, #1
 80090e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2201      	movs	r2, #1
 80090f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2201      	movs	r2, #1
 80090f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2201      	movs	r2, #1
 8009100:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2201      	movs	r2, #1
 8009108:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2201      	movs	r2, #1
 8009110:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2201      	movs	r2, #1
 8009118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800911c:	2300      	movs	r3, #0
}
 800911e:	4618      	mov	r0, r3
 8009120:	3708      	adds	r7, #8
 8009122:	46bd      	mov	sp, r7
 8009124:	bd80      	pop	{r7, pc}

08009126 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8009126:	b480      	push	{r7}
 8009128:	b083      	sub	sp, #12
 800912a:	af00      	add	r7, sp, #0
 800912c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800912e:	bf00      	nop
 8009130:	370c      	adds	r7, #12
 8009132:	46bd      	mov	sp, r7
 8009134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009138:	4770      	bx	lr

0800913a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b082      	sub	sp, #8
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	691b      	ldr	r3, [r3, #16]
 8009148:	f003 0302 	and.w	r3, r3, #2
 800914c:	2b02      	cmp	r3, #2
 800914e:	d122      	bne.n	8009196 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	68db      	ldr	r3, [r3, #12]
 8009156:	f003 0302 	and.w	r3, r3, #2
 800915a:	2b02      	cmp	r3, #2
 800915c:	d11b      	bne.n	8009196 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f06f 0202 	mvn.w	r2, #2
 8009166:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2201      	movs	r2, #1
 800916c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	699b      	ldr	r3, [r3, #24]
 8009174:	f003 0303 	and.w	r3, r3, #3
 8009178:	2b00      	cmp	r3, #0
 800917a:	d003      	beq.n	8009184 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f7f9 f917 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
 8009182:	e005      	b.n	8009190 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f000 fb8d 	bl	80098a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800918a:	6878      	ldr	r0, [r7, #4]
 800918c:	f000 fb94 	bl	80098b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2200      	movs	r2, #0
 8009194:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	691b      	ldr	r3, [r3, #16]
 800919c:	f003 0304 	and.w	r3, r3, #4
 80091a0:	2b04      	cmp	r3, #4
 80091a2:	d122      	bne.n	80091ea <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	68db      	ldr	r3, [r3, #12]
 80091aa:	f003 0304 	and.w	r3, r3, #4
 80091ae:	2b04      	cmp	r3, #4
 80091b0:	d11b      	bne.n	80091ea <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f06f 0204 	mvn.w	r2, #4
 80091ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2202      	movs	r2, #2
 80091c0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	699b      	ldr	r3, [r3, #24]
 80091c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d003      	beq.n	80091d8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80091d0:	6878      	ldr	r0, [r7, #4]
 80091d2:	f7f9 f8ed 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
 80091d6:	e005      	b.n	80091e4 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80091d8:	6878      	ldr	r0, [r7, #4]
 80091da:	f000 fb63 	bl	80098a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80091de:	6878      	ldr	r0, [r7, #4]
 80091e0:	f000 fb6a 	bl	80098b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2200      	movs	r2, #0
 80091e8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	691b      	ldr	r3, [r3, #16]
 80091f0:	f003 0308 	and.w	r3, r3, #8
 80091f4:	2b08      	cmp	r3, #8
 80091f6:	d122      	bne.n	800923e <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	68db      	ldr	r3, [r3, #12]
 80091fe:	f003 0308 	and.w	r3, r3, #8
 8009202:	2b08      	cmp	r3, #8
 8009204:	d11b      	bne.n	800923e <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f06f 0208 	mvn.w	r2, #8
 800920e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2204      	movs	r2, #4
 8009214:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	69db      	ldr	r3, [r3, #28]
 800921c:	f003 0303 	and.w	r3, r3, #3
 8009220:	2b00      	cmp	r3, #0
 8009222:	d003      	beq.n	800922c <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009224:	6878      	ldr	r0, [r7, #4]
 8009226:	f7f9 f8c3 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
 800922a:	e005      	b.n	8009238 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 fb39 	bl	80098a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f000 fb40 	bl	80098b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2200      	movs	r2, #0
 800923c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	691b      	ldr	r3, [r3, #16]
 8009244:	f003 0310 	and.w	r3, r3, #16
 8009248:	2b10      	cmp	r3, #16
 800924a:	d122      	bne.n	8009292 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	68db      	ldr	r3, [r3, #12]
 8009252:	f003 0310 	and.w	r3, r3, #16
 8009256:	2b10      	cmp	r3, #16
 8009258:	d11b      	bne.n	8009292 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f06f 0210 	mvn.w	r2, #16
 8009262:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2208      	movs	r2, #8
 8009268:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	69db      	ldr	r3, [r3, #28]
 8009270:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009274:	2b00      	cmp	r3, #0
 8009276:	d003      	beq.n	8009280 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f7f9 f899 	bl	80023b0 <HAL_TIM_IC_CaptureCallback>
 800927e:	e005      	b.n	800928c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 fb0f 	bl	80098a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009286:	6878      	ldr	r0, [r7, #4]
 8009288:	f000 fb16 	bl	80098b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2200      	movs	r2, #0
 8009290:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	691b      	ldr	r3, [r3, #16]
 8009298:	f003 0301 	and.w	r3, r3, #1
 800929c:	2b01      	cmp	r3, #1
 800929e:	d10e      	bne.n	80092be <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	f003 0301 	and.w	r3, r3, #1
 80092aa:	2b01      	cmp	r3, #1
 80092ac:	d107      	bne.n	80092be <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f06f 0201 	mvn.w	r2, #1
 80092b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f7f9 f91b 	bl	80024f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	691b      	ldr	r3, [r3, #16]
 80092c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092c8:	2b80      	cmp	r3, #128	; 0x80
 80092ca:	d10e      	bne.n	80092ea <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	68db      	ldr	r3, [r3, #12]
 80092d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092d6:	2b80      	cmp	r3, #128	; 0x80
 80092d8:	d107      	bne.n	80092ea <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80092e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f001 f84d 	bl	800a384 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	691b      	ldr	r3, [r3, #16]
 80092f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092f4:	2b40      	cmp	r3, #64	; 0x40
 80092f6:	d10e      	bne.n	8009316 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	68db      	ldr	r3, [r3, #12]
 80092fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009302:	2b40      	cmp	r3, #64	; 0x40
 8009304:	d107      	bne.n	8009316 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800930e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f000 fadb 	bl	80098cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	691b      	ldr	r3, [r3, #16]
 800931c:	f003 0320 	and.w	r3, r3, #32
 8009320:	2b20      	cmp	r3, #32
 8009322:	d10e      	bne.n	8009342 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	68db      	ldr	r3, [r3, #12]
 800932a:	f003 0320 	and.w	r3, r3, #32
 800932e:	2b20      	cmp	r3, #32
 8009330:	d107      	bne.n	8009342 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f06f 0220 	mvn.w	r2, #32
 800933a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f001 f817 	bl	800a370 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009342:	bf00      	nop
 8009344:	3708      	adds	r7, #8
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}

0800934a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800934a:	b580      	push	{r7, lr}
 800934c:	b086      	sub	sp, #24
 800934e:	af00      	add	r7, sp, #0
 8009350:	60f8      	str	r0, [r7, #12]
 8009352:	60b9      	str	r1, [r7, #8]
 8009354:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009356:	2300      	movs	r3, #0
 8009358:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009360:	2b01      	cmp	r3, #1
 8009362:	d101      	bne.n	8009368 <HAL_TIM_IC_ConfigChannel+0x1e>
 8009364:	2302      	movs	r3, #2
 8009366:	e088      	b.n	800947a <HAL_TIM_IC_ConfigChannel+0x130>
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2201      	movs	r2, #1
 800936c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d11b      	bne.n	80093ae <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	6818      	ldr	r0, [r3, #0]
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	6819      	ldr	r1, [r3, #0]
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	685a      	ldr	r2, [r3, #4]
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	68db      	ldr	r3, [r3, #12]
 8009386:	f000 fd8d 	bl	8009ea4 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	699a      	ldr	r2, [r3, #24]
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f022 020c 	bic.w	r2, r2, #12
 8009398:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	6999      	ldr	r1, [r3, #24]
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	689a      	ldr	r2, [r3, #8]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	430a      	orrs	r2, r1
 80093aa:	619a      	str	r2, [r3, #24]
 80093ac:	e060      	b.n	8009470 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2b04      	cmp	r3, #4
 80093b2:	d11c      	bne.n	80093ee <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6818      	ldr	r0, [r3, #0]
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	6819      	ldr	r1, [r3, #0]
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	685a      	ldr	r2, [r3, #4]
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	68db      	ldr	r3, [r3, #12]
 80093c4:	f000 fe11 	bl	8009fea <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	699a      	ldr	r2, [r3, #24]
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80093d6:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	6999      	ldr	r1, [r3, #24]
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	689b      	ldr	r3, [r3, #8]
 80093e2:	021a      	lsls	r2, r3, #8
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	430a      	orrs	r2, r1
 80093ea:	619a      	str	r2, [r3, #24]
 80093ec:	e040      	b.n	8009470 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	2b08      	cmp	r3, #8
 80093f2:	d11b      	bne.n	800942c <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	6818      	ldr	r0, [r3, #0]
 80093f8:	68bb      	ldr	r3, [r7, #8]
 80093fa:	6819      	ldr	r1, [r3, #0]
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	685a      	ldr	r2, [r3, #4]
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	68db      	ldr	r3, [r3, #12]
 8009404:	f000 fe5e 	bl	800a0c4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	69da      	ldr	r2, [r3, #28]
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	f022 020c 	bic.w	r2, r2, #12
 8009416:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	69d9      	ldr	r1, [r3, #28]
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	689a      	ldr	r2, [r3, #8]
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	430a      	orrs	r2, r1
 8009428:	61da      	str	r2, [r3, #28]
 800942a:	e021      	b.n	8009470 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2b0c      	cmp	r3, #12
 8009430:	d11c      	bne.n	800946c <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	6818      	ldr	r0, [r3, #0]
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	6819      	ldr	r1, [r3, #0]
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	685a      	ldr	r2, [r3, #4]
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	68db      	ldr	r3, [r3, #12]
 8009442:	f000 fe7b 	bl	800a13c <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	69da      	ldr	r2, [r3, #28]
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009454:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	69d9      	ldr	r1, [r3, #28]
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	689b      	ldr	r3, [r3, #8]
 8009460:	021a      	lsls	r2, r3, #8
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	430a      	orrs	r2, r1
 8009468:	61da      	str	r2, [r3, #28]
 800946a:	e001      	b.n	8009470 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800946c:	2301      	movs	r3, #1
 800946e:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	2200      	movs	r2, #0
 8009474:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009478:	7dfb      	ldrb	r3, [r7, #23]
}
 800947a:	4618      	mov	r0, r3
 800947c:	3718      	adds	r7, #24
 800947e:	46bd      	mov	sp, r7
 8009480:	bd80      	pop	{r7, pc}
	...

08009484 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b086      	sub	sp, #24
 8009488:	af00      	add	r7, sp, #0
 800948a:	60f8      	str	r0, [r7, #12]
 800948c:	60b9      	str	r1, [r7, #8]
 800948e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009490:	2300      	movs	r3, #0
 8009492:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800949a:	2b01      	cmp	r3, #1
 800949c:	d101      	bne.n	80094a2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800949e:	2302      	movs	r3, #2
 80094a0:	e0ae      	b.n	8009600 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2201      	movs	r2, #1
 80094a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2b0c      	cmp	r3, #12
 80094ae:	f200 809f 	bhi.w	80095f0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80094b2:	a201      	add	r2, pc, #4	; (adr r2, 80094b8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80094b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b8:	080094ed 	.word	0x080094ed
 80094bc:	080095f1 	.word	0x080095f1
 80094c0:	080095f1 	.word	0x080095f1
 80094c4:	080095f1 	.word	0x080095f1
 80094c8:	0800952d 	.word	0x0800952d
 80094cc:	080095f1 	.word	0x080095f1
 80094d0:	080095f1 	.word	0x080095f1
 80094d4:	080095f1 	.word	0x080095f1
 80094d8:	0800956f 	.word	0x0800956f
 80094dc:	080095f1 	.word	0x080095f1
 80094e0:	080095f1 	.word	0x080095f1
 80094e4:	080095f1 	.word	0x080095f1
 80094e8:	080095af 	.word	0x080095af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	68b9      	ldr	r1, [r7, #8]
 80094f2:	4618      	mov	r0, r3
 80094f4:	f000 fa94 	bl	8009a20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	699a      	ldr	r2, [r3, #24]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f042 0208 	orr.w	r2, r2, #8
 8009506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	699a      	ldr	r2, [r3, #24]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f022 0204 	bic.w	r2, r2, #4
 8009516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	6999      	ldr	r1, [r3, #24]
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	691a      	ldr	r2, [r3, #16]
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	430a      	orrs	r2, r1
 8009528:	619a      	str	r2, [r3, #24]
      break;
 800952a:	e064      	b.n	80095f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	68b9      	ldr	r1, [r7, #8]
 8009532:	4618      	mov	r0, r3
 8009534:	f000 fae4 	bl	8009b00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	699a      	ldr	r2, [r3, #24]
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009546:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	699a      	ldr	r2, [r3, #24]
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009556:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	6999      	ldr	r1, [r3, #24]
 800955e:	68bb      	ldr	r3, [r7, #8]
 8009560:	691b      	ldr	r3, [r3, #16]
 8009562:	021a      	lsls	r2, r3, #8
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	430a      	orrs	r2, r1
 800956a:	619a      	str	r2, [r3, #24]
      break;
 800956c:	e043      	b.n	80095f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	68b9      	ldr	r1, [r7, #8]
 8009574:	4618      	mov	r0, r3
 8009576:	f000 fb39 	bl	8009bec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	69da      	ldr	r2, [r3, #28]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f042 0208 	orr.w	r2, r2, #8
 8009588:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	69da      	ldr	r2, [r3, #28]
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f022 0204 	bic.w	r2, r2, #4
 8009598:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	69d9      	ldr	r1, [r3, #28]
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	691a      	ldr	r2, [r3, #16]
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	430a      	orrs	r2, r1
 80095aa:	61da      	str	r2, [r3, #28]
      break;
 80095ac:	e023      	b.n	80095f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	68b9      	ldr	r1, [r7, #8]
 80095b4:	4618      	mov	r0, r3
 80095b6:	f000 fb8d 	bl	8009cd4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	69da      	ldr	r2, [r3, #28]
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80095c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	69da      	ldr	r2, [r3, #28]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	69d9      	ldr	r1, [r3, #28]
 80095e0:	68bb      	ldr	r3, [r7, #8]
 80095e2:	691b      	ldr	r3, [r3, #16]
 80095e4:	021a      	lsls	r2, r3, #8
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	430a      	orrs	r2, r1
 80095ec:	61da      	str	r2, [r3, #28]
      break;
 80095ee:	e002      	b.n	80095f6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80095f0:	2301      	movs	r3, #1
 80095f2:	75fb      	strb	r3, [r7, #23]
      break;
 80095f4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2200      	movs	r2, #0
 80095fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80095fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8009600:	4618      	mov	r0, r3
 8009602:	3718      	adds	r7, #24
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}

08009608 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009608:	b580      	push	{r7, lr}
 800960a:	b084      	sub	sp, #16
 800960c:	af00      	add	r7, sp, #0
 800960e:	6078      	str	r0, [r7, #4]
 8009610:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009612:	2300      	movs	r3, #0
 8009614:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800961c:	2b01      	cmp	r3, #1
 800961e:	d101      	bne.n	8009624 <HAL_TIM_ConfigClockSource+0x1c>
 8009620:	2302      	movs	r3, #2
 8009622:	e0b4      	b.n	800978e <HAL_TIM_ConfigClockSource+0x186>
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2201      	movs	r2, #1
 8009628:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2202      	movs	r2, #2
 8009630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	689b      	ldr	r3, [r3, #8]
 800963a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009642:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800964a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	68ba      	ldr	r2, [r7, #8]
 8009652:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800965c:	d03e      	beq.n	80096dc <HAL_TIM_ConfigClockSource+0xd4>
 800965e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009662:	f200 8087 	bhi.w	8009774 <HAL_TIM_ConfigClockSource+0x16c>
 8009666:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800966a:	f000 8086 	beq.w	800977a <HAL_TIM_ConfigClockSource+0x172>
 800966e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009672:	d87f      	bhi.n	8009774 <HAL_TIM_ConfigClockSource+0x16c>
 8009674:	2b70      	cmp	r3, #112	; 0x70
 8009676:	d01a      	beq.n	80096ae <HAL_TIM_ConfigClockSource+0xa6>
 8009678:	2b70      	cmp	r3, #112	; 0x70
 800967a:	d87b      	bhi.n	8009774 <HAL_TIM_ConfigClockSource+0x16c>
 800967c:	2b60      	cmp	r3, #96	; 0x60
 800967e:	d050      	beq.n	8009722 <HAL_TIM_ConfigClockSource+0x11a>
 8009680:	2b60      	cmp	r3, #96	; 0x60
 8009682:	d877      	bhi.n	8009774 <HAL_TIM_ConfigClockSource+0x16c>
 8009684:	2b50      	cmp	r3, #80	; 0x50
 8009686:	d03c      	beq.n	8009702 <HAL_TIM_ConfigClockSource+0xfa>
 8009688:	2b50      	cmp	r3, #80	; 0x50
 800968a:	d873      	bhi.n	8009774 <HAL_TIM_ConfigClockSource+0x16c>
 800968c:	2b40      	cmp	r3, #64	; 0x40
 800968e:	d058      	beq.n	8009742 <HAL_TIM_ConfigClockSource+0x13a>
 8009690:	2b40      	cmp	r3, #64	; 0x40
 8009692:	d86f      	bhi.n	8009774 <HAL_TIM_ConfigClockSource+0x16c>
 8009694:	2b30      	cmp	r3, #48	; 0x30
 8009696:	d064      	beq.n	8009762 <HAL_TIM_ConfigClockSource+0x15a>
 8009698:	2b30      	cmp	r3, #48	; 0x30
 800969a:	d86b      	bhi.n	8009774 <HAL_TIM_ConfigClockSource+0x16c>
 800969c:	2b20      	cmp	r3, #32
 800969e:	d060      	beq.n	8009762 <HAL_TIM_ConfigClockSource+0x15a>
 80096a0:	2b20      	cmp	r3, #32
 80096a2:	d867      	bhi.n	8009774 <HAL_TIM_ConfigClockSource+0x16c>
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d05c      	beq.n	8009762 <HAL_TIM_ConfigClockSource+0x15a>
 80096a8:	2b10      	cmp	r3, #16
 80096aa:	d05a      	beq.n	8009762 <HAL_TIM_ConfigClockSource+0x15a>
 80096ac:	e062      	b.n	8009774 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6818      	ldr	r0, [r3, #0]
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	6899      	ldr	r1, [r3, #8]
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	685a      	ldr	r2, [r3, #4]
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	68db      	ldr	r3, [r3, #12]
 80096be:	f000 fd95 	bl	800a1ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	689b      	ldr	r3, [r3, #8]
 80096c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80096d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	68ba      	ldr	r2, [r7, #8]
 80096d8:	609a      	str	r2, [r3, #8]
      break;
 80096da:	e04f      	b.n	800977c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6818      	ldr	r0, [r3, #0]
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	6899      	ldr	r1, [r3, #8]
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	685a      	ldr	r2, [r3, #4]
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	68db      	ldr	r3, [r3, #12]
 80096ec:	f000 fd7e 	bl	800a1ec <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	689a      	ldr	r2, [r3, #8]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80096fe:	609a      	str	r2, [r3, #8]
      break;
 8009700:	e03c      	b.n	800977c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6818      	ldr	r0, [r3, #0]
 8009706:	683b      	ldr	r3, [r7, #0]
 8009708:	6859      	ldr	r1, [r3, #4]
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	68db      	ldr	r3, [r3, #12]
 800970e:	461a      	mov	r2, r3
 8009710:	f000 fc3c 	bl	8009f8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	2150      	movs	r1, #80	; 0x50
 800971a:	4618      	mov	r0, r3
 800971c:	f000 fd4b 	bl	800a1b6 <TIM_ITRx_SetConfig>
      break;
 8009720:	e02c      	b.n	800977c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6818      	ldr	r0, [r3, #0]
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	6859      	ldr	r1, [r3, #4]
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	68db      	ldr	r3, [r3, #12]
 800972e:	461a      	mov	r2, r3
 8009730:	f000 fc98 	bl	800a064 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	2160      	movs	r1, #96	; 0x60
 800973a:	4618      	mov	r0, r3
 800973c:	f000 fd3b 	bl	800a1b6 <TIM_ITRx_SetConfig>
      break;
 8009740:	e01c      	b.n	800977c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6818      	ldr	r0, [r3, #0]
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	6859      	ldr	r1, [r3, #4]
 800974a:	683b      	ldr	r3, [r7, #0]
 800974c:	68db      	ldr	r3, [r3, #12]
 800974e:	461a      	mov	r2, r3
 8009750:	f000 fc1c 	bl	8009f8c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	2140      	movs	r1, #64	; 0x40
 800975a:	4618      	mov	r0, r3
 800975c:	f000 fd2b 	bl	800a1b6 <TIM_ITRx_SetConfig>
      break;
 8009760:	e00c      	b.n	800977c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681a      	ldr	r2, [r3, #0]
 8009766:	683b      	ldr	r3, [r7, #0]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4619      	mov	r1, r3
 800976c:	4610      	mov	r0, r2
 800976e:	f000 fd22 	bl	800a1b6 <TIM_ITRx_SetConfig>
      break;
 8009772:	e003      	b.n	800977c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009774:	2301      	movs	r3, #1
 8009776:	73fb      	strb	r3, [r7, #15]
      break;
 8009778:	e000      	b.n	800977c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800977a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2201      	movs	r2, #1
 8009780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2200      	movs	r2, #0
 8009788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800978c:	7bfb      	ldrb	r3, [r7, #15]
}
 800978e:	4618      	mov	r0, r3
 8009790:	3710      	adds	r7, #16
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}

08009796 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009796:	b580      	push	{r7, lr}
 8009798:	b082      	sub	sp, #8
 800979a:	af00      	add	r7, sp, #0
 800979c:	6078      	str	r0, [r7, #4]
 800979e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097a6:	2b01      	cmp	r3, #1
 80097a8:	d101      	bne.n	80097ae <HAL_TIM_SlaveConfigSynchro+0x18>
 80097aa:	2302      	movs	r3, #2
 80097ac:	e031      	b.n	8009812 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2201      	movs	r2, #1
 80097b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2202      	movs	r2, #2
 80097ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80097be:	6839      	ldr	r1, [r7, #0]
 80097c0:	6878      	ldr	r0, [r7, #4]
 80097c2:	f000 fadd 	bl	8009d80 <TIM_SlaveTimer_SetConfig>
 80097c6:	4603      	mov	r3, r0
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d009      	beq.n	80097e0 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2201      	movs	r2, #1
 80097d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2200      	movs	r2, #0
 80097d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80097dc:	2301      	movs	r3, #1
 80097de:	e018      	b.n	8009812 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68da      	ldr	r2, [r3, #12]
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097ee:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	68da      	ldr	r2, [r3, #12]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80097fe:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2201      	movs	r2, #1
 8009804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2200      	movs	r2, #0
 800980c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009810:	2300      	movs	r3, #0
}
 8009812:	4618      	mov	r0, r3
 8009814:	3708      	adds	r7, #8
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
	...

0800981c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800981c:	b480      	push	{r7}
 800981e:	b085      	sub	sp, #20
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
 8009824:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8009826:	2300      	movs	r3, #0
 8009828:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	2b0c      	cmp	r3, #12
 800982e:	d831      	bhi.n	8009894 <HAL_TIM_ReadCapturedValue+0x78>
 8009830:	a201      	add	r2, pc, #4	; (adr r2, 8009838 <HAL_TIM_ReadCapturedValue+0x1c>)
 8009832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009836:	bf00      	nop
 8009838:	0800986d 	.word	0x0800986d
 800983c:	08009895 	.word	0x08009895
 8009840:	08009895 	.word	0x08009895
 8009844:	08009895 	.word	0x08009895
 8009848:	08009877 	.word	0x08009877
 800984c:	08009895 	.word	0x08009895
 8009850:	08009895 	.word	0x08009895
 8009854:	08009895 	.word	0x08009895
 8009858:	08009881 	.word	0x08009881
 800985c:	08009895 	.word	0x08009895
 8009860:	08009895 	.word	0x08009895
 8009864:	08009895 	.word	0x08009895
 8009868:	0800988b 	.word	0x0800988b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009872:	60fb      	str	r3, [r7, #12]

      break;
 8009874:	e00f      	b.n	8009896 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800987c:	60fb      	str	r3, [r7, #12]

      break;
 800987e:	e00a      	b.n	8009896 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009886:	60fb      	str	r3, [r7, #12]

      break;
 8009888:	e005      	b.n	8009896 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009890:	60fb      	str	r3, [r7, #12]

      break;
 8009892:	e000      	b.n	8009896 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009894:	bf00      	nop
  }

  return tmpreg;
 8009896:	68fb      	ldr	r3, [r7, #12]
}
 8009898:	4618      	mov	r0, r3
 800989a:	3714      	adds	r7, #20
 800989c:	46bd      	mov	sp, r7
 800989e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098a2:	4770      	bx	lr

080098a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80098a4:	b480      	push	{r7}
 80098a6:	b083      	sub	sp, #12
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80098ac:	bf00      	nop
 80098ae:	370c      	adds	r7, #12
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr

080098b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80098b8:	b480      	push	{r7}
 80098ba:	b083      	sub	sp, #12
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80098c0:	bf00      	nop
 80098c2:	370c      	adds	r7, #12
 80098c4:	46bd      	mov	sp, r7
 80098c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ca:	4770      	bx	lr

080098cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b083      	sub	sp, #12
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80098d4:	bf00      	nop
 80098d6:	370c      	adds	r7, #12
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr

080098e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b085      	sub	sp, #20
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	4a40      	ldr	r2, [pc, #256]	; (80099f4 <TIM_Base_SetConfig+0x114>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d013      	beq.n	8009920 <TIM_Base_SetConfig+0x40>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80098fe:	d00f      	beq.n	8009920 <TIM_Base_SetConfig+0x40>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	4a3d      	ldr	r2, [pc, #244]	; (80099f8 <TIM_Base_SetConfig+0x118>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d00b      	beq.n	8009920 <TIM_Base_SetConfig+0x40>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	4a3c      	ldr	r2, [pc, #240]	; (80099fc <TIM_Base_SetConfig+0x11c>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d007      	beq.n	8009920 <TIM_Base_SetConfig+0x40>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	4a3b      	ldr	r2, [pc, #236]	; (8009a00 <TIM_Base_SetConfig+0x120>)
 8009914:	4293      	cmp	r3, r2
 8009916:	d003      	beq.n	8009920 <TIM_Base_SetConfig+0x40>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	4a3a      	ldr	r2, [pc, #232]	; (8009a04 <TIM_Base_SetConfig+0x124>)
 800991c:	4293      	cmp	r3, r2
 800991e:	d108      	bne.n	8009932 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009926:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009928:	683b      	ldr	r3, [r7, #0]
 800992a:	685b      	ldr	r3, [r3, #4]
 800992c:	68fa      	ldr	r2, [r7, #12]
 800992e:	4313      	orrs	r3, r2
 8009930:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	4a2f      	ldr	r2, [pc, #188]	; (80099f4 <TIM_Base_SetConfig+0x114>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d02b      	beq.n	8009992 <TIM_Base_SetConfig+0xb2>
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009940:	d027      	beq.n	8009992 <TIM_Base_SetConfig+0xb2>
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	4a2c      	ldr	r2, [pc, #176]	; (80099f8 <TIM_Base_SetConfig+0x118>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d023      	beq.n	8009992 <TIM_Base_SetConfig+0xb2>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a2b      	ldr	r2, [pc, #172]	; (80099fc <TIM_Base_SetConfig+0x11c>)
 800994e:	4293      	cmp	r3, r2
 8009950:	d01f      	beq.n	8009992 <TIM_Base_SetConfig+0xb2>
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	4a2a      	ldr	r2, [pc, #168]	; (8009a00 <TIM_Base_SetConfig+0x120>)
 8009956:	4293      	cmp	r3, r2
 8009958:	d01b      	beq.n	8009992 <TIM_Base_SetConfig+0xb2>
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	4a29      	ldr	r2, [pc, #164]	; (8009a04 <TIM_Base_SetConfig+0x124>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d017      	beq.n	8009992 <TIM_Base_SetConfig+0xb2>
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	4a28      	ldr	r2, [pc, #160]	; (8009a08 <TIM_Base_SetConfig+0x128>)
 8009966:	4293      	cmp	r3, r2
 8009968:	d013      	beq.n	8009992 <TIM_Base_SetConfig+0xb2>
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	4a27      	ldr	r2, [pc, #156]	; (8009a0c <TIM_Base_SetConfig+0x12c>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d00f      	beq.n	8009992 <TIM_Base_SetConfig+0xb2>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	4a26      	ldr	r2, [pc, #152]	; (8009a10 <TIM_Base_SetConfig+0x130>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d00b      	beq.n	8009992 <TIM_Base_SetConfig+0xb2>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	4a25      	ldr	r2, [pc, #148]	; (8009a14 <TIM_Base_SetConfig+0x134>)
 800997e:	4293      	cmp	r3, r2
 8009980:	d007      	beq.n	8009992 <TIM_Base_SetConfig+0xb2>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	4a24      	ldr	r2, [pc, #144]	; (8009a18 <TIM_Base_SetConfig+0x138>)
 8009986:	4293      	cmp	r3, r2
 8009988:	d003      	beq.n	8009992 <TIM_Base_SetConfig+0xb2>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	4a23      	ldr	r2, [pc, #140]	; (8009a1c <TIM_Base_SetConfig+0x13c>)
 800998e:	4293      	cmp	r3, r2
 8009990:	d108      	bne.n	80099a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009998:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800999a:	683b      	ldr	r3, [r7, #0]
 800999c:	68db      	ldr	r3, [r3, #12]
 800999e:	68fa      	ldr	r2, [r7, #12]
 80099a0:	4313      	orrs	r3, r2
 80099a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	695b      	ldr	r3, [r3, #20]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	68fa      	ldr	r2, [r7, #12]
 80099b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	689a      	ldr	r2, [r3, #8]
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	681a      	ldr	r2, [r3, #0]
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	4a0a      	ldr	r2, [pc, #40]	; (80099f4 <TIM_Base_SetConfig+0x114>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d003      	beq.n	80099d8 <TIM_Base_SetConfig+0xf8>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	4a0c      	ldr	r2, [pc, #48]	; (8009a04 <TIM_Base_SetConfig+0x124>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d103      	bne.n	80099e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80099d8:	683b      	ldr	r3, [r7, #0]
 80099da:	691a      	ldr	r2, [r3, #16]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2201      	movs	r2, #1
 80099e4:	615a      	str	r2, [r3, #20]
}
 80099e6:	bf00      	nop
 80099e8:	3714      	adds	r7, #20
 80099ea:	46bd      	mov	sp, r7
 80099ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f0:	4770      	bx	lr
 80099f2:	bf00      	nop
 80099f4:	40010000 	.word	0x40010000
 80099f8:	40000400 	.word	0x40000400
 80099fc:	40000800 	.word	0x40000800
 8009a00:	40000c00 	.word	0x40000c00
 8009a04:	40010400 	.word	0x40010400
 8009a08:	40014000 	.word	0x40014000
 8009a0c:	40014400 	.word	0x40014400
 8009a10:	40014800 	.word	0x40014800
 8009a14:	40001800 	.word	0x40001800
 8009a18:	40001c00 	.word	0x40001c00
 8009a1c:	40002000 	.word	0x40002000

08009a20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b087      	sub	sp, #28
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
 8009a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	6a1b      	ldr	r3, [r3, #32]
 8009a2e:	f023 0201 	bic.w	r2, r3, #1
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	6a1b      	ldr	r3, [r3, #32]
 8009a3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	685b      	ldr	r3, [r3, #4]
 8009a40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	699b      	ldr	r3, [r3, #24]
 8009a46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	f023 0303 	bic.w	r3, r3, #3
 8009a56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	68fa      	ldr	r2, [r7, #12]
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009a62:	697b      	ldr	r3, [r7, #20]
 8009a64:	f023 0302 	bic.w	r3, r3, #2
 8009a68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	689b      	ldr	r3, [r3, #8]
 8009a6e:	697a      	ldr	r2, [r7, #20]
 8009a70:	4313      	orrs	r3, r2
 8009a72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	4a20      	ldr	r2, [pc, #128]	; (8009af8 <TIM_OC1_SetConfig+0xd8>)
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	d003      	beq.n	8009a84 <TIM_OC1_SetConfig+0x64>
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	4a1f      	ldr	r2, [pc, #124]	; (8009afc <TIM_OC1_SetConfig+0xdc>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d10c      	bne.n	8009a9e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	f023 0308 	bic.w	r3, r3, #8
 8009a8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009a8c:	683b      	ldr	r3, [r7, #0]
 8009a8e:	68db      	ldr	r3, [r3, #12]
 8009a90:	697a      	ldr	r2, [r7, #20]
 8009a92:	4313      	orrs	r3, r2
 8009a94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	f023 0304 	bic.w	r3, r3, #4
 8009a9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	4a15      	ldr	r2, [pc, #84]	; (8009af8 <TIM_OC1_SetConfig+0xd8>)
 8009aa2:	4293      	cmp	r3, r2
 8009aa4:	d003      	beq.n	8009aae <TIM_OC1_SetConfig+0x8e>
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	4a14      	ldr	r2, [pc, #80]	; (8009afc <TIM_OC1_SetConfig+0xdc>)
 8009aaa:	4293      	cmp	r3, r2
 8009aac:	d111      	bne.n	8009ad2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ab4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009abc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009abe:	683b      	ldr	r3, [r7, #0]
 8009ac0:	695b      	ldr	r3, [r3, #20]
 8009ac2:	693a      	ldr	r2, [r7, #16]
 8009ac4:	4313      	orrs	r3, r2
 8009ac6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	699b      	ldr	r3, [r3, #24]
 8009acc:	693a      	ldr	r2, [r7, #16]
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	693a      	ldr	r2, [r7, #16]
 8009ad6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	68fa      	ldr	r2, [r7, #12]
 8009adc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	685a      	ldr	r2, [r3, #4]
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	697a      	ldr	r2, [r7, #20]
 8009aea:	621a      	str	r2, [r3, #32]
}
 8009aec:	bf00      	nop
 8009aee:	371c      	adds	r7, #28
 8009af0:	46bd      	mov	sp, r7
 8009af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af6:	4770      	bx	lr
 8009af8:	40010000 	.word	0x40010000
 8009afc:	40010400 	.word	0x40010400

08009b00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009b00:	b480      	push	{r7}
 8009b02:	b087      	sub	sp, #28
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
 8009b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	6a1b      	ldr	r3, [r3, #32]
 8009b0e:	f023 0210 	bic.w	r2, r3, #16
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6a1b      	ldr	r3, [r3, #32]
 8009b1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	685b      	ldr	r3, [r3, #4]
 8009b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	699b      	ldr	r3, [r3, #24]
 8009b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009b36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	021b      	lsls	r3, r3, #8
 8009b3e:	68fa      	ldr	r2, [r7, #12]
 8009b40:	4313      	orrs	r3, r2
 8009b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009b44:	697b      	ldr	r3, [r7, #20]
 8009b46:	f023 0320 	bic.w	r3, r3, #32
 8009b4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009b4c:	683b      	ldr	r3, [r7, #0]
 8009b4e:	689b      	ldr	r3, [r3, #8]
 8009b50:	011b      	lsls	r3, r3, #4
 8009b52:	697a      	ldr	r2, [r7, #20]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	4a22      	ldr	r2, [pc, #136]	; (8009be4 <TIM_OC2_SetConfig+0xe4>)
 8009b5c:	4293      	cmp	r3, r2
 8009b5e:	d003      	beq.n	8009b68 <TIM_OC2_SetConfig+0x68>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	4a21      	ldr	r2, [pc, #132]	; (8009be8 <TIM_OC2_SetConfig+0xe8>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d10d      	bne.n	8009b84 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	68db      	ldr	r3, [r3, #12]
 8009b74:	011b      	lsls	r3, r3, #4
 8009b76:	697a      	ldr	r2, [r7, #20]
 8009b78:	4313      	orrs	r3, r2
 8009b7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b82:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	4a17      	ldr	r2, [pc, #92]	; (8009be4 <TIM_OC2_SetConfig+0xe4>)
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d003      	beq.n	8009b94 <TIM_OC2_SetConfig+0x94>
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	4a16      	ldr	r2, [pc, #88]	; (8009be8 <TIM_OC2_SetConfig+0xe8>)
 8009b90:	4293      	cmp	r3, r2
 8009b92:	d113      	bne.n	8009bbc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009b9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009b9c:	693b      	ldr	r3, [r7, #16]
 8009b9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009ba2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	695b      	ldr	r3, [r3, #20]
 8009ba8:	009b      	lsls	r3, r3, #2
 8009baa:	693a      	ldr	r2, [r7, #16]
 8009bac:	4313      	orrs	r3, r2
 8009bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	699b      	ldr	r3, [r3, #24]
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	693a      	ldr	r2, [r7, #16]
 8009bb8:	4313      	orrs	r3, r2
 8009bba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	693a      	ldr	r2, [r7, #16]
 8009bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	68fa      	ldr	r2, [r7, #12]
 8009bc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009bc8:	683b      	ldr	r3, [r7, #0]
 8009bca:	685a      	ldr	r2, [r3, #4]
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	697a      	ldr	r2, [r7, #20]
 8009bd4:	621a      	str	r2, [r3, #32]
}
 8009bd6:	bf00      	nop
 8009bd8:	371c      	adds	r7, #28
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be0:	4770      	bx	lr
 8009be2:	bf00      	nop
 8009be4:	40010000 	.word	0x40010000
 8009be8:	40010400 	.word	0x40010400

08009bec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b087      	sub	sp, #28
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6a1b      	ldr	r3, [r3, #32]
 8009bfa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	6a1b      	ldr	r3, [r3, #32]
 8009c06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	685b      	ldr	r3, [r3, #4]
 8009c0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	69db      	ldr	r3, [r3, #28]
 8009c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f023 0303 	bic.w	r3, r3, #3
 8009c22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	68fa      	ldr	r2, [r7, #12]
 8009c2a:	4313      	orrs	r3, r2
 8009c2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009c2e:	697b      	ldr	r3, [r7, #20]
 8009c30:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009c34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009c36:	683b      	ldr	r3, [r7, #0]
 8009c38:	689b      	ldr	r3, [r3, #8]
 8009c3a:	021b      	lsls	r3, r3, #8
 8009c3c:	697a      	ldr	r2, [r7, #20]
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	4a21      	ldr	r2, [pc, #132]	; (8009ccc <TIM_OC3_SetConfig+0xe0>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d003      	beq.n	8009c52 <TIM_OC3_SetConfig+0x66>
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	4a20      	ldr	r2, [pc, #128]	; (8009cd0 <TIM_OC3_SetConfig+0xe4>)
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	d10d      	bne.n	8009c6e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009c58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	68db      	ldr	r3, [r3, #12]
 8009c5e:	021b      	lsls	r3, r3, #8
 8009c60:	697a      	ldr	r2, [r7, #20]
 8009c62:	4313      	orrs	r3, r2
 8009c64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009c6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	4a16      	ldr	r2, [pc, #88]	; (8009ccc <TIM_OC3_SetConfig+0xe0>)
 8009c72:	4293      	cmp	r3, r2
 8009c74:	d003      	beq.n	8009c7e <TIM_OC3_SetConfig+0x92>
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	4a15      	ldr	r2, [pc, #84]	; (8009cd0 <TIM_OC3_SetConfig+0xe4>)
 8009c7a:	4293      	cmp	r3, r2
 8009c7c:	d113      	bne.n	8009ca6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009c8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	695b      	ldr	r3, [r3, #20]
 8009c92:	011b      	lsls	r3, r3, #4
 8009c94:	693a      	ldr	r2, [r7, #16]
 8009c96:	4313      	orrs	r3, r2
 8009c98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	699b      	ldr	r3, [r3, #24]
 8009c9e:	011b      	lsls	r3, r3, #4
 8009ca0:	693a      	ldr	r2, [r7, #16]
 8009ca2:	4313      	orrs	r3, r2
 8009ca4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	693a      	ldr	r2, [r7, #16]
 8009caa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	68fa      	ldr	r2, [r7, #12]
 8009cb0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009cb2:	683b      	ldr	r3, [r7, #0]
 8009cb4:	685a      	ldr	r2, [r3, #4]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	697a      	ldr	r2, [r7, #20]
 8009cbe:	621a      	str	r2, [r3, #32]
}
 8009cc0:	bf00      	nop
 8009cc2:	371c      	adds	r7, #28
 8009cc4:	46bd      	mov	sp, r7
 8009cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cca:	4770      	bx	lr
 8009ccc:	40010000 	.word	0x40010000
 8009cd0:	40010400 	.word	0x40010400

08009cd4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b087      	sub	sp, #28
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	6a1b      	ldr	r3, [r3, #32]
 8009ce2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6a1b      	ldr	r3, [r3, #32]
 8009cee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	685b      	ldr	r3, [r3, #4]
 8009cf4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	69db      	ldr	r3, [r3, #28]
 8009cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009d02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009d0c:	683b      	ldr	r3, [r7, #0]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	021b      	lsls	r3, r3, #8
 8009d12:	68fa      	ldr	r2, [r7, #12]
 8009d14:	4313      	orrs	r3, r2
 8009d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009d18:	693b      	ldr	r3, [r7, #16]
 8009d1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009d1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009d20:	683b      	ldr	r3, [r7, #0]
 8009d22:	689b      	ldr	r3, [r3, #8]
 8009d24:	031b      	lsls	r3, r3, #12
 8009d26:	693a      	ldr	r2, [r7, #16]
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	4a12      	ldr	r2, [pc, #72]	; (8009d78 <TIM_OC4_SetConfig+0xa4>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d003      	beq.n	8009d3c <TIM_OC4_SetConfig+0x68>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	4a11      	ldr	r2, [pc, #68]	; (8009d7c <TIM_OC4_SetConfig+0xa8>)
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d109      	bne.n	8009d50 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009d42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	695b      	ldr	r3, [r3, #20]
 8009d48:	019b      	lsls	r3, r3, #6
 8009d4a:	697a      	ldr	r2, [r7, #20]
 8009d4c:	4313      	orrs	r3, r2
 8009d4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	697a      	ldr	r2, [r7, #20]
 8009d54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	68fa      	ldr	r2, [r7, #12]
 8009d5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	685a      	ldr	r2, [r3, #4]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	693a      	ldr	r2, [r7, #16]
 8009d68:	621a      	str	r2, [r3, #32]
}
 8009d6a:	bf00      	nop
 8009d6c:	371c      	adds	r7, #28
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr
 8009d76:	bf00      	nop
 8009d78:	40010000 	.word	0x40010000
 8009d7c:	40010400 	.word	0x40010400

08009d80 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b086      	sub	sp, #24
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	689b      	ldr	r3, [r3, #8]
 8009d94:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d9c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009d9e:	683b      	ldr	r3, [r7, #0]
 8009da0:	685b      	ldr	r3, [r3, #4]
 8009da2:	693a      	ldr	r2, [r7, #16]
 8009da4:	4313      	orrs	r3, r2
 8009da6:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	f023 0307 	bic.w	r3, r3, #7
 8009dae:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	693a      	ldr	r2, [r7, #16]
 8009db6:	4313      	orrs	r3, r2
 8009db8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	693a      	ldr	r2, [r7, #16]
 8009dc0:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	2b70      	cmp	r3, #112	; 0x70
 8009dc8:	d01a      	beq.n	8009e00 <TIM_SlaveTimer_SetConfig+0x80>
 8009dca:	2b70      	cmp	r3, #112	; 0x70
 8009dcc:	d860      	bhi.n	8009e90 <TIM_SlaveTimer_SetConfig+0x110>
 8009dce:	2b60      	cmp	r3, #96	; 0x60
 8009dd0:	d054      	beq.n	8009e7c <TIM_SlaveTimer_SetConfig+0xfc>
 8009dd2:	2b60      	cmp	r3, #96	; 0x60
 8009dd4:	d85c      	bhi.n	8009e90 <TIM_SlaveTimer_SetConfig+0x110>
 8009dd6:	2b50      	cmp	r3, #80	; 0x50
 8009dd8:	d046      	beq.n	8009e68 <TIM_SlaveTimer_SetConfig+0xe8>
 8009dda:	2b50      	cmp	r3, #80	; 0x50
 8009ddc:	d858      	bhi.n	8009e90 <TIM_SlaveTimer_SetConfig+0x110>
 8009dde:	2b40      	cmp	r3, #64	; 0x40
 8009de0:	d019      	beq.n	8009e16 <TIM_SlaveTimer_SetConfig+0x96>
 8009de2:	2b40      	cmp	r3, #64	; 0x40
 8009de4:	d854      	bhi.n	8009e90 <TIM_SlaveTimer_SetConfig+0x110>
 8009de6:	2b30      	cmp	r3, #48	; 0x30
 8009de8:	d055      	beq.n	8009e96 <TIM_SlaveTimer_SetConfig+0x116>
 8009dea:	2b30      	cmp	r3, #48	; 0x30
 8009dec:	d850      	bhi.n	8009e90 <TIM_SlaveTimer_SetConfig+0x110>
 8009dee:	2b20      	cmp	r3, #32
 8009df0:	d051      	beq.n	8009e96 <TIM_SlaveTimer_SetConfig+0x116>
 8009df2:	2b20      	cmp	r3, #32
 8009df4:	d84c      	bhi.n	8009e90 <TIM_SlaveTimer_SetConfig+0x110>
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d04d      	beq.n	8009e96 <TIM_SlaveTimer_SetConfig+0x116>
 8009dfa:	2b10      	cmp	r3, #16
 8009dfc:	d04b      	beq.n	8009e96 <TIM_SlaveTimer_SetConfig+0x116>
 8009dfe:	e047      	b.n	8009e90 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	6818      	ldr	r0, [r3, #0]
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	68d9      	ldr	r1, [r3, #12]
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	689a      	ldr	r2, [r3, #8]
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	691b      	ldr	r3, [r3, #16]
 8009e10:	f000 f9ec 	bl	800a1ec <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8009e14:	e040      	b.n	8009e98 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	2b05      	cmp	r3, #5
 8009e1c:	d101      	bne.n	8009e22 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	e03b      	b.n	8009e9a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	6a1b      	ldr	r3, [r3, #32]
 8009e28:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	6a1a      	ldr	r2, [r3, #32]
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f022 0201 	bic.w	r2, r2, #1
 8009e38:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	699b      	ldr	r3, [r3, #24]
 8009e40:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009e48:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	691b      	ldr	r3, [r3, #16]
 8009e4e:	011b      	lsls	r3, r3, #4
 8009e50:	68ba      	ldr	r2, [r7, #8]
 8009e52:	4313      	orrs	r3, r2
 8009e54:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	68ba      	ldr	r2, [r7, #8]
 8009e5c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	68fa      	ldr	r2, [r7, #12]
 8009e64:	621a      	str	r2, [r3, #32]
      break;
 8009e66:	e017      	b.n	8009e98 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	6818      	ldr	r0, [r3, #0]
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	6899      	ldr	r1, [r3, #8]
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	691b      	ldr	r3, [r3, #16]
 8009e74:	461a      	mov	r2, r3
 8009e76:	f000 f889 	bl	8009f8c <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8009e7a:	e00d      	b.n	8009e98 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6818      	ldr	r0, [r3, #0]
 8009e80:	683b      	ldr	r3, [r7, #0]
 8009e82:	6899      	ldr	r1, [r3, #8]
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	691b      	ldr	r3, [r3, #16]
 8009e88:	461a      	mov	r2, r3
 8009e8a:	f000 f8eb 	bl	800a064 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8009e8e:	e003      	b.n	8009e98 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8009e90:	2301      	movs	r3, #1
 8009e92:	75fb      	strb	r3, [r7, #23]
      break;
 8009e94:	e000      	b.n	8009e98 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8009e96:	bf00      	nop
  }

  return status;
 8009e98:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3718      	adds	r7, #24
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
	...

08009ea4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b087      	sub	sp, #28
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	60f8      	str	r0, [r7, #12]
 8009eac:	60b9      	str	r1, [r7, #8]
 8009eae:	607a      	str	r2, [r7, #4]
 8009eb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	6a1b      	ldr	r3, [r3, #32]
 8009eb6:	f023 0201 	bic.w	r2, r3, #1
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	699b      	ldr	r3, [r3, #24]
 8009ec2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	6a1b      	ldr	r3, [r3, #32]
 8009ec8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	4a28      	ldr	r2, [pc, #160]	; (8009f70 <TIM_TI1_SetConfig+0xcc>)
 8009ece:	4293      	cmp	r3, r2
 8009ed0:	d01b      	beq.n	8009f0a <TIM_TI1_SetConfig+0x66>
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ed8:	d017      	beq.n	8009f0a <TIM_TI1_SetConfig+0x66>
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	4a25      	ldr	r2, [pc, #148]	; (8009f74 <TIM_TI1_SetConfig+0xd0>)
 8009ede:	4293      	cmp	r3, r2
 8009ee0:	d013      	beq.n	8009f0a <TIM_TI1_SetConfig+0x66>
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	4a24      	ldr	r2, [pc, #144]	; (8009f78 <TIM_TI1_SetConfig+0xd4>)
 8009ee6:	4293      	cmp	r3, r2
 8009ee8:	d00f      	beq.n	8009f0a <TIM_TI1_SetConfig+0x66>
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	4a23      	ldr	r2, [pc, #140]	; (8009f7c <TIM_TI1_SetConfig+0xd8>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d00b      	beq.n	8009f0a <TIM_TI1_SetConfig+0x66>
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	4a22      	ldr	r2, [pc, #136]	; (8009f80 <TIM_TI1_SetConfig+0xdc>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d007      	beq.n	8009f0a <TIM_TI1_SetConfig+0x66>
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	4a21      	ldr	r2, [pc, #132]	; (8009f84 <TIM_TI1_SetConfig+0xe0>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d003      	beq.n	8009f0a <TIM_TI1_SetConfig+0x66>
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	4a20      	ldr	r2, [pc, #128]	; (8009f88 <TIM_TI1_SetConfig+0xe4>)
 8009f06:	4293      	cmp	r3, r2
 8009f08:	d101      	bne.n	8009f0e <TIM_TI1_SetConfig+0x6a>
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	e000      	b.n	8009f10 <TIM_TI1_SetConfig+0x6c>
 8009f0e:	2300      	movs	r3, #0
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d008      	beq.n	8009f26 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8009f14:	697b      	ldr	r3, [r7, #20]
 8009f16:	f023 0303 	bic.w	r3, r3, #3
 8009f1a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8009f1c:	697a      	ldr	r2, [r7, #20]
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	4313      	orrs	r3, r2
 8009f22:	617b      	str	r3, [r7, #20]
 8009f24:	e003      	b.n	8009f2e <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	f043 0301 	orr.w	r3, r3, #1
 8009f2c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009f2e:	697b      	ldr	r3, [r7, #20]
 8009f30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009f34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	011b      	lsls	r3, r3, #4
 8009f3a:	b2db      	uxtb	r3, r3
 8009f3c:	697a      	ldr	r2, [r7, #20]
 8009f3e:	4313      	orrs	r3, r2
 8009f40:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009f42:	693b      	ldr	r3, [r7, #16]
 8009f44:	f023 030a 	bic.w	r3, r3, #10
 8009f48:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	f003 030a 	and.w	r3, r3, #10
 8009f50:	693a      	ldr	r2, [r7, #16]
 8009f52:	4313      	orrs	r3, r2
 8009f54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	697a      	ldr	r2, [r7, #20]
 8009f5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	693a      	ldr	r2, [r7, #16]
 8009f60:	621a      	str	r2, [r3, #32]
}
 8009f62:	bf00      	nop
 8009f64:	371c      	adds	r7, #28
 8009f66:	46bd      	mov	sp, r7
 8009f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6c:	4770      	bx	lr
 8009f6e:	bf00      	nop
 8009f70:	40010000 	.word	0x40010000
 8009f74:	40000400 	.word	0x40000400
 8009f78:	40000800 	.word	0x40000800
 8009f7c:	40000c00 	.word	0x40000c00
 8009f80:	40010400 	.word	0x40010400
 8009f84:	40014000 	.word	0x40014000
 8009f88:	40001800 	.word	0x40001800

08009f8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f8c:	b480      	push	{r7}
 8009f8e:	b087      	sub	sp, #28
 8009f90:	af00      	add	r7, sp, #0
 8009f92:	60f8      	str	r0, [r7, #12]
 8009f94:	60b9      	str	r1, [r7, #8]
 8009f96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	6a1b      	ldr	r3, [r3, #32]
 8009f9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	6a1b      	ldr	r3, [r3, #32]
 8009fa2:	f023 0201 	bic.w	r2, r3, #1
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	699b      	ldr	r3, [r3, #24]
 8009fae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009fb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	011b      	lsls	r3, r3, #4
 8009fbc:	693a      	ldr	r2, [r7, #16]
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009fc2:	697b      	ldr	r3, [r7, #20]
 8009fc4:	f023 030a 	bic.w	r3, r3, #10
 8009fc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009fca:	697a      	ldr	r2, [r7, #20]
 8009fcc:	68bb      	ldr	r3, [r7, #8]
 8009fce:	4313      	orrs	r3, r2
 8009fd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	693a      	ldr	r2, [r7, #16]
 8009fd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	697a      	ldr	r2, [r7, #20]
 8009fdc:	621a      	str	r2, [r3, #32]
}
 8009fde:	bf00      	nop
 8009fe0:	371c      	adds	r7, #28
 8009fe2:	46bd      	mov	sp, r7
 8009fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe8:	4770      	bx	lr

08009fea <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009fea:	b480      	push	{r7}
 8009fec:	b087      	sub	sp, #28
 8009fee:	af00      	add	r7, sp, #0
 8009ff0:	60f8      	str	r0, [r7, #12]
 8009ff2:	60b9      	str	r1, [r7, #8]
 8009ff4:	607a      	str	r2, [r7, #4]
 8009ff6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	6a1b      	ldr	r3, [r3, #32]
 8009ffc:	f023 0210 	bic.w	r2, r3, #16
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	699b      	ldr	r3, [r3, #24]
 800a008:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	6a1b      	ldr	r3, [r3, #32]
 800a00e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a010:	697b      	ldr	r3, [r7, #20]
 800a012:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a016:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	021b      	lsls	r3, r3, #8
 800a01c:	697a      	ldr	r2, [r7, #20]
 800a01e:	4313      	orrs	r3, r2
 800a020:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a022:	697b      	ldr	r3, [r7, #20]
 800a024:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a028:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	031b      	lsls	r3, r3, #12
 800a02e:	b29b      	uxth	r3, r3
 800a030:	697a      	ldr	r2, [r7, #20]
 800a032:	4313      	orrs	r3, r2
 800a034:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a036:	693b      	ldr	r3, [r7, #16]
 800a038:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a03c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	011b      	lsls	r3, r3, #4
 800a042:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a046:	693a      	ldr	r2, [r7, #16]
 800a048:	4313      	orrs	r3, r2
 800a04a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	697a      	ldr	r2, [r7, #20]
 800a050:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	693a      	ldr	r2, [r7, #16]
 800a056:	621a      	str	r2, [r3, #32]
}
 800a058:	bf00      	nop
 800a05a:	371c      	adds	r7, #28
 800a05c:	46bd      	mov	sp, r7
 800a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a062:	4770      	bx	lr

0800a064 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a064:	b480      	push	{r7}
 800a066:	b087      	sub	sp, #28
 800a068:	af00      	add	r7, sp, #0
 800a06a:	60f8      	str	r0, [r7, #12]
 800a06c:	60b9      	str	r1, [r7, #8]
 800a06e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	6a1b      	ldr	r3, [r3, #32]
 800a074:	f023 0210 	bic.w	r2, r3, #16
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	699b      	ldr	r3, [r3, #24]
 800a080:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	6a1b      	ldr	r3, [r3, #32]
 800a086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a088:	697b      	ldr	r3, [r7, #20]
 800a08a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a08e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	031b      	lsls	r3, r3, #12
 800a094:	697a      	ldr	r2, [r7, #20]
 800a096:	4313      	orrs	r3, r2
 800a098:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a09a:	693b      	ldr	r3, [r7, #16]
 800a09c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a0a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a0a2:	68bb      	ldr	r3, [r7, #8]
 800a0a4:	011b      	lsls	r3, r3, #4
 800a0a6:	693a      	ldr	r2, [r7, #16]
 800a0a8:	4313      	orrs	r3, r2
 800a0aa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	697a      	ldr	r2, [r7, #20]
 800a0b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	693a      	ldr	r2, [r7, #16]
 800a0b6:	621a      	str	r2, [r3, #32]
}
 800a0b8:	bf00      	nop
 800a0ba:	371c      	adds	r7, #28
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c2:	4770      	bx	lr

0800a0c4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	b087      	sub	sp, #28
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	60f8      	str	r0, [r7, #12]
 800a0cc:	60b9      	str	r1, [r7, #8]
 800a0ce:	607a      	str	r2, [r7, #4]
 800a0d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	6a1b      	ldr	r3, [r3, #32]
 800a0d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	69db      	ldr	r3, [r3, #28]
 800a0e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	6a1b      	ldr	r3, [r3, #32]
 800a0e8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	f023 0303 	bic.w	r3, r3, #3
 800a0f0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800a0f2:	697a      	ldr	r2, [r7, #20]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	4313      	orrs	r3, r2
 800a0f8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a0fa:	697b      	ldr	r3, [r7, #20]
 800a0fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a100:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a102:	683b      	ldr	r3, [r7, #0]
 800a104:	011b      	lsls	r3, r3, #4
 800a106:	b2db      	uxtb	r3, r3
 800a108:	697a      	ldr	r2, [r7, #20]
 800a10a:	4313      	orrs	r3, r2
 800a10c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a10e:	693b      	ldr	r3, [r7, #16]
 800a110:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800a114:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a116:	68bb      	ldr	r3, [r7, #8]
 800a118:	021b      	lsls	r3, r3, #8
 800a11a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800a11e:	693a      	ldr	r2, [r7, #16]
 800a120:	4313      	orrs	r3, r2
 800a122:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	697a      	ldr	r2, [r7, #20]
 800a128:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	693a      	ldr	r2, [r7, #16]
 800a12e:	621a      	str	r2, [r3, #32]
}
 800a130:	bf00      	nop
 800a132:	371c      	adds	r7, #28
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a13c:	b480      	push	{r7}
 800a13e:	b087      	sub	sp, #28
 800a140:	af00      	add	r7, sp, #0
 800a142:	60f8      	str	r0, [r7, #12]
 800a144:	60b9      	str	r1, [r7, #8]
 800a146:	607a      	str	r2, [r7, #4]
 800a148:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	6a1b      	ldr	r3, [r3, #32]
 800a14e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	69db      	ldr	r3, [r3, #28]
 800a15a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	6a1b      	ldr	r3, [r3, #32]
 800a160:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a168:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	021b      	lsls	r3, r3, #8
 800a16e:	697a      	ldr	r2, [r7, #20]
 800a170:	4313      	orrs	r3, r2
 800a172:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a174:	697b      	ldr	r3, [r7, #20]
 800a176:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a17a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	031b      	lsls	r3, r3, #12
 800a180:	b29b      	uxth	r3, r3
 800a182:	697a      	ldr	r2, [r7, #20]
 800a184:	4313      	orrs	r3, r2
 800a186:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800a18e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	031b      	lsls	r3, r3, #12
 800a194:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800a198:	693a      	ldr	r2, [r7, #16]
 800a19a:	4313      	orrs	r3, r2
 800a19c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	697a      	ldr	r2, [r7, #20]
 800a1a2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	693a      	ldr	r2, [r7, #16]
 800a1a8:	621a      	str	r2, [r3, #32]
}
 800a1aa:	bf00      	nop
 800a1ac:	371c      	adds	r7, #28
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b4:	4770      	bx	lr

0800a1b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a1b6:	b480      	push	{r7}
 800a1b8:	b085      	sub	sp, #20
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	6078      	str	r0, [r7, #4]
 800a1be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a1ce:	683a      	ldr	r2, [r7, #0]
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	4313      	orrs	r3, r2
 800a1d4:	f043 0307 	orr.w	r3, r3, #7
 800a1d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	68fa      	ldr	r2, [r7, #12]
 800a1de:	609a      	str	r2, [r3, #8]
}
 800a1e0:	bf00      	nop
 800a1e2:	3714      	adds	r7, #20
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ea:	4770      	bx	lr

0800a1ec <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b087      	sub	sp, #28
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	60f8      	str	r0, [r7, #12]
 800a1f4:	60b9      	str	r1, [r7, #8]
 800a1f6:	607a      	str	r2, [r7, #4]
 800a1f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	689b      	ldr	r3, [r3, #8]
 800a1fe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a206:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	021a      	lsls	r2, r3, #8
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	431a      	orrs	r2, r3
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	4313      	orrs	r3, r2
 800a214:	697a      	ldr	r2, [r7, #20]
 800a216:	4313      	orrs	r3, r2
 800a218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	697a      	ldr	r2, [r7, #20]
 800a21e:	609a      	str	r2, [r3, #8]
}
 800a220:	bf00      	nop
 800a222:	371c      	adds	r7, #28
 800a224:	46bd      	mov	sp, r7
 800a226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22a:	4770      	bx	lr

0800a22c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a22c:	b480      	push	{r7}
 800a22e:	b087      	sub	sp, #28
 800a230:	af00      	add	r7, sp, #0
 800a232:	60f8      	str	r0, [r7, #12]
 800a234:	60b9      	str	r1, [r7, #8]
 800a236:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a238:	68bb      	ldr	r3, [r7, #8]
 800a23a:	f003 031f 	and.w	r3, r3, #31
 800a23e:	2201      	movs	r2, #1
 800a240:	fa02 f303 	lsl.w	r3, r2, r3
 800a244:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	6a1a      	ldr	r2, [r3, #32]
 800a24a:	697b      	ldr	r3, [r7, #20]
 800a24c:	43db      	mvns	r3, r3
 800a24e:	401a      	ands	r2, r3
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	6a1a      	ldr	r2, [r3, #32]
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	f003 031f 	and.w	r3, r3, #31
 800a25e:	6879      	ldr	r1, [r7, #4]
 800a260:	fa01 f303 	lsl.w	r3, r1, r3
 800a264:	431a      	orrs	r2, r3
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	621a      	str	r2, [r3, #32]
}
 800a26a:	bf00      	nop
 800a26c:	371c      	adds	r7, #28
 800a26e:	46bd      	mov	sp, r7
 800a270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a274:	4770      	bx	lr
	...

0800a278 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a278:	b480      	push	{r7}
 800a27a:	b085      	sub	sp, #20
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
 800a280:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a288:	2b01      	cmp	r3, #1
 800a28a:	d101      	bne.n	800a290 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a28c:	2302      	movs	r3, #2
 800a28e:	e05a      	b.n	800a346 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2201      	movs	r2, #1
 800a294:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2202      	movs	r2, #2
 800a29c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	689b      	ldr	r3, [r3, #8]
 800a2ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a2b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	68fa      	ldr	r2, [r7, #12]
 800a2be:	4313      	orrs	r3, r2
 800a2c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	68fa      	ldr	r2, [r7, #12]
 800a2c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	4a21      	ldr	r2, [pc, #132]	; (800a354 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a2d0:	4293      	cmp	r3, r2
 800a2d2:	d022      	beq.n	800a31a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a2dc:	d01d      	beq.n	800a31a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	4a1d      	ldr	r2, [pc, #116]	; (800a358 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a2e4:	4293      	cmp	r3, r2
 800a2e6:	d018      	beq.n	800a31a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	4a1b      	ldr	r2, [pc, #108]	; (800a35c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d013      	beq.n	800a31a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	4a1a      	ldr	r2, [pc, #104]	; (800a360 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a2f8:	4293      	cmp	r3, r2
 800a2fa:	d00e      	beq.n	800a31a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	4a18      	ldr	r2, [pc, #96]	; (800a364 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a302:	4293      	cmp	r3, r2
 800a304:	d009      	beq.n	800a31a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	4a17      	ldr	r2, [pc, #92]	; (800a368 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a30c:	4293      	cmp	r3, r2
 800a30e:	d004      	beq.n	800a31a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	4a15      	ldr	r2, [pc, #84]	; (800a36c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d10c      	bne.n	800a334 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a320:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	685b      	ldr	r3, [r3, #4]
 800a326:	68ba      	ldr	r2, [r7, #8]
 800a328:	4313      	orrs	r3, r2
 800a32a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	68ba      	ldr	r2, [r7, #8]
 800a332:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2201      	movs	r2, #1
 800a338:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2200      	movs	r2, #0
 800a340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a344:	2300      	movs	r3, #0
}
 800a346:	4618      	mov	r0, r3
 800a348:	3714      	adds	r7, #20
 800a34a:	46bd      	mov	sp, r7
 800a34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a350:	4770      	bx	lr
 800a352:	bf00      	nop
 800a354:	40010000 	.word	0x40010000
 800a358:	40000400 	.word	0x40000400
 800a35c:	40000800 	.word	0x40000800
 800a360:	40000c00 	.word	0x40000c00
 800a364:	40010400 	.word	0x40010400
 800a368:	40014000 	.word	0x40014000
 800a36c:	40001800 	.word	0x40001800

0800a370 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a370:	b480      	push	{r7}
 800a372:	b083      	sub	sp, #12
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a378:	bf00      	nop
 800a37a:	370c      	adds	r7, #12
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr

0800a384 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a384:	b480      	push	{r7}
 800a386:	b083      	sub	sp, #12
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a38c:	bf00      	nop
 800a38e:	370c      	adds	r7, #12
 800a390:	46bd      	mov	sp, r7
 800a392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a396:	4770      	bx	lr

0800a398 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b082      	sub	sp, #8
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d101      	bne.n	800a3aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a3a6:	2301      	movs	r3, #1
 800a3a8:	e03f      	b.n	800a42a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d106      	bne.n	800a3c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a3be:	6878      	ldr	r0, [r7, #4]
 800a3c0:	f7f9 fdc0 	bl	8003f44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2224      	movs	r2, #36	; 0x24
 800a3c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	68da      	ldr	r2, [r3, #12]
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a3da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f000 ff11 	bl	800b204 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	691a      	ldr	r2, [r3, #16]
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a3f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	695a      	ldr	r2, [r3, #20]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a400:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	68da      	ldr	r2, [r3, #12]
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a410:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2200      	movs	r2, #0
 800a416:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2220      	movs	r2, #32
 800a41c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2220      	movs	r2, #32
 800a424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a428:	2300      	movs	r3, #0
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	3708      	adds	r7, #8
 800a42e:	46bd      	mov	sp, r7
 800a430:	bd80      	pop	{r7, pc}

0800a432 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a432:	b480      	push	{r7}
 800a434:	b085      	sub	sp, #20
 800a436:	af00      	add	r7, sp, #0
 800a438:	60f8      	str	r0, [r7, #12]
 800a43a:	60b9      	str	r1, [r7, #8]
 800a43c:	4613      	mov	r3, r2
 800a43e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a446:	b2db      	uxtb	r3, r3
 800a448:	2b20      	cmp	r3, #32
 800a44a:	d130      	bne.n	800a4ae <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d002      	beq.n	800a458 <HAL_UART_Transmit_IT+0x26>
 800a452:	88fb      	ldrh	r3, [r7, #6]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d101      	bne.n	800a45c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800a458:	2301      	movs	r3, #1
 800a45a:	e029      	b.n	800a4b0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a462:	2b01      	cmp	r3, #1
 800a464:	d101      	bne.n	800a46a <HAL_UART_Transmit_IT+0x38>
 800a466:	2302      	movs	r3, #2
 800a468:	e022      	b.n	800a4b0 <HAL_UART_Transmit_IT+0x7e>
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	2201      	movs	r2, #1
 800a46e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	68ba      	ldr	r2, [r7, #8]
 800a476:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	88fa      	ldrh	r2, [r7, #6]
 800a47c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	88fa      	ldrh	r2, [r7, #6]
 800a482:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2200      	movs	r2, #0
 800a488:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2221      	movs	r2, #33	; 0x21
 800a48e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	2200      	movs	r2, #0
 800a496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	68da      	ldr	r2, [r3, #12]
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a4a8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	e000      	b.n	800a4b0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800a4ae:	2302      	movs	r3, #2
  }
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3714      	adds	r7, #20
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ba:	4770      	bx	lr

0800a4bc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b084      	sub	sp, #16
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	60f8      	str	r0, [r7, #12]
 800a4c4:	60b9      	str	r1, [r7, #8]
 800a4c6:	4613      	mov	r3, r2
 800a4c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a4d0:	b2db      	uxtb	r3, r3
 800a4d2:	2b20      	cmp	r3, #32
 800a4d4:	d11d      	bne.n	800a512 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a4d6:	68bb      	ldr	r3, [r7, #8]
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d002      	beq.n	800a4e2 <HAL_UART_Receive_IT+0x26>
 800a4dc:	88fb      	ldrh	r3, [r7, #6]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d101      	bne.n	800a4e6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	e016      	b.n	800a514 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a4ec:	2b01      	cmp	r3, #1
 800a4ee:	d101      	bne.n	800a4f4 <HAL_UART_Receive_IT+0x38>
 800a4f0:	2302      	movs	r3, #2
 800a4f2:	e00f      	b.n	800a514 <HAL_UART_Receive_IT+0x58>
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	2201      	movs	r2, #1
 800a4f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	2200      	movs	r2, #0
 800a500:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800a502:	88fb      	ldrh	r3, [r7, #6]
 800a504:	461a      	mov	r2, r3
 800a506:	68b9      	ldr	r1, [r7, #8]
 800a508:	68f8      	ldr	r0, [r7, #12]
 800a50a:	f000 fbdd 	bl	800acc8 <UART_Start_Receive_IT>
 800a50e:	4603      	mov	r3, r0
 800a510:	e000      	b.n	800a514 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a512:	2302      	movs	r3, #2
  }
}
 800a514:	4618      	mov	r0, r3
 800a516:	3710      	adds	r7, #16
 800a518:	46bd      	mov	sp, r7
 800a51a:	bd80      	pop	{r7, pc}

0800a51c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b084      	sub	sp, #16
 800a520:	af00      	add	r7, sp, #0
 800a522:	60f8      	str	r0, [r7, #12]
 800a524:	60b9      	str	r1, [r7, #8]
 800a526:	4613      	mov	r3, r2
 800a528:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a530:	b2db      	uxtb	r3, r3
 800a532:	2b20      	cmp	r3, #32
 800a534:	d11d      	bne.n	800a572 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d002      	beq.n	800a542 <HAL_UART_Receive_DMA+0x26>
 800a53c:	88fb      	ldrh	r3, [r7, #6]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d101      	bne.n	800a546 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a542:	2301      	movs	r3, #1
 800a544:	e016      	b.n	800a574 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a54c:	2b01      	cmp	r3, #1
 800a54e:	d101      	bne.n	800a554 <HAL_UART_Receive_DMA+0x38>
 800a550:	2302      	movs	r3, #2
 800a552:	e00f      	b.n	800a574 <HAL_UART_Receive_DMA+0x58>
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	2201      	movs	r2, #1
 800a558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	2200      	movs	r2, #0
 800a560:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a562:	88fb      	ldrh	r3, [r7, #6]
 800a564:	461a      	mov	r2, r3
 800a566:	68b9      	ldr	r1, [r7, #8]
 800a568:	68f8      	ldr	r0, [r7, #12]
 800a56a:	f000 fbeb 	bl	800ad44 <UART_Start_Receive_DMA>
 800a56e:	4603      	mov	r3, r0
 800a570:	e000      	b.n	800a574 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a572:	2302      	movs	r3, #2
  }
}
 800a574:	4618      	mov	r0, r3
 800a576:	3710      	adds	r7, #16
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}

0800a57c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b0ba      	sub	sp, #232	; 0xe8
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	68db      	ldr	r3, [r3, #12]
 800a594:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	695b      	ldr	r3, [r3, #20]
 800a59e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a5ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5b2:	f003 030f 	and.w	r3, r3, #15
 800a5b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a5ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d10f      	bne.n	800a5e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a5c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5c6:	f003 0320 	and.w	r3, r3, #32
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d009      	beq.n	800a5e2 <HAL_UART_IRQHandler+0x66>
 800a5ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5d2:	f003 0320 	and.w	r3, r3, #32
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d003      	beq.n	800a5e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	f000 fd57 	bl	800b08e <UART_Receive_IT>
      return;
 800a5e0:	e256      	b.n	800aa90 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a5e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	f000 80de 	beq.w	800a7a8 <HAL_UART_IRQHandler+0x22c>
 800a5ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a5f0:	f003 0301 	and.w	r3, r3, #1
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d106      	bne.n	800a606 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a5f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5fc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a600:	2b00      	cmp	r3, #0
 800a602:	f000 80d1 	beq.w	800a7a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a60a:	f003 0301 	and.w	r3, r3, #1
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d00b      	beq.n	800a62a <HAL_UART_IRQHandler+0xae>
 800a612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d005      	beq.n	800a62a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a622:	f043 0201 	orr.w	r2, r3, #1
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a62a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a62e:	f003 0304 	and.w	r3, r3, #4
 800a632:	2b00      	cmp	r3, #0
 800a634:	d00b      	beq.n	800a64e <HAL_UART_IRQHandler+0xd2>
 800a636:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a63a:	f003 0301 	and.w	r3, r3, #1
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d005      	beq.n	800a64e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a646:	f043 0202 	orr.w	r2, r3, #2
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a64e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a652:	f003 0302 	and.w	r3, r3, #2
 800a656:	2b00      	cmp	r3, #0
 800a658:	d00b      	beq.n	800a672 <HAL_UART_IRQHandler+0xf6>
 800a65a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a65e:	f003 0301 	and.w	r3, r3, #1
 800a662:	2b00      	cmp	r3, #0
 800a664:	d005      	beq.n	800a672 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a66a:	f043 0204 	orr.w	r2, r3, #4
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a672:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a676:	f003 0308 	and.w	r3, r3, #8
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d011      	beq.n	800a6a2 <HAL_UART_IRQHandler+0x126>
 800a67e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a682:	f003 0320 	and.w	r3, r3, #32
 800a686:	2b00      	cmp	r3, #0
 800a688:	d105      	bne.n	800a696 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a68a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a68e:	f003 0301 	and.w	r3, r3, #1
 800a692:	2b00      	cmp	r3, #0
 800a694:	d005      	beq.n	800a6a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a69a:	f043 0208 	orr.w	r2, r3, #8
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	f000 81ed 	beq.w	800aa86 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a6ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6b0:	f003 0320 	and.w	r3, r3, #32
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d008      	beq.n	800a6ca <HAL_UART_IRQHandler+0x14e>
 800a6b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6bc:	f003 0320 	and.w	r3, r3, #32
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d002      	beq.n	800a6ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800a6c4:	6878      	ldr	r0, [r7, #4]
 800a6c6:	f000 fce2 	bl	800b08e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	695b      	ldr	r3, [r3, #20]
 800a6d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6d4:	2b40      	cmp	r3, #64	; 0x40
 800a6d6:	bf0c      	ite	eq
 800a6d8:	2301      	moveq	r3, #1
 800a6da:	2300      	movne	r3, #0
 800a6dc:	b2db      	uxtb	r3, r3
 800a6de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6e6:	f003 0308 	and.w	r3, r3, #8
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d103      	bne.n	800a6f6 <HAL_UART_IRQHandler+0x17a>
 800a6ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d04f      	beq.n	800a796 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f000 fbea 	bl	800aed0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	695b      	ldr	r3, [r3, #20]
 800a702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a706:	2b40      	cmp	r3, #64	; 0x40
 800a708:	d141      	bne.n	800a78e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	3314      	adds	r3, #20
 800a710:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a714:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a718:	e853 3f00 	ldrex	r3, [r3]
 800a71c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a720:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a724:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a728:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	3314      	adds	r3, #20
 800a732:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a736:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a73a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a73e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a742:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a746:	e841 2300 	strex	r3, r2, [r1]
 800a74a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a74e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a752:	2b00      	cmp	r3, #0
 800a754:	d1d9      	bne.n	800a70a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d013      	beq.n	800a786 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a762:	4a7d      	ldr	r2, [pc, #500]	; (800a958 <HAL_UART_IRQHandler+0x3dc>)
 800a764:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a76a:	4618      	mov	r0, r3
 800a76c:	f7fb fc08 	bl	8005f80 <HAL_DMA_Abort_IT>
 800a770:	4603      	mov	r3, r0
 800a772:	2b00      	cmp	r3, #0
 800a774:	d016      	beq.n	800a7a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a77a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a77c:	687a      	ldr	r2, [r7, #4]
 800a77e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a780:	4610      	mov	r0, r2
 800a782:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a784:	e00e      	b.n	800a7a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a786:	6878      	ldr	r0, [r7, #4]
 800a788:	f000 f990 	bl	800aaac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a78c:	e00a      	b.n	800a7a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a78e:	6878      	ldr	r0, [r7, #4]
 800a790:	f000 f98c 	bl	800aaac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a794:	e006      	b.n	800a7a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a796:	6878      	ldr	r0, [r7, #4]
 800a798:	f000 f988 	bl	800aaac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2200      	movs	r2, #0
 800a7a0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800a7a2:	e170      	b.n	800aa86 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7a4:	bf00      	nop
    return;
 800a7a6:	e16e      	b.n	800aa86 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a7ac:	2b01      	cmp	r3, #1
 800a7ae:	f040 814a 	bne.w	800aa46 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800a7b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a7b6:	f003 0310 	and.w	r3, r3, #16
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	f000 8143 	beq.w	800aa46 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800a7c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a7c4:	f003 0310 	and.w	r3, r3, #16
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	f000 813c 	beq.w	800aa46 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	60bb      	str	r3, [r7, #8]
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	60bb      	str	r3, [r7, #8]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	685b      	ldr	r3, [r3, #4]
 800a7e0:	60bb      	str	r3, [r7, #8]
 800a7e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	695b      	ldr	r3, [r3, #20]
 800a7ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7ee:	2b40      	cmp	r3, #64	; 0x40
 800a7f0:	f040 80b4 	bne.w	800a95c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	685b      	ldr	r3, [r3, #4]
 800a7fc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a800:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a804:	2b00      	cmp	r3, #0
 800a806:	f000 8140 	beq.w	800aa8a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a80e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a812:	429a      	cmp	r2, r3
 800a814:	f080 8139 	bcs.w	800aa8a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a81e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a824:	69db      	ldr	r3, [r3, #28]
 800a826:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a82a:	f000 8088 	beq.w	800a93e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	330c      	adds	r3, #12
 800a834:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a838:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a83c:	e853 3f00 	ldrex	r3, [r3]
 800a840:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a844:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a848:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a84c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	330c      	adds	r3, #12
 800a856:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800a85a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800a85e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a862:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a866:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a86a:	e841 2300 	strex	r3, r2, [r1]
 800a86e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a872:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a876:	2b00      	cmp	r3, #0
 800a878:	d1d9      	bne.n	800a82e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	3314      	adds	r3, #20
 800a880:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a882:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a884:	e853 3f00 	ldrex	r3, [r3]
 800a888:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a88a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a88c:	f023 0301 	bic.w	r3, r3, #1
 800a890:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	3314      	adds	r3, #20
 800a89a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a89e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a8a2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8a4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a8a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a8aa:	e841 2300 	strex	r3, r2, [r1]
 800a8ae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a8b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d1e1      	bne.n	800a87a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	3314      	adds	r3, #20
 800a8bc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a8c0:	e853 3f00 	ldrex	r3, [r3]
 800a8c4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a8c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a8c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a8cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	3314      	adds	r3, #20
 800a8d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a8da:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a8dc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8de:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a8e0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a8e2:	e841 2300 	strex	r3, r2, [r1]
 800a8e6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a8e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d1e3      	bne.n	800a8b6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	2220      	movs	r2, #32
 800a8f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	330c      	adds	r3, #12
 800a902:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a904:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a906:	e853 3f00 	ldrex	r3, [r3]
 800a90a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a90c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a90e:	f023 0310 	bic.w	r3, r3, #16
 800a912:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	330c      	adds	r3, #12
 800a91c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800a920:	65ba      	str	r2, [r7, #88]	; 0x58
 800a922:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a924:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a926:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a928:	e841 2300 	strex	r3, r2, [r1]
 800a92c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a92e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a930:	2b00      	cmp	r3, #0
 800a932:	d1e3      	bne.n	800a8fc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a938:	4618      	mov	r0, r3
 800a93a:	f7fb fab1 	bl	8005ea0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a946:	b29b      	uxth	r3, r3
 800a948:	1ad3      	subs	r3, r2, r3
 800a94a:	b29b      	uxth	r3, r3
 800a94c:	4619      	mov	r1, r3
 800a94e:	6878      	ldr	r0, [r7, #4]
 800a950:	f000 f8b6 	bl	800aac0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a954:	e099      	b.n	800aa8a <HAL_UART_IRQHandler+0x50e>
 800a956:	bf00      	nop
 800a958:	0800af97 	.word	0x0800af97
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a964:	b29b      	uxth	r3, r3
 800a966:	1ad3      	subs	r3, r2, r3
 800a968:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a970:	b29b      	uxth	r3, r3
 800a972:	2b00      	cmp	r3, #0
 800a974:	f000 808b 	beq.w	800aa8e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800a978:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	f000 8086 	beq.w	800aa8e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	330c      	adds	r3, #12
 800a988:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a98a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a98c:	e853 3f00 	ldrex	r3, [r3]
 800a990:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a994:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a998:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	330c      	adds	r3, #12
 800a9a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800a9a6:	647a      	str	r2, [r7, #68]	; 0x44
 800a9a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a9ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a9ae:	e841 2300 	strex	r3, r2, [r1]
 800a9b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a9b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d1e3      	bne.n	800a982 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	3314      	adds	r3, #20
 800a9c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9c4:	e853 3f00 	ldrex	r3, [r3]
 800a9c8:	623b      	str	r3, [r7, #32]
   return(result);
 800a9ca:	6a3b      	ldr	r3, [r7, #32]
 800a9cc:	f023 0301 	bic.w	r3, r3, #1
 800a9d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	3314      	adds	r3, #20
 800a9da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a9de:	633a      	str	r2, [r7, #48]	; 0x30
 800a9e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a9e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a9e6:	e841 2300 	strex	r3, r2, [r1]
 800a9ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a9ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d1e3      	bne.n	800a9ba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2220      	movs	r2, #32
 800a9f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	330c      	adds	r3, #12
 800aa06:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa08:	693b      	ldr	r3, [r7, #16]
 800aa0a:	e853 3f00 	ldrex	r3, [r3]
 800aa0e:	60fb      	str	r3, [r7, #12]
   return(result);
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f023 0310 	bic.w	r3, r3, #16
 800aa16:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	330c      	adds	r3, #12
 800aa20:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800aa24:	61fa      	str	r2, [r7, #28]
 800aa26:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa28:	69b9      	ldr	r1, [r7, #24]
 800aa2a:	69fa      	ldr	r2, [r7, #28]
 800aa2c:	e841 2300 	strex	r3, r2, [r1]
 800aa30:	617b      	str	r3, [r7, #20]
   return(result);
 800aa32:	697b      	ldr	r3, [r7, #20]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d1e3      	bne.n	800aa00 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800aa38:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 f83e 	bl	800aac0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800aa44:	e023      	b.n	800aa8e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800aa46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d009      	beq.n	800aa66 <HAL_UART_IRQHandler+0x4ea>
 800aa52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d003      	beq.n	800aa66 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 faad 	bl	800afbe <UART_Transmit_IT>
    return;
 800aa64:	e014      	b.n	800aa90 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800aa66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d00e      	beq.n	800aa90 <HAL_UART_IRQHandler+0x514>
 800aa72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d008      	beq.n	800aa90 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f000 faed 	bl	800b05e <UART_EndTransmit_IT>
    return;
 800aa84:	e004      	b.n	800aa90 <HAL_UART_IRQHandler+0x514>
    return;
 800aa86:	bf00      	nop
 800aa88:	e002      	b.n	800aa90 <HAL_UART_IRQHandler+0x514>
      return;
 800aa8a:	bf00      	nop
 800aa8c:	e000      	b.n	800aa90 <HAL_UART_IRQHandler+0x514>
      return;
 800aa8e:	bf00      	nop
  }
}
 800aa90:	37e8      	adds	r7, #232	; 0xe8
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
 800aa96:	bf00      	nop

0800aa98 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b083      	sub	sp, #12
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800aaa0:	bf00      	nop
 800aaa2:	370c      	adds	r7, #12
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaaa:	4770      	bx	lr

0800aaac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b083      	sub	sp, #12
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800aab4:	bf00      	nop
 800aab6:	370c      	adds	r7, #12
 800aab8:	46bd      	mov	sp, r7
 800aaba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aabe:	4770      	bx	lr

0800aac0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b083      	sub	sp, #12
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
 800aac8:	460b      	mov	r3, r1
 800aaca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800aacc:	bf00      	nop
 800aace:	370c      	adds	r7, #12
 800aad0:	46bd      	mov	sp, r7
 800aad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad6:	4770      	bx	lr

0800aad8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b09c      	sub	sp, #112	; 0x70
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aae4:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d172      	bne.n	800abda <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800aaf4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aafa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	330c      	adds	r3, #12
 800ab00:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab04:	e853 3f00 	ldrex	r3, [r3]
 800ab08:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800ab0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ab10:	66bb      	str	r3, [r7, #104]	; 0x68
 800ab12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	330c      	adds	r3, #12
 800ab18:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800ab1a:	65ba      	str	r2, [r7, #88]	; 0x58
 800ab1c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab1e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800ab20:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800ab22:	e841 2300 	strex	r3, r2, [r1]
 800ab26:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800ab28:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d1e5      	bne.n	800aafa <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	3314      	adds	r3, #20
 800ab34:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ab38:	e853 3f00 	ldrex	r3, [r3]
 800ab3c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ab3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ab40:	f023 0301 	bic.w	r3, r3, #1
 800ab44:	667b      	str	r3, [r7, #100]	; 0x64
 800ab46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	3314      	adds	r3, #20
 800ab4c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ab4e:	647a      	str	r2, [r7, #68]	; 0x44
 800ab50:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab52:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ab54:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ab56:	e841 2300 	strex	r3, r2, [r1]
 800ab5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ab5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d1e5      	bne.n	800ab2e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	3314      	adds	r3, #20
 800ab68:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab6c:	e853 3f00 	ldrex	r3, [r3]
 800ab70:	623b      	str	r3, [r7, #32]
   return(result);
 800ab72:	6a3b      	ldr	r3, [r7, #32]
 800ab74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ab78:	663b      	str	r3, [r7, #96]	; 0x60
 800ab7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	3314      	adds	r3, #20
 800ab80:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ab82:	633a      	str	r2, [r7, #48]	; 0x30
 800ab84:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ab88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab8a:	e841 2300 	strex	r3, r2, [r1]
 800ab8e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ab90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d1e5      	bne.n	800ab62 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ab96:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ab98:	2220      	movs	r2, #32
 800ab9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aba2:	2b01      	cmp	r3, #1
 800aba4:	d119      	bne.n	800abda <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aba6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	330c      	adds	r3, #12
 800abac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abae:	693b      	ldr	r3, [r7, #16]
 800abb0:	e853 3f00 	ldrex	r3, [r3]
 800abb4:	60fb      	str	r3, [r7, #12]
   return(result);
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	f023 0310 	bic.w	r3, r3, #16
 800abbc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800abbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	330c      	adds	r3, #12
 800abc4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800abc6:	61fa      	str	r2, [r7, #28]
 800abc8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abca:	69b9      	ldr	r1, [r7, #24]
 800abcc:	69fa      	ldr	r2, [r7, #28]
 800abce:	e841 2300 	strex	r3, r2, [r1]
 800abd2:	617b      	str	r3, [r7, #20]
   return(result);
 800abd4:	697b      	ldr	r3, [r7, #20]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d1e5      	bne.n	800aba6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800abda:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abde:	2b01      	cmp	r3, #1
 800abe0:	d106      	bne.n	800abf0 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800abe2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abe4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800abe6:	4619      	mov	r1, r3
 800abe8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800abea:	f7ff ff69 	bl	800aac0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800abee:	e002      	b.n	800abf6 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800abf0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800abf2:	f7f7 fcb5 	bl	8002560 <HAL_UART_RxCpltCallback>
}
 800abf6:	bf00      	nop
 800abf8:	3770      	adds	r7, #112	; 0x70
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}

0800abfe <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800abfe:	b580      	push	{r7, lr}
 800ac00:	b084      	sub	sp, #16
 800ac02:	af00      	add	r7, sp, #0
 800ac04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac0a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac10:	2b01      	cmp	r3, #1
 800ac12:	d108      	bne.n	800ac26 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ac18:	085b      	lsrs	r3, r3, #1
 800ac1a:	b29b      	uxth	r3, r3
 800ac1c:	4619      	mov	r1, r3
 800ac1e:	68f8      	ldr	r0, [r7, #12]
 800ac20:	f7ff ff4e 	bl	800aac0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ac24:	e002      	b.n	800ac2c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800ac26:	68f8      	ldr	r0, [r7, #12]
 800ac28:	f7ff ff36 	bl	800aa98 <HAL_UART_RxHalfCpltCallback>
}
 800ac2c:	bf00      	nop
 800ac2e:	3710      	adds	r7, #16
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b084      	sub	sp, #16
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800ac3c:	2300      	movs	r3, #0
 800ac3e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac44:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	695b      	ldr	r3, [r3, #20]
 800ac4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ac50:	2b80      	cmp	r3, #128	; 0x80
 800ac52:	bf0c      	ite	eq
 800ac54:	2301      	moveq	r3, #1
 800ac56:	2300      	movne	r3, #0
 800ac58:	b2db      	uxtb	r3, r3
 800ac5a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac62:	b2db      	uxtb	r3, r3
 800ac64:	2b21      	cmp	r3, #33	; 0x21
 800ac66:	d108      	bne.n	800ac7a <UART_DMAError+0x46>
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d005      	beq.n	800ac7a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	2200      	movs	r2, #0
 800ac72:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800ac74:	68b8      	ldr	r0, [r7, #8]
 800ac76:	f000 f903 	bl	800ae80 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	695b      	ldr	r3, [r3, #20]
 800ac80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac84:	2b40      	cmp	r3, #64	; 0x40
 800ac86:	bf0c      	ite	eq
 800ac88:	2301      	moveq	r3, #1
 800ac8a:	2300      	movne	r3, #0
 800ac8c:	b2db      	uxtb	r3, r3
 800ac8e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ac96:	b2db      	uxtb	r3, r3
 800ac98:	2b22      	cmp	r3, #34	; 0x22
 800ac9a:	d108      	bne.n	800acae <UART_DMAError+0x7a>
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d005      	beq.n	800acae <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800aca2:	68bb      	ldr	r3, [r7, #8]
 800aca4:	2200      	movs	r2, #0
 800aca6:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800aca8:	68b8      	ldr	r0, [r7, #8]
 800acaa:	f000 f911 	bl	800aed0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800acae:	68bb      	ldr	r3, [r7, #8]
 800acb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acb2:	f043 0210 	orr.w	r2, r3, #16
 800acb6:	68bb      	ldr	r3, [r7, #8]
 800acb8:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800acba:	68b8      	ldr	r0, [r7, #8]
 800acbc:	f7ff fef6 	bl	800aaac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800acc0:	bf00      	nop
 800acc2:	3710      	adds	r7, #16
 800acc4:	46bd      	mov	sp, r7
 800acc6:	bd80      	pop	{r7, pc}

0800acc8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800acc8:	b480      	push	{r7}
 800acca:	b085      	sub	sp, #20
 800accc:	af00      	add	r7, sp, #0
 800acce:	60f8      	str	r0, [r7, #12]
 800acd0:	60b9      	str	r1, [r7, #8]
 800acd2:	4613      	mov	r3, r2
 800acd4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	68ba      	ldr	r2, [r7, #8]
 800acda:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	88fa      	ldrh	r2, [r7, #6]
 800ace0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	88fa      	ldrh	r2, [r7, #6]
 800ace6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	2200      	movs	r2, #0
 800acec:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	2222      	movs	r2, #34	; 0x22
 800acf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	2200      	movs	r2, #0
 800acfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	691b      	ldr	r3, [r3, #16]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d007      	beq.n	800ad16 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	68da      	ldr	r2, [r3, #12]
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ad14:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	695a      	ldr	r2, [r3, #20]
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f042 0201 	orr.w	r2, r2, #1
 800ad24:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	68da      	ldr	r2, [r3, #12]
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f042 0220 	orr.w	r2, r2, #32
 800ad34:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800ad36:	2300      	movs	r3, #0
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	3714      	adds	r7, #20
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr

0800ad44 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b098      	sub	sp, #96	; 0x60
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	60f8      	str	r0, [r7, #12]
 800ad4c:	60b9      	str	r1, [r7, #8]
 800ad4e:	4613      	mov	r3, r2
 800ad50:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800ad52:	68ba      	ldr	r2, [r7, #8]
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	88fa      	ldrh	r2, [r7, #6]
 800ad5c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	2200      	movs	r2, #0
 800ad62:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	2222      	movs	r2, #34	; 0x22
 800ad68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad70:	4a40      	ldr	r2, [pc, #256]	; (800ae74 <UART_Start_Receive_DMA+0x130>)
 800ad72:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad78:	4a3f      	ldr	r2, [pc, #252]	; (800ae78 <UART_Start_Receive_DMA+0x134>)
 800ad7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad80:	4a3e      	ldr	r2, [pc, #248]	; (800ae7c <UART_Start_Receive_DMA+0x138>)
 800ad82:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad88:	2200      	movs	r2, #0
 800ad8a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800ad8c:	f107 0308 	add.w	r3, r7, #8
 800ad90:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	3304      	adds	r3, #4
 800ad9c:	4619      	mov	r1, r3
 800ad9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ada0:	681a      	ldr	r2, [r3, #0]
 800ada2:	88fb      	ldrh	r3, [r7, #6]
 800ada4:	f7fb f824 	bl	8005df0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800ada8:	2300      	movs	r3, #0
 800adaa:	613b      	str	r3, [r7, #16]
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	613b      	str	r3, [r7, #16]
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	685b      	ldr	r3, [r3, #4]
 800adba:	613b      	str	r3, [r7, #16]
 800adbc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	2200      	movs	r2, #0
 800adc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	691b      	ldr	r3, [r3, #16]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d019      	beq.n	800ae02 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	330c      	adds	r3, #12
 800add4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800add6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800add8:	e853 3f00 	ldrex	r3, [r3]
 800addc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800adde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ade0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ade4:	65bb      	str	r3, [r7, #88]	; 0x58
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	330c      	adds	r3, #12
 800adec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800adee:	64fa      	str	r2, [r7, #76]	; 0x4c
 800adf0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adf2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800adf4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800adf6:	e841 2300 	strex	r3, r2, [r1]
 800adfa:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800adfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d1e5      	bne.n	800adce <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	3314      	adds	r3, #20
 800ae08:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae0c:	e853 3f00 	ldrex	r3, [r3]
 800ae10:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ae12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae14:	f043 0301 	orr.w	r3, r3, #1
 800ae18:	657b      	str	r3, [r7, #84]	; 0x54
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	3314      	adds	r3, #20
 800ae20:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ae22:	63ba      	str	r2, [r7, #56]	; 0x38
 800ae24:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae26:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ae28:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ae2a:	e841 2300 	strex	r3, r2, [r1]
 800ae2e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ae30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d1e5      	bne.n	800ae02 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	681b      	ldr	r3, [r3, #0]
 800ae3a:	3314      	adds	r3, #20
 800ae3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae3e:	69bb      	ldr	r3, [r7, #24]
 800ae40:	e853 3f00 	ldrex	r3, [r3]
 800ae44:	617b      	str	r3, [r7, #20]
   return(result);
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae4c:	653b      	str	r3, [r7, #80]	; 0x50
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	3314      	adds	r3, #20
 800ae54:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800ae56:	627a      	str	r2, [r7, #36]	; 0x24
 800ae58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae5a:	6a39      	ldr	r1, [r7, #32]
 800ae5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae5e:	e841 2300 	strex	r3, r2, [r1]
 800ae62:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae64:	69fb      	ldr	r3, [r7, #28]
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d1e5      	bne.n	800ae36 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800ae6a:	2300      	movs	r3, #0
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3760      	adds	r7, #96	; 0x60
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}
 800ae74:	0800aad9 	.word	0x0800aad9
 800ae78:	0800abff 	.word	0x0800abff
 800ae7c:	0800ac35 	.word	0x0800ac35

0800ae80 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ae80:	b480      	push	{r7}
 800ae82:	b089      	sub	sp, #36	; 0x24
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	330c      	adds	r3, #12
 800ae8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	e853 3f00 	ldrex	r3, [r3]
 800ae96:	60bb      	str	r3, [r7, #8]
   return(result);
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ae9e:	61fb      	str	r3, [r7, #28]
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	330c      	adds	r3, #12
 800aea6:	69fa      	ldr	r2, [r7, #28]
 800aea8:	61ba      	str	r2, [r7, #24]
 800aeaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeac:	6979      	ldr	r1, [r7, #20]
 800aeae:	69ba      	ldr	r2, [r7, #24]
 800aeb0:	e841 2300 	strex	r3, r2, [r1]
 800aeb4:	613b      	str	r3, [r7, #16]
   return(result);
 800aeb6:	693b      	ldr	r3, [r7, #16]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d1e5      	bne.n	800ae88 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2220      	movs	r2, #32
 800aec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800aec4:	bf00      	nop
 800aec6:	3724      	adds	r7, #36	; 0x24
 800aec8:	46bd      	mov	sp, r7
 800aeca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aece:	4770      	bx	lr

0800aed0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aed0:	b480      	push	{r7}
 800aed2:	b095      	sub	sp, #84	; 0x54
 800aed4:	af00      	add	r7, sp, #0
 800aed6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	330c      	adds	r3, #12
 800aede:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aee0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aee2:	e853 3f00 	ldrex	r3, [r3]
 800aee6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aeea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aeee:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	330c      	adds	r3, #12
 800aef6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800aef8:	643a      	str	r2, [r7, #64]	; 0x40
 800aefa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aefc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800aefe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800af00:	e841 2300 	strex	r3, r2, [r1]
 800af04:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800af06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d1e5      	bne.n	800aed8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	3314      	adds	r3, #20
 800af12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af14:	6a3b      	ldr	r3, [r7, #32]
 800af16:	e853 3f00 	ldrex	r3, [r3]
 800af1a:	61fb      	str	r3, [r7, #28]
   return(result);
 800af1c:	69fb      	ldr	r3, [r7, #28]
 800af1e:	f023 0301 	bic.w	r3, r3, #1
 800af22:	64bb      	str	r3, [r7, #72]	; 0x48
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	3314      	adds	r3, #20
 800af2a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800af2c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800af2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af30:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800af32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800af34:	e841 2300 	strex	r3, r2, [r1]
 800af38:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800af3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d1e5      	bne.n	800af0c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af44:	2b01      	cmp	r3, #1
 800af46:	d119      	bne.n	800af7c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	330c      	adds	r3, #12
 800af4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	e853 3f00 	ldrex	r3, [r3]
 800af56:	60bb      	str	r3, [r7, #8]
   return(result);
 800af58:	68bb      	ldr	r3, [r7, #8]
 800af5a:	f023 0310 	bic.w	r3, r3, #16
 800af5e:	647b      	str	r3, [r7, #68]	; 0x44
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	330c      	adds	r3, #12
 800af66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800af68:	61ba      	str	r2, [r7, #24]
 800af6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af6c:	6979      	ldr	r1, [r7, #20]
 800af6e:	69ba      	ldr	r2, [r7, #24]
 800af70:	e841 2300 	strex	r3, r2, [r1]
 800af74:	613b      	str	r3, [r7, #16]
   return(result);
 800af76:	693b      	ldr	r3, [r7, #16]
 800af78:	2b00      	cmp	r3, #0
 800af7a:	d1e5      	bne.n	800af48 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2220      	movs	r2, #32
 800af80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	2200      	movs	r2, #0
 800af88:	631a      	str	r2, [r3, #48]	; 0x30
}
 800af8a:	bf00      	nop
 800af8c:	3754      	adds	r7, #84	; 0x54
 800af8e:	46bd      	mov	sp, r7
 800af90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af94:	4770      	bx	lr

0800af96 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800af96:	b580      	push	{r7, lr}
 800af98:	b084      	sub	sp, #16
 800af9a:	af00      	add	r7, sp, #0
 800af9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afa2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	2200      	movs	r2, #0
 800afa8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	2200      	movs	r2, #0
 800afae:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800afb0:	68f8      	ldr	r0, [r7, #12]
 800afb2:	f7ff fd7b 	bl	800aaac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800afb6:	bf00      	nop
 800afb8:	3710      	adds	r7, #16
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}

0800afbe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800afbe:	b480      	push	{r7}
 800afc0:	b085      	sub	sp, #20
 800afc2:	af00      	add	r7, sp, #0
 800afc4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800afcc:	b2db      	uxtb	r3, r3
 800afce:	2b21      	cmp	r3, #33	; 0x21
 800afd0:	d13e      	bne.n	800b050 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	689b      	ldr	r3, [r3, #8]
 800afd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800afda:	d114      	bne.n	800b006 <UART_Transmit_IT+0x48>
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	691b      	ldr	r3, [r3, #16]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d110      	bne.n	800b006 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	6a1b      	ldr	r3, [r3, #32]
 800afe8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	881b      	ldrh	r3, [r3, #0]
 800afee:	461a      	mov	r2, r3
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aff8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6a1b      	ldr	r3, [r3, #32]
 800affe:	1c9a      	adds	r2, r3, #2
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	621a      	str	r2, [r3, #32]
 800b004:	e008      	b.n	800b018 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6a1b      	ldr	r3, [r3, #32]
 800b00a:	1c59      	adds	r1, r3, #1
 800b00c:	687a      	ldr	r2, [r7, #4]
 800b00e:	6211      	str	r1, [r2, #32]
 800b010:	781a      	ldrb	r2, [r3, #0]
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b01c:	b29b      	uxth	r3, r3
 800b01e:	3b01      	subs	r3, #1
 800b020:	b29b      	uxth	r3, r3
 800b022:	687a      	ldr	r2, [r7, #4]
 800b024:	4619      	mov	r1, r3
 800b026:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d10f      	bne.n	800b04c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	68da      	ldr	r2, [r3, #12]
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b03a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	68da      	ldr	r2, [r3, #12]
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b04a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b04c:	2300      	movs	r3, #0
 800b04e:	e000      	b.n	800b052 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b050:	2302      	movs	r3, #2
  }
}
 800b052:	4618      	mov	r0, r3
 800b054:	3714      	adds	r7, #20
 800b056:	46bd      	mov	sp, r7
 800b058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05c:	4770      	bx	lr

0800b05e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b05e:	b580      	push	{r7, lr}
 800b060:	b082      	sub	sp, #8
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	68da      	ldr	r2, [r3, #12]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b074:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2220      	movs	r2, #32
 800b07a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b07e:	6878      	ldr	r0, [r7, #4]
 800b080:	f7f7 fa58 	bl	8002534 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b084:	2300      	movs	r3, #0
}
 800b086:	4618      	mov	r0, r3
 800b088:	3708      	adds	r7, #8
 800b08a:	46bd      	mov	sp, r7
 800b08c:	bd80      	pop	{r7, pc}

0800b08e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b08e:	b580      	push	{r7, lr}
 800b090:	b08c      	sub	sp, #48	; 0x30
 800b092:	af00      	add	r7, sp, #0
 800b094:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b09c:	b2db      	uxtb	r3, r3
 800b09e:	2b22      	cmp	r3, #34	; 0x22
 800b0a0:	f040 80ab 	bne.w	800b1fa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	689b      	ldr	r3, [r3, #8]
 800b0a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0ac:	d117      	bne.n	800b0de <UART_Receive_IT+0x50>
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	691b      	ldr	r3, [r3, #16]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d113      	bne.n	800b0de <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0be:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	681b      	ldr	r3, [r3, #0]
 800b0c4:	685b      	ldr	r3, [r3, #4]
 800b0c6:	b29b      	uxth	r3, r3
 800b0c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0cc:	b29a      	uxth	r2, r3
 800b0ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0d0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0d6:	1c9a      	adds	r2, r3, #2
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	629a      	str	r2, [r3, #40]	; 0x28
 800b0dc:	e026      	b.n	800b12c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0e2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	689b      	ldr	r3, [r3, #8]
 800b0ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b0f0:	d007      	beq.n	800b102 <UART_Receive_IT+0x74>
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	689b      	ldr	r3, [r3, #8]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d10a      	bne.n	800b110 <UART_Receive_IT+0x82>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	691b      	ldr	r3, [r3, #16]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d106      	bne.n	800b110 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	685b      	ldr	r3, [r3, #4]
 800b108:	b2da      	uxtb	r2, r3
 800b10a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b10c:	701a      	strb	r2, [r3, #0]
 800b10e:	e008      	b.n	800b122 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	685b      	ldr	r3, [r3, #4]
 800b116:	b2db      	uxtb	r3, r3
 800b118:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b11c:	b2da      	uxtb	r2, r3
 800b11e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b120:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b126:	1c5a      	adds	r2, r3, #1
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b130:	b29b      	uxth	r3, r3
 800b132:	3b01      	subs	r3, #1
 800b134:	b29b      	uxth	r3, r3
 800b136:	687a      	ldr	r2, [r7, #4]
 800b138:	4619      	mov	r1, r3
 800b13a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d15a      	bne.n	800b1f6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	68da      	ldr	r2, [r3, #12]
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f022 0220 	bic.w	r2, r2, #32
 800b14e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	68da      	ldr	r2, [r3, #12]
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b15e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	695a      	ldr	r2, [r3, #20]
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f022 0201 	bic.w	r2, r2, #1
 800b16e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	2220      	movs	r2, #32
 800b174:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b17c:	2b01      	cmp	r3, #1
 800b17e:	d135      	bne.n	800b1ec <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2200      	movs	r2, #0
 800b184:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	330c      	adds	r3, #12
 800b18c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	e853 3f00 	ldrex	r3, [r3]
 800b194:	613b      	str	r3, [r7, #16]
   return(result);
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	f023 0310 	bic.w	r3, r3, #16
 800b19c:	627b      	str	r3, [r7, #36]	; 0x24
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	330c      	adds	r3, #12
 800b1a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1a6:	623a      	str	r2, [r7, #32]
 800b1a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1aa:	69f9      	ldr	r1, [r7, #28]
 800b1ac:	6a3a      	ldr	r2, [r7, #32]
 800b1ae:	e841 2300 	strex	r3, r2, [r1]
 800b1b2:	61bb      	str	r3, [r7, #24]
   return(result);
 800b1b4:	69bb      	ldr	r3, [r7, #24]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d1e5      	bne.n	800b186 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	f003 0310 	and.w	r3, r3, #16
 800b1c4:	2b10      	cmp	r3, #16
 800b1c6:	d10a      	bne.n	800b1de <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	60fb      	str	r3, [r7, #12]
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	60fb      	str	r3, [r7, #12]
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	685b      	ldr	r3, [r3, #4]
 800b1da:	60fb      	str	r3, [r7, #12]
 800b1dc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b1e2:	4619      	mov	r1, r3
 800b1e4:	6878      	ldr	r0, [r7, #4]
 800b1e6:	f7ff fc6b 	bl	800aac0 <HAL_UARTEx_RxEventCallback>
 800b1ea:	e002      	b.n	800b1f2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f7f7 f9b7 	bl	8002560 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	e002      	b.n	800b1fc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	e000      	b.n	800b1fc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b1fa:	2302      	movs	r3, #2
  }
}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	3730      	adds	r7, #48	; 0x30
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b204:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b208:	b0c0      	sub	sp, #256	; 0x100
 800b20a:	af00      	add	r7, sp, #0
 800b20c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b210:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	691b      	ldr	r3, [r3, #16]
 800b218:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b21c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b220:	68d9      	ldr	r1, [r3, #12]
 800b222:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b226:	681a      	ldr	r2, [r3, #0]
 800b228:	ea40 0301 	orr.w	r3, r0, r1
 800b22c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b22e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b232:	689a      	ldr	r2, [r3, #8]
 800b234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b238:	691b      	ldr	r3, [r3, #16]
 800b23a:	431a      	orrs	r2, r3
 800b23c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b240:	695b      	ldr	r3, [r3, #20]
 800b242:	431a      	orrs	r2, r3
 800b244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b248:	69db      	ldr	r3, [r3, #28]
 800b24a:	4313      	orrs	r3, r2
 800b24c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	68db      	ldr	r3, [r3, #12]
 800b258:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b25c:	f021 010c 	bic.w	r1, r1, #12
 800b260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b264:	681a      	ldr	r2, [r3, #0]
 800b266:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b26a:	430b      	orrs	r3, r1
 800b26c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b26e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	695b      	ldr	r3, [r3, #20]
 800b276:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b27a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b27e:	6999      	ldr	r1, [r3, #24]
 800b280:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b284:	681a      	ldr	r2, [r3, #0]
 800b286:	ea40 0301 	orr.w	r3, r0, r1
 800b28a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b28c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b290:	681a      	ldr	r2, [r3, #0]
 800b292:	4b8f      	ldr	r3, [pc, #572]	; (800b4d0 <UART_SetConfig+0x2cc>)
 800b294:	429a      	cmp	r2, r3
 800b296:	d005      	beq.n	800b2a4 <UART_SetConfig+0xa0>
 800b298:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b29c:	681a      	ldr	r2, [r3, #0]
 800b29e:	4b8d      	ldr	r3, [pc, #564]	; (800b4d4 <UART_SetConfig+0x2d0>)
 800b2a0:	429a      	cmp	r2, r3
 800b2a2:	d104      	bne.n	800b2ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b2a4:	f7fd f852 	bl	800834c <HAL_RCC_GetPCLK2Freq>
 800b2a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b2ac:	e003      	b.n	800b2b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b2ae:	f7fd f839 	bl	8008324 <HAL_RCC_GetPCLK1Freq>
 800b2b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b2b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b2ba:	69db      	ldr	r3, [r3, #28]
 800b2bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b2c0:	f040 810c 	bne.w	800b4dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b2c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b2ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b2d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b2d6:	4622      	mov	r2, r4
 800b2d8:	462b      	mov	r3, r5
 800b2da:	1891      	adds	r1, r2, r2
 800b2dc:	65b9      	str	r1, [r7, #88]	; 0x58
 800b2de:	415b      	adcs	r3, r3
 800b2e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b2e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b2e6:	4621      	mov	r1, r4
 800b2e8:	eb12 0801 	adds.w	r8, r2, r1
 800b2ec:	4629      	mov	r1, r5
 800b2ee:	eb43 0901 	adc.w	r9, r3, r1
 800b2f2:	f04f 0200 	mov.w	r2, #0
 800b2f6:	f04f 0300 	mov.w	r3, #0
 800b2fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b2fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b302:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b306:	4690      	mov	r8, r2
 800b308:	4699      	mov	r9, r3
 800b30a:	4623      	mov	r3, r4
 800b30c:	eb18 0303 	adds.w	r3, r8, r3
 800b310:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b314:	462b      	mov	r3, r5
 800b316:	eb49 0303 	adc.w	r3, r9, r3
 800b31a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b31e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b322:	685b      	ldr	r3, [r3, #4]
 800b324:	2200      	movs	r2, #0
 800b326:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b32a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b32e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b332:	460b      	mov	r3, r1
 800b334:	18db      	adds	r3, r3, r3
 800b336:	653b      	str	r3, [r7, #80]	; 0x50
 800b338:	4613      	mov	r3, r2
 800b33a:	eb42 0303 	adc.w	r3, r2, r3
 800b33e:	657b      	str	r3, [r7, #84]	; 0x54
 800b340:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b344:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b348:	f7f5 fc9e 	bl	8000c88 <__aeabi_uldivmod>
 800b34c:	4602      	mov	r2, r0
 800b34e:	460b      	mov	r3, r1
 800b350:	4b61      	ldr	r3, [pc, #388]	; (800b4d8 <UART_SetConfig+0x2d4>)
 800b352:	fba3 2302 	umull	r2, r3, r3, r2
 800b356:	095b      	lsrs	r3, r3, #5
 800b358:	011c      	lsls	r4, r3, #4
 800b35a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b35e:	2200      	movs	r2, #0
 800b360:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b364:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b368:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b36c:	4642      	mov	r2, r8
 800b36e:	464b      	mov	r3, r9
 800b370:	1891      	adds	r1, r2, r2
 800b372:	64b9      	str	r1, [r7, #72]	; 0x48
 800b374:	415b      	adcs	r3, r3
 800b376:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b378:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b37c:	4641      	mov	r1, r8
 800b37e:	eb12 0a01 	adds.w	sl, r2, r1
 800b382:	4649      	mov	r1, r9
 800b384:	eb43 0b01 	adc.w	fp, r3, r1
 800b388:	f04f 0200 	mov.w	r2, #0
 800b38c:	f04f 0300 	mov.w	r3, #0
 800b390:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b394:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b398:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b39c:	4692      	mov	sl, r2
 800b39e:	469b      	mov	fp, r3
 800b3a0:	4643      	mov	r3, r8
 800b3a2:	eb1a 0303 	adds.w	r3, sl, r3
 800b3a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b3aa:	464b      	mov	r3, r9
 800b3ac:	eb4b 0303 	adc.w	r3, fp, r3
 800b3b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b3b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b3b8:	685b      	ldr	r3, [r3, #4]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b3c0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b3c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b3c8:	460b      	mov	r3, r1
 800b3ca:	18db      	adds	r3, r3, r3
 800b3cc:	643b      	str	r3, [r7, #64]	; 0x40
 800b3ce:	4613      	mov	r3, r2
 800b3d0:	eb42 0303 	adc.w	r3, r2, r3
 800b3d4:	647b      	str	r3, [r7, #68]	; 0x44
 800b3d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b3da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b3de:	f7f5 fc53 	bl	8000c88 <__aeabi_uldivmod>
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	460b      	mov	r3, r1
 800b3e6:	4611      	mov	r1, r2
 800b3e8:	4b3b      	ldr	r3, [pc, #236]	; (800b4d8 <UART_SetConfig+0x2d4>)
 800b3ea:	fba3 2301 	umull	r2, r3, r3, r1
 800b3ee:	095b      	lsrs	r3, r3, #5
 800b3f0:	2264      	movs	r2, #100	; 0x64
 800b3f2:	fb02 f303 	mul.w	r3, r2, r3
 800b3f6:	1acb      	subs	r3, r1, r3
 800b3f8:	00db      	lsls	r3, r3, #3
 800b3fa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b3fe:	4b36      	ldr	r3, [pc, #216]	; (800b4d8 <UART_SetConfig+0x2d4>)
 800b400:	fba3 2302 	umull	r2, r3, r3, r2
 800b404:	095b      	lsrs	r3, r3, #5
 800b406:	005b      	lsls	r3, r3, #1
 800b408:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b40c:	441c      	add	r4, r3
 800b40e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b412:	2200      	movs	r2, #0
 800b414:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b418:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b41c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b420:	4642      	mov	r2, r8
 800b422:	464b      	mov	r3, r9
 800b424:	1891      	adds	r1, r2, r2
 800b426:	63b9      	str	r1, [r7, #56]	; 0x38
 800b428:	415b      	adcs	r3, r3
 800b42a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b42c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b430:	4641      	mov	r1, r8
 800b432:	1851      	adds	r1, r2, r1
 800b434:	6339      	str	r1, [r7, #48]	; 0x30
 800b436:	4649      	mov	r1, r9
 800b438:	414b      	adcs	r3, r1
 800b43a:	637b      	str	r3, [r7, #52]	; 0x34
 800b43c:	f04f 0200 	mov.w	r2, #0
 800b440:	f04f 0300 	mov.w	r3, #0
 800b444:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b448:	4659      	mov	r1, fp
 800b44a:	00cb      	lsls	r3, r1, #3
 800b44c:	4651      	mov	r1, sl
 800b44e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b452:	4651      	mov	r1, sl
 800b454:	00ca      	lsls	r2, r1, #3
 800b456:	4610      	mov	r0, r2
 800b458:	4619      	mov	r1, r3
 800b45a:	4603      	mov	r3, r0
 800b45c:	4642      	mov	r2, r8
 800b45e:	189b      	adds	r3, r3, r2
 800b460:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b464:	464b      	mov	r3, r9
 800b466:	460a      	mov	r2, r1
 800b468:	eb42 0303 	adc.w	r3, r2, r3
 800b46c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b474:	685b      	ldr	r3, [r3, #4]
 800b476:	2200      	movs	r2, #0
 800b478:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b47c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b480:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b484:	460b      	mov	r3, r1
 800b486:	18db      	adds	r3, r3, r3
 800b488:	62bb      	str	r3, [r7, #40]	; 0x28
 800b48a:	4613      	mov	r3, r2
 800b48c:	eb42 0303 	adc.w	r3, r2, r3
 800b490:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b492:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b496:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b49a:	f7f5 fbf5 	bl	8000c88 <__aeabi_uldivmod>
 800b49e:	4602      	mov	r2, r0
 800b4a0:	460b      	mov	r3, r1
 800b4a2:	4b0d      	ldr	r3, [pc, #52]	; (800b4d8 <UART_SetConfig+0x2d4>)
 800b4a4:	fba3 1302 	umull	r1, r3, r3, r2
 800b4a8:	095b      	lsrs	r3, r3, #5
 800b4aa:	2164      	movs	r1, #100	; 0x64
 800b4ac:	fb01 f303 	mul.w	r3, r1, r3
 800b4b0:	1ad3      	subs	r3, r2, r3
 800b4b2:	00db      	lsls	r3, r3, #3
 800b4b4:	3332      	adds	r3, #50	; 0x32
 800b4b6:	4a08      	ldr	r2, [pc, #32]	; (800b4d8 <UART_SetConfig+0x2d4>)
 800b4b8:	fba2 2303 	umull	r2, r3, r2, r3
 800b4bc:	095b      	lsrs	r3, r3, #5
 800b4be:	f003 0207 	and.w	r2, r3, #7
 800b4c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	4422      	add	r2, r4
 800b4ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b4cc:	e105      	b.n	800b6da <UART_SetConfig+0x4d6>
 800b4ce:	bf00      	nop
 800b4d0:	40011000 	.word	0x40011000
 800b4d4:	40011400 	.word	0x40011400
 800b4d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b4dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b4e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b4ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b4ee:	4642      	mov	r2, r8
 800b4f0:	464b      	mov	r3, r9
 800b4f2:	1891      	adds	r1, r2, r2
 800b4f4:	6239      	str	r1, [r7, #32]
 800b4f6:	415b      	adcs	r3, r3
 800b4f8:	627b      	str	r3, [r7, #36]	; 0x24
 800b4fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b4fe:	4641      	mov	r1, r8
 800b500:	1854      	adds	r4, r2, r1
 800b502:	4649      	mov	r1, r9
 800b504:	eb43 0501 	adc.w	r5, r3, r1
 800b508:	f04f 0200 	mov.w	r2, #0
 800b50c:	f04f 0300 	mov.w	r3, #0
 800b510:	00eb      	lsls	r3, r5, #3
 800b512:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b516:	00e2      	lsls	r2, r4, #3
 800b518:	4614      	mov	r4, r2
 800b51a:	461d      	mov	r5, r3
 800b51c:	4643      	mov	r3, r8
 800b51e:	18e3      	adds	r3, r4, r3
 800b520:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b524:	464b      	mov	r3, r9
 800b526:	eb45 0303 	adc.w	r3, r5, r3
 800b52a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b52e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b532:	685b      	ldr	r3, [r3, #4]
 800b534:	2200      	movs	r2, #0
 800b536:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b53a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b53e:	f04f 0200 	mov.w	r2, #0
 800b542:	f04f 0300 	mov.w	r3, #0
 800b546:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b54a:	4629      	mov	r1, r5
 800b54c:	008b      	lsls	r3, r1, #2
 800b54e:	4621      	mov	r1, r4
 800b550:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b554:	4621      	mov	r1, r4
 800b556:	008a      	lsls	r2, r1, #2
 800b558:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b55c:	f7f5 fb94 	bl	8000c88 <__aeabi_uldivmod>
 800b560:	4602      	mov	r2, r0
 800b562:	460b      	mov	r3, r1
 800b564:	4b60      	ldr	r3, [pc, #384]	; (800b6e8 <UART_SetConfig+0x4e4>)
 800b566:	fba3 2302 	umull	r2, r3, r3, r2
 800b56a:	095b      	lsrs	r3, r3, #5
 800b56c:	011c      	lsls	r4, r3, #4
 800b56e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b572:	2200      	movs	r2, #0
 800b574:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b578:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b57c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b580:	4642      	mov	r2, r8
 800b582:	464b      	mov	r3, r9
 800b584:	1891      	adds	r1, r2, r2
 800b586:	61b9      	str	r1, [r7, #24]
 800b588:	415b      	adcs	r3, r3
 800b58a:	61fb      	str	r3, [r7, #28]
 800b58c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b590:	4641      	mov	r1, r8
 800b592:	1851      	adds	r1, r2, r1
 800b594:	6139      	str	r1, [r7, #16]
 800b596:	4649      	mov	r1, r9
 800b598:	414b      	adcs	r3, r1
 800b59a:	617b      	str	r3, [r7, #20]
 800b59c:	f04f 0200 	mov.w	r2, #0
 800b5a0:	f04f 0300 	mov.w	r3, #0
 800b5a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b5a8:	4659      	mov	r1, fp
 800b5aa:	00cb      	lsls	r3, r1, #3
 800b5ac:	4651      	mov	r1, sl
 800b5ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b5b2:	4651      	mov	r1, sl
 800b5b4:	00ca      	lsls	r2, r1, #3
 800b5b6:	4610      	mov	r0, r2
 800b5b8:	4619      	mov	r1, r3
 800b5ba:	4603      	mov	r3, r0
 800b5bc:	4642      	mov	r2, r8
 800b5be:	189b      	adds	r3, r3, r2
 800b5c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b5c4:	464b      	mov	r3, r9
 800b5c6:	460a      	mov	r2, r1
 800b5c8:	eb42 0303 	adc.w	r3, r2, r3
 800b5cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b5d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b5d4:	685b      	ldr	r3, [r3, #4]
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	67bb      	str	r3, [r7, #120]	; 0x78
 800b5da:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b5dc:	f04f 0200 	mov.w	r2, #0
 800b5e0:	f04f 0300 	mov.w	r3, #0
 800b5e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b5e8:	4649      	mov	r1, r9
 800b5ea:	008b      	lsls	r3, r1, #2
 800b5ec:	4641      	mov	r1, r8
 800b5ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b5f2:	4641      	mov	r1, r8
 800b5f4:	008a      	lsls	r2, r1, #2
 800b5f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b5fa:	f7f5 fb45 	bl	8000c88 <__aeabi_uldivmod>
 800b5fe:	4602      	mov	r2, r0
 800b600:	460b      	mov	r3, r1
 800b602:	4b39      	ldr	r3, [pc, #228]	; (800b6e8 <UART_SetConfig+0x4e4>)
 800b604:	fba3 1302 	umull	r1, r3, r3, r2
 800b608:	095b      	lsrs	r3, r3, #5
 800b60a:	2164      	movs	r1, #100	; 0x64
 800b60c:	fb01 f303 	mul.w	r3, r1, r3
 800b610:	1ad3      	subs	r3, r2, r3
 800b612:	011b      	lsls	r3, r3, #4
 800b614:	3332      	adds	r3, #50	; 0x32
 800b616:	4a34      	ldr	r2, [pc, #208]	; (800b6e8 <UART_SetConfig+0x4e4>)
 800b618:	fba2 2303 	umull	r2, r3, r2, r3
 800b61c:	095b      	lsrs	r3, r3, #5
 800b61e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b622:	441c      	add	r4, r3
 800b624:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b628:	2200      	movs	r2, #0
 800b62a:	673b      	str	r3, [r7, #112]	; 0x70
 800b62c:	677a      	str	r2, [r7, #116]	; 0x74
 800b62e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800b632:	4642      	mov	r2, r8
 800b634:	464b      	mov	r3, r9
 800b636:	1891      	adds	r1, r2, r2
 800b638:	60b9      	str	r1, [r7, #8]
 800b63a:	415b      	adcs	r3, r3
 800b63c:	60fb      	str	r3, [r7, #12]
 800b63e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b642:	4641      	mov	r1, r8
 800b644:	1851      	adds	r1, r2, r1
 800b646:	6039      	str	r1, [r7, #0]
 800b648:	4649      	mov	r1, r9
 800b64a:	414b      	adcs	r3, r1
 800b64c:	607b      	str	r3, [r7, #4]
 800b64e:	f04f 0200 	mov.w	r2, #0
 800b652:	f04f 0300 	mov.w	r3, #0
 800b656:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b65a:	4659      	mov	r1, fp
 800b65c:	00cb      	lsls	r3, r1, #3
 800b65e:	4651      	mov	r1, sl
 800b660:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b664:	4651      	mov	r1, sl
 800b666:	00ca      	lsls	r2, r1, #3
 800b668:	4610      	mov	r0, r2
 800b66a:	4619      	mov	r1, r3
 800b66c:	4603      	mov	r3, r0
 800b66e:	4642      	mov	r2, r8
 800b670:	189b      	adds	r3, r3, r2
 800b672:	66bb      	str	r3, [r7, #104]	; 0x68
 800b674:	464b      	mov	r3, r9
 800b676:	460a      	mov	r2, r1
 800b678:	eb42 0303 	adc.w	r3, r2, r3
 800b67c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b67e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b682:	685b      	ldr	r3, [r3, #4]
 800b684:	2200      	movs	r2, #0
 800b686:	663b      	str	r3, [r7, #96]	; 0x60
 800b688:	667a      	str	r2, [r7, #100]	; 0x64
 800b68a:	f04f 0200 	mov.w	r2, #0
 800b68e:	f04f 0300 	mov.w	r3, #0
 800b692:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800b696:	4649      	mov	r1, r9
 800b698:	008b      	lsls	r3, r1, #2
 800b69a:	4641      	mov	r1, r8
 800b69c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b6a0:	4641      	mov	r1, r8
 800b6a2:	008a      	lsls	r2, r1, #2
 800b6a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800b6a8:	f7f5 faee 	bl	8000c88 <__aeabi_uldivmod>
 800b6ac:	4602      	mov	r2, r0
 800b6ae:	460b      	mov	r3, r1
 800b6b0:	4b0d      	ldr	r3, [pc, #52]	; (800b6e8 <UART_SetConfig+0x4e4>)
 800b6b2:	fba3 1302 	umull	r1, r3, r3, r2
 800b6b6:	095b      	lsrs	r3, r3, #5
 800b6b8:	2164      	movs	r1, #100	; 0x64
 800b6ba:	fb01 f303 	mul.w	r3, r1, r3
 800b6be:	1ad3      	subs	r3, r2, r3
 800b6c0:	011b      	lsls	r3, r3, #4
 800b6c2:	3332      	adds	r3, #50	; 0x32
 800b6c4:	4a08      	ldr	r2, [pc, #32]	; (800b6e8 <UART_SetConfig+0x4e4>)
 800b6c6:	fba2 2303 	umull	r2, r3, r2, r3
 800b6ca:	095b      	lsrs	r3, r3, #5
 800b6cc:	f003 020f 	and.w	r2, r3, #15
 800b6d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	4422      	add	r2, r4
 800b6d8:	609a      	str	r2, [r3, #8]
}
 800b6da:	bf00      	nop
 800b6dc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b6e6:	bf00      	nop
 800b6e8:	51eb851f 	.word	0x51eb851f

0800b6ec <FusionDegreesToRadians>:
/**
 * @brief Converts degrees to radians.
 * @param degrees Degrees.
 * @return Radians.
 */
static inline float FusionDegreesToRadians(const float degrees) {
 800b6ec:	b480      	push	{r7}
 800b6ee:	b083      	sub	sp, #12
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	ed87 0a01 	vstr	s0, [r7, #4]
    return degrees * ((float) M_PI / 180.0f);
 800b6f6:	edd7 7a01 	vldr	s15, [r7, #4]
 800b6fa:	ed9f 7a05 	vldr	s14, [pc, #20]	; 800b710 <FusionDegreesToRadians+0x24>
 800b6fe:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800b702:	eeb0 0a67 	vmov.f32	s0, s15
 800b706:	370c      	adds	r7, #12
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr
 800b710:	3c8efa35 	.word	0x3c8efa35

0800b714 <FusionFastInverseSqrt>:
 * @brief Calculates the reciprocal of the square root.
 * See https://pizer.wordpress.com/2008/10/12/fast-inverse-square-root/
 * @param x Operand.
 * @return Reciprocal of the square root of x.
 */
static inline float FusionFastInverseSqrt(const float x) {
 800b714:	b480      	push	{r7}
 800b716:	b085      	sub	sp, #20
 800b718:	af00      	add	r7, sp, #0
 800b71a:	ed87 0a01 	vstr	s0, [r7, #4]
    typedef union {
        float f;
        int32_t i;
    } Union32;

    Union32 union32 = {.f = x};
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	60fb      	str	r3, [r7, #12]
    union32.i = 0x5F1F1412 - (union32.i >> 1);
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	105a      	asrs	r2, r3, #1
 800b726:	4b10      	ldr	r3, [pc, #64]	; (800b768 <FusionFastInverseSqrt+0x54>)
 800b728:	1a9b      	subs	r3, r3, r2
 800b72a:	60fb      	str	r3, [r7, #12]
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
 800b72c:	ed97 7a03 	vldr	s14, [r7, #12]
 800b730:	edd7 7a01 	vldr	s15, [r7, #4]
 800b734:	eddf 6a0d 	vldr	s13, [pc, #52]	; 800b76c <FusionFastInverseSqrt+0x58>
 800b738:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800b73c:	edd7 7a03 	vldr	s15, [r7, #12]
 800b740:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800b744:	edd7 7a03 	vldr	s15, [r7, #12]
 800b748:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b74c:	eddf 6a08 	vldr	s13, [pc, #32]	; 800b770 <FusionFastInverseSqrt+0x5c>
 800b750:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800b754:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800b758:	eeb0 0a67 	vmov.f32	s0, s15
 800b75c:	3714      	adds	r7, #20
 800b75e:	46bd      	mov	sp, r7
 800b760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b764:	4770      	bx	lr
 800b766:	bf00      	nop
 800b768:	5f1f1412 	.word	0x5f1f1412
 800b76c:	3f36d312 	.word	0x3f36d312
 800b770:	3fd851ff 	.word	0x3fd851ff

0800b774 <FusionVectorIsZero>:
/**
 * @brief Returns true if the vector is zero.
 * @param vector Vector.
 * @return True if the vector is zero.
 */
static inline bool FusionVectorIsZero(const FusionVector vector) {
 800b774:	b480      	push	{r7}
 800b776:	b085      	sub	sp, #20
 800b778:	af00      	add	r7, sp, #0
 800b77a:	eef0 6a40 	vmov.f32	s13, s0
 800b77e:	eeb0 7a60 	vmov.f32	s14, s1
 800b782:	eef0 7a41 	vmov.f32	s15, s2
 800b786:	edc7 6a01 	vstr	s13, [r7, #4]
 800b78a:	ed87 7a02 	vstr	s14, [r7, #8]
 800b78e:	edc7 7a03 	vstr	s15, [r7, #12]
    return (vector.axis.x == 0.0f) && (vector.axis.y == 0.0f) && (vector.axis.z == 0.0f);
 800b792:	edd7 7a01 	vldr	s15, [r7, #4]
 800b796:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b79a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b79e:	d10f      	bne.n	800b7c0 <FusionVectorIsZero+0x4c>
 800b7a0:	edd7 7a02 	vldr	s15, [r7, #8]
 800b7a4:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b7a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7ac:	d108      	bne.n	800b7c0 <FusionVectorIsZero+0x4c>
 800b7ae:	edd7 7a03 	vldr	s15, [r7, #12]
 800b7b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800b7b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7ba:	d101      	bne.n	800b7c0 <FusionVectorIsZero+0x4c>
 800b7bc:	2301      	movs	r3, #1
 800b7be:	e000      	b.n	800b7c2 <FusionVectorIsZero+0x4e>
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	f003 0301 	and.w	r3, r3, #1
 800b7c6:	b2db      	uxtb	r3, r3
}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	3714      	adds	r7, #20
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d2:	4770      	bx	lr

0800b7d4 <FusionVectorAdd>:
 * @brief Returns the sum of two vectors.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Sum of two vectors.
 */
static inline FusionVector FusionVectorAdd(const FusionVector vectorA, const FusionVector vectorB) {
 800b7d4:	b480      	push	{r7}
 800b7d6:	b091      	sub	sp, #68	; 0x44
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	eeb0 5a40 	vmov.f32	s10, s0
 800b7de:	eef0 5a60 	vmov.f32	s11, s1
 800b7e2:	eeb0 6a41 	vmov.f32	s12, s2
 800b7e6:	eef0 6a61 	vmov.f32	s13, s3
 800b7ea:	eeb0 7a42 	vmov.f32	s14, s4
 800b7ee:	eef0 7a62 	vmov.f32	s15, s5
 800b7f2:	ed87 5a07 	vstr	s10, [r7, #28]
 800b7f6:	edc7 5a08 	vstr	s11, [r7, #32]
 800b7fa:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800b7fe:	edc7 6a04 	vstr	s13, [r7, #16]
 800b802:	ed87 7a05 	vstr	s14, [r7, #20]
 800b806:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionVector result = {.axis = {
            .x = vectorA.axis.x + vectorB.axis.x,
 800b80a:	ed97 7a07 	vldr	s14, [r7, #28]
 800b80e:	edd7 7a04 	vldr	s15, [r7, #16]
 800b812:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b816:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y + vectorB.axis.y,
 800b81a:	ed97 7a08 	vldr	s14, [r7, #32]
 800b81e:	edd7 7a05 	vldr	s15, [r7, #20]
 800b822:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b826:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z + vectorB.axis.z,
 800b82a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800b82e:	edd7 7a06 	vldr	s15, [r7, #24]
 800b832:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b836:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800b83a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b83e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b842:	ca07      	ldmia	r2, {r0, r1, r2}
 800b844:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b848:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b84a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b84c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b84e:	ee06 1a90 	vmov	s13, r1
 800b852:	ee07 2a10 	vmov	s14, r2
 800b856:	ee07 3a90 	vmov	s15, r3
}
 800b85a:	eeb0 0a66 	vmov.f32	s0, s13
 800b85e:	eef0 0a47 	vmov.f32	s1, s14
 800b862:	eeb0 1a67 	vmov.f32	s2, s15
 800b866:	3744      	adds	r7, #68	; 0x44
 800b868:	46bd      	mov	sp, r7
 800b86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86e:	4770      	bx	lr

0800b870 <FusionVectorSum>:
/**
 * @brief Returns the sum of the elements.
 * @param vector Vector.
 * @return Sum of the elements.
 */
static inline float FusionVectorSum(const FusionVector vector) {
 800b870:	b480      	push	{r7}
 800b872:	b085      	sub	sp, #20
 800b874:	af00      	add	r7, sp, #0
 800b876:	eef0 6a40 	vmov.f32	s13, s0
 800b87a:	eeb0 7a60 	vmov.f32	s14, s1
 800b87e:	eef0 7a41 	vmov.f32	s15, s2
 800b882:	edc7 6a01 	vstr	s13, [r7, #4]
 800b886:	ed87 7a02 	vstr	s14, [r7, #8]
 800b88a:	edc7 7a03 	vstr	s15, [r7, #12]
    return vector.axis.x + vector.axis.y + vector.axis.z;
 800b88e:	ed97 7a01 	vldr	s14, [r7, #4]
 800b892:	edd7 7a02 	vldr	s15, [r7, #8]
 800b896:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b89a:	edd7 7a03 	vldr	s15, [r7, #12]
 800b89e:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800b8a2:	eeb0 0a67 	vmov.f32	s0, s15
 800b8a6:	3714      	adds	r7, #20
 800b8a8:	46bd      	mov	sp, r7
 800b8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ae:	4770      	bx	lr

0800b8b0 <FusionVectorMultiplyScalar>:
 * @brief Returns the multiplication of a vector by a scalar.
 * @param vector Vector.
 * @param scalar Scalar.
 * @return Multiplication of a vector by a scalar.
 */
static inline FusionVector FusionVectorMultiplyScalar(const FusionVector vector, const float scalar) {
 800b8b0:	b480      	push	{r7}
 800b8b2:	b08f      	sub	sp, #60	; 0x3c
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	eef0 6a40 	vmov.f32	s13, s0
 800b8ba:	eeb0 7a60 	vmov.f32	s14, s1
 800b8be:	eef0 7a41 	vmov.f32	s15, s2
 800b8c2:	edc7 1a04 	vstr	s3, [r7, #16]
 800b8c6:	edc7 6a05 	vstr	s13, [r7, #20]
 800b8ca:	ed87 7a06 	vstr	s14, [r7, #24]
 800b8ce:	edc7 7a07 	vstr	s15, [r7, #28]
    const FusionVector result = {.axis = {
            .x = vector.axis.x * scalar,
 800b8d2:	ed97 7a05 	vldr	s14, [r7, #20]
 800b8d6:	edd7 7a04 	vldr	s15, [r7, #16]
 800b8da:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b8de:	edc7 7a08 	vstr	s15, [r7, #32]
            .y = vector.axis.y * scalar,
 800b8e2:	ed97 7a06 	vldr	s14, [r7, #24]
 800b8e6:	edd7 7a04 	vldr	s15, [r7, #16]
 800b8ea:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b8ee:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .z = vector.axis.z * scalar,
 800b8f2:	ed97 7a07 	vldr	s14, [r7, #28]
 800b8f6:	edd7 7a04 	vldr	s15, [r7, #16]
 800b8fa:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b8fe:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    }};
    return result;
 800b902:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b906:	f107 0220 	add.w	r2, r7, #32
 800b90a:	ca07      	ldmia	r2, {r0, r1, r2}
 800b90c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b910:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b912:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b914:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b916:	ee06 1a90 	vmov	s13, r1
 800b91a:	ee07 2a10 	vmov	s14, r2
 800b91e:	ee07 3a90 	vmov	s15, r3
}
 800b922:	eeb0 0a66 	vmov.f32	s0, s13
 800b926:	eef0 0a47 	vmov.f32	s1, s14
 800b92a:	eeb0 1a67 	vmov.f32	s2, s15
 800b92e:	373c      	adds	r7, #60	; 0x3c
 800b930:	46bd      	mov	sp, r7
 800b932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b936:	4770      	bx	lr

0800b938 <FusionVectorHadamardProduct>:
 * @brief Calculates the Hadamard product (element-wise multiplication).
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Hadamard product.
 */
static inline FusionVector FusionVectorHadamardProduct(const FusionVector vectorA, const FusionVector vectorB) {
 800b938:	b480      	push	{r7}
 800b93a:	b091      	sub	sp, #68	; 0x44
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	eeb0 5a40 	vmov.f32	s10, s0
 800b942:	eef0 5a60 	vmov.f32	s11, s1
 800b946:	eeb0 6a41 	vmov.f32	s12, s2
 800b94a:	eef0 6a61 	vmov.f32	s13, s3
 800b94e:	eeb0 7a42 	vmov.f32	s14, s4
 800b952:	eef0 7a62 	vmov.f32	s15, s5
 800b956:	ed87 5a07 	vstr	s10, [r7, #28]
 800b95a:	edc7 5a08 	vstr	s11, [r7, #32]
 800b95e:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800b962:	edc7 6a04 	vstr	s13, [r7, #16]
 800b966:	ed87 7a05 	vstr	s14, [r7, #20]
 800b96a:	edc7 7a06 	vstr	s15, [r7, #24]
    const FusionVector result = {.axis = {
            .x = vectorA.axis.x * vectorB.axis.x,
 800b96e:	ed97 7a07 	vldr	s14, [r7, #28]
 800b972:	edd7 7a04 	vldr	s15, [r7, #16]
 800b976:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b97a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = vectorA.axis.y * vectorB.axis.y,
 800b97e:	ed97 7a08 	vldr	s14, [r7, #32]
 800b982:	edd7 7a05 	vldr	s15, [r7, #20]
 800b986:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b98a:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = vectorA.axis.z * vectorB.axis.z,
 800b98e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800b992:	edd7 7a06 	vldr	s15, [r7, #24]
 800b996:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800b99a:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800b99e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b9a2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800b9a6:	ca07      	ldmia	r2, {r0, r1, r2}
 800b9a8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b9ac:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b9ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b9b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b9b2:	ee06 1a90 	vmov	s13, r1
 800b9b6:	ee07 2a10 	vmov	s14, r2
 800b9ba:	ee07 3a90 	vmov	s15, r3
}
 800b9be:	eeb0 0a66 	vmov.f32	s0, s13
 800b9c2:	eef0 0a47 	vmov.f32	s1, s14
 800b9c6:	eeb0 1a67 	vmov.f32	s2, s15
 800b9ca:	3744      	adds	r7, #68	; 0x44
 800b9cc:	46bd      	mov	sp, r7
 800b9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d2:	4770      	bx	lr

0800b9d4 <FusionVectorCrossProduct>:
 * @brief Returns the cross product.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Cross product.
 */
static inline FusionVector FusionVectorCrossProduct(const FusionVector vectorA, const FusionVector vectorB) {
 800b9d4:	b480      	push	{r7}
 800b9d6:	b091      	sub	sp, #68	; 0x44
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	eeb0 5a40 	vmov.f32	s10, s0
 800b9de:	eef0 5a60 	vmov.f32	s11, s1
 800b9e2:	eeb0 6a41 	vmov.f32	s12, s2
 800b9e6:	eef0 6a61 	vmov.f32	s13, s3
 800b9ea:	eeb0 7a42 	vmov.f32	s14, s4
 800b9ee:	eef0 7a62 	vmov.f32	s15, s5
 800b9f2:	ed87 5a07 	vstr	s10, [r7, #28]
 800b9f6:	edc7 5a08 	vstr	s11, [r7, #32]
 800b9fa:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800b9fe:	edc7 6a04 	vstr	s13, [r7, #16]
 800ba02:	ed87 7a05 	vstr	s14, [r7, #20]
 800ba06:	edc7 7a06 	vstr	s15, [r7, #24]
#define A vectorA.axis
#define B vectorB.axis
    const FusionVector result = {.axis = {
            .x = A.y * B.z - A.z * B.y,
 800ba0a:	ed97 7a08 	vldr	s14, [r7, #32]
 800ba0e:	edd7 7a06 	vldr	s15, [r7, #24]
 800ba12:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ba16:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800ba1a:	edd7 7a05 	vldr	s15, [r7, #20]
 800ba1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ba22:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800ba26:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = A.z * B.x - A.x * B.z,
 800ba2a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800ba2e:	edd7 7a04 	vldr	s15, [r7, #16]
 800ba32:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ba36:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba3a:	edd7 7a06 	vldr	s15, [r7, #24]
 800ba3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ba42:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800ba46:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = A.x * B.y - A.y * B.x,
 800ba4a:	ed97 7a07 	vldr	s14, [r7, #28]
 800ba4e:	edd7 7a05 	vldr	s15, [r7, #20]
 800ba52:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ba56:	edd7 6a08 	vldr	s13, [r7, #32]
 800ba5a:	edd7 7a04 	vldr	s15, [r7, #16]
 800ba5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ba62:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionVector result = {.axis = {
 800ba66:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800ba6a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800ba6e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800ba72:	ca07      	ldmia	r2, {r0, r1, r2}
 800ba74:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ba78:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800ba7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ba7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba7e:	ee06 1a90 	vmov	s13, r1
 800ba82:	ee07 2a10 	vmov	s14, r2
 800ba86:	ee07 3a90 	vmov	s15, r3
#undef A
#undef B
}
 800ba8a:	eeb0 0a66 	vmov.f32	s0, s13
 800ba8e:	eef0 0a47 	vmov.f32	s1, s14
 800ba92:	eeb0 1a67 	vmov.f32	s2, s15
 800ba96:	3744      	adds	r7, #68	; 0x44
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba9e:	4770      	bx	lr

0800baa0 <FusionVectorDotProduct>:
 * @brief Returns the dot product.
 * @param vectorA Vector A.
 * @param vectorB Vector B.
 * @return Dot product.
 */
static inline float FusionVectorDotProduct(const FusionVector vectorA, const FusionVector vectorB) {
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b08a      	sub	sp, #40	; 0x28
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	eeb0 5a40 	vmov.f32	s10, s0
 800baaa:	eef0 5a60 	vmov.f32	s11, s1
 800baae:	eeb0 6a41 	vmov.f32	s12, s2
 800bab2:	eef0 6a61 	vmov.f32	s13, s3
 800bab6:	eeb0 7a42 	vmov.f32	s14, s4
 800baba:	eef0 7a62 	vmov.f32	s15, s5
 800babe:	ed87 5a03 	vstr	s10, [r7, #12]
 800bac2:	edc7 5a04 	vstr	s11, [r7, #16]
 800bac6:	ed87 6a05 	vstr	s12, [r7, #20]
 800baca:	edc7 6a00 	vstr	s13, [r7]
 800bace:	ed87 7a01 	vstr	s14, [r7, #4]
 800bad2:	edc7 7a02 	vstr	s15, [r7, #8]
    return FusionVectorSum(FusionVectorHadamardProduct(vectorA, vectorB));
 800bad6:	ed97 5a00 	vldr	s10, [r7]
 800bada:	edd7 5a01 	vldr	s11, [r7, #4]
 800bade:	ed97 6a02 	vldr	s12, [r7, #8]
 800bae2:	edd7 6a03 	vldr	s13, [r7, #12]
 800bae6:	ed97 7a04 	vldr	s14, [r7, #16]
 800baea:	edd7 7a05 	vldr	s15, [r7, #20]
 800baee:	eef0 1a45 	vmov.f32	s3, s10
 800baf2:	eeb0 2a65 	vmov.f32	s4, s11
 800baf6:	eef0 2a46 	vmov.f32	s5, s12
 800bafa:	eeb0 0a66 	vmov.f32	s0, s13
 800bafe:	eef0 0a47 	vmov.f32	s1, s14
 800bb02:	eeb0 1a67 	vmov.f32	s2, s15
 800bb06:	f7ff ff17 	bl	800b938 <FusionVectorHadamardProduct>
 800bb0a:	eef0 6a40 	vmov.f32	s13, s0
 800bb0e:	eeb0 7a60 	vmov.f32	s14, s1
 800bb12:	eef0 7a41 	vmov.f32	s15, s2
 800bb16:	edc7 6a07 	vstr	s13, [r7, #28]
 800bb1a:	ed87 7a08 	vstr	s14, [r7, #32]
 800bb1e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 800bb22:	edd7 6a07 	vldr	s13, [r7, #28]
 800bb26:	ed97 7a08 	vldr	s14, [r7, #32]
 800bb2a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800bb2e:	eeb0 0a66 	vmov.f32	s0, s13
 800bb32:	eef0 0a47 	vmov.f32	s1, s14
 800bb36:	eeb0 1a67 	vmov.f32	s2, s15
 800bb3a:	f7ff fe99 	bl	800b870 <FusionVectorSum>
 800bb3e:	eef0 7a40 	vmov.f32	s15, s0
}
 800bb42:	eeb0 0a67 	vmov.f32	s0, s15
 800bb46:	3728      	adds	r7, #40	; 0x28
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	bd80      	pop	{r7, pc}

0800bb4c <FusionVectorMagnitudeSquared>:
/**
 * @brief Returns the vector magnitude squared.
 * @param vector Vector.
 * @return Vector magnitude squared.
 */
static inline float FusionVectorMagnitudeSquared(const FusionVector vector) {
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b088      	sub	sp, #32
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	eef0 6a40 	vmov.f32	s13, s0
 800bb56:	eeb0 7a60 	vmov.f32	s14, s1
 800bb5a:	eef0 7a41 	vmov.f32	s15, s2
 800bb5e:	edc7 6a01 	vstr	s13, [r7, #4]
 800bb62:	ed87 7a02 	vstr	s14, [r7, #8]
 800bb66:	edc7 7a03 	vstr	s15, [r7, #12]
    return FusionVectorSum(FusionVectorHadamardProduct(vector, vector));
 800bb6a:	ed97 5a01 	vldr	s10, [r7, #4]
 800bb6e:	edd7 5a02 	vldr	s11, [r7, #8]
 800bb72:	ed97 6a03 	vldr	s12, [r7, #12]
 800bb76:	edd7 6a01 	vldr	s13, [r7, #4]
 800bb7a:	ed97 7a02 	vldr	s14, [r7, #8]
 800bb7e:	edd7 7a03 	vldr	s15, [r7, #12]
 800bb82:	eef0 1a45 	vmov.f32	s3, s10
 800bb86:	eeb0 2a65 	vmov.f32	s4, s11
 800bb8a:	eef0 2a46 	vmov.f32	s5, s12
 800bb8e:	eeb0 0a66 	vmov.f32	s0, s13
 800bb92:	eef0 0a47 	vmov.f32	s1, s14
 800bb96:	eeb0 1a67 	vmov.f32	s2, s15
 800bb9a:	f7ff fecd 	bl	800b938 <FusionVectorHadamardProduct>
 800bb9e:	eef0 6a40 	vmov.f32	s13, s0
 800bba2:	eeb0 7a60 	vmov.f32	s14, s1
 800bba6:	eef0 7a41 	vmov.f32	s15, s2
 800bbaa:	edc7 6a05 	vstr	s13, [r7, #20]
 800bbae:	ed87 7a06 	vstr	s14, [r7, #24]
 800bbb2:	edc7 7a07 	vstr	s15, [r7, #28]
 800bbb6:	edd7 6a05 	vldr	s13, [r7, #20]
 800bbba:	ed97 7a06 	vldr	s14, [r7, #24]
 800bbbe:	edd7 7a07 	vldr	s15, [r7, #28]
 800bbc2:	eeb0 0a66 	vmov.f32	s0, s13
 800bbc6:	eef0 0a47 	vmov.f32	s1, s14
 800bbca:	eeb0 1a67 	vmov.f32	s2, s15
 800bbce:	f7ff fe4f 	bl	800b870 <FusionVectorSum>
 800bbd2:	eef0 7a40 	vmov.f32	s15, s0
}
 800bbd6:	eeb0 0a67 	vmov.f32	s0, s15
 800bbda:	3720      	adds	r7, #32
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}

0800bbe0 <FusionVectorNormalise>:
/**
 * @brief Returns the normalised vector.
 * @param vector Vector.
 * @return Normalised vector.
 */
static inline FusionVector FusionVectorNormalise(const FusionVector vector) {
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b08c      	sub	sp, #48	; 0x30
 800bbe4:	af00      	add	r7, sp, #0
 800bbe6:	eef0 6a40 	vmov.f32	s13, s0
 800bbea:	eeb0 7a60 	vmov.f32	s14, s1
 800bbee:	eef0 7a41 	vmov.f32	s15, s2
 800bbf2:	edc7 6a05 	vstr	s13, [r7, #20]
 800bbf6:	ed87 7a06 	vstr	s14, [r7, #24]
 800bbfa:	edc7 7a07 	vstr	s15, [r7, #28]
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(FusionVectorMagnitudeSquared(vector));
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(FusionVectorMagnitudeSquared(vector));
 800bbfe:	edd7 6a05 	vldr	s13, [r7, #20]
 800bc02:	ed97 7a06 	vldr	s14, [r7, #24]
 800bc06:	edd7 7a07 	vldr	s15, [r7, #28]
 800bc0a:	eeb0 0a66 	vmov.f32	s0, s13
 800bc0e:	eef0 0a47 	vmov.f32	s1, s14
 800bc12:	eeb0 1a67 	vmov.f32	s2, s15
 800bc16:	f7ff ff99 	bl	800bb4c <FusionVectorMagnitudeSquared>
 800bc1a:	eef0 7a40 	vmov.f32	s15, s0
 800bc1e:	eeb0 0a67 	vmov.f32	s0, s15
 800bc22:	f7ff fd77 	bl	800b714 <FusionFastInverseSqrt>
 800bc26:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
#endif
    return FusionVectorMultiplyScalar(vector, magnitudeReciprocal);
 800bc2a:	edd7 6a05 	vldr	s13, [r7, #20]
 800bc2e:	ed97 7a06 	vldr	s14, [r7, #24]
 800bc32:	edd7 7a07 	vldr	s15, [r7, #28]
 800bc36:	edd7 1a0b 	vldr	s3, [r7, #44]	; 0x2c
 800bc3a:	eeb0 0a66 	vmov.f32	s0, s13
 800bc3e:	eef0 0a47 	vmov.f32	s1, s14
 800bc42:	eeb0 1a67 	vmov.f32	s2, s15
 800bc46:	f7ff fe33 	bl	800b8b0 <FusionVectorMultiplyScalar>
 800bc4a:	eef0 6a40 	vmov.f32	s13, s0
 800bc4e:	eeb0 7a60 	vmov.f32	s14, s1
 800bc52:	eef0 7a41 	vmov.f32	s15, s2
 800bc56:	edc7 6a08 	vstr	s13, [r7, #32]
 800bc5a:	ed87 7a09 	vstr	s14, [r7, #36]	; 0x24
 800bc5e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
 800bc62:	6a39      	ldr	r1, [r7, #32]
 800bc64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bc66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc68:	ee06 1a90 	vmov	s13, r1
 800bc6c:	ee07 2a10 	vmov	s14, r2
 800bc70:	ee07 3a90 	vmov	s15, r3
}
 800bc74:	eeb0 0a66 	vmov.f32	s0, s13
 800bc78:	eef0 0a47 	vmov.f32	s1, s14
 800bc7c:	eeb0 1a67 	vmov.f32	s2, s15
 800bc80:	3730      	adds	r7, #48	; 0x30
 800bc82:	46bd      	mov	sp, r7
 800bc84:	bd80      	pop	{r7, pc}

0800bc86 <FusionQuaternionAdd>:
 * @brief Returns the sum of two quaternions.
 * @param quaternionA Quaternion A.
 * @param quaternionB Quaternion B.
 * @return Sum of two quaternions.
 */
static inline FusionQuaternion FusionQuaternionAdd(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
 800bc86:	b490      	push	{r4, r7}
 800bc88:	b094      	sub	sp, #80	; 0x50
 800bc8a:	af00      	add	r7, sp, #0
 800bc8c:	eeb0 4a40 	vmov.f32	s8, s0
 800bc90:	eef0 4a60 	vmov.f32	s9, s1
 800bc94:	eeb0 5a41 	vmov.f32	s10, s2
 800bc98:	eef0 5a61 	vmov.f32	s11, s3
 800bc9c:	eeb0 6a42 	vmov.f32	s12, s4
 800bca0:	eef0 6a62 	vmov.f32	s13, s5
 800bca4:	eeb0 7a43 	vmov.f32	s14, s6
 800bca8:	eef0 7a63 	vmov.f32	s15, s7
 800bcac:	ed87 4a08 	vstr	s8, [r7, #32]
 800bcb0:	edc7 4a09 	vstr	s9, [r7, #36]	; 0x24
 800bcb4:	ed87 5a0a 	vstr	s10, [r7, #40]	; 0x28
 800bcb8:	edc7 5a0b 	vstr	s11, [r7, #44]	; 0x2c
 800bcbc:	ed87 6a04 	vstr	s12, [r7, #16]
 800bcc0:	edc7 6a05 	vstr	s13, [r7, #20]
 800bcc4:	ed87 7a06 	vstr	s14, [r7, #24]
 800bcc8:	edc7 7a07 	vstr	s15, [r7, #28]
    const FusionQuaternion result = {.element = {
            .w = quaternionA.element.w + quaternionB.element.w,
 800bccc:	ed97 7a08 	vldr	s14, [r7, #32]
 800bcd0:	edd7 7a04 	vldr	s15, [r7, #16]
 800bcd4:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bcd8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .x = quaternionA.element.x + quaternionB.element.x,
 800bcdc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800bce0:	edd7 7a05 	vldr	s15, [r7, #20]
 800bce4:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bce8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .y = quaternionA.element.y + quaternionB.element.y,
 800bcec:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800bcf0:	edd7 7a06 	vldr	s15, [r7, #24]
 800bcf4:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bcf8:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            .z = quaternionA.element.z + quaternionB.element.z,
 800bcfc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800bd00:	edd7 7a07 	vldr	s15, [r7, #28]
 800bd04:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bd08:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    }};
    return result;
 800bd0c:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800bd10:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800bd14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bd16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800bd1a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800bd1c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800bd1e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bd20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd22:	ee06 0a10 	vmov	s12, r0
 800bd26:	ee06 1a90 	vmov	s13, r1
 800bd2a:	ee07 2a10 	vmov	s14, r2
 800bd2e:	ee07 3a90 	vmov	s15, r3
}
 800bd32:	eeb0 0a46 	vmov.f32	s0, s12
 800bd36:	eef0 0a66 	vmov.f32	s1, s13
 800bd3a:	eeb0 1a47 	vmov.f32	s2, s14
 800bd3e:	eef0 1a67 	vmov.f32	s3, s15
 800bd42:	3750      	adds	r7, #80	; 0x50
 800bd44:	46bd      	mov	sp, r7
 800bd46:	bc90      	pop	{r4, r7}
 800bd48:	4770      	bx	lr

0800bd4a <FusionQuaternionMultiplyVector>:
 * multiplied by the vector.
 * @param quaternion Quaternion.
 * @param vector Vector.
 * @return Multiplication of a quaternion with a vector.
 */
static inline FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector vector) {
 800bd4a:	b490      	push	{r4, r7}
 800bd4c:	b094      	sub	sp, #80	; 0x50
 800bd4e:	af00      	add	r7, sp, #0
 800bd50:	eef0 4a40 	vmov.f32	s9, s0
 800bd54:	eeb0 5a60 	vmov.f32	s10, s1
 800bd58:	eef0 5a41 	vmov.f32	s11, s2
 800bd5c:	eeb0 6a61 	vmov.f32	s12, s3
 800bd60:	eef0 6a42 	vmov.f32	s13, s4
 800bd64:	eeb0 7a62 	vmov.f32	s14, s5
 800bd68:	eef0 7a43 	vmov.f32	s15, s6
 800bd6c:	edc7 4a08 	vstr	s9, [r7, #32]
 800bd70:	ed87 5a09 	vstr	s10, [r7, #36]	; 0x24
 800bd74:	edc7 5a0a 	vstr	s11, [r7, #40]	; 0x28
 800bd78:	ed87 6a0b 	vstr	s12, [r7, #44]	; 0x2c
 800bd7c:	edc7 6a05 	vstr	s13, [r7, #20]
 800bd80:	ed87 7a06 	vstr	s14, [r7, #24]
 800bd84:	edc7 7a07 	vstr	s15, [r7, #28]
#define Q quaternion.element
#define V vector.axis
    const FusionQuaternion result = {.element = {
            .w = -Q.x * V.x - Q.y * V.y - Q.z * V.z,
 800bd88:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800bd8c:	eeb1 7a67 	vneg.f32	s14, s15
 800bd90:	edd7 7a05 	vldr	s15, [r7, #20]
 800bd94:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bd98:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800bd9c:	edd7 7a06 	vldr	s15, [r7, #24]
 800bda0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bda4:	ee37 7a67 	vsub.f32	s14, s14, s15
 800bda8:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800bdac:	edd7 7a07 	vldr	s15, [r7, #28]
 800bdb0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bdb4:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bdb8:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            .x = Q.w * V.x + Q.y * V.z - Q.z * V.y,
 800bdbc:	ed97 7a08 	vldr	s14, [r7, #32]
 800bdc0:	edd7 7a05 	vldr	s15, [r7, #20]
 800bdc4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bdc8:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800bdcc:	edd7 7a07 	vldr	s15, [r7, #28]
 800bdd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bdd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bdd8:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800bddc:	edd7 7a06 	vldr	s15, [r7, #24]
 800bde0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bde4:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bde8:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
            .y = Q.w * V.y - Q.x * V.z + Q.z * V.x,
 800bdec:	ed97 7a08 	vldr	s14, [r7, #32]
 800bdf0:	edd7 7a06 	vldr	s15, [r7, #24]
 800bdf4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bdf8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800bdfc:	edd7 7a07 	vldr	s15, [r7, #28]
 800be00:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be04:	ee37 7a67 	vsub.f32	s14, s14, s15
 800be08:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800be0c:	edd7 7a05 	vldr	s15, [r7, #20]
 800be10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be14:	ee77 7a27 	vadd.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800be18:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
            .z = Q.w * V.z + Q.x * V.y - Q.y * V.x,
 800be1c:	ed97 7a08 	vldr	s14, [r7, #32]
 800be20:	edd7 7a07 	vldr	s15, [r7, #28]
 800be24:	ee27 7a27 	vmul.f32	s14, s14, s15
 800be28:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800be2c:	edd7 7a06 	vldr	s15, [r7, #24]
 800be30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be34:	ee37 7a27 	vadd.f32	s14, s14, s15
 800be38:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800be3c:	edd7 7a05 	vldr	s15, [r7, #20]
 800be40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800be44:	ee77 7a67 	vsub.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800be48:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    }};
    return result;
 800be4c:	f107 0440 	add.w	r4, r7, #64	; 0x40
 800be50:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800be54:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800be56:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800be5a:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800be5c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800be5e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800be60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be62:	ee06 0a10 	vmov	s12, r0
 800be66:	ee06 1a90 	vmov	s13, r1
 800be6a:	ee07 2a10 	vmov	s14, r2
 800be6e:	ee07 3a90 	vmov	s15, r3
#undef Q
#undef V
}
 800be72:	eeb0 0a46 	vmov.f32	s0, s12
 800be76:	eef0 0a66 	vmov.f32	s1, s13
 800be7a:	eeb0 1a47 	vmov.f32	s2, s14
 800be7e:	eef0 1a67 	vmov.f32	s3, s15
 800be82:	3750      	adds	r7, #80	; 0x50
 800be84:	46bd      	mov	sp, r7
 800be86:	bc90      	pop	{r4, r7}
 800be88:	4770      	bx	lr

0800be8a <FusionQuaternionNormalise>:
/**
 * @brief Returns the normalised quaternion.
 * @param quaternion Quaternion.
 * @return Normalised quaternion.
 */
static inline FusionQuaternion FusionQuaternionNormalise(const FusionQuaternion quaternion) {
 800be8a:	b590      	push	{r4, r7, lr}
 800be8c:	b093      	sub	sp, #76	; 0x4c
 800be8e:	af00      	add	r7, sp, #0
 800be90:	eeb0 6a40 	vmov.f32	s12, s0
 800be94:	eef0 6a60 	vmov.f32	s13, s1
 800be98:	eeb0 7a41 	vmov.f32	s14, s2
 800be9c:	eef0 7a61 	vmov.f32	s15, s3
 800bea0:	ed87 6a04 	vstr	s12, [r7, #16]
 800bea4:	edc7 6a05 	vstr	s13, [r7, #20]
 800bea8:	ed87 7a06 	vstr	s14, [r7, #24]
 800beac:	edc7 7a07 	vstr	s15, [r7, #28]
#define Q quaternion.element
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
 800beb0:	ed97 7a04 	vldr	s14, [r7, #16]
 800beb4:	edd7 7a04 	vldr	s15, [r7, #16]
 800beb8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800bebc:	edd7 6a05 	vldr	s13, [r7, #20]
 800bec0:	edd7 7a05 	vldr	s15, [r7, #20]
 800bec4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bec8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800becc:	edd7 6a06 	vldr	s13, [r7, #24]
 800bed0:	edd7 7a06 	vldr	s15, [r7, #24]
 800bed4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bed8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bedc:	edd7 6a07 	vldr	s13, [r7, #28]
 800bee0:	edd7 7a07 	vldr	s15, [r7, #28]
 800bee4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bee8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800beec:	eeb0 0a67 	vmov.f32	s0, s15
 800bef0:	f7ff fc10 	bl	800b714 <FusionFastInverseSqrt>
 800bef4:	ed87 0a11 	vstr	s0, [r7, #68]	; 0x44
#endif
    const FusionQuaternion result = {.element = {
            .w = Q.w * magnitudeReciprocal,
 800bef8:	ed97 7a04 	vldr	s14, [r7, #16]
 800befc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800bf00:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bf04:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            .x = Q.x * magnitudeReciprocal,
 800bf08:	ed97 7a05 	vldr	s14, [r7, #20]
 800bf0c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800bf10:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bf14:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
            .y = Q.y * magnitudeReciprocal,
 800bf18:	ed97 7a06 	vldr	s14, [r7, #24]
 800bf1c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800bf20:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bf24:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            .z = Q.z * magnitudeReciprocal,
 800bf28:	ed97 7a07 	vldr	s14, [r7, #28]
 800bf2c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800bf30:	ee67 7a27 	vmul.f32	s15, s14, s15
    const FusionQuaternion result = {.element = {
 800bf34:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    }};
    return result;
 800bf38:	f107 0434 	add.w	r4, r7, #52	; 0x34
 800bf3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bf40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bf42:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800bf46:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800bf48:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800bf4a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800bf4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bf4e:	ee06 0a10 	vmov	s12, r0
 800bf52:	ee06 1a90 	vmov	s13, r1
 800bf56:	ee07 2a10 	vmov	s14, r2
 800bf5a:	ee07 3a90 	vmov	s15, r3
#undef Q
}
 800bf5e:	eeb0 0a46 	vmov.f32	s0, s12
 800bf62:	eef0 0a66 	vmov.f32	s1, s13
 800bf66:	eeb0 1a47 	vmov.f32	s2, s14
 800bf6a:	eef0 1a67 	vmov.f32	s3, s15
 800bf6e:	374c      	adds	r7, #76	; 0x4c
 800bf70:	46bd      	mov	sp, r7
 800bf72:	bd90      	pop	{r4, r7, pc}

0800bf74 <FusionAhrsInitialise>:

/**
 * @brief Initialises the AHRS algorithm structure.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsInitialise(FusionAhrs *const ahrs) {
 800bf74:	b5b0      	push	{r4, r5, r7, lr}
 800bf76:	b088      	sub	sp, #32
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
    const FusionAhrsSettings settings = {
 800bf7c:	4b0b      	ldr	r3, [pc, #44]	; (800bfac <FusionAhrsInitialise+0x38>)
 800bf7e:	f107 0408 	add.w	r4, r7, #8
 800bf82:	461d      	mov	r5, r3
 800bf84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bf86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800bf88:	e895 0003 	ldmia.w	r5, {r0, r1}
 800bf8c:	e884 0003 	stmia.w	r4, {r0, r1}
            .gyroscopeRange = 0.0f,
            .accelerationRejection = 90.0f,
            .magneticRejection = 90.0f,
            .recoveryTriggerPeriod = 0,
    };
    FusionAhrsSetSettings(ahrs, &settings);
 800bf90:	f107 0308 	add.w	r3, r7, #8
 800bf94:	4619      	mov	r1, r3
 800bf96:	6878      	ldr	r0, [r7, #4]
 800bf98:	f000 f86e 	bl	800c078 <FusionAhrsSetSettings>
    FusionAhrsReset(ahrs);
 800bf9c:	6878      	ldr	r0, [r7, #4]
 800bf9e:	f000 f807 	bl	800bfb0 <FusionAhrsReset>
}
 800bfa2:	bf00      	nop
 800bfa4:	3720      	adds	r7, #32
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	bdb0      	pop	{r4, r5, r7, pc}
 800bfaa:	bf00      	nop
 800bfac:	08015570 	.word	0x08015570

0800bfb0 <FusionAhrsReset>:
/**
 * @brief Resets the AHRS algorithm.  This is equivalent to reinitialising the
 * algorithm while maintaining the current settings.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsReset(FusionAhrs *const ahrs) {
 800bfb0:	b480      	push	{r7}
 800bfb2:	b091      	sub	sp, #68	; 0x44
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
    ahrs->quaternion = FUSION_IDENTITY_QUATERNION;
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800bfbe:	619a      	str	r2, [r3, #24]
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	f04f 0200 	mov.w	r2, #0
 800bfc6:	61da      	str	r2, [r3, #28]
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	f04f 0200 	mov.w	r2, #0
 800bfce:	621a      	str	r2, [r3, #32]
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	f04f 0200 	mov.w	r2, #0
 800bfd6:	625a      	str	r2, [r3, #36]	; 0x24
    ahrs->accelerometer = FUSION_VECTOR_ZERO;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f04f 0200 	mov.w	r2, #0
 800bfde:	629a      	str	r2, [r3, #40]	; 0x28
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f04f 0200 	mov.w	r2, #0
 800bfe6:	62da      	str	r2, [r3, #44]	; 0x2c
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	f04f 0200 	mov.w	r2, #0
 800bfee:	631a      	str	r2, [r3, #48]	; 0x30
    ahrs->initialising = true;
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	2201      	movs	r2, #1
 800bff4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    ahrs->rampedGain = INITIAL_GAIN;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	4a1e      	ldr	r2, [pc, #120]	; (800c074 <FusionAhrsReset+0xc4>)
 800bffc:	639a      	str	r2, [r3, #56]	; 0x38
    ahrs->angularRateRecovery = false;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	2200      	movs	r2, #0
 800c002:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    ahrs->halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	f04f 0200 	mov.w	r2, #0
 800c00c:	645a      	str	r2, [r3, #68]	; 0x44
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	f04f 0200 	mov.w	r2, #0
 800c014:	649a      	str	r2, [r3, #72]	; 0x48
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	f04f 0200 	mov.w	r2, #0
 800c01c:	64da      	str	r2, [r3, #76]	; 0x4c
    ahrs->halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	f04f 0200 	mov.w	r2, #0
 800c024:	651a      	str	r2, [r3, #80]	; 0x50
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	f04f 0200 	mov.w	r2, #0
 800c02c:	655a      	str	r2, [r3, #84]	; 0x54
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	f04f 0200 	mov.w	r2, #0
 800c034:	659a      	str	r2, [r3, #88]	; 0x58
    ahrs->accelerometerIgnored = false;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	2200      	movs	r2, #0
 800c03a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    ahrs->accelerationRecoveryTrigger = 0;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2200      	movs	r2, #0
 800c042:	661a      	str	r2, [r3, #96]	; 0x60
    ahrs->accelerationRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	695b      	ldr	r3, [r3, #20]
 800c048:	461a      	mov	r2, r3
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	665a      	str	r2, [r3, #100]	; 0x64
    ahrs->magnetometerIgnored = false;
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	2200      	movs	r2, #0
 800c052:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    ahrs->magneticRecoveryTrigger = 0;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2200      	movs	r2, #0
 800c05a:	66da      	str	r2, [r3, #108]	; 0x6c
    ahrs->magneticRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	695b      	ldr	r3, [r3, #20]
 800c060:	461a      	mov	r2, r3
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	671a      	str	r2, [r3, #112]	; 0x70
}
 800c066:	bf00      	nop
 800c068:	3744      	adds	r7, #68	; 0x44
 800c06a:	46bd      	mov	sp, r7
 800c06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c070:	4770      	bx	lr
 800c072:	bf00      	nop
 800c074:	41200000 	.word	0x41200000

0800c078 <FusionAhrsSetSettings>:
/**
 * @brief Sets the AHRS algorithm settings.
 * @param ahrs AHRS algorithm structure.
 * @param settings Settings.
 */
void FusionAhrsSetSettings(FusionAhrs *const ahrs, const FusionAhrsSettings *const settings) {
 800c078:	b580      	push	{r7, lr}
 800c07a:	b082      	sub	sp, #8
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
 800c080:	6039      	str	r1, [r7, #0]
    ahrs->settings.convention = settings->convention;
 800c082:	683b      	ldr	r3, [r7, #0]
 800c084:	781a      	ldrb	r2, [r3, #0]
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	701a      	strb	r2, [r3, #0]
    ahrs->settings.gain = settings->gain;
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	685a      	ldr	r2, [r3, #4]
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	605a      	str	r2, [r3, #4]
    ahrs->settings.gyroscopeRange = settings->gyroscopeRange == 0.0f ? FLT_MAX : 0.98f * settings->gyroscopeRange;
 800c092:	683b      	ldr	r3, [r7, #0]
 800c094:	edd3 7a02 	vldr	s15, [r3, #8]
 800c098:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c09c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0a0:	d007      	beq.n	800c0b2 <FusionAhrsSetSettings+0x3a>
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	edd3 7a02 	vldr	s15, [r3, #8]
 800c0a8:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 800c1dc <FusionAhrsSetSettings+0x164>
 800c0ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c0b0:	e001      	b.n	800c0b6 <FusionAhrsSetSettings+0x3e>
 800c0b2:	eddf 7a4b 	vldr	s15, [pc, #300]	; 800c1e0 <FusionAhrsSetSettings+0x168>
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	edc3 7a02 	vstr	s15, [r3, #8]
    ahrs->settings.accelerationRejection = settings->accelerationRejection == 0.0f ? FLT_MAX : powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	edd3 7a03 	vldr	s15, [r3, #12]
 800c0c2:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c0c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0ca:	d01b      	beq.n	800c104 <FusionAhrsSetSettings+0x8c>
 800c0cc:	683b      	ldr	r3, [r7, #0]
 800c0ce:	edd3 7a03 	vldr	s15, [r3, #12]
 800c0d2:	eeb0 0a67 	vmov.f32	s0, s15
 800c0d6:	f7ff fb09 	bl	800b6ec <FusionDegreesToRadians>
 800c0da:	eef0 7a40 	vmov.f32	s15, s0
 800c0de:	eeb0 0a67 	vmov.f32	s0, s15
 800c0e2:	f006 ff1f 	bl	8012f24 <sinf>
 800c0e6:	eef0 7a40 	vmov.f32	s15, s0
 800c0ea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c0ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c0f2:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800c0f6:	eeb0 0a67 	vmov.f32	s0, s15
 800c0fa:	f006 fff7 	bl	80130ec <powf>
 800c0fe:	eef0 7a40 	vmov.f32	s15, s0
 800c102:	e001      	b.n	800c108 <FusionAhrsSetSettings+0x90>
 800c104:	eddf 7a36 	vldr	s15, [pc, #216]	; 800c1e0 <FusionAhrsSetSettings+0x168>
 800c108:	687b      	ldr	r3, [r7, #4]
 800c10a:	edc3 7a03 	vstr	s15, [r3, #12]
    ahrs->settings.magneticRejection = settings->magneticRejection == 0.0f ? FLT_MAX : powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	edd3 7a04 	vldr	s15, [r3, #16]
 800c114:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c11c:	d01b      	beq.n	800c156 <FusionAhrsSetSettings+0xde>
 800c11e:	683b      	ldr	r3, [r7, #0]
 800c120:	edd3 7a04 	vldr	s15, [r3, #16]
 800c124:	eeb0 0a67 	vmov.f32	s0, s15
 800c128:	f7ff fae0 	bl	800b6ec <FusionDegreesToRadians>
 800c12c:	eef0 7a40 	vmov.f32	s15, s0
 800c130:	eeb0 0a67 	vmov.f32	s0, s15
 800c134:	f006 fef6 	bl	8012f24 <sinf>
 800c138:	eef0 7a40 	vmov.f32	s15, s0
 800c13c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c140:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c144:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 800c148:	eeb0 0a67 	vmov.f32	s0, s15
 800c14c:	f006 ffce 	bl	80130ec <powf>
 800c150:	eef0 7a40 	vmov.f32	s15, s0
 800c154:	e001      	b.n	800c15a <FusionAhrsSetSettings+0xe2>
 800c156:	eddf 7a22 	vldr	s15, [pc, #136]	; 800c1e0 <FusionAhrsSetSettings+0x168>
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	edc3 7a04 	vstr	s15, [r3, #16]
    ahrs->settings.recoveryTriggerPeriod = settings->recoveryTriggerPeriod;
 800c160:	683b      	ldr	r3, [r7, #0]
 800c162:	695a      	ldr	r2, [r3, #20]
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	615a      	str	r2, [r3, #20]
    ahrs->accelerationRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	695b      	ldr	r3, [r3, #20]
 800c16c:	461a      	mov	r2, r3
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	665a      	str	r2, [r3, #100]	; 0x64
    ahrs->magneticRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	695b      	ldr	r3, [r3, #20]
 800c176:	461a      	mov	r2, r3
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	671a      	str	r2, [r3, #112]	; 0x70
    if ((settings->gain == 0.0f) || (settings->recoveryTriggerPeriod == 0)) { // disable acceleration and magnetic rejection features if gain is zero
 800c17c:	683b      	ldr	r3, [r7, #0]
 800c17e:	edd3 7a01 	vldr	s15, [r3, #4]
 800c182:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c18a:	d003      	beq.n	800c194 <FusionAhrsSetSettings+0x11c>
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	695b      	ldr	r3, [r3, #20]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d105      	bne.n	800c1a0 <FusionAhrsSetSettings+0x128>
        ahrs->settings.accelerationRejection = FLT_MAX;
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	4a13      	ldr	r2, [pc, #76]	; (800c1e4 <FusionAhrsSetSettings+0x16c>)
 800c198:	60da      	str	r2, [r3, #12]
        ahrs->settings.magneticRejection = FLT_MAX;
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	4a11      	ldr	r2, [pc, #68]	; (800c1e4 <FusionAhrsSetSettings+0x16c>)
 800c19e:	611a      	str	r2, [r3, #16]
    }
    if (ahrs->initialising == false) {
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c1a6:	f083 0301 	eor.w	r3, r3, #1
 800c1aa:	b2db      	uxtb	r3, r3
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	d003      	beq.n	800c1b8 <FusionAhrsSetSettings+0x140>
        ahrs->rampedGain = ahrs->settings.gain;
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	685a      	ldr	r2, [r3, #4]
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	639a      	str	r2, [r3, #56]	; 0x38
    }
    ahrs->rampedGainStep = (INITIAL_GAIN - ahrs->settings.gain) / INITIALISATION_PERIOD;
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	edd3 7a01 	vldr	s15, [r3, #4]
 800c1be:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800c1c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800c1c6:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800c1ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 800c1d4:	bf00      	nop
 800c1d6:	3708      	adds	r7, #8
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	bd80      	pop	{r7, pc}
 800c1dc:	3f7ae148 	.word	0x3f7ae148
 800c1e0:	7f7fffff 	.word	0x7f7fffff
 800c1e4:	7f7fffff 	.word	0x7f7fffff

0800c1e8 <FusionAhrsUpdate>:
 * @param gyroscope Gyroscope measurement in degrees per second.
 * @param accelerometer Accelerometer measurement in g.
 * @param magnetometer Magnetometer measurement in arbitrary units.
 * @param deltaTime Delta time in seconds.
 */
void FusionAhrsUpdate(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const FusionVector magnetometer, const float deltaTime) {
 800c1e8:	b590      	push	{r4, r7, lr}
 800c1ea:	b0bf      	sub	sp, #252	; 0xfc
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	62f8      	str	r0, [r7, #44]	; 0x2c
 800c1f0:	eeb0 5a61 	vmov.f32	s10, s3
 800c1f4:	eef0 5a42 	vmov.f32	s11, s4
 800c1f8:	eeb0 6a62 	vmov.f32	s12, s5
 800c1fc:	eef0 6a43 	vmov.f32	s13, s6
 800c200:	eeb0 7a63 	vmov.f32	s14, s7
 800c204:	eef0 7a44 	vmov.f32	s15, s8
 800c208:	edc7 4a01 	vstr	s9, [r7, #4]
 800c20c:	ed87 0a08 	vstr	s0, [r7, #32]
 800c210:	edc7 0a09 	vstr	s1, [r7, #36]	; 0x24
 800c214:	ed87 1a0a 	vstr	s2, [r7, #40]	; 0x28
 800c218:	ed87 5a05 	vstr	s10, [r7, #20]
 800c21c:	edc7 5a06 	vstr	s11, [r7, #24]
 800c220:	ed87 6a07 	vstr	s12, [r7, #28]
 800c224:	edc7 6a02 	vstr	s13, [r7, #8]
 800c228:	ed87 7a03 	vstr	s14, [r7, #12]
 800c22c:	edc7 7a04 	vstr	s15, [r7, #16]
#define Q ahrs->quaternion.element

    // Store accelerometer
    ahrs->accelerometer = accelerometer;
 800c230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c232:	3328      	adds	r3, #40	; 0x28
 800c234:	f107 0214 	add.w	r2, r7, #20
 800c238:	ca07      	ldmia	r2, {r0, r1, r2}
 800c23a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    // Reinitialise if gyroscope range exceeded
    if ((fabs(gyroscope.axis.x) > ahrs->settings.gyroscopeRange) || (fabs(gyroscope.axis.y) > ahrs->settings.gyroscopeRange) || (fabs(gyroscope.axis.z) > ahrs->settings.gyroscopeRange)) {
 800c23e:	edd7 7a08 	vldr	s15, [r7, #32]
 800c242:	eeb0 7ae7 	vabs.f32	s14, s15
 800c246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c248:	edd3 7a02 	vldr	s15, [r3, #8]
 800c24c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c254:	dc17      	bgt.n	800c286 <FusionAhrsUpdate+0x9e>
 800c256:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800c25a:	eeb0 7ae7 	vabs.f32	s14, s15
 800c25e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c260:	edd3 7a02 	vldr	s15, [r3, #8]
 800c264:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c26c:	dc0b      	bgt.n	800c286 <FusionAhrsUpdate+0x9e>
 800c26e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800c272:	eeb0 7ae7 	vabs.f32	s14, s15
 800c276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c278:	edd3 7a02 	vldr	s15, [r3, #8]
 800c27c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c284:	dd15      	ble.n	800c2b2 <FusionAhrsUpdate+0xca>
        const FusionQuaternion quaternion = ahrs->quaternion;
 800c286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c288:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800c28c:	3318      	adds	r3, #24
 800c28e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c290:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        FusionAhrsReset(ahrs);
 800c294:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c296:	f7ff fe8b 	bl	800bfb0 <FusionAhrsReset>
        ahrs->quaternion = quaternion;
 800c29a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c29c:	f103 0418 	add.w	r4, r3, #24
 800c2a0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800c2a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c2a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        ahrs->angularRateRecovery = true;
 800c2aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2ac:	2201      	movs	r2, #1
 800c2ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    }

    // Ramp down gain during initialisation
    if (ahrs->initialising == true) {
 800c2b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2b4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d02d      	beq.n	800c318 <FusionAhrsUpdate+0x130>
        ahrs->rampedGain -= ahrs->rampedGainStep * deltaTime;
 800c2bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2be:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800c2c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2c4:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 800c2c8:	edd7 7a01 	vldr	s15, [r7, #4]
 800c2cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c2d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c2d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2d6:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
        if ((ahrs->rampedGain < ahrs->settings.gain) || (ahrs->settings.gain == 0.0f)) {
 800c2da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2dc:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800c2e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2e2:	edd3 7a01 	vldr	s15, [r3, #4]
 800c2e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c2ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2ee:	d407      	bmi.n	800c300 <FusionAhrsUpdate+0x118>
 800c2f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2f2:	edd3 7a01 	vldr	s15, [r3, #4]
 800c2f6:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c2fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c2fe:	d10b      	bne.n	800c318 <FusionAhrsUpdate+0x130>
            ahrs->rampedGain = ahrs->settings.gain;
 800c300:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c302:	685a      	ldr	r2, [r3, #4]
 800c304:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c306:	639a      	str	r2, [r3, #56]	; 0x38
            ahrs->initialising = false;
 800c308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c30a:	2200      	movs	r2, #0
 800c30c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
            ahrs->angularRateRecovery = false;
 800c310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c312:	2200      	movs	r2, #0
 800c314:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        }
    }

    // Calculate direction of gravity indicated by algorithm
    const FusionVector halfGravity = HalfGravity(ahrs);
 800c318:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c31a:	f000 faf4 	bl	800c906 <HalfGravity>
 800c31e:	eef0 6a40 	vmov.f32	s13, s0
 800c322:	eeb0 7a60 	vmov.f32	s14, s1
 800c326:	eef0 7a41 	vmov.f32	s15, s2
 800c32a:	edc7 6a25 	vstr	s13, [r7, #148]	; 0x94
 800c32e:	ed87 7a26 	vstr	s14, [r7, #152]	; 0x98
 800c332:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c

    // Calculate accelerometer feedback
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
 800c336:	f04f 0300 	mov.w	r3, #0
 800c33a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c33e:	f04f 0300 	mov.w	r3, #0
 800c342:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c346:	f04f 0300 	mov.w	r3, #0
 800c34a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    ahrs->accelerometerIgnored = true;
 800c34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c350:	2201      	movs	r2, #1
 800c352:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    if (FusionVectorIsZero(accelerometer) == false) {
 800c356:	edd7 6a05 	vldr	s13, [r7, #20]
 800c35a:	ed97 7a06 	vldr	s14, [r7, #24]
 800c35e:	edd7 7a07 	vldr	s15, [r7, #28]
 800c362:	eeb0 0a66 	vmov.f32	s0, s13
 800c366:	eef0 0a47 	vmov.f32	s1, s14
 800c36a:	eeb0 1a67 	vmov.f32	s2, s15
 800c36e:	f7ff fa01 	bl	800b774 <FusionVectorIsZero>
 800c372:	4603      	mov	r3, r0
 800c374:	f083 0301 	eor.w	r3, r3, #1
 800c378:	b2db      	uxtb	r3, r3
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	f000 809c 	beq.w	800c4b8 <FusionAhrsUpdate+0x2d0>

        // Calculate accelerometer feedback scaled by 0.5
        ahrs->halfAccelerometerFeedback = Feedback(FusionVectorNormalise(accelerometer), halfGravity);
 800c380:	edd7 6a05 	vldr	s13, [r7, #20]
 800c384:	ed97 7a06 	vldr	s14, [r7, #24]
 800c388:	edd7 7a07 	vldr	s15, [r7, #28]
 800c38c:	eeb0 0a66 	vmov.f32	s0, s13
 800c390:	eef0 0a47 	vmov.f32	s1, s14
 800c394:	eeb0 1a67 	vmov.f32	s2, s15
 800c398:	f7ff fc22 	bl	800bbe0 <FusionVectorNormalise>
 800c39c:	eef0 6a40 	vmov.f32	s13, s0
 800c3a0:	eeb0 7a60 	vmov.f32	s14, s1
 800c3a4:	eef0 7a41 	vmov.f32	s15, s2
 800c3a8:	edc7 6a28 	vstr	s13, [r7, #160]	; 0xa0
 800c3ac:	ed87 7a29 	vstr	s14, [r7, #164]	; 0xa4
 800c3b0:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
 800c3b4:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800c3b6:	ed97 5a25 	vldr	s10, [r7, #148]	; 0x94
 800c3ba:	edd7 5a26 	vldr	s11, [r7, #152]	; 0x98
 800c3be:	ed97 6a27 	vldr	s12, [r7, #156]	; 0x9c
 800c3c2:	edd7 6a28 	vldr	s13, [r7, #160]	; 0xa0
 800c3c6:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 800c3ca:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800c3ce:	eef0 1a45 	vmov.f32	s3, s10
 800c3d2:	eeb0 2a65 	vmov.f32	s4, s11
 800c3d6:	eef0 2a46 	vmov.f32	s5, s12
 800c3da:	eeb0 0a66 	vmov.f32	s0, s13
 800c3de:	eef0 0a47 	vmov.f32	s1, s14
 800c3e2:	eeb0 1a67 	vmov.f32	s2, s15
 800c3e6:	f000 fc55 	bl	800cc94 <Feedback>
 800c3ea:	eef0 6a40 	vmov.f32	s13, s0
 800c3ee:	eeb0 7a60 	vmov.f32	s14, s1
 800c3f2:	eef0 7a41 	vmov.f32	s15, s2
 800c3f6:	edc4 6a11 	vstr	s13, [r4, #68]	; 0x44
 800c3fa:	ed84 7a12 	vstr	s14, [r4, #72]	; 0x48
 800c3fe:	edc4 7a13 	vstr	s15, [r4, #76]	; 0x4c

        // Don't ignore accelerometer if acceleration error below threshold
        if ((ahrs->initialising == true) || ((FusionVectorMagnitudeSquared(ahrs->halfAccelerometerFeedback) <= ahrs->settings.accelerationRejection))) {
 800c402:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c404:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d118      	bne.n	800c43e <FusionAhrsUpdate+0x256>
 800c40c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c40e:	edd3 6a11 	vldr	s13, [r3, #68]	; 0x44
 800c412:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 800c416:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800c41a:	eeb0 0a66 	vmov.f32	s0, s13
 800c41e:	eef0 0a47 	vmov.f32	s1, s14
 800c422:	eeb0 1a67 	vmov.f32	s2, s15
 800c426:	f7ff fb91 	bl	800bb4c <FusionVectorMagnitudeSquared>
 800c42a:	eeb0 7a40 	vmov.f32	s14, s0
 800c42e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c430:	edd3 7a03 	vldr	s15, [r3, #12]
 800c434:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c43c:	d80a      	bhi.n	800c454 <FusionAhrsUpdate+0x26c>
            ahrs->accelerometerIgnored = false;
 800c43e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c440:	2200      	movs	r2, #0
 800c442:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            ahrs->accelerationRecoveryTrigger -= 9;
 800c446:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c448:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c44a:	f1a3 0209 	sub.w	r2, r3, #9
 800c44e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c450:	661a      	str	r2, [r3, #96]	; 0x60
 800c452:	e004      	b.n	800c45e <FusionAhrsUpdate+0x276>
        } else {
            ahrs->accelerationRecoveryTrigger += 1;
 800c454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c456:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c458:	1c5a      	adds	r2, r3, #1
 800c45a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c45c:	661a      	str	r2, [r3, #96]	; 0x60
        }

        // Don't ignore accelerometer during acceleration recovery
        if (ahrs->accelerationRecoveryTrigger > ahrs->accelerationRecoveryTimeout) {
 800c45e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c460:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800c462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c464:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c466:	429a      	cmp	r2, r3
 800c468:	dd07      	ble.n	800c47a <FusionAhrsUpdate+0x292>
            ahrs->accelerationRecoveryTimeout = 0;
 800c46a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c46c:	2200      	movs	r2, #0
 800c46e:	665a      	str	r2, [r3, #100]	; 0x64
            ahrs->accelerometerIgnored = false;
 800c470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c472:	2200      	movs	r2, #0
 800c474:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800c478:	e004      	b.n	800c484 <FusionAhrsUpdate+0x29c>
        } else {
            ahrs->accelerationRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800c47a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c47c:	695b      	ldr	r3, [r3, #20]
 800c47e:	461a      	mov	r2, r3
 800c480:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c482:	665a      	str	r2, [r3, #100]	; 0x64
        }
        ahrs->accelerationRecoveryTrigger = Clamp(ahrs->accelerationRecoveryTrigger, 0, ahrs->settings.recoveryTriggerPeriod);
 800c484:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c486:	6e18      	ldr	r0, [r3, #96]	; 0x60
 800c488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c48a:	695b      	ldr	r3, [r3, #20]
 800c48c:	461a      	mov	r2, r3
 800c48e:	2100      	movs	r1, #0
 800c490:	f000 fcb5 	bl	800cdfe <Clamp>
 800c494:	4602      	mov	r2, r0
 800c496:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c498:	661a      	str	r2, [r3, #96]	; 0x60

        // Apply accelerometer feedback
        if (ahrs->accelerometerIgnored == false) {
 800c49a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c49c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800c4a0:	f083 0301 	eor.w	r3, r3, #1
 800c4a4:	b2db      	uxtb	r3, r3
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d006      	beq.n	800c4b8 <FusionAhrsUpdate+0x2d0>
            halfAccelerometerFeedback = ahrs->halfAccelerometerFeedback;
 800c4aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c4ac:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800c4b0:	3244      	adds	r2, #68	; 0x44
 800c4b2:	ca07      	ldmia	r2, {r0, r1, r2}
 800c4b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        }
    }

    // Calculate magnetometer feedback
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
 800c4b8:	f04f 0300 	mov.w	r3, #0
 800c4bc:	673b      	str	r3, [r7, #112]	; 0x70
 800c4be:	f04f 0300 	mov.w	r3, #0
 800c4c2:	677b      	str	r3, [r7, #116]	; 0x74
 800c4c4:	f04f 0300 	mov.w	r3, #0
 800c4c8:	67bb      	str	r3, [r7, #120]	; 0x78
    ahrs->magnetometerIgnored = false;
 800c4ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4cc:	2200      	movs	r2, #0
 800c4ce:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    if (FusionVectorIsZero(magnetometer) == false) {
 800c4d2:	edd7 6a02 	vldr	s13, [r7, #8]
 800c4d6:	ed97 7a03 	vldr	s14, [r7, #12]
 800c4da:	edd7 7a04 	vldr	s15, [r7, #16]
 800c4de:	eeb0 0a66 	vmov.f32	s0, s13
 800c4e2:	eef0 0a47 	vmov.f32	s1, s14
 800c4e6:	eeb0 1a67 	vmov.f32	s2, s15
 800c4ea:	f7ff f943 	bl	800b774 <FusionVectorIsZero>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	f083 0301 	eor.w	r3, r3, #1
 800c4f4:	b2db      	uxtb	r3, r3
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	f000 80d1 	beq.w	800c69e <FusionAhrsUpdate+0x4b6>

        // Calculate direction of magnetic field indicated by algorithm
        const FusionVector halfMagnetic = HalfMagnetic(ahrs);
 800c4fc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c4fe:	f000 fabf 	bl	800ca80 <HalfMagnetic>
 800c502:	eef0 6a40 	vmov.f32	s13, s0
 800c506:	eeb0 7a60 	vmov.f32	s14, s1
 800c50a:	eef0 7a41 	vmov.f32	s15, s2
 800c50e:	edc7 6a0c 	vstr	s13, [r7, #48]	; 0x30
 800c512:	ed87 7a0d 	vstr	s14, [r7, #52]	; 0x34
 800c516:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

        // Calculate magnetometer feedback scaled by 0.5
        ahrs->halfMagnetometerFeedback = Feedback(FusionVectorNormalise(FusionVectorCrossProduct(halfGravity, magnetometer)), halfMagnetic);
 800c51a:	ed97 5a02 	vldr	s10, [r7, #8]
 800c51e:	edd7 5a03 	vldr	s11, [r7, #12]
 800c522:	ed97 6a04 	vldr	s12, [r7, #16]
 800c526:	edd7 6a25 	vldr	s13, [r7, #148]	; 0x94
 800c52a:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800c52e:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 800c532:	eef0 1a45 	vmov.f32	s3, s10
 800c536:	eeb0 2a65 	vmov.f32	s4, s11
 800c53a:	eef0 2a46 	vmov.f32	s5, s12
 800c53e:	eeb0 0a66 	vmov.f32	s0, s13
 800c542:	eef0 0a47 	vmov.f32	s1, s14
 800c546:	eeb0 1a67 	vmov.f32	s2, s15
 800c54a:	f7ff fa43 	bl	800b9d4 <FusionVectorCrossProduct>
 800c54e:	eef0 6a40 	vmov.f32	s13, s0
 800c552:	eeb0 7a60 	vmov.f32	s14, s1
 800c556:	eef0 7a41 	vmov.f32	s15, s2
 800c55a:	edc7 6a2b 	vstr	s13, [r7, #172]	; 0xac
 800c55e:	ed87 7a2c 	vstr	s14, [r7, #176]	; 0xb0
 800c562:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
 800c566:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 800c56a:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 800c56e:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 800c572:	eeb0 0a66 	vmov.f32	s0, s13
 800c576:	eef0 0a47 	vmov.f32	s1, s14
 800c57a:	eeb0 1a67 	vmov.f32	s2, s15
 800c57e:	f7ff fb2f 	bl	800bbe0 <FusionVectorNormalise>
 800c582:	eef0 6a40 	vmov.f32	s13, s0
 800c586:	eeb0 7a60 	vmov.f32	s14, s1
 800c58a:	eef0 7a41 	vmov.f32	s15, s2
 800c58e:	edc7 6a2e 	vstr	s13, [r7, #184]	; 0xb8
 800c592:	ed87 7a2f 	vstr	s14, [r7, #188]	; 0xbc
 800c596:	edc7 7a30 	vstr	s15, [r7, #192]	; 0xc0
 800c59a:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800c59c:	ed97 5a0c 	vldr	s10, [r7, #48]	; 0x30
 800c5a0:	edd7 5a0d 	vldr	s11, [r7, #52]	; 0x34
 800c5a4:	ed97 6a0e 	vldr	s12, [r7, #56]	; 0x38
 800c5a8:	edd7 6a2e 	vldr	s13, [r7, #184]	; 0xb8
 800c5ac:	ed97 7a2f 	vldr	s14, [r7, #188]	; 0xbc
 800c5b0:	edd7 7a30 	vldr	s15, [r7, #192]	; 0xc0
 800c5b4:	eef0 1a45 	vmov.f32	s3, s10
 800c5b8:	eeb0 2a65 	vmov.f32	s4, s11
 800c5bc:	eef0 2a46 	vmov.f32	s5, s12
 800c5c0:	eeb0 0a66 	vmov.f32	s0, s13
 800c5c4:	eef0 0a47 	vmov.f32	s1, s14
 800c5c8:	eeb0 1a67 	vmov.f32	s2, s15
 800c5cc:	f000 fb62 	bl	800cc94 <Feedback>
 800c5d0:	eef0 6a40 	vmov.f32	s13, s0
 800c5d4:	eeb0 7a60 	vmov.f32	s14, s1
 800c5d8:	eef0 7a41 	vmov.f32	s15, s2
 800c5dc:	edc4 6a14 	vstr	s13, [r4, #80]	; 0x50
 800c5e0:	ed84 7a15 	vstr	s14, [r4, #84]	; 0x54
 800c5e4:	edc4 7a16 	vstr	s15, [r4, #88]	; 0x58

        // Don't ignore magnetometer if magnetic error below threshold
        if ((ahrs->initialising == true) || ((FusionVectorMagnitudeSquared(ahrs->halfMagnetometerFeedback) <= ahrs->settings.magneticRejection))) {
 800c5e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d118      	bne.n	800c624 <FusionAhrsUpdate+0x43c>
 800c5f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5f4:	edd3 6a14 	vldr	s13, [r3, #80]	; 0x50
 800c5f8:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800c5fc:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800c600:	eeb0 0a66 	vmov.f32	s0, s13
 800c604:	eef0 0a47 	vmov.f32	s1, s14
 800c608:	eeb0 1a67 	vmov.f32	s2, s15
 800c60c:	f7ff fa9e 	bl	800bb4c <FusionVectorMagnitudeSquared>
 800c610:	eeb0 7a40 	vmov.f32	s14, s0
 800c614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c616:	edd3 7a04 	vldr	s15, [r3, #16]
 800c61a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800c61e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c622:	d80a      	bhi.n	800c63a <FusionAhrsUpdate+0x452>
            ahrs->magnetometerIgnored = false;
 800c624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c626:	2200      	movs	r2, #0
 800c628:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
            ahrs->magneticRecoveryTrigger -= 9;
 800c62c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c62e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c630:	f1a3 0209 	sub.w	r2, r3, #9
 800c634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c636:	66da      	str	r2, [r3, #108]	; 0x6c
 800c638:	e004      	b.n	800c644 <FusionAhrsUpdate+0x45c>
        } else {
            ahrs->magneticRecoveryTrigger += 1;
 800c63a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c63c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c63e:	1c5a      	adds	r2, r3, #1
 800c640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c642:	66da      	str	r2, [r3, #108]	; 0x6c
        }

        // Don't ignore magnetometer during magnetic recovery
        if (ahrs->magneticRecoveryTrigger > ahrs->magneticRecoveryTimeout) {
 800c644:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c646:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800c648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c64a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c64c:	429a      	cmp	r2, r3
 800c64e:	dd07      	ble.n	800c660 <FusionAhrsUpdate+0x478>
            ahrs->magneticRecoveryTimeout = 0;
 800c650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c652:	2200      	movs	r2, #0
 800c654:	671a      	str	r2, [r3, #112]	; 0x70
            ahrs->magnetometerIgnored = false;
 800c656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c658:	2200      	movs	r2, #0
 800c65a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800c65e:	e004      	b.n	800c66a <FusionAhrsUpdate+0x482>
        } else {
            ahrs->magneticRecoveryTimeout = ahrs->settings.recoveryTriggerPeriod;
 800c660:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c662:	695b      	ldr	r3, [r3, #20]
 800c664:	461a      	mov	r2, r3
 800c666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c668:	671a      	str	r2, [r3, #112]	; 0x70
        }
        ahrs->magneticRecoveryTrigger = Clamp(ahrs->magneticRecoveryTrigger, 0, ahrs->settings.recoveryTriggerPeriod);
 800c66a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c66c:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800c66e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c670:	695b      	ldr	r3, [r3, #20]
 800c672:	461a      	mov	r2, r3
 800c674:	2100      	movs	r1, #0
 800c676:	f000 fbc2 	bl	800cdfe <Clamp>
 800c67a:	4602      	mov	r2, r0
 800c67c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c67e:	66da      	str	r2, [r3, #108]	; 0x6c

        // Apply magnetometer feedback
        if (ahrs->magnetometerIgnored == false) {
 800c680:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c682:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800c686:	f083 0301 	eor.w	r3, r3, #1
 800c68a:	b2db      	uxtb	r3, r3
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d006      	beq.n	800c69e <FusionAhrsUpdate+0x4b6>
            halfMagnetometerFeedback = ahrs->halfMagnetometerFeedback;
 800c690:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c692:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800c696:	3250      	adds	r2, #80	; 0x50
 800c698:	ca07      	ldmia	r2, {r0, r1, r2}
 800c69a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        }
    }

    // Convert gyroscope to radians per second scaled by 0.5
    const FusionVector halfGyroscope = FusionVectorMultiplyScalar(gyroscope, FusionDegreesToRadians(0.5f));
 800c69e:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800c6a2:	f7ff f823 	bl	800b6ec <FusionDegreesToRadians>
 800c6a6:	eeb0 6a40 	vmov.f32	s12, s0
 800c6aa:	edd7 6a08 	vldr	s13, [r7, #32]
 800c6ae:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800c6b2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800c6b6:	eef0 1a46 	vmov.f32	s3, s12
 800c6ba:	eeb0 0a66 	vmov.f32	s0, s13
 800c6be:	eef0 0a47 	vmov.f32	s1, s14
 800c6c2:	eeb0 1a67 	vmov.f32	s2, s15
 800c6c6:	f7ff f8f3 	bl	800b8b0 <FusionVectorMultiplyScalar>
 800c6ca:	eef0 6a40 	vmov.f32	s13, s0
 800c6ce:	eeb0 7a60 	vmov.f32	s14, s1
 800c6d2:	eef0 7a41 	vmov.f32	s15, s2
 800c6d6:	edc7 6a16 	vstr	s13, [r7, #88]	; 0x58
 800c6da:	ed87 7a17 	vstr	s14, [r7, #92]	; 0x5c
 800c6de:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

    // Apply feedback to gyroscope
    const FusionVector adjustedHalfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(FusionVectorAdd(halfAccelerometerFeedback, halfMagnetometerFeedback), ahrs->rampedGain));
 800c6e2:	ed97 5a1c 	vldr	s10, [r7, #112]	; 0x70
 800c6e6:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 800c6ea:	ed97 6a1e 	vldr	s12, [r7, #120]	; 0x78
 800c6ee:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 800c6f2:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 800c6f6:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 800c6fa:	eef0 1a45 	vmov.f32	s3, s10
 800c6fe:	eeb0 2a65 	vmov.f32	s4, s11
 800c702:	eef0 2a46 	vmov.f32	s5, s12
 800c706:	eeb0 0a66 	vmov.f32	s0, s13
 800c70a:	eef0 0a47 	vmov.f32	s1, s14
 800c70e:	eeb0 1a67 	vmov.f32	s2, s15
 800c712:	f7ff f85f 	bl	800b7d4 <FusionVectorAdd>
 800c716:	eef0 6a40 	vmov.f32	s13, s0
 800c71a:	eeb0 7a60 	vmov.f32	s14, s1
 800c71e:	eef0 7a41 	vmov.f32	s15, s2
 800c722:	edc7 6a31 	vstr	s13, [r7, #196]	; 0xc4
 800c726:	ed87 7a32 	vstr	s14, [r7, #200]	; 0xc8
 800c72a:	edc7 7a33 	vstr	s15, [r7, #204]	; 0xcc
 800c72e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c730:	ed93 6a0e 	vldr	s12, [r3, #56]	; 0x38
 800c734:	edd7 6a31 	vldr	s13, [r7, #196]	; 0xc4
 800c738:	ed97 7a32 	vldr	s14, [r7, #200]	; 0xc8
 800c73c:	edd7 7a33 	vldr	s15, [r7, #204]	; 0xcc
 800c740:	eef0 1a46 	vmov.f32	s3, s12
 800c744:	eeb0 0a66 	vmov.f32	s0, s13
 800c748:	eef0 0a47 	vmov.f32	s1, s14
 800c74c:	eeb0 1a67 	vmov.f32	s2, s15
 800c750:	f7ff f8ae 	bl	800b8b0 <FusionVectorMultiplyScalar>
 800c754:	eef0 6a40 	vmov.f32	s13, s0
 800c758:	eeb0 7a60 	vmov.f32	s14, s1
 800c75c:	eef0 7a41 	vmov.f32	s15, s2
 800c760:	edc7 6a34 	vstr	s13, [r7, #208]	; 0xd0
 800c764:	ed87 7a35 	vstr	s14, [r7, #212]	; 0xd4
 800c768:	edc7 7a36 	vstr	s15, [r7, #216]	; 0xd8
 800c76c:	ed97 5a34 	vldr	s10, [r7, #208]	; 0xd0
 800c770:	edd7 5a35 	vldr	s11, [r7, #212]	; 0xd4
 800c774:	ed97 6a36 	vldr	s12, [r7, #216]	; 0xd8
 800c778:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 800c77c:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800c780:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800c784:	eef0 1a45 	vmov.f32	s3, s10
 800c788:	eeb0 2a65 	vmov.f32	s4, s11
 800c78c:	eef0 2a46 	vmov.f32	s5, s12
 800c790:	eeb0 0a66 	vmov.f32	s0, s13
 800c794:	eef0 0a47 	vmov.f32	s1, s14
 800c798:	eeb0 1a67 	vmov.f32	s2, s15
 800c79c:	f7ff f81a 	bl	800b7d4 <FusionVectorAdd>
 800c7a0:	eef0 6a40 	vmov.f32	s13, s0
 800c7a4:	eeb0 7a60 	vmov.f32	s14, s1
 800c7a8:	eef0 7a41 	vmov.f32	s15, s2
 800c7ac:	edc7 6a13 	vstr	s13, [r7, #76]	; 0x4c
 800c7b0:	ed87 7a14 	vstr	s14, [r7, #80]	; 0x50
 800c7b4:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

    // Integrate rate of change of quaternion
    ahrs->quaternion = FusionQuaternionAdd(ahrs->quaternion, FusionQuaternionMultiplyVector(ahrs->quaternion, FusionVectorMultiplyScalar(adjustedHalfGyroscope, deltaTime)));
 800c7b8:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 800c7bc:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 800c7c0:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800c7c4:	edd7 1a01 	vldr	s3, [r7, #4]
 800c7c8:	eeb0 0a66 	vmov.f32	s0, s13
 800c7cc:	eef0 0a47 	vmov.f32	s1, s14
 800c7d0:	eeb0 1a67 	vmov.f32	s2, s15
 800c7d4:	f7ff f86c 	bl	800b8b0 <FusionVectorMultiplyScalar>
 800c7d8:	eef0 6a40 	vmov.f32	s13, s0
 800c7dc:	eeb0 7a60 	vmov.f32	s14, s1
 800c7e0:	eef0 7a41 	vmov.f32	s15, s2
 800c7e4:	edc7 6a37 	vstr	s13, [r7, #220]	; 0xdc
 800c7e8:	ed87 7a38 	vstr	s14, [r7, #224]	; 0xe0
 800c7ec:	edc7 7a39 	vstr	s15, [r7, #228]	; 0xe4
 800c7f0:	edd7 4a37 	vldr	s9, [r7, #220]	; 0xdc
 800c7f4:	ed97 5a38 	vldr	s10, [r7, #224]	; 0xe0
 800c7f8:	edd7 5a39 	vldr	s11, [r7, #228]	; 0xe4
 800c7fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7fe:	ed93 6a06 	vldr	s12, [r3, #24]
 800c802:	edd3 6a07 	vldr	s13, [r3, #28]
 800c806:	ed93 7a08 	vldr	s14, [r3, #32]
 800c80a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c80e:	eeb0 2a64 	vmov.f32	s4, s9
 800c812:	eef0 2a45 	vmov.f32	s5, s10
 800c816:	eeb0 3a65 	vmov.f32	s6, s11
 800c81a:	eeb0 0a46 	vmov.f32	s0, s12
 800c81e:	eef0 0a66 	vmov.f32	s1, s13
 800c822:	eeb0 1a47 	vmov.f32	s2, s14
 800c826:	eef0 1a67 	vmov.f32	s3, s15
 800c82a:	f7ff fa8e 	bl	800bd4a <FusionQuaternionMultiplyVector>
 800c82e:	eeb0 6a40 	vmov.f32	s12, s0
 800c832:	eef0 6a60 	vmov.f32	s13, s1
 800c836:	eeb0 7a41 	vmov.f32	s14, s2
 800c83a:	eef0 7a61 	vmov.f32	s15, s3
 800c83e:	ed87 6a3a 	vstr	s12, [r7, #232]	; 0xe8
 800c842:	edc7 6a3b 	vstr	s13, [r7, #236]	; 0xec
 800c846:	ed87 7a3c 	vstr	s14, [r7, #240]	; 0xf0
 800c84a:	edc7 7a3d 	vstr	s15, [r7, #244]	; 0xf4
 800c84e:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800c850:	ed97 4a3a 	vldr	s8, [r7, #232]	; 0xe8
 800c854:	edd7 4a3b 	vldr	s9, [r7, #236]	; 0xec
 800c858:	ed97 5a3c 	vldr	s10, [r7, #240]	; 0xf0
 800c85c:	edd7 5a3d 	vldr	s11, [r7, #244]	; 0xf4
 800c860:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c862:	ed93 6a06 	vldr	s12, [r3, #24]
 800c866:	edd3 6a07 	vldr	s13, [r3, #28]
 800c86a:	ed93 7a08 	vldr	s14, [r3, #32]
 800c86e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c872:	eeb0 2a44 	vmov.f32	s4, s8
 800c876:	eef0 2a64 	vmov.f32	s5, s9
 800c87a:	eeb0 3a45 	vmov.f32	s6, s10
 800c87e:	eef0 3a65 	vmov.f32	s7, s11
 800c882:	eeb0 0a46 	vmov.f32	s0, s12
 800c886:	eef0 0a66 	vmov.f32	s1, s13
 800c88a:	eeb0 1a47 	vmov.f32	s2, s14
 800c88e:	eef0 1a67 	vmov.f32	s3, s15
 800c892:	f7ff f9f8 	bl	800bc86 <FusionQuaternionAdd>
 800c896:	eeb0 6a40 	vmov.f32	s12, s0
 800c89a:	eef0 6a60 	vmov.f32	s13, s1
 800c89e:	eeb0 7a41 	vmov.f32	s14, s2
 800c8a2:	eef0 7a61 	vmov.f32	s15, s3
 800c8a6:	ed84 6a06 	vstr	s12, [r4, #24]
 800c8aa:	edc4 6a07 	vstr	s13, [r4, #28]
 800c8ae:	ed84 7a08 	vstr	s14, [r4, #32]
 800c8b2:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24

    // Normalise quaternion
    ahrs->quaternion = FusionQuaternionNormalise(ahrs->quaternion);
 800c8b6:	6afc      	ldr	r4, [r7, #44]	; 0x2c
 800c8b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8ba:	ed93 6a06 	vldr	s12, [r3, #24]
 800c8be:	edd3 6a07 	vldr	s13, [r3, #28]
 800c8c2:	ed93 7a08 	vldr	s14, [r3, #32]
 800c8c6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c8ca:	eeb0 0a46 	vmov.f32	s0, s12
 800c8ce:	eef0 0a66 	vmov.f32	s1, s13
 800c8d2:	eeb0 1a47 	vmov.f32	s2, s14
 800c8d6:	eef0 1a67 	vmov.f32	s3, s15
 800c8da:	f7ff fad6 	bl	800be8a <FusionQuaternionNormalise>
 800c8de:	eeb0 6a40 	vmov.f32	s12, s0
 800c8e2:	eef0 6a60 	vmov.f32	s13, s1
 800c8e6:	eeb0 7a41 	vmov.f32	s14, s2
 800c8ea:	eef0 7a61 	vmov.f32	s15, s3
 800c8ee:	ed84 6a06 	vstr	s12, [r4, #24]
 800c8f2:	edc4 6a07 	vstr	s13, [r4, #28]
 800c8f6:	ed84 7a08 	vstr	s14, [r4, #32]
 800c8fa:	edc4 7a09 	vstr	s15, [r4, #36]	; 0x24
#undef Q
}
 800c8fe:	bf00      	nop
 800c900:	37fc      	adds	r7, #252	; 0xfc
 800c902:	46bd      	mov	sp, r7
 800c904:	bd90      	pop	{r4, r7, pc}

0800c906 <HalfGravity>:
/**
 * @brief Returns the direction of gravity scaled by 0.5.
 * @param ahrs AHRS algorithm structure.
 * @return Direction of gravity scaled by 0.5.
 */
static inline FusionVector HalfGravity(const FusionAhrs *const ahrs) {
 800c906:	b480      	push	{r7}
 800c908:	b093      	sub	sp, #76	; 0x4c
 800c90a:	af00      	add	r7, sp, #0
 800c90c:	6178      	str	r0, [r7, #20]
#define Q ahrs->quaternion.element
    switch (ahrs->settings.convention) {
 800c90e:	697b      	ldr	r3, [r7, #20]
 800c910:	781b      	ldrb	r3, [r3, #0]
 800c912:	2b01      	cmp	r3, #1
 800c914:	dc02      	bgt.n	800c91c <HalfGravity+0x16>
 800c916:	2b00      	cmp	r3, #0
 800c918:	da03      	bge.n	800c922 <HalfGravity+0x1c>
 800c91a:	e094      	b.n	800ca46 <HalfGravity+0x140>
 800c91c:	2b02      	cmp	r3, #2
 800c91e:	d048      	beq.n	800c9b2 <HalfGravity+0xac>
 800c920:	e091      	b.n	800ca46 <HalfGravity+0x140>
        case FusionConventionNwu:
        case FusionConventionEnu: {
            const FusionVector halfGravity = {.axis = {
                    .x = Q.x * Q.z - Q.w * Q.y,
 800c922:	697b      	ldr	r3, [r7, #20]
 800c924:	ed93 7a07 	vldr	s14, [r3, #28]
 800c928:	697b      	ldr	r3, [r7, #20]
 800c92a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c92e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c932:	697b      	ldr	r3, [r7, #20]
 800c934:	edd3 6a06 	vldr	s13, [r3, #24]
 800c938:	697b      	ldr	r3, [r7, #20]
 800c93a:	edd3 7a08 	vldr	s15, [r3, #32]
 800c93e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c942:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c946:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
                    .y = Q.y * Q.z + Q.w * Q.x,
 800c94a:	697b      	ldr	r3, [r7, #20]
 800c94c:	ed93 7a08 	vldr	s14, [r3, #32]
 800c950:	697b      	ldr	r3, [r7, #20]
 800c952:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c956:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c95a:	697b      	ldr	r3, [r7, #20]
 800c95c:	edd3 6a06 	vldr	s13, [r3, #24]
 800c960:	697b      	ldr	r3, [r7, #20]
 800c962:	edd3 7a07 	vldr	s15, [r3, #28]
 800c966:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c96a:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c96e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
                    .z = Q.w * Q.w - 0.5f + Q.z * Q.z,
 800c972:	697b      	ldr	r3, [r7, #20]
 800c974:	ed93 7a06 	vldr	s14, [r3, #24]
 800c978:	697b      	ldr	r3, [r7, #20]
 800c97a:	edd3 7a06 	vldr	s15, [r3, #24]
 800c97e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c982:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800c986:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800c98a:	697b      	ldr	r3, [r7, #20]
 800c98c:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c996:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c99a:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c99e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            }}; // third column of transposed rotation matrix scaled by 0.5
            return halfGravity;
 800c9a2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800c9a6:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800c9aa:	ca07      	ldmia	r2, {r0, r1, r2}
 800c9ac:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c9b0:	e052      	b.n	800ca58 <HalfGravity+0x152>
        }
        case FusionConventionNed: {
            const FusionVector halfGravity = {.axis = {
                    .x = Q.w * Q.y - Q.x * Q.z,
 800c9b2:	697b      	ldr	r3, [r7, #20]
 800c9b4:	ed93 7a06 	vldr	s14, [r3, #24]
 800c9b8:	697b      	ldr	r3, [r7, #20]
 800c9ba:	edd3 7a08 	vldr	s15, [r3, #32]
 800c9be:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c9c2:	697b      	ldr	r3, [r7, #20]
 800c9c4:	edd3 6a07 	vldr	s13, [r3, #28]
 800c9c8:	697b      	ldr	r3, [r7, #20]
 800c9ca:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c9ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c9d2:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800c9d6:	edc7 7a06 	vstr	s15, [r7, #24]
                    .y = -1.0f * (Q.y * Q.z + Q.w * Q.x),
 800c9da:	697b      	ldr	r3, [r7, #20]
 800c9dc:	ed93 7a08 	vldr	s14, [r3, #32]
 800c9e0:	697b      	ldr	r3, [r7, #20]
 800c9e2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800c9e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c9ea:	697b      	ldr	r3, [r7, #20]
 800c9ec:	edd3 6a06 	vldr	s13, [r3, #24]
 800c9f0:	697b      	ldr	r3, [r7, #20]
 800c9f2:	edd3 7a07 	vldr	s15, [r3, #28]
 800c9f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800c9fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800c9fe:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfGravity = {.axis = {
 800ca02:	edc7 7a07 	vstr	s15, [r7, #28]
                    .z = 0.5f - Q.w * Q.w - Q.z * Q.z,
 800ca06:	697b      	ldr	r3, [r7, #20]
 800ca08:	ed93 7a06 	vldr	s14, [r3, #24]
 800ca0c:	697b      	ldr	r3, [r7, #20]
 800ca0e:	edd3 7a06 	vldr	s15, [r3, #24]
 800ca12:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca16:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800ca1a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ca1e:	697b      	ldr	r3, [r7, #20]
 800ca20:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 800ca24:	697b      	ldr	r3, [r7, #20]
 800ca26:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800ca2a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ca2e:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfGravity = {.axis = {
 800ca32:	edc7 7a08 	vstr	s15, [r7, #32]
            }}; // third column of transposed rotation matrix scaled by -0.5
            return halfGravity;
 800ca36:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800ca3a:	f107 0218 	add.w	r2, r7, #24
 800ca3e:	ca07      	ldmia	r2, {r0, r1, r2}
 800ca40:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ca44:	e008      	b.n	800ca58 <HalfGravity+0x152>
        }
    }
    return FUSION_VECTOR_ZERO; // avoid compiler warning
 800ca46:	f04f 0300 	mov.w	r3, #0
 800ca4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ca4c:	f04f 0300 	mov.w	r3, #0
 800ca50:	643b      	str	r3, [r7, #64]	; 0x40
 800ca52:	f04f 0300 	mov.w	r3, #0
 800ca56:	647b      	str	r3, [r7, #68]	; 0x44
#undef Q
}
 800ca58:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ca5a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ca5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ca5e:	ee06 1a90 	vmov	s13, r1
 800ca62:	ee07 2a10 	vmov	s14, r2
 800ca66:	ee07 3a90 	vmov	s15, r3
 800ca6a:	eeb0 0a66 	vmov.f32	s0, s13
 800ca6e:	eef0 0a47 	vmov.f32	s1, s14
 800ca72:	eeb0 1a67 	vmov.f32	s2, s15
 800ca76:	374c      	adds	r7, #76	; 0x4c
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca7e:	4770      	bx	lr

0800ca80 <HalfMagnetic>:
/**
 * @brief Returns the direction of the magnetic field scaled by 0.5.
 * @param ahrs AHRS algorithm structure.
 * @return Direction of the magnetic field scaled by 0.5.
 */
static inline FusionVector HalfMagnetic(const FusionAhrs *const ahrs) {
 800ca80:	b480      	push	{r7}
 800ca82:	b097      	sub	sp, #92	; 0x5c
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6178      	str	r0, [r7, #20]
#define Q ahrs->quaternion.element
    switch (ahrs->settings.convention) {
 800ca88:	697b      	ldr	r3, [r7, #20]
 800ca8a:	781b      	ldrb	r3, [r3, #0]
 800ca8c:	2b02      	cmp	r3, #2
 800ca8e:	f000 809a 	beq.w	800cbc6 <HalfMagnetic+0x146>
 800ca92:	2b02      	cmp	r3, #2
 800ca94:	f300 80e1 	bgt.w	800cc5a <HalfMagnetic+0x1da>
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d002      	beq.n	800caa2 <HalfMagnetic+0x22>
 800ca9c:	2b01      	cmp	r3, #1
 800ca9e:	d048      	beq.n	800cb32 <HalfMagnetic+0xb2>
 800caa0:	e0db      	b.n	800cc5a <HalfMagnetic+0x1da>
        case FusionConventionNwu: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = Q.x * Q.y + Q.w * Q.z,
 800caa2:	697b      	ldr	r3, [r7, #20]
 800caa4:	ed93 7a07 	vldr	s14, [r3, #28]
 800caa8:	697b      	ldr	r3, [r7, #20]
 800caaa:	edd3 7a08 	vldr	s15, [r3, #32]
 800caae:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cab2:	697b      	ldr	r3, [r7, #20]
 800cab4:	edd3 6a06 	vldr	s13, [r3, #24]
 800cab8:	697b      	ldr	r3, [r7, #20]
 800caba:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800cabe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cac2:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800cac6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
                    .y = Q.w * Q.w - 0.5f + Q.y * Q.y,
 800caca:	697b      	ldr	r3, [r7, #20]
 800cacc:	ed93 7a06 	vldr	s14, [r3, #24]
 800cad0:	697b      	ldr	r3, [r7, #20]
 800cad2:	edd3 7a06 	vldr	s15, [r3, #24]
 800cad6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cada:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800cade:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800cae2:	697b      	ldr	r3, [r7, #20]
 800cae4:	edd3 6a08 	vldr	s13, [r3, #32]
 800cae8:	697b      	ldr	r3, [r7, #20]
 800caea:	edd3 7a08 	vldr	s15, [r3, #32]
 800caee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800caf2:	ee77 7a27 	vadd.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800caf6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
                    .z = Q.y * Q.z - Q.w * Q.x,
 800cafa:	697b      	ldr	r3, [r7, #20]
 800cafc:	ed93 7a08 	vldr	s14, [r3, #32]
 800cb00:	697b      	ldr	r3, [r7, #20]
 800cb02:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800cb06:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cb0a:	697b      	ldr	r3, [r7, #20]
 800cb0c:	edd3 6a06 	vldr	s13, [r3, #24]
 800cb10:	697b      	ldr	r3, [r7, #20]
 800cb12:	edd3 7a07 	vldr	s15, [r3, #28]
 800cb16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cb1a:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800cb1e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            }}; // second column of transposed rotation matrix scaled by 0.5
            return halfMagnetic;
 800cb22:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800cb26:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800cb2a:	ca07      	ldmia	r2, {r0, r1, r2}
 800cb2c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cb30:	e09c      	b.n	800cc6c <HalfMagnetic+0x1ec>
        }
        case FusionConventionEnu: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = 0.5f - Q.w * Q.w - Q.x * Q.x,
 800cb32:	697b      	ldr	r3, [r7, #20]
 800cb34:	ed93 7a06 	vldr	s14, [r3, #24]
 800cb38:	697b      	ldr	r3, [r7, #20]
 800cb3a:	edd3 7a06 	vldr	s15, [r3, #24]
 800cb3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb42:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800cb46:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cb4a:	697b      	ldr	r3, [r7, #20]
 800cb4c:	edd3 6a07 	vldr	s13, [r3, #28]
 800cb50:	697b      	ldr	r3, [r7, #20]
 800cb52:	edd3 7a07 	vldr	s15, [r3, #28]
 800cb56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cb5a:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800cb5e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
                    .y = Q.w * Q.z - Q.x * Q.y,
 800cb62:	697b      	ldr	r3, [r7, #20]
 800cb64:	ed93 7a06 	vldr	s14, [r3, #24]
 800cb68:	697b      	ldr	r3, [r7, #20]
 800cb6a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800cb6e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cb72:	697b      	ldr	r3, [r7, #20]
 800cb74:	edd3 6a07 	vldr	s13, [r3, #28]
 800cb78:	697b      	ldr	r3, [r7, #20]
 800cb7a:	edd3 7a08 	vldr	s15, [r3, #32]
 800cb7e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cb82:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800cb86:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
                    .z = -1.0f * (Q.x * Q.z + Q.w * Q.y),
 800cb8a:	697b      	ldr	r3, [r7, #20]
 800cb8c:	ed93 7a07 	vldr	s14, [r3, #28]
 800cb90:	697b      	ldr	r3, [r7, #20]
 800cb92:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800cb96:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cb9a:	697b      	ldr	r3, [r7, #20]
 800cb9c:	edd3 6a06 	vldr	s13, [r3, #24]
 800cba0:	697b      	ldr	r3, [r7, #20]
 800cba2:	edd3 7a08 	vldr	s15, [r3, #32]
 800cba6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cbaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cbae:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfMagnetic = {.axis = {
 800cbb2:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
            }}; // first column of transposed rotation matrix scaled by -0.5
            return halfMagnetic;
 800cbb6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800cbba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800cbbe:	ca07      	ldmia	r2, {r0, r1, r2}
 800cbc0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cbc4:	e052      	b.n	800cc6c <HalfMagnetic+0x1ec>
        }
        case FusionConventionNed: {
            const FusionVector halfMagnetic = {.axis = {
                    .x = -1.0f * (Q.x * Q.y + Q.w * Q.z),
 800cbc6:	697b      	ldr	r3, [r7, #20]
 800cbc8:	ed93 7a07 	vldr	s14, [r3, #28]
 800cbcc:	697b      	ldr	r3, [r7, #20]
 800cbce:	edd3 7a08 	vldr	s15, [r3, #32]
 800cbd2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cbd6:	697b      	ldr	r3, [r7, #20]
 800cbd8:	edd3 6a06 	vldr	s13, [r3, #24]
 800cbdc:	697b      	ldr	r3, [r7, #20]
 800cbde:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800cbe2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cbe6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cbea:	eef1 7a67 	vneg.f32	s15, s15
            const FusionVector halfMagnetic = {.axis = {
 800cbee:	edc7 7a07 	vstr	s15, [r7, #28]
                    .y = 0.5f - Q.w * Q.w - Q.y * Q.y,
 800cbf2:	697b      	ldr	r3, [r7, #20]
 800cbf4:	ed93 7a06 	vldr	s14, [r3, #24]
 800cbf8:	697b      	ldr	r3, [r7, #20]
 800cbfa:	edd3 7a06 	vldr	s15, [r3, #24]
 800cbfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc02:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800cc06:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cc0a:	697b      	ldr	r3, [r7, #20]
 800cc0c:	edd3 6a08 	vldr	s13, [r3, #32]
 800cc10:	697b      	ldr	r3, [r7, #20]
 800cc12:	edd3 7a08 	vldr	s15, [r3, #32]
 800cc16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cc1a:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800cc1e:	edc7 7a08 	vstr	s15, [r7, #32]
                    .z = Q.w * Q.x - Q.y * Q.z,
 800cc22:	697b      	ldr	r3, [r7, #20]
 800cc24:	ed93 7a06 	vldr	s14, [r3, #24]
 800cc28:	697b      	ldr	r3, [r7, #20]
 800cc2a:	edd3 7a07 	vldr	s15, [r3, #28]
 800cc2e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cc32:	697b      	ldr	r3, [r7, #20]
 800cc34:	edd3 6a08 	vldr	s13, [r3, #32]
 800cc38:	697b      	ldr	r3, [r7, #20]
 800cc3a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800cc3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800cc42:	ee77 7a67 	vsub.f32	s15, s14, s15
            const FusionVector halfMagnetic = {.axis = {
 800cc46:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
            }}; // second column of transposed rotation matrix scaled by -0.5
            return halfMagnetic;
 800cc4a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800cc4e:	f107 021c 	add.w	r2, r7, #28
 800cc52:	ca07      	ldmia	r2, {r0, r1, r2}
 800cc54:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cc58:	e008      	b.n	800cc6c <HalfMagnetic+0x1ec>
        }
    }
    return FUSION_VECTOR_ZERO; // avoid compiler warning
 800cc5a:	f04f 0300 	mov.w	r3, #0
 800cc5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cc60:	f04f 0300 	mov.w	r3, #0
 800cc64:	653b      	str	r3, [r7, #80]	; 0x50
 800cc66:	f04f 0300 	mov.w	r3, #0
 800cc6a:	657b      	str	r3, [r7, #84]	; 0x54
#undef Q
}
 800cc6c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cc6e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cc70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cc72:	ee06 1a90 	vmov	s13, r1
 800cc76:	ee07 2a10 	vmov	s14, r2
 800cc7a:	ee07 3a90 	vmov	s15, r3
 800cc7e:	eeb0 0a66 	vmov.f32	s0, s13
 800cc82:	eef0 0a47 	vmov.f32	s1, s14
 800cc86:	eeb0 1a67 	vmov.f32	s2, s15
 800cc8a:	375c      	adds	r7, #92	; 0x5c
 800cc8c:	46bd      	mov	sp, r7
 800cc8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc92:	4770      	bx	lr

0800cc94 <Feedback>:
 * @brief Returns the feedback.
 * @param sensor Sensor.
 * @param reference Reference.
 * @return Feedback.
 */
static inline FusionVector Feedback(const FusionVector sensor, const FusionVector reference) {
 800cc94:	b580      	push	{r7, lr}
 800cc96:	b090      	sub	sp, #64	; 0x40
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	eeb0 5a40 	vmov.f32	s10, s0
 800cc9e:	eef0 5a60 	vmov.f32	s11, s1
 800cca2:	eeb0 6a41 	vmov.f32	s12, s2
 800cca6:	eef0 6a61 	vmov.f32	s13, s3
 800ccaa:	eeb0 7a42 	vmov.f32	s14, s4
 800ccae:	eef0 7a62 	vmov.f32	s15, s5
 800ccb2:	ed87 5a07 	vstr	s10, [r7, #28]
 800ccb6:	edc7 5a08 	vstr	s11, [r7, #32]
 800ccba:	ed87 6a09 	vstr	s12, [r7, #36]	; 0x24
 800ccbe:	edc7 6a04 	vstr	s13, [r7, #16]
 800ccc2:	ed87 7a05 	vstr	s14, [r7, #20]
 800ccc6:	edc7 7a06 	vstr	s15, [r7, #24]
    if (FusionVectorDotProduct(sensor, reference) < 0.0f) { // if error is >90 degrees
 800ccca:	ed97 5a04 	vldr	s10, [r7, #16]
 800ccce:	edd7 5a05 	vldr	s11, [r7, #20]
 800ccd2:	ed97 6a06 	vldr	s12, [r7, #24]
 800ccd6:	edd7 6a07 	vldr	s13, [r7, #28]
 800ccda:	ed97 7a08 	vldr	s14, [r7, #32]
 800ccde:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800cce2:	eef0 1a45 	vmov.f32	s3, s10
 800cce6:	eeb0 2a65 	vmov.f32	s4, s11
 800ccea:	eef0 2a46 	vmov.f32	s5, s12
 800ccee:	eeb0 0a66 	vmov.f32	s0, s13
 800ccf2:	eef0 0a47 	vmov.f32	s1, s14
 800ccf6:	eeb0 1a67 	vmov.f32	s2, s15
 800ccfa:	f7fe fed1 	bl	800baa0 <FusionVectorDotProduct>
 800ccfe:	eef0 7a40 	vmov.f32	s15, s0
 800cd02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cd06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd0a:	d540      	bpl.n	800cd8e <Feedback+0xfa>
        return FusionVectorNormalise(FusionVectorCrossProduct(sensor, reference));
 800cd0c:	ed97 5a04 	vldr	s10, [r7, #16]
 800cd10:	edd7 5a05 	vldr	s11, [r7, #20]
 800cd14:	ed97 6a06 	vldr	s12, [r7, #24]
 800cd18:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd1c:	ed97 7a08 	vldr	s14, [r7, #32]
 800cd20:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800cd24:	eef0 1a45 	vmov.f32	s3, s10
 800cd28:	eeb0 2a65 	vmov.f32	s4, s11
 800cd2c:	eef0 2a46 	vmov.f32	s5, s12
 800cd30:	eeb0 0a66 	vmov.f32	s0, s13
 800cd34:	eef0 0a47 	vmov.f32	s1, s14
 800cd38:	eeb0 1a67 	vmov.f32	s2, s15
 800cd3c:	f7fe fe4a 	bl	800b9d4 <FusionVectorCrossProduct>
 800cd40:	eef0 6a40 	vmov.f32	s13, s0
 800cd44:	eeb0 7a60 	vmov.f32	s14, s1
 800cd48:	eef0 7a41 	vmov.f32	s15, s2
 800cd4c:	edc7 6a0d 	vstr	s13, [r7, #52]	; 0x34
 800cd50:	ed87 7a0e 	vstr	s14, [r7, #56]	; 0x38
 800cd54:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
 800cd58:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 800cd5c:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800cd60:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800cd64:	eeb0 0a66 	vmov.f32	s0, s13
 800cd68:	eef0 0a47 	vmov.f32	s1, s14
 800cd6c:	eeb0 1a67 	vmov.f32	s2, s15
 800cd70:	f7fe ff36 	bl	800bbe0 <FusionVectorNormalise>
 800cd74:	eef0 6a40 	vmov.f32	s13, s0
 800cd78:	eeb0 7a60 	vmov.f32	s14, s1
 800cd7c:	eef0 7a41 	vmov.f32	s15, s2
 800cd80:	edc7 6a0a 	vstr	s13, [r7, #40]	; 0x28
 800cd84:	ed87 7a0b 	vstr	s14, [r7, #44]	; 0x2c
 800cd88:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
 800cd8c:	e025      	b.n	800cdda <Feedback+0x146>
    }
    return FusionVectorCrossProduct(sensor, reference);
 800cd8e:	ed97 5a04 	vldr	s10, [r7, #16]
 800cd92:	edd7 5a05 	vldr	s11, [r7, #20]
 800cd96:	ed97 6a06 	vldr	s12, [r7, #24]
 800cd9a:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd9e:	ed97 7a08 	vldr	s14, [r7, #32]
 800cda2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800cda6:	eef0 1a45 	vmov.f32	s3, s10
 800cdaa:	eeb0 2a65 	vmov.f32	s4, s11
 800cdae:	eef0 2a46 	vmov.f32	s5, s12
 800cdb2:	eeb0 0a66 	vmov.f32	s0, s13
 800cdb6:	eef0 0a47 	vmov.f32	s1, s14
 800cdba:	eeb0 1a67 	vmov.f32	s2, s15
 800cdbe:	f7fe fe09 	bl	800b9d4 <FusionVectorCrossProduct>
 800cdc2:	eef0 6a40 	vmov.f32	s13, s0
 800cdc6:	eeb0 7a60 	vmov.f32	s14, s1
 800cdca:	eef0 7a41 	vmov.f32	s15, s2
 800cdce:	edc7 6a0a 	vstr	s13, [r7, #40]	; 0x28
 800cdd2:	ed87 7a0b 	vstr	s14, [r7, #44]	; 0x2c
 800cdd6:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
}
 800cdda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cddc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cdde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cde0:	ee06 1a90 	vmov	s13, r1
 800cde4:	ee07 2a10 	vmov	s14, r2
 800cde8:	ee07 3a90 	vmov	s15, r3
 800cdec:	eeb0 0a66 	vmov.f32	s0, s13
 800cdf0:	eef0 0a47 	vmov.f32	s1, s14
 800cdf4:	eeb0 1a67 	vmov.f32	s2, s15
 800cdf8:	3740      	adds	r7, #64	; 0x40
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}

0800cdfe <Clamp>:
 * @param value Value.
 * @param min Minimum value.
 * @param max Maximum value.
 * @return Value limited to maximum and minimum.
 */
static inline int Clamp(const int value, const int min, const int max) {
 800cdfe:	b480      	push	{r7}
 800ce00:	b085      	sub	sp, #20
 800ce02:	af00      	add	r7, sp, #0
 800ce04:	60f8      	str	r0, [r7, #12]
 800ce06:	60b9      	str	r1, [r7, #8]
 800ce08:	607a      	str	r2, [r7, #4]
    if (value < min) {
 800ce0a:	68fa      	ldr	r2, [r7, #12]
 800ce0c:	68bb      	ldr	r3, [r7, #8]
 800ce0e:	429a      	cmp	r2, r3
 800ce10:	da01      	bge.n	800ce16 <Clamp+0x18>
        return min;
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	e006      	b.n	800ce24 <Clamp+0x26>
    }
    if (value > max) {
 800ce16:	68fa      	ldr	r2, [r7, #12]
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	429a      	cmp	r2, r3
 800ce1c:	dd01      	ble.n	800ce22 <Clamp+0x24>
        return max;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	e000      	b.n	800ce24 <Clamp+0x26>
    }
    return value;
 800ce22:	68fb      	ldr	r3, [r7, #12]
}
 800ce24:	4618      	mov	r0, r3
 800ce26:	3714      	adds	r7, #20
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2e:	4770      	bx	lr

0800ce30 <FusionAhrsGetQuaternion>:
/**
 * @brief Returns the quaternion describing the sensor relative to the Earth.
 * @param ahrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs *const ahrs) {
 800ce30:	b490      	push	{r4, r7}
 800ce32:	b08a      	sub	sp, #40	; 0x28
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6178      	str	r0, [r7, #20]
    return ahrs->quaternion;
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	f107 0418 	add.w	r4, r7, #24
 800ce3e:	3318      	adds	r3, #24
 800ce40:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ce42:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ce46:	69b8      	ldr	r0, [r7, #24]
 800ce48:	69f9      	ldr	r1, [r7, #28]
 800ce4a:	6a3a      	ldr	r2, [r7, #32]
 800ce4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce4e:	ee06 0a10 	vmov	s12, r0
 800ce52:	ee06 1a90 	vmov	s13, r1
 800ce56:	ee07 2a10 	vmov	s14, r2
 800ce5a:	ee07 3a90 	vmov	s15, r3
}
 800ce5e:	eeb0 0a46 	vmov.f32	s0, s12
 800ce62:	eef0 0a66 	vmov.f32	s1, s13
 800ce66:	eeb0 1a47 	vmov.f32	s2, s14
 800ce6a:	eef0 1a67 	vmov.f32	s3, s15
 800ce6e:	3728      	adds	r7, #40	; 0x28
 800ce70:	46bd      	mov	sp, r7
 800ce72:	bc90      	pop	{r4, r7}
 800ce74:	4770      	bx	lr

0800ce76 <bmm150_init>:
 *  @brief This API is the entry point, Call this API before using other APIs.
 *  This API reads the chip-id of the sensor which is the first step to
 *  verify the sensor and updates the trim parameters of the sensor.
 */
int8_t bmm150_init(struct bmm150_dev *dev)
{
 800ce76:	b580      	push	{r7, lr}
 800ce78:	b084      	sub	sp, #16
 800ce7a:	af00      	add	r7, sp, #0
 800ce7c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t chip_id = 0;
 800ce7e:	2300      	movs	r3, #0
 800ce80:	73bb      	strb	r3, [r7, #14]

    /* Power up the sensor from suspend to sleep mode */
    rslt = set_power_control_bit(BMM150_POWER_CNTRL_ENABLE, dev);
 800ce82:	6879      	ldr	r1, [r7, #4]
 800ce84:	2001      	movs	r0, #1
 800ce86:	f000 fa98 	bl	800d3ba <set_power_control_bit>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800ce8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d11f      	bne.n	800ced6 <bmm150_init+0x60>
    {
        /* Start-up time delay of 3ms */
        dev->delay_us(BMM150_START_UP_TIME, dev->intf_ptr);
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	695b      	ldr	r3, [r3, #20]
 800ce9a:	687a      	ldr	r2, [r7, #4]
 800ce9c:	6852      	ldr	r2, [r2, #4]
 800ce9e:	4611      	mov	r1, r2
 800cea0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800cea4:	4798      	blx	r3

        /* Chip ID of the sensor is read */
        rslt = bmm150_get_regs(BMM150_REG_CHIP_ID, &chip_id, 1, dev);
 800cea6:	f107 010e 	add.w	r1, r7, #14
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	2201      	movs	r2, #1
 800ceae:	2040      	movs	r0, #64	; 0x40
 800ceb0:	f000 f843 	bl	800cf3a <bmm150_get_regs>
 800ceb4:	4603      	mov	r3, r0
 800ceb6:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMM150_OK)
 800ceb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	d10a      	bne.n	800ced6 <bmm150_init+0x60>
        {
            /* Check for chip id validity */
            if (chip_id == BMM150_CHIP_ID)
 800cec0:	7bbb      	ldrb	r3, [r7, #14]
 800cec2:	2b32      	cmp	r3, #50	; 0x32
 800cec4:	d107      	bne.n	800ced6 <bmm150_init+0x60>
            {
                dev->chip_id = chip_id;
 800cec6:	7bba      	ldrb	r2, [r7, #14]
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	701a      	strb	r2, [r3, #0]

                /* Function to update trim values */
                rslt = read_trim_registers(dev);
 800cecc:	6878      	ldr	r0, [r7, #4]
 800cece:	f000 faae 	bl	800d42e <read_trim_registers>
 800ced2:	4603      	mov	r3, r0
 800ced4:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800ced6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ceda:	4618      	mov	r0, r3
 800cedc:	3710      	adds	r7, #16
 800cede:	46bd      	mov	sp, r7
 800cee0:	bd80      	pop	{r7, pc}

0800cee2 <bmm150_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bmm150_set_regs(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, struct bmm150_dev *dev)
{
 800cee2:	b590      	push	{r4, r7, lr}
 800cee4:	b087      	sub	sp, #28
 800cee6:	af00      	add	r7, sp, #0
 800cee8:	60b9      	str	r1, [r7, #8]
 800ceea:	607a      	str	r2, [r7, #4]
 800ceec:	603b      	str	r3, [r7, #0]
 800ceee:	4603      	mov	r3, r0
 800cef0:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800cef2:	6838      	ldr	r0, [r7, #0]
 800cef4:	f000 fa3d 	bl	800d372 <null_ptr_check>
 800cef8:	4603      	mov	r3, r0
 800cefa:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if ((rslt == BMM150_OK) && (reg_data != NULL) && (len != 0))
 800cefc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d112      	bne.n	800cf2a <bmm150_set_regs+0x48>
 800cf04:	68bb      	ldr	r3, [r7, #8]
 800cf06:	2b00      	cmp	r3, #0
 800cf08:	d00f      	beq.n	800cf2a <bmm150_set_regs+0x48>
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d00c      	beq.n	800cf2a <bmm150_set_regs+0x48>
        /* Write the data to the reg_addr */

        /* SPI write requires to set The MSB of reg_addr as 0
         * but in default the MSB is always 0
         */
        dev->intf_rslt = dev->write(reg_addr, reg_data, len, dev->intf_ptr);
 800cf10:	683b      	ldr	r3, [r7, #0]
 800cf12:	691c      	ldr	r4, [r3, #16]
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	685b      	ldr	r3, [r3, #4]
 800cf18:	7bf8      	ldrb	r0, [r7, #15]
 800cf1a:	687a      	ldr	r2, [r7, #4]
 800cf1c:	68b9      	ldr	r1, [r7, #8]
 800cf1e:	47a0      	blx	r4
 800cf20:	4603      	mov	r3, r0
 800cf22:	461a      	mov	r2, r3
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	721a      	strb	r2, [r3, #8]
 800cf28:	e001      	b.n	800cf2e <bmm150_set_regs+0x4c>
    }
    else
    {
        rslt = BMM150_E_NULL_PTR;
 800cf2a:	23ff      	movs	r3, #255	; 0xff
 800cf2c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800cf2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cf32:	4618      	mov	r0, r3
 800cf34:	371c      	adds	r7, #28
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bd90      	pop	{r4, r7, pc}

0800cf3a <bmm150_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bmm150_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmm150_dev *dev)
{
 800cf3a:	b590      	push	{r4, r7, lr}
 800cf3c:	b087      	sub	sp, #28
 800cf3e:	af00      	add	r7, sp, #0
 800cf40:	60b9      	str	r1, [r7, #8]
 800cf42:	607a      	str	r2, [r7, #4]
 800cf44:	603b      	str	r3, [r7, #0]
 800cf46:	4603      	mov	r3, r0
 800cf48:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800cf4a:	6838      	ldr	r0, [r7, #0]
 800cf4c:	f000 fa11 	bl	800d372 <null_ptr_check>
 800cf50:	4603      	mov	r3, r0
 800cf52:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if ((rslt == BMM150_OK) && (reg_data != NULL))
 800cf54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d117      	bne.n	800cf8c <bmm150_get_regs+0x52>
 800cf5c:	68bb      	ldr	r3, [r7, #8]
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d014      	beq.n	800cf8c <bmm150_get_regs+0x52>
    {
        if (dev->intf != BMM150_I2C_INTF)
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	785b      	ldrb	r3, [r3, #1]
 800cf66:	2b01      	cmp	r3, #1
 800cf68:	d003      	beq.n	800cf72 <bmm150_get_regs+0x38>
        {
            /* If interface selected is SPI */
            reg_addr = reg_addr | 0x80;
 800cf6a:	7bfb      	ldrb	r3, [r7, #15]
 800cf6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800cf70:	73fb      	strb	r3, [r7, #15]
        }

        /* Read the data from the reg_addr */
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	68dc      	ldr	r4, [r3, #12]
 800cf76:	683b      	ldr	r3, [r7, #0]
 800cf78:	685b      	ldr	r3, [r3, #4]
 800cf7a:	7bf8      	ldrb	r0, [r7, #15]
 800cf7c:	687a      	ldr	r2, [r7, #4]
 800cf7e:	68b9      	ldr	r1, [r7, #8]
 800cf80:	47a0      	blx	r4
 800cf82:	4603      	mov	r3, r0
 800cf84:	461a      	mov	r2, r3
 800cf86:	683b      	ldr	r3, [r7, #0]
 800cf88:	721a      	strb	r2, [r3, #8]
 800cf8a:	e001      	b.n	800cf90 <bmm150_get_regs+0x56>
    }
    else
    {
        rslt = BMM150_E_NULL_PTR;
 800cf8c:	23ff      	movs	r3, #255	; 0xff
 800cf8e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800cf90:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cf94:	4618      	mov	r0, r3
 800cf96:	371c      	adds	r7, #28
 800cf98:	46bd      	mov	sp, r7
 800cf9a:	bd90      	pop	{r4, r7, pc}

0800cf9c <bmm150_set_op_mode>:

/*!
 * @brief This API is used to set the power mode of the sensor.
 */
int8_t bmm150_set_op_mode(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b084      	sub	sp, #16
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
 800cfa4:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t pwr_mode;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800cfa6:	6838      	ldr	r0, [r7, #0]
 800cfa8:	f000 f9e3 	bl	800d372 <null_ptr_check>
 800cfac:	4603      	mov	r3, r0
 800cfae:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMM150_OK)
 800cfb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d150      	bne.n	800d05a <bmm150_set_op_mode+0xbe>
    {
        pwr_mode = settings->pwr_mode;
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	785b      	ldrb	r3, [r3, #1]
 800cfbc:	73bb      	strb	r3, [r7, #14]

        /* Select the power mode to set */
        switch (pwr_mode)
 800cfbe:	7bbb      	ldrb	r3, [r7, #14]
 800cfc0:	2b04      	cmp	r3, #4
 800cfc2:	d847      	bhi.n	800d054 <bmm150_set_op_mode+0xb8>
 800cfc4:	a201      	add	r2, pc, #4	; (adr r2, 800cfcc <bmm150_set_op_mode+0x30>)
 800cfc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfca:	bf00      	nop
 800cfcc:	0800cfe1 	.word	0x0800cfe1
 800cfd0:	0800d003 	.word	0x0800d003
 800cfd4:	0800d055 	.word	0x0800d055
 800cfd8:	0800d025 	.word	0x0800d025
 800cfdc:	0800d047 	.word	0x0800d047
            case BMM150_POWERMODE_NORMAL:

                /* If the sensor is in suspend mode
                 * put the device to sleep mode
                 */
                rslt = suspend_to_sleep_mode(dev);
 800cfe0:	6838      	ldr	r0, [r7, #0]
 800cfe2:	f000 fae8 	bl	800d5b6 <suspend_to_sleep_mode>
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMM150_OK)
 800cfea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d135      	bne.n	800d05e <bmm150_set_op_mode+0xc2>
                {
                    /* write the op mode */
                    rslt = write_op_mode(pwr_mode, dev);
 800cff2:	7bbb      	ldrb	r3, [r7, #14]
 800cff4:	6839      	ldr	r1, [r7, #0]
 800cff6:	4618      	mov	r0, r3
 800cff8:	f000 faac 	bl	800d554 <write_op_mode>
 800cffc:	4603      	mov	r3, r0
 800cffe:	73fb      	strb	r3, [r7, #15]
                }

                break;
 800d000:	e02d      	b.n	800d05e <bmm150_set_op_mode+0xc2>
            case BMM150_POWERMODE_FORCED:

                /* If the sensor is in suspend mode
                 * put the device to sleep mode
                 */
                rslt = suspend_to_sleep_mode(dev);
 800d002:	6838      	ldr	r0, [r7, #0]
 800d004:	f000 fad7 	bl	800d5b6 <suspend_to_sleep_mode>
 800d008:	4603      	mov	r3, r0
 800d00a:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMM150_OK)
 800d00c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d126      	bne.n	800d062 <bmm150_set_op_mode+0xc6>
                {
                    /* write the op mode */
                    rslt = write_op_mode(pwr_mode, dev);
 800d014:	7bbb      	ldrb	r3, [r7, #14]
 800d016:	6839      	ldr	r1, [r7, #0]
 800d018:	4618      	mov	r0, r3
 800d01a:	f000 fa9b 	bl	800d554 <write_op_mode>
 800d01e:	4603      	mov	r3, r0
 800d020:	73fb      	strb	r3, [r7, #15]
                }

                break;
 800d022:	e01e      	b.n	800d062 <bmm150_set_op_mode+0xc6>
            case BMM150_POWERMODE_SLEEP:

                /* If the sensor is in suspend mode
                 * put the device to sleep mode
                 */
                rslt = suspend_to_sleep_mode(dev);
 800d024:	6838      	ldr	r0, [r7, #0]
 800d026:	f000 fac6 	bl	800d5b6 <suspend_to_sleep_mode>
 800d02a:	4603      	mov	r3, r0
 800d02c:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMM150_OK)
 800d02e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d032:	2b00      	cmp	r3, #0
 800d034:	d117      	bne.n	800d066 <bmm150_set_op_mode+0xca>
                {
                    /* write the op mode */
                    rslt = write_op_mode(pwr_mode, dev);
 800d036:	7bbb      	ldrb	r3, [r7, #14]
 800d038:	6839      	ldr	r1, [r7, #0]
 800d03a:	4618      	mov	r0, r3
 800d03c:	f000 fa8a 	bl	800d554 <write_op_mode>
 800d040:	4603      	mov	r3, r0
 800d042:	73fb      	strb	r3, [r7, #15]
                }

                break;
 800d044:	e00f      	b.n	800d066 <bmm150_set_op_mode+0xca>
            case BMM150_POWERMODE_SUSPEND:

                /* Set the power control bit to zero */
                rslt = set_power_control_bit(BMM150_POWER_CNTRL_DISABLE, dev);
 800d046:	6839      	ldr	r1, [r7, #0]
 800d048:	2000      	movs	r0, #0
 800d04a:	f000 f9b6 	bl	800d3ba <set_power_control_bit>
 800d04e:	4603      	mov	r3, r0
 800d050:	73fb      	strb	r3, [r7, #15]
                break;
 800d052:	e009      	b.n	800d068 <bmm150_set_op_mode+0xcc>
            default:
                rslt = BMM150_E_INVALID_CONFIG;
 800d054:	23fd      	movs	r3, #253	; 0xfd
 800d056:	73fb      	strb	r3, [r7, #15]
                break;
 800d058:	e006      	b.n	800d068 <bmm150_set_op_mode+0xcc>
        }
    }
 800d05a:	bf00      	nop
 800d05c:	e004      	b.n	800d068 <bmm150_set_op_mode+0xcc>
                break;
 800d05e:	bf00      	nop
 800d060:	e002      	b.n	800d068 <bmm150_set_op_mode+0xcc>
                break;
 800d062:	bf00      	nop
 800d064:	e000      	b.n	800d068 <bmm150_set_op_mode+0xcc>
                break;
 800d066:	bf00      	nop

    return rslt;
 800d068:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d06c:	4618      	mov	r0, r3
 800d06e:	3710      	adds	r7, #16
 800d070:	46bd      	mov	sp, r7
 800d072:	bd80      	pop	{r7, pc}

0800d074 <bmm150_set_presetmode>:

/*!
 * @brief This API is used to set the preset mode of the sensor.
 */
int8_t bmm150_set_presetmode(struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d074:	b580      	push	{r7, lr}
 800d076:	b084      	sub	sp, #16
 800d078:	af00      	add	r7, sp, #0
 800d07a:	6078      	str	r0, [r7, #4]
 800d07c:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t preset_mode;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800d07e:	6838      	ldr	r0, [r7, #0]
 800d080:	f000 f977 	bl	800d372 <null_ptr_check>
 800d084:	4603      	mov	r3, r0
 800d086:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMM150_OK)
 800d088:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d154      	bne.n	800d13a <bmm150_set_presetmode+0xc6>
    {
        preset_mode = settings->preset_mode;
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	795b      	ldrb	r3, [r3, #5]
 800d094:	73bb      	strb	r3, [r7, #14]

        switch (preset_mode)
 800d096:	7bbb      	ldrb	r3, [r7, #14]
 800d098:	3b01      	subs	r3, #1
 800d09a:	2b03      	cmp	r3, #3
 800d09c:	d84a      	bhi.n	800d134 <bmm150_set_presetmode+0xc0>
 800d09e:	a201      	add	r2, pc, #4	; (adr r2, 800d0a4 <bmm150_set_presetmode+0x30>)
 800d0a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0a4:	0800d0b5 	.word	0x0800d0b5
 800d0a8:	0800d0d5 	.word	0x0800d0d5
 800d0ac:	0800d0f5 	.word	0x0800d0f5
 800d0b0:	0800d115 	.word	0x0800d115
            case BMM150_PRESETMODE_LOWPOWER:

                /* Set the data rate x,y,z repetition
                 * for Low Power mode
                 */
                settings->data_rate = BMM150_DATA_RATE_10HZ;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	709a      	strb	r2, [r3, #2]
                settings->xy_rep = BMM150_REPXY_LOWPOWER;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2201      	movs	r2, #1
 800d0be:	70da      	strb	r2, [r3, #3]
                settings->z_rep = BMM150_REPZ_LOWPOWER;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2201      	movs	r2, #1
 800d0c4:	711a      	strb	r2, [r3, #4]
                rslt = set_odr_xyz_rep(settings, dev);
 800d0c6:	6839      	ldr	r1, [r7, #0]
 800d0c8:	6878      	ldr	r0, [r7, #4]
 800d0ca:	f000 faf9 	bl	800d6c0 <set_odr_xyz_rep>
 800d0ce:	4603      	mov	r3, r0
 800d0d0:	73fb      	strb	r3, [r7, #15]
                break;
 800d0d2:	e033      	b.n	800d13c <bmm150_set_presetmode+0xc8>
            case BMM150_PRESETMODE_REGULAR:

                /* Set the data rate x,y,z repetition
                 * for Regular mode
                 */
                settings->data_rate = BMM150_DATA_RATE_10HZ;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	709a      	strb	r2, [r3, #2]
                settings->xy_rep = BMM150_REPXY_REGULAR;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	2204      	movs	r2, #4
 800d0de:	70da      	strb	r2, [r3, #3]
                settings->z_rep = BMM150_REPZ_REGULAR;
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	2207      	movs	r2, #7
 800d0e4:	711a      	strb	r2, [r3, #4]
                rslt = set_odr_xyz_rep(settings, dev);
 800d0e6:	6839      	ldr	r1, [r7, #0]
 800d0e8:	6878      	ldr	r0, [r7, #4]
 800d0ea:	f000 fae9 	bl	800d6c0 <set_odr_xyz_rep>
 800d0ee:	4603      	mov	r3, r0
 800d0f0:	73fb      	strb	r3, [r7, #15]
                break;
 800d0f2:	e023      	b.n	800d13c <bmm150_set_presetmode+0xc8>
            case BMM150_PRESETMODE_HIGHACCURACY:

                /* Set the data rate x,y,z repetition
                 * for High Accuracy mode *
                 */
                settings->data_rate = BMM150_DATA_RATE_20HZ;
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	2205      	movs	r2, #5
 800d0f8:	709a      	strb	r2, [r3, #2]
                settings->xy_rep = BMM150_REPXY_HIGHACCURACY;
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	2217      	movs	r2, #23
 800d0fe:	70da      	strb	r2, [r3, #3]
                settings->z_rep = BMM150_REPZ_HIGHACCURACY;
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	2229      	movs	r2, #41	; 0x29
 800d104:	711a      	strb	r2, [r3, #4]
                rslt = set_odr_xyz_rep(settings, dev);
 800d106:	6839      	ldr	r1, [r7, #0]
 800d108:	6878      	ldr	r0, [r7, #4]
 800d10a:	f000 fad9 	bl	800d6c0 <set_odr_xyz_rep>
 800d10e:	4603      	mov	r3, r0
 800d110:	73fb      	strb	r3, [r7, #15]
                break;
 800d112:	e013      	b.n	800d13c <bmm150_set_presetmode+0xc8>
            case BMM150_PRESETMODE_ENHANCED:

                /* Set the data rate x,y,z repetition
                 * for Enhanced Accuracy mode
                 */
                settings->data_rate = BMM150_DATA_RATE_10HZ;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	2200      	movs	r2, #0
 800d118:	709a      	strb	r2, [r3, #2]
                settings->xy_rep = BMM150_REPXY_ENHANCED;
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	2207      	movs	r2, #7
 800d11e:	70da      	strb	r2, [r3, #3]
                settings->z_rep = BMM150_REPZ_ENHANCED;
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	220d      	movs	r2, #13
 800d124:	711a      	strb	r2, [r3, #4]
                rslt = set_odr_xyz_rep(settings, dev);
 800d126:	6839      	ldr	r1, [r7, #0]
 800d128:	6878      	ldr	r0, [r7, #4]
 800d12a:	f000 fac9 	bl	800d6c0 <set_odr_xyz_rep>
 800d12e:	4603      	mov	r3, r0
 800d130:	73fb      	strb	r3, [r7, #15]
                break;
 800d132:	e003      	b.n	800d13c <bmm150_set_presetmode+0xc8>
            default:
                rslt = BMM150_E_INVALID_CONFIG;
 800d134:	23fd      	movs	r3, #253	; 0xfd
 800d136:	73fb      	strb	r3, [r7, #15]
                break;
 800d138:	e000      	b.n	800d13c <bmm150_set_presetmode+0xc8>
        }
    }
 800d13a:	bf00      	nop

    return rslt;
 800d13c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d140:	4618      	mov	r0, r3
 800d142:	3710      	adds	r7, #16
 800d144:	46bd      	mov	sp, r7
 800d146:	bd80      	pop	{r7, pc}

0800d148 <bmm150_set_sensor_settings>:
 * and the dev structure configuration
 */
int8_t bmm150_set_sensor_settings(uint16_t desired_settings,
                                  const struct bmm150_settings *settings,
                                  struct bmm150_dev *dev)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b086      	sub	sp, #24
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	4603      	mov	r3, r0
 800d150:	60b9      	str	r1, [r7, #8]
 800d152:	607a      	str	r2, [r7, #4]
 800d154:	81fb      	strh	r3, [r7, #14]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f000 f90b 	bl	800d372 <null_ptr_check>
 800d15c:	4603      	mov	r3, r0
 800d15e:	75fb      	strb	r3, [r7, #23]

    /* Proceed if null check is fine */
    if (rslt == BMM150_OK)
 800d160:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d14e      	bne.n	800d206 <bmm150_set_sensor_settings+0xbe>
    {
        if (are_settings_changed(MODE_SETTING_SEL, desired_settings))
 800d168:	89fb      	ldrh	r3, [r7, #14]
 800d16a:	4619      	mov	r1, r3
 800d16c:	200f      	movs	r0, #15
 800d16e:	f000 fafd 	bl	800d76c <are_settings_changed>
 800d172:	4603      	mov	r3, r0
 800d174:	2b00      	cmp	r3, #0
 800d176:	d007      	beq.n	800d188 <bmm150_set_sensor_settings+0x40>
        {
            /* ODR, Control measurement, XY,Z repetition values */
            rslt = mode_settings(desired_settings, settings, dev);
 800d178:	89fb      	ldrh	r3, [r7, #14]
 800d17a:	687a      	ldr	r2, [r7, #4]
 800d17c:	68b9      	ldr	r1, [r7, #8]
 800d17e:	4618      	mov	r0, r3
 800d180:	f000 fb0e 	bl	800d7a0 <mode_settings>
 800d184:	4603      	mov	r3, r0
 800d186:	75fb      	strb	r3, [r7, #23]
        }

        if ((!rslt) && are_settings_changed(INTERRUPT_PIN_SETTING_SEL, desired_settings))
 800d188:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d110      	bne.n	800d1b2 <bmm150_set_sensor_settings+0x6a>
 800d190:	89fb      	ldrh	r3, [r7, #14]
 800d192:	4619      	mov	r1, r3
 800d194:	f44f 70f8 	mov.w	r0, #496	; 0x1f0
 800d198:	f000 fae8 	bl	800d76c <are_settings_changed>
 800d19c:	4603      	mov	r3, r0
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d007      	beq.n	800d1b2 <bmm150_set_sensor_settings+0x6a>
        {
            /* Interrupt pin settings */
            rslt = interrupt_pin_settings(desired_settings, settings, dev);
 800d1a2:	89fb      	ldrh	r3, [r7, #14]
 800d1a4:	687a      	ldr	r2, [r7, #4]
 800d1a6:	68b9      	ldr	r1, [r7, #8]
 800d1a8:	4618      	mov	r0, r3
 800d1aa:	f000 fb34 	bl	800d816 <interrupt_pin_settings>
 800d1ae:	4603      	mov	r3, r0
 800d1b0:	75fb      	strb	r3, [r7, #23]
        }

        if ((!rslt) && are_settings_changed(INTERRUPT_CONFIG_SEL, desired_settings))
 800d1b2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d110      	bne.n	800d1dc <bmm150_set_sensor_settings+0x94>
 800d1ba:	89fb      	ldrh	r3, [r7, #14]
 800d1bc:	4619      	mov	r1, r3
 800d1be:	f44f 50f0 	mov.w	r0, #7680	; 0x1e00
 800d1c2:	f000 fad3 	bl	800d76c <are_settings_changed>
 800d1c6:	4603      	mov	r3, r0
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d007      	beq.n	800d1dc <bmm150_set_sensor_settings+0x94>
        {
            /* Interrupt configuration settings */
            rslt = interrupt_config(desired_settings, settings, dev);
 800d1cc:	89fb      	ldrh	r3, [r7, #14]
 800d1ce:	687a      	ldr	r2, [r7, #4]
 800d1d0:	68b9      	ldr	r1, [r7, #8]
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	f000 fbad 	bl	800d932 <interrupt_config>
 800d1d8:	4603      	mov	r3, r0
 800d1da:	75fb      	strb	r3, [r7, #23]
        }

        if ((!rslt) && are_settings_changed(INTERRUPT_THRESHOLD_CONFIG_SEL, desired_settings))
 800d1dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d110      	bne.n	800d206 <bmm150_set_sensor_settings+0xbe>
 800d1e4:	89fb      	ldrh	r3, [r7, #14]
 800d1e6:	4619      	mov	r1, r3
 800d1e8:	f44f 40c0 	mov.w	r0, #24576	; 0x6000
 800d1ec:	f000 fabe 	bl	800d76c <are_settings_changed>
 800d1f0:	4603      	mov	r3, r0
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d007      	beq.n	800d206 <bmm150_set_sensor_settings+0xbe>
        {
            /* Interrupt threshold settings */
            rslt = interrupt_threshold_settings(desired_settings, settings, dev);
 800d1f6:	89fb      	ldrh	r3, [r7, #14]
 800d1f8:	687a      	ldr	r2, [r7, #4]
 800d1fa:	68b9      	ldr	r1, [r7, #8]
 800d1fc:	4618      	mov	r0, r3
 800d1fe:	f000 fc12 	bl	800da26 <interrupt_threshold_settings>
 800d202:	4603      	mov	r3, r0
 800d204:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 800d206:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d20a:	4618      	mov	r0, r3
 800d20c:	3718      	adds	r7, #24
 800d20e:	46bd      	mov	sp, r7
 800d210:	bd80      	pop	{r7, pc}

0800d212 <bmm150_read_mag_data>:
 * @brief This API is used to read the magnetometer data from registers
 * 0x42 to 0x49 and update the dev structure with the
 * compensated mag data in micro-tesla.
 */
int8_t bmm150_read_mag_data(struct bmm150_mag_data *mag_data, struct bmm150_dev *dev)
{
 800d212:	b580      	push	{r7, lr}
 800d214:	b088      	sub	sp, #32
 800d216:	af00      	add	r7, sp, #0
 800d218:	6078      	str	r0, [r7, #4]
 800d21a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    int16_t msb_data;
    uint8_t reg_data[BMM150_LEN_XYZR_DATA] = { 0 };
 800d21c:	2300      	movs	r3, #0
 800d21e:	617b      	str	r3, [r7, #20]
 800d220:	2300      	movs	r3, #0
 800d222:	61bb      	str	r3, [r7, #24]
    struct bmm150_raw_mag_data raw_mag_data;

    /* Read the mag data registers */
    rslt = bmm150_get_regs(BMM150_REG_DATA_X_LSB, reg_data, BMM150_LEN_XYZR_DATA, dev);
 800d224:	f107 0114 	add.w	r1, r7, #20
 800d228:	683b      	ldr	r3, [r7, #0]
 800d22a:	2208      	movs	r2, #8
 800d22c:	2042      	movs	r0, #66	; 0x42
 800d22e:	f7ff fe84 	bl	800cf3a <bmm150_get_regs>
 800d232:	4603      	mov	r3, r0
 800d234:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMM150_OK)
 800d236:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d160      	bne.n	800d300 <bmm150_read_mag_data+0xee>
    {
        /* Mag X axis data */
        reg_data[0] = BMM150_GET_BITS(reg_data[0], BMM150_DATA_X);
 800d23e:	7d3b      	ldrb	r3, [r7, #20]
 800d240:	08db      	lsrs	r3, r3, #3
 800d242:	b2db      	uxtb	r3, r3
 800d244:	753b      	strb	r3, [r7, #20]

        /* Shift the MSB data to left by 5 bits */
        /* Multiply by 32 to get the shift left by 5 value */
        msb_data = ((int16_t)((int8_t)reg_data[1])) * 32;
 800d246:	7d7b      	ldrb	r3, [r7, #21]
 800d248:	b25b      	sxtb	r3, r3
 800d24a:	b29b      	uxth	r3, r3
 800d24c:	015b      	lsls	r3, r3, #5
 800d24e:	b29b      	uxth	r3, r3
 800d250:	83bb      	strh	r3, [r7, #28]

        /* Raw mag X axis data */
        raw_mag_data.raw_datax = (int16_t)(msb_data | reg_data[0]);
 800d252:	7d3b      	ldrb	r3, [r7, #20]
 800d254:	b21a      	sxth	r2, r3
 800d256:	8bbb      	ldrh	r3, [r7, #28]
 800d258:	4313      	orrs	r3, r2
 800d25a:	b21b      	sxth	r3, r3
 800d25c:	81bb      	strh	r3, [r7, #12]

        /* Mag Y axis data */
        reg_data[2] = BMM150_GET_BITS(reg_data[2], BMM150_DATA_Y);
 800d25e:	7dbb      	ldrb	r3, [r7, #22]
 800d260:	08db      	lsrs	r3, r3, #3
 800d262:	b2db      	uxtb	r3, r3
 800d264:	75bb      	strb	r3, [r7, #22]

        /* Shift the MSB data to left by 5 bits */
        /* Multiply by 32 to get the shift left by 5 value */
        msb_data = ((int16_t)((int8_t)reg_data[3])) * 32;
 800d266:	7dfb      	ldrb	r3, [r7, #23]
 800d268:	b25b      	sxtb	r3, r3
 800d26a:	b29b      	uxth	r3, r3
 800d26c:	015b      	lsls	r3, r3, #5
 800d26e:	b29b      	uxth	r3, r3
 800d270:	83bb      	strh	r3, [r7, #28]

        /* Raw mag Y axis data */
        raw_mag_data.raw_datay = (int16_t)(msb_data | reg_data[2]);
 800d272:	7dbb      	ldrb	r3, [r7, #22]
 800d274:	b21a      	sxth	r2, r3
 800d276:	8bbb      	ldrh	r3, [r7, #28]
 800d278:	4313      	orrs	r3, r2
 800d27a:	b21b      	sxth	r3, r3
 800d27c:	81fb      	strh	r3, [r7, #14]

        /* Mag Z axis data */
        reg_data[4] = BMM150_GET_BITS(reg_data[4], BMM150_DATA_Z);
 800d27e:	7e3b      	ldrb	r3, [r7, #24]
 800d280:	085b      	lsrs	r3, r3, #1
 800d282:	b2db      	uxtb	r3, r3
 800d284:	763b      	strb	r3, [r7, #24]

        /* Shift the MSB data to left by 7 bits */
        /* Multiply by 128 to get the shift left by 7 value */
        msb_data = ((int16_t)((int8_t)reg_data[5])) * 128;
 800d286:	7e7b      	ldrb	r3, [r7, #25]
 800d288:	b25b      	sxtb	r3, r3
 800d28a:	b29b      	uxth	r3, r3
 800d28c:	01db      	lsls	r3, r3, #7
 800d28e:	b29b      	uxth	r3, r3
 800d290:	83bb      	strh	r3, [r7, #28]

        /* Raw mag Z axis data */
        raw_mag_data.raw_dataz = (int16_t)(msb_data | reg_data[4]);
 800d292:	7e3b      	ldrb	r3, [r7, #24]
 800d294:	b21a      	sxth	r2, r3
 800d296:	8bbb      	ldrh	r3, [r7, #28]
 800d298:	4313      	orrs	r3, r2
 800d29a:	b21b      	sxth	r3, r3
 800d29c:	823b      	strh	r3, [r7, #16]

        /* Mag R-HALL data */
        reg_data[6] = BMM150_GET_BITS(reg_data[6], BMM150_DATA_RHALL);
 800d29e:	7ebb      	ldrb	r3, [r7, #26]
 800d2a0:	089b      	lsrs	r3, r3, #2
 800d2a2:	b2db      	uxtb	r3, r3
 800d2a4:	76bb      	strb	r3, [r7, #26]
        raw_mag_data.raw_data_r = (uint16_t)(((uint16_t)reg_data[7] << 6) | reg_data[6]);
 800d2a6:	7efb      	ldrb	r3, [r7, #27]
 800d2a8:	019b      	lsls	r3, r3, #6
 800d2aa:	b21a      	sxth	r2, r3
 800d2ac:	7ebb      	ldrb	r3, [r7, #26]
 800d2ae:	b21b      	sxth	r3, r3
 800d2b0:	4313      	orrs	r3, r2
 800d2b2:	b21b      	sxth	r3, r3
 800d2b4:	b29b      	uxth	r3, r3
 800d2b6:	827b      	strh	r3, [r7, #18]

        /* Compensated Mag X data in int16_t format */
        mag_data->x = compensate_x(raw_mag_data.raw_datax, raw_mag_data.raw_data_r, dev);
 800d2b8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d2bc:	8a79      	ldrh	r1, [r7, #18]
 800d2be:	683a      	ldr	r2, [r7, #0]
 800d2c0:	4618      	mov	r0, r3
 800d2c2:	f000 fbe1 	bl	800da88 <compensate_x>
 800d2c6:	eef0 7a40 	vmov.f32	s15, s0
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	edc3 7a00 	vstr	s15, [r3]

        /* Compensated Mag Y data in int16_t format */
        mag_data->y = compensate_y(raw_mag_data.raw_datay, raw_mag_data.raw_data_r, dev);
 800d2d0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800d2d4:	8a79      	ldrh	r1, [r7, #18]
 800d2d6:	683a      	ldr	r2, [r7, #0]
 800d2d8:	4618      	mov	r0, r3
 800d2da:	f000 fc83 	bl	800dbe4 <compensate_y>
 800d2de:	eef0 7a40 	vmov.f32	s15, s0
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	edc3 7a01 	vstr	s15, [r3, #4]

        /* Compensated Mag Z data in int16_t format */
        mag_data->z = compensate_z(raw_mag_data.raw_dataz, raw_mag_data.raw_data_r, dev);
 800d2e8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d2ec:	8a79      	ldrh	r1, [r7, #18]
 800d2ee:	683a      	ldr	r2, [r7, #0]
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f000 fd25 	bl	800dd40 <compensate_z>
 800d2f6:	eef0 7a40 	vmov.f32	s15, s0
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	edc3 7a02 	vstr	s15, [r3, #8]
    }

    return rslt;
 800d300:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d304:	4618      	mov	r0, r3
 800d306:	3720      	adds	r7, #32
 800d308:	46bd      	mov	sp, r7
 800d30a:	bd80      	pop	{r7, pc}

0800d30c <bmm150_get_interrupt_status>:
/*!
 * @brief This API is used to get the status flags of all interrupt
 * which is used to check for the assertion of interrupts
 */
int8_t bmm150_get_interrupt_status(struct bmm150_dev *dev)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b084      	sub	sp, #16
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t interrupt_status;
    uint8_t data_ready_status;

    /* Read the data ready status from the register 0x48 */
    rslt = bmm150_get_regs(BMM150_REG_DATA_READY_STATUS, &data_ready_status, 1, dev);
 800d314:	f107 010d 	add.w	r1, r7, #13
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	2201      	movs	r2, #1
 800d31c:	2048      	movs	r0, #72	; 0x48
 800d31e:	f7ff fe0c 	bl	800cf3a <bmm150_get_regs>
 800d322:	4603      	mov	r3, r0
 800d324:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800d326:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d11b      	bne.n	800d366 <bmm150_get_interrupt_status+0x5a>
    {
        /* Read the interrupt status from the register 0x50 */
        rslt = bmm150_get_regs(BMM150_REG_INTERRUPT_STATUS, &interrupt_status, 1, dev);
 800d32e:	f107 010e 	add.w	r1, r7, #14
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	2201      	movs	r2, #1
 800d336:	204a      	movs	r0, #74	; 0x4a
 800d338:	f7ff fdff 	bl	800cf3a <bmm150_get_regs>
 800d33c:	4603      	mov	r3, r0
 800d33e:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMM150_OK)
 800d340:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d10e      	bne.n	800d366 <bmm150_get_interrupt_status+0x5a>
        {
            /* Mask and store the data ready status bit */
            data_ready_status = BMM150_GET_BITS_POS_0(data_ready_status, BMM150_DRDY_STATUS);
 800d348:	7b7b      	ldrb	r3, [r7, #13]
 800d34a:	f003 0301 	and.w	r3, r3, #1
 800d34e:	b2db      	uxtb	r3, r3
 800d350:	737b      	strb	r3, [r7, #13]

            /* Store the entire interrupt status in dev */
            dev->int_status = (data_ready_status << 8) | interrupt_status;
 800d352:	7b7b      	ldrb	r3, [r7, #13]
 800d354:	021b      	lsls	r3, r3, #8
 800d356:	b21a      	sxth	r2, r3
 800d358:	7bbb      	ldrb	r3, [r7, #14]
 800d35a:	b21b      	sxth	r3, r3
 800d35c:	4313      	orrs	r3, r2
 800d35e:	b21b      	sxth	r3, r3
 800d360:	b29a      	uxth	r2, r3
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	851a      	strh	r2, [r3, #40]	; 0x28
        }
    }

    return rslt;
 800d366:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	3710      	adds	r7, #16
 800d36e:	46bd      	mov	sp, r7
 800d370:	bd80      	pop	{r7, pc}

0800d372 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmm150_dev *dev)
{
 800d372:	b480      	push	{r7}
 800d374:	b085      	sub	sp, #20
 800d376:	af00      	add	r7, sp, #0
 800d378:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d00f      	beq.n	800d3a0 <null_ptr_check+0x2e>
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	68db      	ldr	r3, [r3, #12]
 800d384:	2b00      	cmp	r3, #0
 800d386:	d00b      	beq.n	800d3a0 <null_ptr_check+0x2e>
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	691b      	ldr	r3, [r3, #16]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d007      	beq.n	800d3a0 <null_ptr_check+0x2e>
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	695b      	ldr	r3, [r3, #20]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d003      	beq.n	800d3a0 <null_ptr_check+0x2e>
        (dev->intf_ptr == NULL))
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	685b      	ldr	r3, [r3, #4]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d102      	bne.n	800d3a6 <null_ptr_check+0x34>
    {
        /* Device structure pointer is not valid */
        rslt = BMM150_E_NULL_PTR;
 800d3a0:	23ff      	movs	r3, #255	; 0xff
 800d3a2:	73fb      	strb	r3, [r7, #15]
 800d3a4:	e001      	b.n	800d3aa <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMM150_OK;
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800d3aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d3ae:	4618      	mov	r0, r3
 800d3b0:	3714      	adds	r7, #20
 800d3b2:	46bd      	mov	sp, r7
 800d3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3b8:	4770      	bx	lr

0800d3ba <set_power_control_bit>:

/*!
 * @brief This internal API sets/resets the power control bit of 0x4B register.
 */
static int8_t set_power_control_bit(uint8_t pwrcntrl_bit, struct bmm150_dev *dev)
{
 800d3ba:	b580      	push	{r7, lr}
 800d3bc:	b084      	sub	sp, #16
 800d3be:	af00      	add	r7, sp, #0
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	6039      	str	r1, [r7, #0]
 800d3c4:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg_data = 0;
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	73bb      	strb	r3, [r7, #14]

    /* Power control register 0x4B is read */
    rslt = bmm150_get_regs(BMM150_REG_POWER_CONTROL, &reg_data, 1, dev);
 800d3ca:	f107 010e 	add.w	r1, r7, #14
 800d3ce:	683b      	ldr	r3, [r7, #0]
 800d3d0:	2201      	movs	r2, #1
 800d3d2:	204b      	movs	r0, #75	; 0x4b
 800d3d4:	f7ff fdb1 	bl	800cf3a <bmm150_get_regs>
 800d3d8:	4603      	mov	r3, r0
 800d3da:	73fb      	strb	r3, [r7, #15]

    /* Proceed if everything is fine until now */
    if (rslt == BMM150_OK)
 800d3dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d11e      	bne.n	800d422 <set_power_control_bit+0x68>
    {
        /* Sets the value of power control bit */
        reg_data = BMM150_SET_BITS_POS_0(reg_data, BMM150_PWR_CNTRL, pwrcntrl_bit);
 800d3e4:	7bbb      	ldrb	r3, [r7, #14]
 800d3e6:	b25b      	sxtb	r3, r3
 800d3e8:	f023 0301 	bic.w	r3, r3, #1
 800d3ec:	b25a      	sxtb	r2, r3
 800d3ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d3f2:	f003 0301 	and.w	r3, r3, #1
 800d3f6:	b25b      	sxtb	r3, r3
 800d3f8:	4313      	orrs	r3, r2
 800d3fa:	b25b      	sxtb	r3, r3
 800d3fc:	b2db      	uxtb	r3, r3
 800d3fe:	73bb      	strb	r3, [r7, #14]
        rslt = bmm150_set_regs(BMM150_REG_POWER_CONTROL, &reg_data, 1, dev);
 800d400:	f107 010e 	add.w	r1, r7, #14
 800d404:	683b      	ldr	r3, [r7, #0]
 800d406:	2201      	movs	r2, #1
 800d408:	204b      	movs	r0, #75	; 0x4b
 800d40a:	f7ff fd6a 	bl	800cee2 <bmm150_set_regs>
 800d40e:	4603      	mov	r3, r0
 800d410:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMM150_OK)
 800d412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d103      	bne.n	800d422 <set_power_control_bit+0x68>
        {
            /* Store the power control bit
             * value in dev structure
             */
            dev->pwr_cntrl_bit = pwrcntrl_bit;
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	79fa      	ldrb	r2, [r7, #7]
 800d41e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
        }
    }

    return rslt;
 800d422:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d426:	4618      	mov	r0, r3
 800d428:	3710      	adds	r7, #16
 800d42a:	46bd      	mov	sp, r7
 800d42c:	bd80      	pop	{r7, pc}

0800d42e <read_trim_registers>:
/*!
 * @brief This internal API reads the trim registers of the sensor and stores
 * the trim values in the "trim_data" of device structure.
 */
static int8_t read_trim_registers(struct bmm150_dev *dev)
{
 800d42e:	b580      	push	{r7, lr}
 800d430:	b088      	sub	sp, #32
 800d432:	af00      	add	r7, sp, #0
 800d434:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t trim_x1y1[2] = { 0 };
 800d436:	2300      	movs	r3, #0
 800d438:	833b      	strh	r3, [r7, #24]
    uint8_t trim_xyz_data[4] = { 0 };
 800d43a:	2300      	movs	r3, #0
 800d43c:	617b      	str	r3, [r7, #20]
    uint8_t trim_xy1xy2[10] = { 0 };
 800d43e:	2300      	movs	r3, #0
 800d440:	60bb      	str	r3, [r7, #8]
 800d442:	f107 030c 	add.w	r3, r7, #12
 800d446:	2200      	movs	r2, #0
 800d448:	601a      	str	r2, [r3, #0]
 800d44a:	809a      	strh	r2, [r3, #4]
    uint16_t temp_msb = 0;
 800d44c:	2300      	movs	r3, #0
 800d44e:	83bb      	strh	r3, [r7, #28]

    /* Trim register value is read */
    rslt = bmm150_get_regs(BMM150_DIG_X1, trim_x1y1, 2, dev);
 800d450:	f107 0118 	add.w	r1, r7, #24
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	2202      	movs	r2, #2
 800d458:	205d      	movs	r0, #93	; 0x5d
 800d45a:	f7ff fd6e 	bl	800cf3a <bmm150_get_regs>
 800d45e:	4603      	mov	r3, r0
 800d460:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMM150_OK)
 800d462:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d16e      	bne.n	800d548 <read_trim_registers+0x11a>
    {
        rslt = bmm150_get_regs(BMM150_DIG_Z4_LSB, trim_xyz_data, 4, dev);
 800d46a:	f107 0114 	add.w	r1, r7, #20
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	2204      	movs	r2, #4
 800d472:	2062      	movs	r0, #98	; 0x62
 800d474:	f7ff fd61 	bl	800cf3a <bmm150_get_regs>
 800d478:	4603      	mov	r3, r0
 800d47a:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMM150_OK)
 800d47c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d161      	bne.n	800d548 <read_trim_registers+0x11a>
        {
            rslt = bmm150_get_regs(BMM150_DIG_Z2_LSB, trim_xy1xy2, 10, dev);
 800d484:	f107 0108 	add.w	r1, r7, #8
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	220a      	movs	r2, #10
 800d48c:	2068      	movs	r0, #104	; 0x68
 800d48e:	f7ff fd54 	bl	800cf3a <bmm150_get_regs>
 800d492:	4603      	mov	r3, r0
 800d494:	77fb      	strb	r3, [r7, #31]

            if (rslt == BMM150_OK)
 800d496:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d154      	bne.n	800d548 <read_trim_registers+0x11a>
            {
                /* Trim data which is read is updated
                 * in the device structure
                 */
                dev->trim_data.dig_x1 = (int8_t)trim_x1y1[0];//
 800d49e:	7e3b      	ldrb	r3, [r7, #24]
 800d4a0:	b25a      	sxtb	r2, r3
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	761a      	strb	r2, [r3, #24]
                dev->trim_data.dig_y1 = (int8_t)trim_x1y1[1];//
 800d4a6:	7e7b      	ldrb	r3, [r7, #25]
 800d4a8:	b25a      	sxtb	r2, r3
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	765a      	strb	r2, [r3, #25]
                dev->trim_data.dig_x2 = (int8_t)trim_xyz_data[2];//
 800d4ae:	7dbb      	ldrb	r3, [r7, #22]
 800d4b0:	b25a      	sxtb	r2, r3
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	769a      	strb	r2, [r3, #26]
                dev->trim_data.dig_y2 = (int8_t)trim_xyz_data[3];//
 800d4b6:	7dfb      	ldrb	r3, [r7, #23]
 800d4b8:	b25a      	sxtb	r2, r3
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	76da      	strb	r2, [r3, #27]
                temp_msb = ((uint16_t)trim_xy1xy2[3]) << 8;
 800d4be:	7afb      	ldrb	r3, [r7, #11]
 800d4c0:	b29b      	uxth	r3, r3
 800d4c2:	021b      	lsls	r3, r3, #8
 800d4c4:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z1 = (uint16_t)(temp_msb | trim_xy1xy2[2]);//
 800d4c6:	7abb      	ldrb	r3, [r7, #10]
 800d4c8:	b29a      	uxth	r2, r3
 800d4ca:	8bbb      	ldrh	r3, [r7, #28]
 800d4cc:	4313      	orrs	r3, r2
 800d4ce:	b29a      	uxth	r2, r3
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	839a      	strh	r2, [r3, #28]
                temp_msb = ((uint16_t)trim_xy1xy2[1]) << 8;
 800d4d4:	7a7b      	ldrb	r3, [r7, #9]
 800d4d6:	b29b      	uxth	r3, r3
 800d4d8:	021b      	lsls	r3, r3, #8
 800d4da:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z2 = (int16_t)(temp_msb | trim_xy1xy2[0]);//
 800d4dc:	7a3b      	ldrb	r3, [r7, #8]
 800d4de:	b29a      	uxth	r2, r3
 800d4e0:	8bbb      	ldrh	r3, [r7, #28]
 800d4e2:	4313      	orrs	r3, r2
 800d4e4:	b29b      	uxth	r3, r3
 800d4e6:	b21a      	sxth	r2, r3
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	83da      	strh	r2, [r3, #30]
                temp_msb = ((uint16_t)trim_xy1xy2[7]) << 8;
 800d4ec:	7bfb      	ldrb	r3, [r7, #15]
 800d4ee:	b29b      	uxth	r3, r3
 800d4f0:	021b      	lsls	r3, r3, #8
 800d4f2:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z3 = (int16_t)(temp_msb | trim_xy1xy2[6]);//
 800d4f4:	7bbb      	ldrb	r3, [r7, #14]
 800d4f6:	b29a      	uxth	r2, r3
 800d4f8:	8bbb      	ldrh	r3, [r7, #28]
 800d4fa:	4313      	orrs	r3, r2
 800d4fc:	b29b      	uxth	r3, r3
 800d4fe:	b21a      	sxth	r2, r3
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	841a      	strh	r2, [r3, #32]
                temp_msb = ((uint16_t)trim_xyz_data[1]) << 8;
 800d504:	7d7b      	ldrb	r3, [r7, #21]
 800d506:	b29b      	uxth	r3, r3
 800d508:	021b      	lsls	r3, r3, #8
 800d50a:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_z4 = (int16_t)(temp_msb | trim_xyz_data[0]);//
 800d50c:	7d3b      	ldrb	r3, [r7, #20]
 800d50e:	b29a      	uxth	r2, r3
 800d510:	8bbb      	ldrh	r3, [r7, #28]
 800d512:	4313      	orrs	r3, r2
 800d514:	b29b      	uxth	r3, r3
 800d516:	b21a      	sxth	r2, r3
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	845a      	strh	r2, [r3, #34]	; 0x22
                dev->trim_data.dig_xy1 = trim_xy1xy2[9];//
 800d51c:	7c7a      	ldrb	r2, [r7, #17]
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                dev->trim_data.dig_xy2 = (int8_t)trim_xy1xy2[8];//
 800d524:	7c3b      	ldrb	r3, [r7, #16]
 800d526:	b25a      	sxtb	r2, r3
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
                temp_msb = ((uint16_t)(trim_xy1xy2[5] & 0x7F)) << 8;
 800d52e:	7b7b      	ldrb	r3, [r7, #13]
 800d530:	021b      	lsls	r3, r3, #8
 800d532:	b29b      	uxth	r3, r3
 800d534:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 800d538:	83bb      	strh	r3, [r7, #28]
                dev->trim_data.dig_xyz1 = (uint16_t)(temp_msb | trim_xy1xy2[4]);//
 800d53a:	7b3b      	ldrb	r3, [r7, #12]
 800d53c:	b29a      	uxth	r2, r3
 800d53e:	8bbb      	ldrh	r3, [r7, #28]
 800d540:	4313      	orrs	r3, r2
 800d542:	b29a      	uxth	r2, r3
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	84da      	strh	r2, [r3, #38]	; 0x26
            }
        }
    }

    return rslt;
 800d548:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d54c:	4618      	mov	r0, r3
 800d54e:	3720      	adds	r7, #32
 800d550:	46bd      	mov	sp, r7
 800d552:	bd80      	pop	{r7, pc}

0800d554 <write_op_mode>:
/*!
 * @brief This internal API writes the op_mode value in the Opmode bits
 * (bits 1 and 2) of 0x4C register.
 */
static int8_t write_op_mode(uint8_t op_mode, struct bmm150_dev *dev)
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b084      	sub	sp, #16
 800d558:	af00      	add	r7, sp, #0
 800d55a:	4603      	mov	r3, r0
 800d55c:	6039      	str	r1, [r7, #0]
 800d55e:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg_data;

    /* Read the 0x4C register */
    rslt = bmm150_get_regs(BMM150_REG_OP_MODE, &reg_data, 1, dev);
 800d560:	f107 010e 	add.w	r1, r7, #14
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	2201      	movs	r2, #1
 800d568:	204c      	movs	r0, #76	; 0x4c
 800d56a:	f7ff fce6 	bl	800cf3a <bmm150_get_regs>
 800d56e:	4603      	mov	r3, r0
 800d570:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800d572:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d117      	bne.n	800d5aa <write_op_mode+0x56>
    {
        /* Set the op_mode value in Opmode bits of 0x4C */
        reg_data = BMM150_SET_BITS(reg_data, BMM150_OP_MODE, op_mode);
 800d57a:	7bbb      	ldrb	r3, [r7, #14]
 800d57c:	b25b      	sxtb	r3, r3
 800d57e:	f023 0306 	bic.w	r3, r3, #6
 800d582:	b25a      	sxtb	r2, r3
 800d584:	79fb      	ldrb	r3, [r7, #7]
 800d586:	005b      	lsls	r3, r3, #1
 800d588:	b25b      	sxtb	r3, r3
 800d58a:	f003 0306 	and.w	r3, r3, #6
 800d58e:	b25b      	sxtb	r3, r3
 800d590:	4313      	orrs	r3, r2
 800d592:	b25b      	sxtb	r3, r3
 800d594:	b2db      	uxtb	r3, r3
 800d596:	73bb      	strb	r3, [r7, #14]
        rslt = bmm150_set_regs(BMM150_REG_OP_MODE, &reg_data, 1, dev);
 800d598:	f107 010e 	add.w	r1, r7, #14
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	2201      	movs	r2, #1
 800d5a0:	204c      	movs	r0, #76	; 0x4c
 800d5a2:	f7ff fc9e 	bl	800cee2 <bmm150_set_regs>
 800d5a6:	4603      	mov	r3, r0
 800d5a8:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800d5aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d5ae:	4618      	mov	r0, r3
 800d5b0:	3710      	adds	r7, #16
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	bd80      	pop	{r7, pc}

0800d5b6 <suspend_to_sleep_mode>:
/*!
 * @brief This internal API sets the device from suspend to sleep mode
 * by setting the power control bit to '1' of 0x4B register
 */
static int8_t suspend_to_sleep_mode(struct bmm150_dev *dev)
{
 800d5b6:	b580      	push	{r7, lr}
 800d5b8:	b084      	sub	sp, #16
 800d5ba:	af00      	add	r7, sp, #0
 800d5bc:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 800d5be:	6878      	ldr	r0, [r7, #4]
 800d5c0:	f7ff fed7 	bl	800d372 <null_ptr_check>
 800d5c4:	4603      	mov	r3, r0
 800d5c6:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMM150_OK)
 800d5c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d5cc:	2b00      	cmp	r3, #0
 800d5ce:	d112      	bne.n	800d5f6 <suspend_to_sleep_mode+0x40>
    {
        if (dev->pwr_cntrl_bit == BMM150_POWER_CNTRL_DISABLE)
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d10d      	bne.n	800d5f6 <suspend_to_sleep_mode+0x40>
        {
            rslt = set_power_control_bit(BMM150_POWER_CNTRL_ENABLE, dev);
 800d5da:	6879      	ldr	r1, [r7, #4]
 800d5dc:	2001      	movs	r0, #1
 800d5de:	f7ff feec 	bl	800d3ba <set_power_control_bit>
 800d5e2:	4603      	mov	r3, r0
 800d5e4:	73fb      	strb	r3, [r7, #15]

            /* Start-up time delay of 3ms */
            dev->delay_us(BMM150_START_UP_TIME, dev->intf_ptr);
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	695b      	ldr	r3, [r3, #20]
 800d5ea:	687a      	ldr	r2, [r7, #4]
 800d5ec:	6852      	ldr	r2, [r2, #4]
 800d5ee:	4611      	mov	r1, r2
 800d5f0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800d5f4:	4798      	blx	r3
        }
    }

    return rslt;
 800d5f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	3710      	adds	r7, #16
 800d5fe:	46bd      	mov	sp, r7
 800d600:	bd80      	pop	{r7, pc}

0800d602 <set_xy_rep>:

/*!
 * @brief This internal API sets the xy repetition value in the 0x51 register.
 */
static int8_t set_xy_rep(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d602:	b580      	push	{r7, lr}
 800d604:	b084      	sub	sp, #16
 800d606:	af00      	add	r7, sp, #0
 800d608:	6078      	str	r0, [r7, #4]
 800d60a:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t rep_xy;

    /* Set the xy repetition */
    rep_xy = settings->xy_rep;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	78db      	ldrb	r3, [r3, #3]
 800d610:	73bb      	strb	r3, [r7, #14]
    rslt = bmm150_set_regs(BMM150_REG_REP_XY, &rep_xy, 1, dev);
 800d612:	f107 010e 	add.w	r1, r7, #14
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	2201      	movs	r2, #1
 800d61a:	2051      	movs	r0, #81	; 0x51
 800d61c:	f7ff fc61 	bl	800cee2 <bmm150_set_regs>
 800d620:	4603      	mov	r3, r0
 800d622:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800d624:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d628:	4618      	mov	r0, r3
 800d62a:	3710      	adds	r7, #16
 800d62c:	46bd      	mov	sp, r7
 800d62e:	bd80      	pop	{r7, pc}

0800d630 <set_z_rep>:

/*!
 * @brief This internal API sets the z repetition value in the 0x52 register.
 */
static int8_t set_z_rep(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d630:	b580      	push	{r7, lr}
 800d632:	b084      	sub	sp, #16
 800d634:	af00      	add	r7, sp, #0
 800d636:	6078      	str	r0, [r7, #4]
 800d638:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t rep_z;

    /* Set the z repetition */
    rep_z = settings->z_rep;
 800d63a:	687b      	ldr	r3, [r7, #4]
 800d63c:	791b      	ldrb	r3, [r3, #4]
 800d63e:	73bb      	strb	r3, [r7, #14]
    rslt = bmm150_set_regs(BMM150_REG_REP_Z, &rep_z, 1, dev);
 800d640:	f107 010e 	add.w	r1, r7, #14
 800d644:	683b      	ldr	r3, [r7, #0]
 800d646:	2201      	movs	r2, #1
 800d648:	2052      	movs	r0, #82	; 0x52
 800d64a:	f7ff fc4a 	bl	800cee2 <bmm150_set_regs>
 800d64e:	4603      	mov	r3, r0
 800d650:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800d652:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d656:	4618      	mov	r0, r3
 800d658:	3710      	adds	r7, #16
 800d65a:	46bd      	mov	sp, r7
 800d65c:	bd80      	pop	{r7, pc}

0800d65e <set_odr>:

/*!
 * @brief This internal API is used to set the output data rate of the sensor.
 */
static int8_t set_odr(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d65e:	b580      	push	{r7, lr}
 800d660:	b084      	sub	sp, #16
 800d662:	af00      	add	r7, sp, #0
 800d664:	6078      	str	r0, [r7, #4]
 800d666:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    /* Read the 0x4C register */
    rslt = bmm150_get_regs(BMM150_REG_OP_MODE, &reg_data, 1, dev);
 800d668:	f107 010e 	add.w	r1, r7, #14
 800d66c:	683b      	ldr	r3, [r7, #0]
 800d66e:	2201      	movs	r2, #1
 800d670:	204c      	movs	r0, #76	; 0x4c
 800d672:	f7ff fc62 	bl	800cf3a <bmm150_get_regs>
 800d676:	4603      	mov	r3, r0
 800d678:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800d67a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d118      	bne.n	800d6b4 <set_odr+0x56>
    {
        /* Set the ODR value */
        reg_data = BMM150_SET_BITS(reg_data, BMM150_ODR, settings->data_rate);
 800d682:	7bbb      	ldrb	r3, [r7, #14]
 800d684:	b25b      	sxtb	r3, r3
 800d686:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800d68a:	b25a      	sxtb	r2, r3
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	789b      	ldrb	r3, [r3, #2]
 800d690:	00db      	lsls	r3, r3, #3
 800d692:	b25b      	sxtb	r3, r3
 800d694:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d698:	b25b      	sxtb	r3, r3
 800d69a:	4313      	orrs	r3, r2
 800d69c:	b25b      	sxtb	r3, r3
 800d69e:	b2db      	uxtb	r3, r3
 800d6a0:	73bb      	strb	r3, [r7, #14]
        rslt = bmm150_set_regs(BMM150_REG_OP_MODE, &reg_data, 1, dev);
 800d6a2:	f107 010e 	add.w	r1, r7, #14
 800d6a6:	683b      	ldr	r3, [r7, #0]
 800d6a8:	2201      	movs	r2, #1
 800d6aa:	204c      	movs	r0, #76	; 0x4c
 800d6ac:	f7ff fc19 	bl	800cee2 <bmm150_set_regs>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800d6b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d6b8:	4618      	mov	r0, r3
 800d6ba:	3710      	adds	r7, #16
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	bd80      	pop	{r7, pc}

0800d6c0 <set_odr_xyz_rep>:

/*!
 * @brief This internal API sets the preset mode ODR and repetition settings.
 */
static int8_t set_odr_xyz_rep(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b084      	sub	sp, #16
 800d6c4:	af00      	add	r7, sp, #0
 800d6c6:	6078      	str	r0, [r7, #4]
 800d6c8:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Set the ODR */
    rslt = set_odr(settings, dev);
 800d6ca:	6839      	ldr	r1, [r7, #0]
 800d6cc:	6878      	ldr	r0, [r7, #4]
 800d6ce:	f7ff ffc6 	bl	800d65e <set_odr>
 800d6d2:	4603      	mov	r3, r0
 800d6d4:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800d6d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d10f      	bne.n	800d6fe <set_odr_xyz_rep+0x3e>
    {
        /* Set the XY-repetitions number */
        rslt = set_xy_rep(settings, dev);
 800d6de:	6839      	ldr	r1, [r7, #0]
 800d6e0:	6878      	ldr	r0, [r7, #4]
 800d6e2:	f7ff ff8e 	bl	800d602 <set_xy_rep>
 800d6e6:	4603      	mov	r3, r0
 800d6e8:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMM150_OK)
 800d6ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d105      	bne.n	800d6fe <set_odr_xyz_rep+0x3e>
        {
            /* Set the Z-repetitions number */
            rslt = set_z_rep(settings, dev);
 800d6f2:	6839      	ldr	r1, [r7, #0]
 800d6f4:	6878      	ldr	r0, [r7, #4]
 800d6f6:	f7ff ff9b 	bl	800d630 <set_z_rep>
 800d6fa:	4603      	mov	r3, r0
 800d6fc:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800d6fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d702:	4618      	mov	r0, r3
 800d704:	3710      	adds	r7, #16
 800d706:	46bd      	mov	sp, r7
 800d708:	bd80      	pop	{r7, pc}

0800d70a <set_control_measurement_xyz>:
/*!
 * @brief This internal API is used to enable or disable the magnetic
 * measurement of x,y,z axes based on the value of xyz_axes_control.
 */
static int8_t set_control_measurement_xyz(const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d70a:	b580      	push	{r7, lr}
 800d70c:	b084      	sub	sp, #16
 800d70e:	af00      	add	r7, sp, #0
 800d710:	6078      	str	r0, [r7, #4]
 800d712:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;

    rslt = bmm150_get_regs(BMM150_REG_AXES_ENABLE, &reg_data, 1, dev);
 800d714:	f107 010e 	add.w	r1, r7, #14
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	2201      	movs	r2, #1
 800d71c:	204e      	movs	r0, #78	; 0x4e
 800d71e:	f7ff fc0c 	bl	800cf3a <bmm150_get_regs>
 800d722:	4603      	mov	r3, r0
 800d724:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMM150_OK)
 800d726:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d118      	bne.n	800d760 <set_control_measurement_xyz+0x56>
    {
        /* Set the axes to be enabled/disabled */
        reg_data = BMM150_SET_BITS(reg_data, BMM150_CONTROL_MEASURE, settings->xyz_axes_control);
 800d72e:	7bbb      	ldrb	r3, [r7, #14]
 800d730:	b25b      	sxtb	r3, r3
 800d732:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800d736:	b25a      	sxtb	r2, r3
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	781b      	ldrb	r3, [r3, #0]
 800d73c:	00db      	lsls	r3, r3, #3
 800d73e:	b25b      	sxtb	r3, r3
 800d740:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d744:	b25b      	sxtb	r3, r3
 800d746:	4313      	orrs	r3, r2
 800d748:	b25b      	sxtb	r3, r3
 800d74a:	b2db      	uxtb	r3, r3
 800d74c:	73bb      	strb	r3, [r7, #14]
        rslt = bmm150_set_regs(BMM150_REG_AXES_ENABLE, &reg_data, 1, dev);
 800d74e:	f107 010e 	add.w	r1, r7, #14
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	2201      	movs	r2, #1
 800d756:	204e      	movs	r0, #78	; 0x4e
 800d758:	f7ff fbc3 	bl	800cee2 <bmm150_set_regs>
 800d75c:	4603      	mov	r3, r0
 800d75e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800d760:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d764:	4618      	mov	r0, r3
 800d766:	3710      	adds	r7, #16
 800d768:	46bd      	mov	sp, r7
 800d76a:	bd80      	pop	{r7, pc}

0800d76c <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint16_t sub_settings, uint16_t desired_settings)
{
 800d76c:	b480      	push	{r7}
 800d76e:	b085      	sub	sp, #20
 800d770:	af00      	add	r7, sp, #0
 800d772:	4603      	mov	r3, r0
 800d774:	460a      	mov	r2, r1
 800d776:	80fb      	strh	r3, [r7, #6]
 800d778:	4613      	mov	r3, r2
 800d77a:	80bb      	strh	r3, [r7, #4]
    uint8_t settings_changed;

    if (sub_settings & desired_settings)
 800d77c:	88fa      	ldrh	r2, [r7, #6]
 800d77e:	88bb      	ldrh	r3, [r7, #4]
 800d780:	4013      	ands	r3, r2
 800d782:	b29b      	uxth	r3, r3
 800d784:	2b00      	cmp	r3, #0
 800d786:	d002      	beq.n	800d78e <are_settings_changed+0x22>
    {
        /* User wants to modify this particular settings */
        settings_changed = BMM150_TRUE;
 800d788:	2301      	movs	r3, #1
 800d78a:	73fb      	strb	r3, [r7, #15]
 800d78c:	e001      	b.n	800d792 <are_settings_changed+0x26>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = BMM150_FALSE;
 800d78e:	2300      	movs	r3, #0
 800d790:	73fb      	strb	r3, [r7, #15]
    }

    return settings_changed;
 800d792:	7bfb      	ldrb	r3, [r7, #15]
}
 800d794:	4618      	mov	r0, r3
 800d796:	3714      	adds	r7, #20
 800d798:	46bd      	mov	sp, r7
 800d79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79e:	4770      	bx	lr

0800d7a0 <mode_settings>:
/*!
 * @brief This API sets the ODR , measurement axes control ,
 * repetition values of xy,z.
 */
static int8_t mode_settings(uint16_t desired_settings, const struct bmm150_settings *settings, struct bmm150_dev *dev)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b086      	sub	sp, #24
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	4603      	mov	r3, r0
 800d7a8:	60b9      	str	r1, [r7, #8]
 800d7aa:	607a      	str	r2, [r7, #4]
 800d7ac:	81fb      	strh	r3, [r7, #14]
    int8_t rslt = BMM150_E_INVALID_CONFIG;
 800d7ae:	23fd      	movs	r3, #253	; 0xfd
 800d7b0:	75fb      	strb	r3, [r7, #23]

    if (desired_settings & BMM150_SEL_DATA_RATE)
 800d7b2:	89fb      	ldrh	r3, [r7, #14]
 800d7b4:	f003 0301 	and.w	r3, r3, #1
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d005      	beq.n	800d7c8 <mode_settings+0x28>
    {
        /* Sets the ODR */
        rslt = set_odr(settings, dev);
 800d7bc:	6879      	ldr	r1, [r7, #4]
 800d7be:	68b8      	ldr	r0, [r7, #8]
 800d7c0:	f7ff ff4d 	bl	800d65e <set_odr>
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	75fb      	strb	r3, [r7, #23]
    }

    if (desired_settings & BMM150_SEL_CONTROL_MEASURE)
 800d7c8:	89fb      	ldrh	r3, [r7, #14]
 800d7ca:	f003 0302 	and.w	r3, r3, #2
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d005      	beq.n	800d7de <mode_settings+0x3e>
    {
        /* Enables/Disables the control measurement axes */
        rslt = set_control_measurement_xyz(settings, dev);
 800d7d2:	6879      	ldr	r1, [r7, #4]
 800d7d4:	68b8      	ldr	r0, [r7, #8]
 800d7d6:	f7ff ff98 	bl	800d70a <set_control_measurement_xyz>
 800d7da:	4603      	mov	r3, r0
 800d7dc:	75fb      	strb	r3, [r7, #23]
    }

    if (desired_settings & BMM150_SEL_XY_REP)
 800d7de:	89fb      	ldrh	r3, [r7, #14]
 800d7e0:	f003 0304 	and.w	r3, r3, #4
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d005      	beq.n	800d7f4 <mode_settings+0x54>
    {
        /* Sets the XY repetition */
        rslt = set_xy_rep(settings, dev);
 800d7e8:	6879      	ldr	r1, [r7, #4]
 800d7ea:	68b8      	ldr	r0, [r7, #8]
 800d7ec:	f7ff ff09 	bl	800d602 <set_xy_rep>
 800d7f0:	4603      	mov	r3, r0
 800d7f2:	75fb      	strb	r3, [r7, #23]
    }

    if (desired_settings & BMM150_SEL_Z_REP)
 800d7f4:	89fb      	ldrh	r3, [r7, #14]
 800d7f6:	f003 0308 	and.w	r3, r3, #8
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d005      	beq.n	800d80a <mode_settings+0x6a>
    {
        /* Sets the Z repetition */
        rslt = set_z_rep(settings, dev);
 800d7fe:	6879      	ldr	r1, [r7, #4]
 800d800:	68b8      	ldr	r0, [r7, #8]
 800d802:	f7ff ff15 	bl	800d630 <set_z_rep>
 800d806:	4603      	mov	r3, r0
 800d808:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800d80a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d80e:	4618      	mov	r0, r3
 800d810:	3718      	adds	r7, #24
 800d812:	46bd      	mov	sp, r7
 800d814:	bd80      	pop	{r7, pc}

0800d816 <interrupt_pin_settings>:
 * polarity , latch settings for the interrupt pins.
 */
static int8_t interrupt_pin_settings(uint16_t desired_settings,
                                     const struct bmm150_settings *settings,
                                     struct bmm150_dev *dev)
{
 800d816:	b580      	push	{r7, lr}
 800d818:	b088      	sub	sp, #32
 800d81a:	af00      	add	r7, sp, #0
 800d81c:	4603      	mov	r3, r0
 800d81e:	60b9      	str	r1, [r7, #8]
 800d820:	607a      	str	r2, [r7, #4]
 800d822:	81fb      	strh	r3, [r7, #14]
    int8_t rslt;
    uint8_t reg_data;
    struct bmm150_int_ctrl_settings int_settings;

    rslt = bmm150_get_regs(BMM150_REG_AXES_ENABLE, &reg_data, 1, dev);
 800d824:	f107 011e 	add.w	r1, r7, #30
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	2201      	movs	r2, #1
 800d82c:	204e      	movs	r0, #78	; 0x4e
 800d82e:	f7ff fb84 	bl	800cf3a <bmm150_get_regs>
 800d832:	4603      	mov	r3, r0
 800d834:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMM150_OK)
 800d836:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d173      	bne.n	800d926 <interrupt_pin_settings+0x110>
    {
        int_settings = settings->int_settings;
 800d83e:	68ba      	ldr	r2, [r7, #8]
 800d840:	f107 0310 	add.w	r3, r7, #16
 800d844:	3206      	adds	r2, #6
 800d846:	6810      	ldr	r0, [r2, #0]
 800d848:	6851      	ldr	r1, [r2, #4]
 800d84a:	c303      	stmia	r3!, {r0, r1}
 800d84c:	8911      	ldrh	r1, [r2, #8]
 800d84e:	7a92      	ldrb	r2, [r2, #10]
 800d850:	8019      	strh	r1, [r3, #0]
 800d852:	709a      	strb	r2, [r3, #2]
        if (desired_settings & BMM150_SEL_DRDY_PIN_EN)
 800d854:	89fb      	ldrh	r3, [r7, #14]
 800d856:	f003 0310 	and.w	r3, r3, #16
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d00b      	beq.n	800d876 <interrupt_pin_settings+0x60>
        {
            /* Enables the Data ready interrupt and
             * maps it to the DRDY pin of the sensor
             */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_DRDY_EN, int_settings.drdy_pin_en);
 800d85e:	7fbb      	ldrb	r3, [r7, #30]
 800d860:	b25b      	sxtb	r3, r3
 800d862:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d866:	b25a      	sxtb	r2, r3
 800d868:	7c3b      	ldrb	r3, [r7, #16]
 800d86a:	01db      	lsls	r3, r3, #7
 800d86c:	b25b      	sxtb	r3, r3
 800d86e:	4313      	orrs	r3, r2
 800d870:	b25b      	sxtb	r3, r3
 800d872:	b2db      	uxtb	r3, r3
 800d874:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_INT_PIN_EN)
 800d876:	89fb      	ldrh	r3, [r7, #14]
 800d878:	f003 0320 	and.w	r3, r3, #32
 800d87c:	2b00      	cmp	r3, #0
 800d87e:	d00e      	beq.n	800d89e <interrupt_pin_settings+0x88>
        {
            /* Sets interrupt pin enable */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_INT_PIN_EN, int_settings.int_pin_en);
 800d880:	7fbb      	ldrb	r3, [r7, #30]
 800d882:	b25b      	sxtb	r3, r3
 800d884:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d888:	b25a      	sxtb	r2, r3
 800d88a:	7c7b      	ldrb	r3, [r7, #17]
 800d88c:	019b      	lsls	r3, r3, #6
 800d88e:	b25b      	sxtb	r3, r3
 800d890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d894:	b25b      	sxtb	r3, r3
 800d896:	4313      	orrs	r3, r2
 800d898:	b25b      	sxtb	r3, r3
 800d89a:	b2db      	uxtb	r3, r3
 800d89c:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_DRDY_POLARITY)
 800d89e:	89fb      	ldrh	r3, [r7, #14]
 800d8a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d00e      	beq.n	800d8c6 <interrupt_pin_settings+0xb0>
        {
            /* Sets Data ready pin's polarity */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_DRDY_POLARITY, int_settings.drdy_polarity);
 800d8a8:	7fbb      	ldrb	r3, [r7, #30]
 800d8aa:	b25b      	sxtb	r3, r3
 800d8ac:	f023 0304 	bic.w	r3, r3, #4
 800d8b0:	b25a      	sxtb	r2, r3
 800d8b2:	7cbb      	ldrb	r3, [r7, #18]
 800d8b4:	009b      	lsls	r3, r3, #2
 800d8b6:	b25b      	sxtb	r3, r3
 800d8b8:	f003 0304 	and.w	r3, r3, #4
 800d8bc:	b25b      	sxtb	r3, r3
 800d8be:	4313      	orrs	r3, r2
 800d8c0:	b25b      	sxtb	r3, r3
 800d8c2:	b2db      	uxtb	r3, r3
 800d8c4:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_INT_LATCH)
 800d8c6:	89fb      	ldrh	r3, [r7, #14]
 800d8c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d00e      	beq.n	800d8ee <interrupt_pin_settings+0xd8>
        {
            /* Sets Interrupt in latched or non-latched mode */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_INT_LATCH, int_settings.int_latch);
 800d8d0:	7fbb      	ldrb	r3, [r7, #30]
 800d8d2:	b25b      	sxtb	r3, r3
 800d8d4:	f023 0302 	bic.w	r3, r3, #2
 800d8d8:	b25a      	sxtb	r2, r3
 800d8da:	7cfb      	ldrb	r3, [r7, #19]
 800d8dc:	005b      	lsls	r3, r3, #1
 800d8de:	b25b      	sxtb	r3, r3
 800d8e0:	f003 0302 	and.w	r3, r3, #2
 800d8e4:	b25b      	sxtb	r3, r3
 800d8e6:	4313      	orrs	r3, r2
 800d8e8:	b25b      	sxtb	r3, r3
 800d8ea:	b2db      	uxtb	r3, r3
 800d8ec:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_INT_POLARITY)
 800d8ee:	89fb      	ldrh	r3, [r7, #14]
 800d8f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d00d      	beq.n	800d914 <interrupt_pin_settings+0xfe>
        {
            /* Sets Interrupt pin's polarity */
            reg_data = BMM150_SET_BITS_POS_0(reg_data, BMM150_INT_POLARITY, int_settings.int_polarity);
 800d8f8:	7fbb      	ldrb	r3, [r7, #30]
 800d8fa:	b25b      	sxtb	r3, r3
 800d8fc:	f023 0301 	bic.w	r3, r3, #1
 800d900:	b25a      	sxtb	r2, r3
 800d902:	7d3b      	ldrb	r3, [r7, #20]
 800d904:	b25b      	sxtb	r3, r3
 800d906:	f003 0301 	and.w	r3, r3, #1
 800d90a:	b25b      	sxtb	r3, r3
 800d90c:	4313      	orrs	r3, r2
 800d90e:	b25b      	sxtb	r3, r3
 800d910:	b2db      	uxtb	r3, r3
 800d912:	77bb      	strb	r3, [r7, #30]
        }

        /* Set the interrupt configurations in the 0x4E register */
        rslt = bmm150_set_regs(BMM150_REG_AXES_ENABLE, &reg_data, 1, dev);
 800d914:	f107 011e 	add.w	r1, r7, #30
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	2201      	movs	r2, #1
 800d91c:	204e      	movs	r0, #78	; 0x4e
 800d91e:	f7ff fae0 	bl	800cee2 <bmm150_set_regs>
 800d922:	4603      	mov	r3, r0
 800d924:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 800d926:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d92a:	4618      	mov	r0, r3
 800d92c:	3720      	adds	r7, #32
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}

0800d932 <interrupt_config>:
 * threshold values set by the user in the High threshold (0x50) and
 * Low threshold (0x4F) registers.
 */
static int8_t interrupt_config(uint16_t desired_settings, const struct bmm150_settings *settings,
                               struct bmm150_dev *dev)
{
 800d932:	b580      	push	{r7, lr}
 800d934:	b088      	sub	sp, #32
 800d936:	af00      	add	r7, sp, #0
 800d938:	4603      	mov	r3, r0
 800d93a:	60b9      	str	r1, [r7, #8]
 800d93c:	607a      	str	r2, [r7, #4]
 800d93e:	81fb      	strh	r3, [r7, #14]
    int8_t rslt;
    uint8_t reg_data;
    struct bmm150_int_ctrl_settings int_settings;

    rslt = bmm150_get_regs(BMM150_REG_INT_CONFIG, &reg_data, 1, dev);
 800d940:	f107 011e 	add.w	r1, r7, #30
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2201      	movs	r2, #1
 800d948:	204d      	movs	r0, #77	; 0x4d
 800d94a:	f7ff faf6 	bl	800cf3a <bmm150_get_regs>
 800d94e:	4603      	mov	r3, r0
 800d950:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMM150_OK)
 800d952:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d15f      	bne.n	800da1a <interrupt_config+0xe8>
    {
        int_settings = settings->int_settings;
 800d95a:	68ba      	ldr	r2, [r7, #8]
 800d95c:	f107 0310 	add.w	r3, r7, #16
 800d960:	3206      	adds	r2, #6
 800d962:	6810      	ldr	r0, [r2, #0]
 800d964:	6851      	ldr	r1, [r2, #4]
 800d966:	c303      	stmia	r3!, {r0, r1}
 800d968:	8911      	ldrh	r1, [r2, #8]
 800d96a:	7a92      	ldrb	r2, [r2, #10]
 800d96c:	8019      	strh	r1, [r3, #0]
 800d96e:	709a      	strb	r2, [r3, #2]
        if (desired_settings & BMM150_SEL_DATA_OVERRUN_INT)
 800d970:	89fb      	ldrh	r3, [r7, #14]
 800d972:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d976:	2b00      	cmp	r3, #0
 800d978:	d00b      	beq.n	800d992 <interrupt_config+0x60>
        {
            /* Sets Data overrun interrupt */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_DATA_OVERRUN_INT, int_settings.data_overrun_en);
 800d97a:	7fbb      	ldrb	r3, [r7, #30]
 800d97c:	b25b      	sxtb	r3, r3
 800d97e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d982:	b25a      	sxtb	r2, r3
 800d984:	7d7b      	ldrb	r3, [r7, #21]
 800d986:	01db      	lsls	r3, r3, #7
 800d988:	b25b      	sxtb	r3, r3
 800d98a:	4313      	orrs	r3, r2
 800d98c:	b25b      	sxtb	r3, r3
 800d98e:	b2db      	uxtb	r3, r3
 800d990:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_OVERFLOW_INT)
 800d992:	89fb      	ldrh	r3, [r7, #14]
 800d994:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d00e      	beq.n	800d9ba <interrupt_config+0x88>
        {
            /* Sets Data overflow interrupt */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_OVERFLOW_INT, int_settings.overflow_int_en);
 800d99c:	7fbb      	ldrb	r3, [r7, #30]
 800d99e:	b25b      	sxtb	r3, r3
 800d9a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d9a4:	b25a      	sxtb	r2, r3
 800d9a6:	7dbb      	ldrb	r3, [r7, #22]
 800d9a8:	019b      	lsls	r3, r3, #6
 800d9aa:	b25b      	sxtb	r3, r3
 800d9ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d9b0:	b25b      	sxtb	r3, r3
 800d9b2:	4313      	orrs	r3, r2
 800d9b4:	b25b      	sxtb	r3, r3
 800d9b6:	b2db      	uxtb	r3, r3
 800d9b8:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_HIGH_THRESHOLD_INT)
 800d9ba:	89fb      	ldrh	r3, [r7, #14]
 800d9bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d00e      	beq.n	800d9e2 <interrupt_config+0xb0>
        {
            /* Sets high threshold interrupt */
            reg_data = BMM150_SET_BITS(reg_data, BMM150_HIGH_THRESHOLD_INT, int_settings.high_int_en);
 800d9c4:	7fbb      	ldrb	r3, [r7, #30]
 800d9c6:	b25b      	sxtb	r3, r3
 800d9c8:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800d9cc:	b25a      	sxtb	r2, r3
 800d9ce:	7dfb      	ldrb	r3, [r7, #23]
 800d9d0:	00db      	lsls	r3, r3, #3
 800d9d2:	b25b      	sxtb	r3, r3
 800d9d4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d9d8:	b25b      	sxtb	r3, r3
 800d9da:	4313      	orrs	r3, r2
 800d9dc:	b25b      	sxtb	r3, r3
 800d9de:	b2db      	uxtb	r3, r3
 800d9e0:	77bb      	strb	r3, [r7, #30]
        }

        if (desired_settings & BMM150_SEL_LOW_THRESHOLD_INT)
 800d9e2:	89fb      	ldrh	r3, [r7, #14]
 800d9e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d00d      	beq.n	800da08 <interrupt_config+0xd6>
        {
            /* Sets low threshold interrupt */
            reg_data = BMM150_SET_BITS_POS_0(reg_data, BMM150_LOW_THRESHOLD_INT, int_settings.low_int_en);
 800d9ec:	7fbb      	ldrb	r3, [r7, #30]
 800d9ee:	b25b      	sxtb	r3, r3
 800d9f0:	f023 0307 	bic.w	r3, r3, #7
 800d9f4:	b25a      	sxtb	r2, r3
 800d9f6:	7e3b      	ldrb	r3, [r7, #24]
 800d9f8:	b25b      	sxtb	r3, r3
 800d9fa:	f003 0307 	and.w	r3, r3, #7
 800d9fe:	b25b      	sxtb	r3, r3
 800da00:	4313      	orrs	r3, r2
 800da02:	b25b      	sxtb	r3, r3
 800da04:	b2db      	uxtb	r3, r3
 800da06:	77bb      	strb	r3, [r7, #30]
        }

        /* Set the interrupt configurations in the 0x4D register */
        rslt = bmm150_set_regs(BMM150_REG_INT_CONFIG, &reg_data, 1, dev);
 800da08:	f107 011e 	add.w	r1, r7, #30
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2201      	movs	r2, #1
 800da10:	204d      	movs	r0, #77	; 0x4d
 800da12:	f7ff fa66 	bl	800cee2 <bmm150_set_regs>
 800da16:	4603      	mov	r3, r0
 800da18:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 800da1a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800da1e:	4618      	mov	r0, r3
 800da20:	3720      	adds	r7, #32
 800da22:	46bd      	mov	sp, r7
 800da24:	bd80      	pop	{r7, pc}

0800da26 <interrupt_threshold_settings>:
 * as a reference to generate the high/low threshold interrupt.
 */
static int8_t interrupt_threshold_settings(uint16_t desired_settings,
                                           const struct bmm150_settings *settings,
                                           struct bmm150_dev *dev)
{
 800da26:	b580      	push	{r7, lr}
 800da28:	b086      	sub	sp, #24
 800da2a:	af00      	add	r7, sp, #0
 800da2c:	4603      	mov	r3, r0
 800da2e:	60b9      	str	r1, [r7, #8]
 800da30:	607a      	str	r2, [r7, #4]
 800da32:	81fb      	strh	r3, [r7, #14]
    int8_t rslt = BMM150_E_INVALID_CONFIG;
 800da34:	23fd      	movs	r3, #253	; 0xfd
 800da36:	75fb      	strb	r3, [r7, #23]
    uint8_t reg_data;

    if (desired_settings & BMM150_SEL_LOW_THRESHOLD_SETTING)
 800da38:	89fb      	ldrh	r3, [r7, #14]
 800da3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d00b      	beq.n	800da5a <interrupt_threshold_settings+0x34>
    {
        /* Sets the Low threshold value to trigger interrupt */
        reg_data = settings->int_settings.low_threshold;
 800da42:	68bb      	ldr	r3, [r7, #8]
 800da44:	7bdb      	ldrb	r3, [r3, #15]
 800da46:	75bb      	strb	r3, [r7, #22]
        rslt = bmm150_set_regs(BMM150_REG_LOW_THRESHOLD, &reg_data, 1, dev);
 800da48:	f107 0116 	add.w	r1, r7, #22
 800da4c:	687b      	ldr	r3, [r7, #4]
 800da4e:	2201      	movs	r2, #1
 800da50:	204f      	movs	r0, #79	; 0x4f
 800da52:	f7ff fa46 	bl	800cee2 <bmm150_set_regs>
 800da56:	4603      	mov	r3, r0
 800da58:	75fb      	strb	r3, [r7, #23]
    }

    if (desired_settings & BMM150_SEL_HIGH_THRESHOLD_SETTING)
 800da5a:	89fb      	ldrh	r3, [r7, #14]
 800da5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800da60:	2b00      	cmp	r3, #0
 800da62:	d00b      	beq.n	800da7c <interrupt_threshold_settings+0x56>
    {
        /* Sets the High threshold value to trigger interrupt */
        reg_data = settings->int_settings.high_threshold;
 800da64:	68bb      	ldr	r3, [r7, #8]
 800da66:	7c1b      	ldrb	r3, [r3, #16]
 800da68:	75bb      	strb	r3, [r7, #22]
        rslt = bmm150_set_regs(BMM150_REG_HIGH_THRESHOLD, &reg_data, 1, dev);
 800da6a:	f107 0116 	add.w	r1, r7, #22
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	2201      	movs	r2, #1
 800da72:	2050      	movs	r0, #80	; 0x50
 800da74:	f7ff fa35 	bl	800cee2 <bmm150_set_regs>
 800da78:	4603      	mov	r3, r0
 800da7a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800da7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800da80:	4618      	mov	r0, r3
 800da82:	3718      	adds	r7, #24
 800da84:	46bd      	mov	sp, r7
 800da86:	bd80      	pop	{r7, pc}

0800da88 <compensate_x>:
/*!
 * @brief This internal API is used to obtain the compensated
 * magnetometer x axis data(micro-tesla) in float.
 */
static float compensate_x(int16_t mag_data_x, uint16_t data_rhall, const struct bmm150_dev *dev)
{
 800da88:	b480      	push	{r7}
 800da8a:	b089      	sub	sp, #36	; 0x24
 800da8c:	af00      	add	r7, sp, #0
 800da8e:	4603      	mov	r3, r0
 800da90:	603a      	str	r2, [r7, #0]
 800da92:	80fb      	strh	r3, [r7, #6]
 800da94:	460b      	mov	r3, r1
 800da96:	80bb      	strh	r3, [r7, #4]
    float retval = 0;
 800da98:	f04f 0300 	mov.w	r3, #0
 800da9c:	61fb      	str	r3, [r7, #28]
    float process_comp_x2;
    float process_comp_x3;
    float process_comp_x4;

    /* Overflow condition check */
    if ((mag_data_x != BMM150_OVERFLOW_ADCVAL_XYAXES_FLIP) && (data_rhall != 0) && (dev->trim_data.dig_xyz1 != 0))
 800da9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800daa2:	f513 5f80 	cmn.w	r3, #4096	; 0x1000
 800daa6:	f000 8086 	beq.w	800dbb6 <compensate_x+0x12e>
 800daaa:	88bb      	ldrh	r3, [r7, #4]
 800daac:	2b00      	cmp	r3, #0
 800daae:	f000 8082 	beq.w	800dbb6 <compensate_x+0x12e>
 800dab2:	683b      	ldr	r3, [r7, #0]
 800dab4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d07d      	beq.n	800dbb6 <compensate_x+0x12e>
    {
        /* Processing compensation equations */
        process_comp_x0 = (((float)dev->trim_data.dig_xyz1) * 16384.0f / data_rhall);
 800daba:	683b      	ldr	r3, [r7, #0]
 800dabc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800dabe:	ee07 3a90 	vmov	s15, r3
 800dac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dac6:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800dbd0 <compensate_x+0x148>
 800daca:	ee67 6a87 	vmul.f32	s13, s15, s14
 800dace:	88bb      	ldrh	r3, [r7, #4]
 800dad0:	ee07 3a90 	vmov	s15, r3
 800dad4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dad8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dadc:	edc7 7a06 	vstr	s15, [r7, #24]
        retval = (process_comp_x0 - 16384.0f);
 800dae0:	edd7 7a06 	vldr	s15, [r7, #24]
 800dae4:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800dbd0 <compensate_x+0x148>
 800dae8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800daec:	edc7 7a07 	vstr	s15, [r7, #28]
        process_comp_x1 = ((float)dev->trim_data.dig_xy2) * (retval * retval / 268435456.0f);
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	f993 3025 	ldrsb.w	r3, [r3, #37]	; 0x25
 800daf6:	ee07 3a90 	vmov	s15, r3
 800dafa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dafe:	edd7 7a07 	vldr	s15, [r7, #28]
 800db02:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800db06:	ed9f 6a33 	vldr	s12, [pc, #204]	; 800dbd4 <compensate_x+0x14c>
 800db0a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800db0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db12:	edc7 7a05 	vstr	s15, [r7, #20]
        process_comp_x2 = process_comp_x1 + retval * ((float)dev->trim_data.dig_xy1) / 16384.0f;
 800db16:	683b      	ldr	r3, [r7, #0]
 800db18:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800db1c:	ee07 3a90 	vmov	s15, r3
 800db20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800db24:	edd7 7a07 	vldr	s15, [r7, #28]
 800db28:	ee27 7a27 	vmul.f32	s14, s14, s15
 800db2c:	eddf 6a28 	vldr	s13, [pc, #160]	; 800dbd0 <compensate_x+0x148>
 800db30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800db34:	ed97 7a05 	vldr	s14, [r7, #20]
 800db38:	ee77 7a27 	vadd.f32	s15, s14, s15
 800db3c:	edc7 7a04 	vstr	s15, [r7, #16]
        process_comp_x3 = ((float)dev->trim_data.dig_x2) + 160.0f;
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	f993 301a 	ldrsb.w	r3, [r3, #26]
 800db46:	ee07 3a90 	vmov	s15, r3
 800db4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800db4e:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800dbd8 <compensate_x+0x150>
 800db52:	ee77 7a87 	vadd.f32	s15, s15, s14
 800db56:	edc7 7a03 	vstr	s15, [r7, #12]
        process_comp_x4 = mag_data_x * ((process_comp_x2 + 256.0f) * process_comp_x3);
 800db5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800db5e:	ee07 3a90 	vmov	s15, r3
 800db62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800db66:	edd7 7a04 	vldr	s15, [r7, #16]
 800db6a:	eddf 6a1c 	vldr	s13, [pc, #112]	; 800dbdc <compensate_x+0x154>
 800db6e:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800db72:	edd7 7a03 	vldr	s15, [r7, #12]
 800db76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800db7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db7e:	edc7 7a02 	vstr	s15, [r7, #8]
        retval = ((process_comp_x4 / 8192.0f) + (((float)dev->trim_data.dig_x1) * 8.0f)) / 16.0f;
 800db82:	edd7 7a02 	vldr	s15, [r7, #8]
 800db86:	eddf 6a16 	vldr	s13, [pc, #88]	; 800dbe0 <compensate_x+0x158>
 800db8a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800db8e:	683b      	ldr	r3, [r7, #0]
 800db90:	f993 3018 	ldrsb.w	r3, [r3, #24]
 800db94:	ee07 3a90 	vmov	s15, r3
 800db98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800db9c:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 800dba0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800dba4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dba8:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800dbac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800dbb0:	edc7 7a07 	vstr	s15, [r7, #28]
 800dbb4:	e002      	b.n	800dbbc <compensate_x+0x134>
    }
    else
    {
        /* Overflow, set output to 0.0f */
        retval = BMM150_OVERFLOW_OUTPUT_FLOAT;
 800dbb6:	f04f 0300 	mov.w	r3, #0
 800dbba:	61fb      	str	r3, [r7, #28]
    }

    return retval;
 800dbbc:	69fb      	ldr	r3, [r7, #28]
 800dbbe:	ee07 3a90 	vmov	s15, r3
}
 800dbc2:	eeb0 0a67 	vmov.f32	s0, s15
 800dbc6:	3724      	adds	r7, #36	; 0x24
 800dbc8:	46bd      	mov	sp, r7
 800dbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbce:	4770      	bx	lr
 800dbd0:	46800000 	.word	0x46800000
 800dbd4:	4d800000 	.word	0x4d800000
 800dbd8:	43200000 	.word	0x43200000
 800dbdc:	43800000 	.word	0x43800000
 800dbe0:	46000000 	.word	0x46000000

0800dbe4 <compensate_y>:
/*!
 * @brief This internal API is used to obtain the compensated
 * magnetometer y axis data(micro-tesla) in float.
 */
static float compensate_y(int16_t mag_data_y, uint16_t data_rhall, const struct bmm150_dev *dev)
{
 800dbe4:	b480      	push	{r7}
 800dbe6:	b089      	sub	sp, #36	; 0x24
 800dbe8:	af00      	add	r7, sp, #0
 800dbea:	4603      	mov	r3, r0
 800dbec:	603a      	str	r2, [r7, #0]
 800dbee:	80fb      	strh	r3, [r7, #6]
 800dbf0:	460b      	mov	r3, r1
 800dbf2:	80bb      	strh	r3, [r7, #4]
    float retval = 0;
 800dbf4:	f04f 0300 	mov.w	r3, #0
 800dbf8:	61fb      	str	r3, [r7, #28]
    float process_comp_y2;
    float process_comp_y3;
    float process_comp_y4;

    /* Overflow condition check */
    if ((mag_data_y != BMM150_OVERFLOW_ADCVAL_XYAXES_FLIP) && (data_rhall != 0) && (dev->trim_data.dig_xyz1 != 0))
 800dbfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dbfe:	f513 5f80 	cmn.w	r3, #4096	; 0x1000
 800dc02:	f000 8086 	beq.w	800dd12 <compensate_y+0x12e>
 800dc06:	88bb      	ldrh	r3, [r7, #4]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	f000 8082 	beq.w	800dd12 <compensate_y+0x12e>
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d07d      	beq.n	800dd12 <compensate_y+0x12e>
    {
        /* Processing compensation equations */
        process_comp_y0 = ((float)dev->trim_data.dig_xyz1) * 16384.0f / data_rhall;
 800dc16:	683b      	ldr	r3, [r7, #0]
 800dc18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800dc1a:	ee07 3a90 	vmov	s15, r3
 800dc1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc22:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800dd2c <compensate_y+0x148>
 800dc26:	ee67 6a87 	vmul.f32	s13, s15, s14
 800dc2a:	88bb      	ldrh	r3, [r7, #4]
 800dc2c:	ee07 3a90 	vmov	s15, r3
 800dc30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dc34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dc38:	edc7 7a06 	vstr	s15, [r7, #24]
        retval = process_comp_y0 - 16384.0f;
 800dc3c:	edd7 7a06 	vldr	s15, [r7, #24]
 800dc40:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800dd2c <compensate_y+0x148>
 800dc44:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dc48:	edc7 7a07 	vstr	s15, [r7, #28]
        process_comp_y1 = ((float)dev->trim_data.dig_xy2) * (retval * retval / 268435456.0f);
 800dc4c:	683b      	ldr	r3, [r7, #0]
 800dc4e:	f993 3025 	ldrsb.w	r3, [r3, #37]	; 0x25
 800dc52:	ee07 3a90 	vmov	s15, r3
 800dc56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dc5a:	edd7 7a07 	vldr	s15, [r7, #28]
 800dc5e:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800dc62:	ed9f 6a33 	vldr	s12, [pc, #204]	; 800dd30 <compensate_y+0x14c>
 800dc66:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800dc6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc6e:	edc7 7a05 	vstr	s15, [r7, #20]
        process_comp_y2 = process_comp_y1 + retval * ((float)dev->trim_data.dig_xy1) / 16384.0f;
 800dc72:	683b      	ldr	r3, [r7, #0]
 800dc74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800dc78:	ee07 3a90 	vmov	s15, r3
 800dc7c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dc80:	edd7 7a07 	vldr	s15, [r7, #28]
 800dc84:	ee27 7a27 	vmul.f32	s14, s14, s15
 800dc88:	eddf 6a28 	vldr	s13, [pc, #160]	; 800dd2c <compensate_y+0x148>
 800dc8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800dc90:	ed97 7a05 	vldr	s14, [r7, #20]
 800dc94:	ee77 7a27 	vadd.f32	s15, s14, s15
 800dc98:	edc7 7a04 	vstr	s15, [r7, #16]
        process_comp_y3 = ((float)dev->trim_data.dig_y2) + 160.0f;
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	f993 301b 	ldrsb.w	r3, [r3, #27]
 800dca2:	ee07 3a90 	vmov	s15, r3
 800dca6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dcaa:	ed9f 7a22 	vldr	s14, [pc, #136]	; 800dd34 <compensate_y+0x150>
 800dcae:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dcb2:	edc7 7a03 	vstr	s15, [r7, #12]
        process_comp_y4 = mag_data_y * (((process_comp_y2) + 256.0f) * process_comp_y3);
 800dcb6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dcba:	ee07 3a90 	vmov	s15, r3
 800dcbe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dcc2:	edd7 7a04 	vldr	s15, [r7, #16]
 800dcc6:	eddf 6a1c 	vldr	s13, [pc, #112]	; 800dd38 <compensate_y+0x154>
 800dcca:	ee77 6aa6 	vadd.f32	s13, s15, s13
 800dcce:	edd7 7a03 	vldr	s15, [r7, #12]
 800dcd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800dcd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dcda:	edc7 7a02 	vstr	s15, [r7, #8]
        retval = ((process_comp_y4 / 8192.0f) + (((float)dev->trim_data.dig_y1) * 8.0f)) / 16.0f;
 800dcde:	edd7 7a02 	vldr	s15, [r7, #8]
 800dce2:	eddf 6a16 	vldr	s13, [pc, #88]	; 800dd3c <compensate_y+0x158>
 800dce6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	f993 3019 	ldrsb.w	r3, [r3, #25]
 800dcf0:	ee07 3a90 	vmov	s15, r3
 800dcf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dcf8:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 800dcfc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800dd00:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dd04:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800dd08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800dd0c:	edc7 7a07 	vstr	s15, [r7, #28]
 800dd10:	e002      	b.n	800dd18 <compensate_y+0x134>
    }
    else
    {
        /* Overflow, set output to 0.0f */
        retval = BMM150_OVERFLOW_OUTPUT_FLOAT;
 800dd12:	f04f 0300 	mov.w	r3, #0
 800dd16:	61fb      	str	r3, [r7, #28]
    }

    return retval;
 800dd18:	69fb      	ldr	r3, [r7, #28]
 800dd1a:	ee07 3a90 	vmov	s15, r3
}
 800dd1e:	eeb0 0a67 	vmov.f32	s0, s15
 800dd22:	3724      	adds	r7, #36	; 0x24
 800dd24:	46bd      	mov	sp, r7
 800dd26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2a:	4770      	bx	lr
 800dd2c:	46800000 	.word	0x46800000
 800dd30:	4d800000 	.word	0x4d800000
 800dd34:	43200000 	.word	0x43200000
 800dd38:	43800000 	.word	0x43800000
 800dd3c:	46000000 	.word	0x46000000

0800dd40 <compensate_z>:
/*!
 * @brief This internal API is used to obtain the compensated
 * magnetometer z axis data(micro-tesla) in float.
 */
static float compensate_z(int16_t mag_data_z, uint16_t data_rhall, const struct bmm150_dev *dev)
{
 800dd40:	b480      	push	{r7}
 800dd42:	b08b      	sub	sp, #44	; 0x2c
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	4603      	mov	r3, r0
 800dd48:	603a      	str	r2, [r7, #0]
 800dd4a:	80fb      	strh	r3, [r7, #6]
 800dd4c:	460b      	mov	r3, r1
 800dd4e:	80bb      	strh	r3, [r7, #4]
    float retval = 0;
 800dd50:	f04f 0300 	mov.w	r3, #0
 800dd54:	627b      	str	r3, [r7, #36]	; 0x24
    float process_comp_z3;
    float process_comp_z4;
    float process_comp_z5;

    /* Overflow condition check */
    if ((mag_data_z != BMM150_OVERFLOW_ADCVAL_ZAXIS_HALL) && (dev->trim_data.dig_z2 != 0) &&
 800dd56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dd5a:	f513 4f80 	cmn.w	r3, #16384	; 0x4000
 800dd5e:	d079      	beq.n	800de54 <compensate_z+0x114>
 800dd60:	683b      	ldr	r3, [r7, #0]
 800dd62:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800dd66:	2b00      	cmp	r3, #0
 800dd68:	d074      	beq.n	800de54 <compensate_z+0x114>
        (dev->trim_data.dig_z1 != 0) && (dev->trim_data.dig_xyz1 != 0) && (data_rhall != 0))
 800dd6a:	683b      	ldr	r3, [r7, #0]
 800dd6c:	8b9b      	ldrh	r3, [r3, #28]
    if ((mag_data_z != BMM150_OVERFLOW_ADCVAL_ZAXIS_HALL) && (dev->trim_data.dig_z2 != 0) &&
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d070      	beq.n	800de54 <compensate_z+0x114>
        (dev->trim_data.dig_z1 != 0) && (dev->trim_data.dig_xyz1 != 0) && (data_rhall != 0))
 800dd72:	683b      	ldr	r3, [r7, #0]
 800dd74:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800dd76:	2b00      	cmp	r3, #0
 800dd78:	d06c      	beq.n	800de54 <compensate_z+0x114>
 800dd7a:	88bb      	ldrh	r3, [r7, #4]
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d069      	beq.n	800de54 <compensate_z+0x114>
    {
        /* Processing compensation equations */
        process_comp_z0 = ((float)mag_data_z) - ((float)dev->trim_data.dig_z4);
 800dd80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dd84:	ee07 3a90 	vmov	s15, r3
 800dd88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800dd8c:	683b      	ldr	r3, [r7, #0]
 800dd8e:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 800dd92:	ee07 3a90 	vmov	s15, r3
 800dd96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dd9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800dd9e:	edc7 7a08 	vstr	s15, [r7, #32]
        process_comp_z1 = ((float)data_rhall) - ((float)dev->trim_data.dig_xyz1);
 800dda2:	88bb      	ldrh	r3, [r7, #4]
 800dda4:	ee07 3a90 	vmov	s15, r3
 800dda8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ddac:	683b      	ldr	r3, [r7, #0]
 800ddae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ddb0:	ee07 3a90 	vmov	s15, r3
 800ddb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ddb8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ddbc:	edc7 7a07 	vstr	s15, [r7, #28]
        process_comp_z2 = (((float)dev->trim_data.dig_z3) * process_comp_z1);
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800ddc6:	ee07 3a90 	vmov	s15, r3
 800ddca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ddce:	ed97 7a07 	vldr	s14, [r7, #28]
 800ddd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ddd6:	edc7 7a06 	vstr	s15, [r7, #24]
        process_comp_z3 = ((float)dev->trim_data.dig_z1) * ((float)data_rhall) / 32768.0f;
 800ddda:	683b      	ldr	r3, [r7, #0]
 800dddc:	8b9b      	ldrh	r3, [r3, #28]
 800ddde:	ee07 3a90 	vmov	s15, r3
 800dde2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dde6:	88bb      	ldrh	r3, [r7, #4]
 800dde8:	ee07 3a90 	vmov	s15, r3
 800ddec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ddf0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ddf4:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800de70 <compensate_z+0x130>
 800ddf8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ddfc:	edc7 7a05 	vstr	s15, [r7, #20]
        process_comp_z4 = ((float)dev->trim_data.dig_z2) + process_comp_z3;
 800de00:	683b      	ldr	r3, [r7, #0]
 800de02:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 800de06:	ee07 3a90 	vmov	s15, r3
 800de0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de0e:	ed97 7a05 	vldr	s14, [r7, #20]
 800de12:	ee77 7a27 	vadd.f32	s15, s14, s15
 800de16:	edc7 7a04 	vstr	s15, [r7, #16]
        process_comp_z5 = (process_comp_z0 * 131072.0f) - process_comp_z2;
 800de1a:	edd7 7a08 	vldr	s15, [r7, #32]
 800de1e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800de74 <compensate_z+0x134>
 800de22:	ee27 7a87 	vmul.f32	s14, s15, s14
 800de26:	edd7 7a06 	vldr	s15, [r7, #24]
 800de2a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800de2e:	edc7 7a03 	vstr	s15, [r7, #12]
        retval = (process_comp_z5 / ((process_comp_z4) * 4.0f)) / 16.0f;
 800de32:	edd7 7a04 	vldr	s15, [r7, #16]
 800de36:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800de3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800de3e:	edd7 6a03 	vldr	s13, [r7, #12]
 800de42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de46:	eef3 6a00 	vmov.f32	s13, #48	; 0x41800000  16.0
 800de4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800de4e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
 800de52:	e002      	b.n	800de5a <compensate_z+0x11a>
    }
    else
    {
        /* Overflow, set output to 0.0f */
        retval = BMM150_OVERFLOW_OUTPUT_FLOAT;
 800de54:	f04f 0300 	mov.w	r3, #0
 800de58:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return retval;
 800de5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de5c:	ee07 3a90 	vmov	s15, r3
}
 800de60:	eeb0 0a67 	vmov.f32	s0, s15
 800de64:	372c      	adds	r7, #44	; 0x2c
 800de66:	46bd      	mov	sp, r7
 800de68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6c:	4770      	bx	lr
 800de6e:	bf00      	nop
 800de70:	47000000 	.word	0x47000000
 800de74:	48000000 	.word	0x48000000

0800de78 <bmm150_user_i2c_init>:
/*!                User interface functions                                   */

/*!
 * @brief Function for initialization of I2C bus.
 */
int8_t bmm150_user_i2c_init(void) {
 800de78:	b580      	push	{r7, lr}
 800de7a:	af00      	add	r7, sp, #0
    /* Implement I2C bus initialization according to the target machine. */

    if (HAL_I2C_IsDeviceReady(&hi2c1, BMM150_DEFAULT_I2C_ADDRESS << 1, 2, 2000) == HAL_OK) {
 800de7c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800de80:	2202      	movs	r2, #2
 800de82:	2120      	movs	r1, #32
 800de84:	4805      	ldr	r0, [pc, #20]	; (800de9c <bmm150_user_i2c_init+0x24>)
 800de86:	f7f9 f953 	bl	8007130 <HAL_I2C_IsDeviceReady>
 800de8a:	4603      	mov	r3, r0
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d101      	bne.n	800de94 <bmm150_user_i2c_init+0x1c>
//        printf("BMM150 is ready\n");
        return 0;
 800de90:	2300      	movs	r3, #0
 800de92:	e000      	b.n	800de96 <bmm150_user_i2c_init+0x1e>
    }
    return 1;
 800de94:	2301      	movs	r3, #1
}
 800de96:	4618      	mov	r0, r3
 800de98:	bd80      	pop	{r7, pc}
 800de9a:	bf00      	nop
 800de9c:	20000538 	.word	0x20000538

0800dea0 <bmm150_user_spi_init>:

/*!
 * @brief Function for initialization of SPI bus.
 */
int8_t bmm150_user_spi_init(void) {
 800dea0:	b480      	push	{r7}
 800dea2:	af00      	add	r7, sp, #0

    /* Implement SPI bus initialization according to the target machine. */
    return 0;
 800dea4:	2300      	movs	r3, #0
}
 800dea6:	4618      	mov	r0, r3
 800dea8:	46bd      	mov	sp, r7
 800deaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deae:	4770      	bx	lr

0800deb0 <bmm150_user_delay_us>:

/*!
 * @brief This function provides the delay for required time (Microseconds) as per the input provided in some of the
 * APIs.
 */
void bmm150_user_delay_us(uint32_t period_us, void *intf_ptr) {
 800deb0:	b480      	push	{r7}
 800deb2:	b083      	sub	sp, #12
 800deb4:	af00      	add	r7, sp, #0
 800deb6:	6078      	str	r0, [r7, #4]
 800deb8:	6039      	str	r1, [r7, #0]
	htim10.Instance->CNT = 0;  // set the counter value a 0
 800deba:	4b09      	ldr	r3, [pc, #36]	; (800dee0 <bmm150_user_delay_us+0x30>)
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	2200      	movs	r2, #0
 800dec0:	625a      	str	r2, [r3, #36]	; 0x24
    while (htim10.Instance->CNT < period_us);  // wait for the counter to reach the us input in the parameter
 800dec2:	bf00      	nop
 800dec4:	4b06      	ldr	r3, [pc, #24]	; (800dee0 <bmm150_user_delay_us+0x30>)
 800dec6:	681b      	ldr	r3, [r3, #0]
 800dec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800deca:	687a      	ldr	r2, [r7, #4]
 800decc:	429a      	cmp	r2, r3
 800dece:	d8f9      	bhi.n	800dec4 <bmm150_user_delay_us+0x14>
    /* Wait for a period amount of microseconds. */
}
 800ded0:	bf00      	nop
 800ded2:	bf00      	nop
 800ded4:	370c      	adds	r7, #12
 800ded6:	46bd      	mov	sp, r7
 800ded8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dedc:	4770      	bx	lr
 800dede:	bf00      	nop
 800dee0:	200007f4 	.word	0x200007f4

0800dee4 <bmm150_user_i2c_reg_write>:

/*!
 * @brief This function is for writing the sensor's registers through I2C bus.
 */
int8_t bmm150_user_i2c_reg_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr) {
 800dee4:	b580      	push	{r7, lr}
 800dee6:	b088      	sub	sp, #32
 800dee8:	af04      	add	r7, sp, #16
 800deea:	60b9      	str	r1, [r7, #8]
 800deec:	607a      	str	r2, [r7, #4]
 800deee:	603b      	str	r3, [r7, #0]
 800def0:	4603      	mov	r3, r0
 800def2:	73fb      	strb	r3, [r7, #15]

    /* Write to registers using I2C. Return 0 for a successful execution. */
    if (HAL_I2C_Mem_Write(&hi2c1, BMM150_DEFAULT_I2C_ADDRESS << 1, reg_addr, 1, reg_data, length, 1000) == HAL_OK) {
 800def4:	7bfb      	ldrb	r3, [r7, #15]
 800def6:	b29a      	uxth	r2, r3
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	b29b      	uxth	r3, r3
 800defc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800df00:	9102      	str	r1, [sp, #8]
 800df02:	9301      	str	r3, [sp, #4]
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	9300      	str	r3, [sp, #0]
 800df08:	2301      	movs	r3, #1
 800df0a:	2120      	movs	r1, #32
 800df0c:	4806      	ldr	r0, [pc, #24]	; (800df28 <bmm150_user_i2c_reg_write+0x44>)
 800df0e:	f7f8 fdef 	bl	8006af0 <HAL_I2C_Mem_Write>
 800df12:	4603      	mov	r3, r0
 800df14:	2b00      	cmp	r3, #0
 800df16:	d101      	bne.n	800df1c <bmm150_user_i2c_reg_write+0x38>
        return BMM150_OK;
 800df18:	2300      	movs	r3, #0
 800df1a:	e000      	b.n	800df1e <bmm150_user_i2c_reg_write+0x3a>
    };
    return 1;
 800df1c:	2301      	movs	r3, #1
}
 800df1e:	4618      	mov	r0, r3
 800df20:	3710      	adds	r7, #16
 800df22:	46bd      	mov	sp, r7
 800df24:	bd80      	pop	{r7, pc}
 800df26:	bf00      	nop
 800df28:	20000538 	.word	0x20000538

0800df2c <bmm150_user_i2c_reg_read>:

/*!
 * @brief This function is for reading the sensor's registers through I2C bus.
 */
int8_t bmm150_user_i2c_reg_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr) {
 800df2c:	b580      	push	{r7, lr}
 800df2e:	b088      	sub	sp, #32
 800df30:	af04      	add	r7, sp, #16
 800df32:	60b9      	str	r1, [r7, #8]
 800df34:	607a      	str	r2, [r7, #4]
 800df36:	603b      	str	r3, [r7, #0]
 800df38:	4603      	mov	r3, r0
 800df3a:	73fb      	strb	r3, [r7, #15]

    /* Read from registers using I2C. Return 0 for a successful execution. */
    if (HAL_I2C_Mem_Read(&hi2c1, BMM150_DEFAULT_I2C_ADDRESS << 1, reg_addr, 1, reg_data, length, 1000) == HAL_OK) {
 800df3c:	7bfb      	ldrb	r3, [r7, #15]
 800df3e:	b29a      	uxth	r2, r3
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	b29b      	uxth	r3, r3
 800df44:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800df48:	9102      	str	r1, [sp, #8]
 800df4a:	9301      	str	r3, [sp, #4]
 800df4c:	68bb      	ldr	r3, [r7, #8]
 800df4e:	9300      	str	r3, [sp, #0]
 800df50:	2301      	movs	r3, #1
 800df52:	2120      	movs	r1, #32
 800df54:	4806      	ldr	r0, [pc, #24]	; (800df70 <bmm150_user_i2c_reg_read+0x44>)
 800df56:	f7f8 fec5 	bl	8006ce4 <HAL_I2C_Mem_Read>
 800df5a:	4603      	mov	r3, r0
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d101      	bne.n	800df64 <bmm150_user_i2c_reg_read+0x38>
        return BMM150_OK;
 800df60:	2300      	movs	r3, #0
 800df62:	e000      	b.n	800df66 <bmm150_user_i2c_reg_read+0x3a>
    };
    return 1;
 800df64:	2301      	movs	r3, #1
}
 800df66:	4618      	mov	r0, r3
 800df68:	3710      	adds	r7, #16
 800df6a:	46bd      	mov	sp, r7
 800df6c:	bd80      	pop	{r7, pc}
 800df6e:	bf00      	nop
 800df70:	20000538 	.word	0x20000538

0800df74 <bmm150_user_spi_reg_write>:

/*!
 * @brief This function is for writing the sensor's registers through SPI bus.
 */
int8_t bmm150_user_spi_reg_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr) {
 800df74:	b480      	push	{r7}
 800df76:	b085      	sub	sp, #20
 800df78:	af00      	add	r7, sp, #0
 800df7a:	60b9      	str	r1, [r7, #8]
 800df7c:	607a      	str	r2, [r7, #4]
 800df7e:	603b      	str	r3, [r7, #0]
 800df80:	4603      	mov	r3, r0
 800df82:	73fb      	strb	r3, [r7, #15]

    /* Write to registers using SPI. Return 0 for a successful execution. */
    return 0;
 800df84:	2300      	movs	r3, #0
}
 800df86:	4618      	mov	r0, r3
 800df88:	3714      	adds	r7, #20
 800df8a:	46bd      	mov	sp, r7
 800df8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df90:	4770      	bx	lr

0800df92 <bmm150_user_spi_reg_read>:

/*!
 * @brief This function is for reading the sensor's registers through SPI bus.
 */
int8_t bmm150_user_spi_reg_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr) {
 800df92:	b480      	push	{r7}
 800df94:	b085      	sub	sp, #20
 800df96:	af00      	add	r7, sp, #0
 800df98:	60b9      	str	r1, [r7, #8]
 800df9a:	607a      	str	r2, [r7, #4]
 800df9c:	603b      	str	r3, [r7, #0]
 800df9e:	4603      	mov	r3, r0
 800dfa0:	73fb      	strb	r3, [r7, #15]

    /* Read from registers using SPI. Return 0 for a successful execution. */
    return 0;
 800dfa2:	2300      	movs	r3, #0
}
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	3714      	adds	r7, #20
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfae:	4770      	bx	lr

0800dfb0 <bmm150_interface_selection>:

/*!
 *  @brief This function is to select the interface between SPI and I2C.
 */
int8_t bmm150_interface_selection(struct bmm150_dev *dev) {
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	b084      	sub	sp, #16
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	6078      	str	r0, [r7, #4]
    int8_t rslt = BMM150_OK;
 800dfb8:	2300      	movs	r3, #0
 800dfba:	73fb      	strb	r3, [r7, #15]

    if (dev != NULL) {
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d028      	beq.n	800e014 <bmm150_interface_selection+0x64>
        /* Select the interface for execution
         * For I2C : BMM150_I2C_INTF
         * For SPI : BMM150_SPI_INTF
         */
        dev->intf = BMM150_I2C_INTF;
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	2201      	movs	r2, #1
 800dfc6:	705a      	strb	r2, [r3, #1]

        /* Bus configuration : I2C */
        if (dev->intf == BMM150_I2C_INTF) {
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	785b      	ldrb	r3, [r3, #1]
 800dfcc:	2b01      	cmp	r3, #1
 800dfce:	d10b      	bne.n	800dfe8 <bmm150_interface_selection+0x38>
//            printf("I2C Interface \n");

            /* To initialize the user I2C function */
            bmm150_user_i2c_init();
 800dfd0:	f7ff ff52 	bl	800de78 <bmm150_user_i2c_init>

            dev_addr = BMM150_DEFAULT_I2C_ADDRESS;
 800dfd4:	4b13      	ldr	r3, [pc, #76]	; (800e024 <bmm150_interface_selection+0x74>)
 800dfd6:	2210      	movs	r2, #16
 800dfd8:	701a      	strb	r2, [r3, #0]
            dev->read = bmm150_user_i2c_reg_read;
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	4a12      	ldr	r2, [pc, #72]	; (800e028 <bmm150_interface_selection+0x78>)
 800dfde:	60da      	str	r2, [r3, #12]
            dev->write = bmm150_user_i2c_reg_write;
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	4a12      	ldr	r2, [pc, #72]	; (800e02c <bmm150_interface_selection+0x7c>)
 800dfe4:	611a      	str	r2, [r3, #16]
 800dfe6:	e00e      	b.n	800e006 <bmm150_interface_selection+0x56>
        }
            /* Bus configuration : SPI */
        else if (dev->intf == BMM150_SPI_INTF) {
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	785b      	ldrb	r3, [r3, #1]
 800dfec:	2b00      	cmp	r3, #0
 800dfee:	d10a      	bne.n	800e006 <bmm150_interface_selection+0x56>
//            printf("SPI Interface \n");

            /* To initialize the user SPI function */
            bmm150_user_spi_init();
 800dff0:	f7ff ff56 	bl	800dea0 <bmm150_user_spi_init>

            dev_addr = 0;
 800dff4:	4b0b      	ldr	r3, [pc, #44]	; (800e024 <bmm150_interface_selection+0x74>)
 800dff6:	2200      	movs	r2, #0
 800dff8:	701a      	strb	r2, [r3, #0]
            dev->read = bmm150_user_spi_reg_read;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	4a0c      	ldr	r2, [pc, #48]	; (800e030 <bmm150_interface_selection+0x80>)
 800dffe:	60da      	str	r2, [r3, #12]
            dev->write = bmm150_user_spi_reg_write;
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	4a0c      	ldr	r2, [pc, #48]	; (800e034 <bmm150_interface_selection+0x84>)
 800e004:	611a      	str	r2, [r3, #16]
        }

        /* Assign device address to interface pointer */
        dev->intf_ptr = &dev_addr;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	4a06      	ldr	r2, [pc, #24]	; (800e024 <bmm150_interface_selection+0x74>)
 800e00a:	605a      	str	r2, [r3, #4]

        /* Configure delay in microseconds */
        dev->delay_us = bmm150_user_delay_us;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	4a0a      	ldr	r2, [pc, #40]	; (800e038 <bmm150_interface_selection+0x88>)
 800e010:	615a      	str	r2, [r3, #20]
 800e012:	e001      	b.n	800e018 <bmm150_interface_selection+0x68>
    } else {
        rslt = BMM150_E_NULL_PTR;
 800e014:	23ff      	movs	r3, #255	; 0xff
 800e016:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800e018:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e01c:	4618      	mov	r0, r3
 800e01e:	3710      	adds	r7, #16
 800e020:	46bd      	mov	sp, r7
 800e022:	bd80      	pop	{r7, pc}
 800e024:	20002b60 	.word	0x20002b60
 800e028:	0800df2d 	.word	0x0800df2d
 800e02c:	0800dee5 	.word	0x0800dee5
 800e030:	0800df93 	.word	0x0800df93
 800e034:	0800df75 	.word	0x0800df75
 800e038:	0800deb1 	.word	0x0800deb1

0800e03c <bmm150_error_codes_print_result>:

/*!
 * @brief This internal API prints the execution status
 */
void bmm150_error_codes_print_result(const char api_name[], int8_t rslt) {
 800e03c:	b480      	push	{r7}
 800e03e:	b083      	sub	sp, #12
 800e040:	af00      	add	r7, sp, #0
 800e042:	6078      	str	r0, [r7, #4]
 800e044:	460b      	mov	r3, r1
 800e046:	70fb      	strb	r3, [r7, #3]
    if (rslt != BMM150_OK) {
 800e048:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d00f      	beq.n	800e070 <bmm150_error_codes_print_result+0x34>
//        printf("%s\t", api_name);

        switch (rslt) {
 800e050:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e054:	3304      	adds	r3, #4
 800e056:	2b03      	cmp	r3, #3
 800e058:	d80c      	bhi.n	800e074 <bmm150_error_codes_print_result+0x38>
 800e05a:	a201      	add	r2, pc, #4	; (adr r2, 800e060 <bmm150_error_codes_print_result+0x24>)
 800e05c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e060:	0800e075 	.word	0x0800e075
 800e064:	0800e075 	.word	0x0800e075
 800e068:	0800e075 	.word	0x0800e075
 800e06c:	0800e075 	.word	0x0800e075

            default:
//                printf("Error [%d] : Unknown error code\r\n", rslt);
                break;
        }
    }
 800e070:	bf00      	nop
 800e072:	e000      	b.n	800e076 <bmm150_error_codes_print_result+0x3a>
                break;
 800e074:	bf00      	nop
}
 800e076:	bf00      	nop
 800e078:	370c      	adds	r7, #12
 800e07a:	46bd      	mov	sp, r7
 800e07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e080:	4770      	bx	lr
 800e082:	bf00      	nop

0800e084 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800e084:	b480      	push	{r7}
 800e086:	b085      	sub	sp, #20
 800e088:	af00      	add	r7, sp, #0
 800e08a:	4603      	mov	r3, r0
 800e08c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800e08e:	2300      	movs	r3, #0
 800e090:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800e092:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e096:	2b84      	cmp	r3, #132	; 0x84
 800e098:	d005      	beq.n	800e0a6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800e09a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	4413      	add	r3, r2
 800e0a2:	3303      	adds	r3, #3
 800e0a4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800e0a6:	68fb      	ldr	r3, [r7, #12]
}
 800e0a8:	4618      	mov	r0, r3
 800e0aa:	3714      	adds	r7, #20
 800e0ac:	46bd      	mov	sp, r7
 800e0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b2:	4770      	bx	lr

0800e0b4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800e0b8:	f000 ff20 	bl	800eefc <vTaskStartScheduler>
  
  return osOK;
 800e0bc:	2300      	movs	r3, #0
}
 800e0be:	4618      	mov	r0, r3
 800e0c0:	bd80      	pop	{r7, pc}

0800e0c2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800e0c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e0c4:	b089      	sub	sp, #36	; 0x24
 800e0c6:	af04      	add	r7, sp, #16
 800e0c8:	6078      	str	r0, [r7, #4]
 800e0ca:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	695b      	ldr	r3, [r3, #20]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d020      	beq.n	800e116 <osThreadCreate+0x54>
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	699b      	ldr	r3, [r3, #24]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d01c      	beq.n	800e116 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	685c      	ldr	r4, [r3, #4]
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	681d      	ldr	r5, [r3, #0]
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	691e      	ldr	r6, [r3, #16]
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800e0ee:	4618      	mov	r0, r3
 800e0f0:	f7ff ffc8 	bl	800e084 <makeFreeRtosPriority>
 800e0f4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	695b      	ldr	r3, [r3, #20]
 800e0fa:	687a      	ldr	r2, [r7, #4]
 800e0fc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e0fe:	9202      	str	r2, [sp, #8]
 800e100:	9301      	str	r3, [sp, #4]
 800e102:	9100      	str	r1, [sp, #0]
 800e104:	683b      	ldr	r3, [r7, #0]
 800e106:	4632      	mov	r2, r6
 800e108:	4629      	mov	r1, r5
 800e10a:	4620      	mov	r0, r4
 800e10c:	f000 fc9e 	bl	800ea4c <xTaskCreateStatic>
 800e110:	4603      	mov	r3, r0
 800e112:	60fb      	str	r3, [r7, #12]
 800e114:	e01c      	b.n	800e150 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	685c      	ldr	r4, [r3, #4]
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e122:	b29e      	uxth	r6, r3
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800e12a:	4618      	mov	r0, r3
 800e12c:	f7ff ffaa 	bl	800e084 <makeFreeRtosPriority>
 800e130:	4602      	mov	r2, r0
 800e132:	f107 030c 	add.w	r3, r7, #12
 800e136:	9301      	str	r3, [sp, #4]
 800e138:	9200      	str	r2, [sp, #0]
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	4632      	mov	r2, r6
 800e13e:	4629      	mov	r1, r5
 800e140:	4620      	mov	r0, r4
 800e142:	f000 fce0 	bl	800eb06 <xTaskCreate>
 800e146:	4603      	mov	r3, r0
 800e148:	2b01      	cmp	r3, #1
 800e14a:	d001      	beq.n	800e150 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800e14c:	2300      	movs	r3, #0
 800e14e:	e000      	b.n	800e152 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800e150:	68fb      	ldr	r3, [r7, #12]
}
 800e152:	4618      	mov	r0, r3
 800e154:	3714      	adds	r7, #20
 800e156:	46bd      	mov	sp, r7
 800e158:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e15a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800e15a:	b580      	push	{r7, lr}
 800e15c:	b084      	sub	sp, #16
 800e15e:	af00      	add	r7, sp, #0
 800e160:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800e162:	687b      	ldr	r3, [r7, #4]
 800e164:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d001      	beq.n	800e170 <osDelay+0x16>
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	e000      	b.n	800e172 <osDelay+0x18>
 800e170:	2301      	movs	r3, #1
 800e172:	4618      	mov	r0, r3
 800e174:	f000 fdfe 	bl	800ed74 <vTaskDelay>
  
  return osOK;
 800e178:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800e17a:	4618      	mov	r0, r3
 800e17c:	3710      	adds	r7, #16
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}

0800e182 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800e182:	b480      	push	{r7}
 800e184:	b083      	sub	sp, #12
 800e186:	af00      	add	r7, sp, #0
 800e188:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	f103 0208 	add.w	r2, r3, #8
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	f04f 32ff 	mov.w	r2, #4294967295
 800e19a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f103 0208 	add.w	r2, r3, #8
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	f103 0208 	add.w	r2, r3, #8
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	2200      	movs	r2, #0
 800e1b4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800e1b6:	bf00      	nop
 800e1b8:	370c      	adds	r7, #12
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c0:	4770      	bx	lr

0800e1c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800e1c2:	b480      	push	{r7}
 800e1c4:	b083      	sub	sp, #12
 800e1c6:	af00      	add	r7, sp, #0
 800e1c8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800e1d0:	bf00      	nop
 800e1d2:	370c      	adds	r7, #12
 800e1d4:	46bd      	mov	sp, r7
 800e1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1da:	4770      	bx	lr

0800e1dc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e1dc:	b480      	push	{r7}
 800e1de:	b085      	sub	sp, #20
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
 800e1e4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	685b      	ldr	r3, [r3, #4]
 800e1ea:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	68fa      	ldr	r2, [r7, #12]
 800e1f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	689a      	ldr	r2, [r3, #8]
 800e1f6:	683b      	ldr	r3, [r7, #0]
 800e1f8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800e1fa:	68fb      	ldr	r3, [r7, #12]
 800e1fc:	689b      	ldr	r3, [r3, #8]
 800e1fe:	683a      	ldr	r2, [r7, #0]
 800e200:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	683a      	ldr	r2, [r7, #0]
 800e206:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	687a      	ldr	r2, [r7, #4]
 800e20c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	1c5a      	adds	r2, r3, #1
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	601a      	str	r2, [r3, #0]
}
 800e218:	bf00      	nop
 800e21a:	3714      	adds	r7, #20
 800e21c:	46bd      	mov	sp, r7
 800e21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e222:	4770      	bx	lr

0800e224 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800e224:	b480      	push	{r7}
 800e226:	b085      	sub	sp, #20
 800e228:	af00      	add	r7, sp, #0
 800e22a:	6078      	str	r0, [r7, #4]
 800e22c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800e234:	68bb      	ldr	r3, [r7, #8]
 800e236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e23a:	d103      	bne.n	800e244 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	691b      	ldr	r3, [r3, #16]
 800e240:	60fb      	str	r3, [r7, #12]
 800e242:	e00c      	b.n	800e25e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	3308      	adds	r3, #8
 800e248:	60fb      	str	r3, [r7, #12]
 800e24a:	e002      	b.n	800e252 <vListInsert+0x2e>
 800e24c:	68fb      	ldr	r3, [r7, #12]
 800e24e:	685b      	ldr	r3, [r3, #4]
 800e250:	60fb      	str	r3, [r7, #12]
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	685b      	ldr	r3, [r3, #4]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	68ba      	ldr	r2, [r7, #8]
 800e25a:	429a      	cmp	r2, r3
 800e25c:	d2f6      	bcs.n	800e24c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800e25e:	68fb      	ldr	r3, [r7, #12]
 800e260:	685a      	ldr	r2, [r3, #4]
 800e262:	683b      	ldr	r3, [r7, #0]
 800e264:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	685b      	ldr	r3, [r3, #4]
 800e26a:	683a      	ldr	r2, [r7, #0]
 800e26c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800e26e:	683b      	ldr	r3, [r7, #0]
 800e270:	68fa      	ldr	r2, [r7, #12]
 800e272:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	683a      	ldr	r2, [r7, #0]
 800e278:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	687a      	ldr	r2, [r7, #4]
 800e27e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	1c5a      	adds	r2, r3, #1
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	601a      	str	r2, [r3, #0]
}
 800e28a:	bf00      	nop
 800e28c:	3714      	adds	r7, #20
 800e28e:	46bd      	mov	sp, r7
 800e290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e294:	4770      	bx	lr

0800e296 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800e296:	b480      	push	{r7}
 800e298:	b085      	sub	sp, #20
 800e29a:	af00      	add	r7, sp, #0
 800e29c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	691b      	ldr	r3, [r3, #16]
 800e2a2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	685b      	ldr	r3, [r3, #4]
 800e2a8:	687a      	ldr	r2, [r7, #4]
 800e2aa:	6892      	ldr	r2, [r2, #8]
 800e2ac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	689b      	ldr	r3, [r3, #8]
 800e2b2:	687a      	ldr	r2, [r7, #4]
 800e2b4:	6852      	ldr	r2, [r2, #4]
 800e2b6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	685b      	ldr	r3, [r3, #4]
 800e2bc:	687a      	ldr	r2, [r7, #4]
 800e2be:	429a      	cmp	r2, r3
 800e2c0:	d103      	bne.n	800e2ca <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	689a      	ldr	r2, [r3, #8]
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	2200      	movs	r2, #0
 800e2ce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	1e5a      	subs	r2, r3, #1
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	681b      	ldr	r3, [r3, #0]
}
 800e2de:	4618      	mov	r0, r3
 800e2e0:	3714      	adds	r7, #20
 800e2e2:	46bd      	mov	sp, r7
 800e2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e8:	4770      	bx	lr
	...

0800e2ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	b084      	sub	sp, #16
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	6078      	str	r0, [r7, #4]
 800e2f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d10a      	bne.n	800e316 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e304:	f383 8811 	msr	BASEPRI, r3
 800e308:	f3bf 8f6f 	isb	sy
 800e30c:	f3bf 8f4f 	dsb	sy
 800e310:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e312:	bf00      	nop
 800e314:	e7fe      	b.n	800e314 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800e316:	f001 fc25 	bl	800fb64 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e31a:	68fb      	ldr	r3, [r7, #12]
 800e31c:	681a      	ldr	r2, [r3, #0]
 800e31e:	68fb      	ldr	r3, [r7, #12]
 800e320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e322:	68f9      	ldr	r1, [r7, #12]
 800e324:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e326:	fb01 f303 	mul.w	r3, r1, r3
 800e32a:	441a      	add	r2, r3
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	2200      	movs	r2, #0
 800e334:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	681a      	ldr	r2, [r3, #0]
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	681a      	ldr	r2, [r3, #0]
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e346:	3b01      	subs	r3, #1
 800e348:	68f9      	ldr	r1, [r7, #12]
 800e34a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800e34c:	fb01 f303 	mul.w	r3, r1, r3
 800e350:	441a      	add	r2, r3
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	22ff      	movs	r2, #255	; 0xff
 800e35a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	22ff      	movs	r2, #255	; 0xff
 800e362:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800e366:	683b      	ldr	r3, [r7, #0]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d114      	bne.n	800e396 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	691b      	ldr	r3, [r3, #16]
 800e370:	2b00      	cmp	r3, #0
 800e372:	d01a      	beq.n	800e3aa <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e374:	68fb      	ldr	r3, [r7, #12]
 800e376:	3310      	adds	r3, #16
 800e378:	4618      	mov	r0, r3
 800e37a:	f001 f801 	bl	800f380 <xTaskRemoveFromEventList>
 800e37e:	4603      	mov	r3, r0
 800e380:	2b00      	cmp	r3, #0
 800e382:	d012      	beq.n	800e3aa <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800e384:	4b0c      	ldr	r3, [pc, #48]	; (800e3b8 <xQueueGenericReset+0xcc>)
 800e386:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e38a:	601a      	str	r2, [r3, #0]
 800e38c:	f3bf 8f4f 	dsb	sy
 800e390:	f3bf 8f6f 	isb	sy
 800e394:	e009      	b.n	800e3aa <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	3310      	adds	r3, #16
 800e39a:	4618      	mov	r0, r3
 800e39c:	f7ff fef1 	bl	800e182 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	3324      	adds	r3, #36	; 0x24
 800e3a4:	4618      	mov	r0, r3
 800e3a6:	f7ff feec 	bl	800e182 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800e3aa:	f001 fc0b 	bl	800fbc4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800e3ae:	2301      	movs	r3, #1
}
 800e3b0:	4618      	mov	r0, r3
 800e3b2:	3710      	adds	r7, #16
 800e3b4:	46bd      	mov	sp, r7
 800e3b6:	bd80      	pop	{r7, pc}
 800e3b8:	e000ed04 	.word	0xe000ed04

0800e3bc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b08a      	sub	sp, #40	; 0x28
 800e3c0:	af02      	add	r7, sp, #8
 800e3c2:	60f8      	str	r0, [r7, #12]
 800e3c4:	60b9      	str	r1, [r7, #8]
 800e3c6:	4613      	mov	r3, r2
 800e3c8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	2b00      	cmp	r3, #0
 800e3ce:	d10a      	bne.n	800e3e6 <xQueueGenericCreate+0x2a>
	__asm volatile
 800e3d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3d4:	f383 8811 	msr	BASEPRI, r3
 800e3d8:	f3bf 8f6f 	isb	sy
 800e3dc:	f3bf 8f4f 	dsb	sy
 800e3e0:	613b      	str	r3, [r7, #16]
}
 800e3e2:	bf00      	nop
 800e3e4:	e7fe      	b.n	800e3e4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	68ba      	ldr	r2, [r7, #8]
 800e3ea:	fb02 f303 	mul.w	r3, r2, r3
 800e3ee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800e3f0:	69fb      	ldr	r3, [r7, #28]
 800e3f2:	3348      	adds	r3, #72	; 0x48
 800e3f4:	4618      	mov	r0, r3
 800e3f6:	f001 fc97 	bl	800fd28 <pvPortMalloc>
 800e3fa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800e3fc:	69bb      	ldr	r3, [r7, #24]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d011      	beq.n	800e426 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800e402:	69bb      	ldr	r3, [r7, #24]
 800e404:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800e406:	697b      	ldr	r3, [r7, #20]
 800e408:	3348      	adds	r3, #72	; 0x48
 800e40a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800e40c:	69bb      	ldr	r3, [r7, #24]
 800e40e:	2200      	movs	r2, #0
 800e410:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e414:	79fa      	ldrb	r2, [r7, #7]
 800e416:	69bb      	ldr	r3, [r7, #24]
 800e418:	9300      	str	r3, [sp, #0]
 800e41a:	4613      	mov	r3, r2
 800e41c:	697a      	ldr	r2, [r7, #20]
 800e41e:	68b9      	ldr	r1, [r7, #8]
 800e420:	68f8      	ldr	r0, [r7, #12]
 800e422:	f000 f805 	bl	800e430 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e426:	69bb      	ldr	r3, [r7, #24]
	}
 800e428:	4618      	mov	r0, r3
 800e42a:	3720      	adds	r7, #32
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}

0800e430 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b084      	sub	sp, #16
 800e434:	af00      	add	r7, sp, #0
 800e436:	60f8      	str	r0, [r7, #12]
 800e438:	60b9      	str	r1, [r7, #8]
 800e43a:	607a      	str	r2, [r7, #4]
 800e43c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e43e:	68bb      	ldr	r3, [r7, #8]
 800e440:	2b00      	cmp	r3, #0
 800e442:	d103      	bne.n	800e44c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e444:	69bb      	ldr	r3, [r7, #24]
 800e446:	69ba      	ldr	r2, [r7, #24]
 800e448:	601a      	str	r2, [r3, #0]
 800e44a:	e002      	b.n	800e452 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e44c:	69bb      	ldr	r3, [r7, #24]
 800e44e:	687a      	ldr	r2, [r7, #4]
 800e450:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e452:	69bb      	ldr	r3, [r7, #24]
 800e454:	68fa      	ldr	r2, [r7, #12]
 800e456:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e458:	69bb      	ldr	r3, [r7, #24]
 800e45a:	68ba      	ldr	r2, [r7, #8]
 800e45c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e45e:	2101      	movs	r1, #1
 800e460:	69b8      	ldr	r0, [r7, #24]
 800e462:	f7ff ff43 	bl	800e2ec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e466:	bf00      	nop
 800e468:	3710      	adds	r7, #16
 800e46a:	46bd      	mov	sp, r7
 800e46c:	bd80      	pop	{r7, pc}
	...

0800e470 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e470:	b580      	push	{r7, lr}
 800e472:	b08e      	sub	sp, #56	; 0x38
 800e474:	af00      	add	r7, sp, #0
 800e476:	60f8      	str	r0, [r7, #12]
 800e478:	60b9      	str	r1, [r7, #8]
 800e47a:	607a      	str	r2, [r7, #4]
 800e47c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e47e:	2300      	movs	r3, #0
 800e480:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d10a      	bne.n	800e4a2 <xQueueGenericSend+0x32>
	__asm volatile
 800e48c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e490:	f383 8811 	msr	BASEPRI, r3
 800e494:	f3bf 8f6f 	isb	sy
 800e498:	f3bf 8f4f 	dsb	sy
 800e49c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e49e:	bf00      	nop
 800e4a0:	e7fe      	b.n	800e4a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e4a2:	68bb      	ldr	r3, [r7, #8]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d103      	bne.n	800e4b0 <xQueueGenericSend+0x40>
 800e4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e4ac:	2b00      	cmp	r3, #0
 800e4ae:	d101      	bne.n	800e4b4 <xQueueGenericSend+0x44>
 800e4b0:	2301      	movs	r3, #1
 800e4b2:	e000      	b.n	800e4b6 <xQueueGenericSend+0x46>
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d10a      	bne.n	800e4d0 <xQueueGenericSend+0x60>
	__asm volatile
 800e4ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4be:	f383 8811 	msr	BASEPRI, r3
 800e4c2:	f3bf 8f6f 	isb	sy
 800e4c6:	f3bf 8f4f 	dsb	sy
 800e4ca:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e4cc:	bf00      	nop
 800e4ce:	e7fe      	b.n	800e4ce <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e4d0:	683b      	ldr	r3, [r7, #0]
 800e4d2:	2b02      	cmp	r3, #2
 800e4d4:	d103      	bne.n	800e4de <xQueueGenericSend+0x6e>
 800e4d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e4d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e4da:	2b01      	cmp	r3, #1
 800e4dc:	d101      	bne.n	800e4e2 <xQueueGenericSend+0x72>
 800e4de:	2301      	movs	r3, #1
 800e4e0:	e000      	b.n	800e4e4 <xQueueGenericSend+0x74>
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d10a      	bne.n	800e4fe <xQueueGenericSend+0x8e>
	__asm volatile
 800e4e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4ec:	f383 8811 	msr	BASEPRI, r3
 800e4f0:	f3bf 8f6f 	isb	sy
 800e4f4:	f3bf 8f4f 	dsb	sy
 800e4f8:	623b      	str	r3, [r7, #32]
}
 800e4fa:	bf00      	nop
 800e4fc:	e7fe      	b.n	800e4fc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e4fe:	f001 f8fb 	bl	800f6f8 <xTaskGetSchedulerState>
 800e502:	4603      	mov	r3, r0
 800e504:	2b00      	cmp	r3, #0
 800e506:	d102      	bne.n	800e50e <xQueueGenericSend+0x9e>
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d101      	bne.n	800e512 <xQueueGenericSend+0xa2>
 800e50e:	2301      	movs	r3, #1
 800e510:	e000      	b.n	800e514 <xQueueGenericSend+0xa4>
 800e512:	2300      	movs	r3, #0
 800e514:	2b00      	cmp	r3, #0
 800e516:	d10a      	bne.n	800e52e <xQueueGenericSend+0xbe>
	__asm volatile
 800e518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e51c:	f383 8811 	msr	BASEPRI, r3
 800e520:	f3bf 8f6f 	isb	sy
 800e524:	f3bf 8f4f 	dsb	sy
 800e528:	61fb      	str	r3, [r7, #28]
}
 800e52a:	bf00      	nop
 800e52c:	e7fe      	b.n	800e52c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e52e:	f001 fb19 	bl	800fb64 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e534:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e53a:	429a      	cmp	r2, r3
 800e53c:	d302      	bcc.n	800e544 <xQueueGenericSend+0xd4>
 800e53e:	683b      	ldr	r3, [r7, #0]
 800e540:	2b02      	cmp	r3, #2
 800e542:	d129      	bne.n	800e598 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e544:	683a      	ldr	r2, [r7, #0]
 800e546:	68b9      	ldr	r1, [r7, #8]
 800e548:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e54a:	f000 f96f 	bl	800e82c <prvCopyDataToQueue>
 800e54e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e554:	2b00      	cmp	r3, #0
 800e556:	d010      	beq.n	800e57a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e55a:	3324      	adds	r3, #36	; 0x24
 800e55c:	4618      	mov	r0, r3
 800e55e:	f000 ff0f 	bl	800f380 <xTaskRemoveFromEventList>
 800e562:	4603      	mov	r3, r0
 800e564:	2b00      	cmp	r3, #0
 800e566:	d013      	beq.n	800e590 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e568:	4b3f      	ldr	r3, [pc, #252]	; (800e668 <xQueueGenericSend+0x1f8>)
 800e56a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e56e:	601a      	str	r2, [r3, #0]
 800e570:	f3bf 8f4f 	dsb	sy
 800e574:	f3bf 8f6f 	isb	sy
 800e578:	e00a      	b.n	800e590 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e57a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d007      	beq.n	800e590 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e580:	4b39      	ldr	r3, [pc, #228]	; (800e668 <xQueueGenericSend+0x1f8>)
 800e582:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e586:	601a      	str	r2, [r3, #0]
 800e588:	f3bf 8f4f 	dsb	sy
 800e58c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e590:	f001 fb18 	bl	800fbc4 <vPortExitCritical>
				return pdPASS;
 800e594:	2301      	movs	r3, #1
 800e596:	e063      	b.n	800e660 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e598:	687b      	ldr	r3, [r7, #4]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d103      	bne.n	800e5a6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e59e:	f001 fb11 	bl	800fbc4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	e05c      	b.n	800e660 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e5a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d106      	bne.n	800e5ba <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e5ac:	f107 0314 	add.w	r3, r7, #20
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	f000 ff47 	bl	800f444 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e5b6:	2301      	movs	r3, #1
 800e5b8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e5ba:	f001 fb03 	bl	800fbc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e5be:	f000 fcfd 	bl	800efbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e5c2:	f001 facf 	bl	800fb64 <vPortEnterCritical>
 800e5c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e5cc:	b25b      	sxtb	r3, r3
 800e5ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5d2:	d103      	bne.n	800e5dc <xQueueGenericSend+0x16c>
 800e5d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5d6:	2200      	movs	r2, #0
 800e5d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e5dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e5e2:	b25b      	sxtb	r3, r3
 800e5e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5e8:	d103      	bne.n	800e5f2 <xQueueGenericSend+0x182>
 800e5ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e5f2:	f001 fae7 	bl	800fbc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e5f6:	1d3a      	adds	r2, r7, #4
 800e5f8:	f107 0314 	add.w	r3, r7, #20
 800e5fc:	4611      	mov	r1, r2
 800e5fe:	4618      	mov	r0, r3
 800e600:	f000 ff36 	bl	800f470 <xTaskCheckForTimeOut>
 800e604:	4603      	mov	r3, r0
 800e606:	2b00      	cmp	r3, #0
 800e608:	d124      	bne.n	800e654 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e60a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e60c:	f000 fa06 	bl	800ea1c <prvIsQueueFull>
 800e610:	4603      	mov	r3, r0
 800e612:	2b00      	cmp	r3, #0
 800e614:	d018      	beq.n	800e648 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e618:	3310      	adds	r3, #16
 800e61a:	687a      	ldr	r2, [r7, #4]
 800e61c:	4611      	mov	r1, r2
 800e61e:	4618      	mov	r0, r3
 800e620:	f000 fe8a 	bl	800f338 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e624:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e626:	f000 f991 	bl	800e94c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e62a:	f000 fcd5 	bl	800efd8 <xTaskResumeAll>
 800e62e:	4603      	mov	r3, r0
 800e630:	2b00      	cmp	r3, #0
 800e632:	f47f af7c 	bne.w	800e52e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800e636:	4b0c      	ldr	r3, [pc, #48]	; (800e668 <xQueueGenericSend+0x1f8>)
 800e638:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e63c:	601a      	str	r2, [r3, #0]
 800e63e:	f3bf 8f4f 	dsb	sy
 800e642:	f3bf 8f6f 	isb	sy
 800e646:	e772      	b.n	800e52e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e648:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e64a:	f000 f97f 	bl	800e94c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e64e:	f000 fcc3 	bl	800efd8 <xTaskResumeAll>
 800e652:	e76c      	b.n	800e52e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e654:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e656:	f000 f979 	bl	800e94c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e65a:	f000 fcbd 	bl	800efd8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e65e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e660:	4618      	mov	r0, r3
 800e662:	3738      	adds	r7, #56	; 0x38
 800e664:	46bd      	mov	sp, r7
 800e666:	bd80      	pop	{r7, pc}
 800e668:	e000ed04 	.word	0xe000ed04

0800e66c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b08c      	sub	sp, #48	; 0x30
 800e670:	af00      	add	r7, sp, #0
 800e672:	60f8      	str	r0, [r7, #12]
 800e674:	60b9      	str	r1, [r7, #8]
 800e676:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e678:	2300      	movs	r3, #0
 800e67a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e682:	2b00      	cmp	r3, #0
 800e684:	d10a      	bne.n	800e69c <xQueueReceive+0x30>
	__asm volatile
 800e686:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e68a:	f383 8811 	msr	BASEPRI, r3
 800e68e:	f3bf 8f6f 	isb	sy
 800e692:	f3bf 8f4f 	dsb	sy
 800e696:	623b      	str	r3, [r7, #32]
}
 800e698:	bf00      	nop
 800e69a:	e7fe      	b.n	800e69a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e69c:	68bb      	ldr	r3, [r7, #8]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d103      	bne.n	800e6aa <xQueueReceive+0x3e>
 800e6a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d101      	bne.n	800e6ae <xQueueReceive+0x42>
 800e6aa:	2301      	movs	r3, #1
 800e6ac:	e000      	b.n	800e6b0 <xQueueReceive+0x44>
 800e6ae:	2300      	movs	r3, #0
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d10a      	bne.n	800e6ca <xQueueReceive+0x5e>
	__asm volatile
 800e6b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6b8:	f383 8811 	msr	BASEPRI, r3
 800e6bc:	f3bf 8f6f 	isb	sy
 800e6c0:	f3bf 8f4f 	dsb	sy
 800e6c4:	61fb      	str	r3, [r7, #28]
}
 800e6c6:	bf00      	nop
 800e6c8:	e7fe      	b.n	800e6c8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e6ca:	f001 f815 	bl	800f6f8 <xTaskGetSchedulerState>
 800e6ce:	4603      	mov	r3, r0
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	d102      	bne.n	800e6da <xQueueReceive+0x6e>
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d101      	bne.n	800e6de <xQueueReceive+0x72>
 800e6da:	2301      	movs	r3, #1
 800e6dc:	e000      	b.n	800e6e0 <xQueueReceive+0x74>
 800e6de:	2300      	movs	r3, #0
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d10a      	bne.n	800e6fa <xQueueReceive+0x8e>
	__asm volatile
 800e6e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6e8:	f383 8811 	msr	BASEPRI, r3
 800e6ec:	f3bf 8f6f 	isb	sy
 800e6f0:	f3bf 8f4f 	dsb	sy
 800e6f4:	61bb      	str	r3, [r7, #24]
}
 800e6f6:	bf00      	nop
 800e6f8:	e7fe      	b.n	800e6f8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e6fa:	f001 fa33 	bl	800fb64 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e6fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e702:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e706:	2b00      	cmp	r3, #0
 800e708:	d01f      	beq.n	800e74a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e70a:	68b9      	ldr	r1, [r7, #8]
 800e70c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e70e:	f000 f8f7 	bl	800e900 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e714:	1e5a      	subs	r2, r3, #1
 800e716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e718:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e71a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e71c:	691b      	ldr	r3, [r3, #16]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d00f      	beq.n	800e742 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e724:	3310      	adds	r3, #16
 800e726:	4618      	mov	r0, r3
 800e728:	f000 fe2a 	bl	800f380 <xTaskRemoveFromEventList>
 800e72c:	4603      	mov	r3, r0
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d007      	beq.n	800e742 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e732:	4b3d      	ldr	r3, [pc, #244]	; (800e828 <xQueueReceive+0x1bc>)
 800e734:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e738:	601a      	str	r2, [r3, #0]
 800e73a:	f3bf 8f4f 	dsb	sy
 800e73e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e742:	f001 fa3f 	bl	800fbc4 <vPortExitCritical>
				return pdPASS;
 800e746:	2301      	movs	r3, #1
 800e748:	e069      	b.n	800e81e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e74a:	687b      	ldr	r3, [r7, #4]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d103      	bne.n	800e758 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e750:	f001 fa38 	bl	800fbc4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e754:	2300      	movs	r3, #0
 800e756:	e062      	b.n	800e81e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d106      	bne.n	800e76c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e75e:	f107 0310 	add.w	r3, r7, #16
 800e762:	4618      	mov	r0, r3
 800e764:	f000 fe6e 	bl	800f444 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e768:	2301      	movs	r3, #1
 800e76a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e76c:	f001 fa2a 	bl	800fbc4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e770:	f000 fc24 	bl	800efbc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e774:	f001 f9f6 	bl	800fb64 <vPortEnterCritical>
 800e778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e77a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e77e:	b25b      	sxtb	r3, r3
 800e780:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e784:	d103      	bne.n	800e78e <xQueueReceive+0x122>
 800e786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e788:	2200      	movs	r2, #0
 800e78a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e790:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e794:	b25b      	sxtb	r3, r3
 800e796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e79a:	d103      	bne.n	800e7a4 <xQueueReceive+0x138>
 800e79c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e79e:	2200      	movs	r2, #0
 800e7a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e7a4:	f001 fa0e 	bl	800fbc4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e7a8:	1d3a      	adds	r2, r7, #4
 800e7aa:	f107 0310 	add.w	r3, r7, #16
 800e7ae:	4611      	mov	r1, r2
 800e7b0:	4618      	mov	r0, r3
 800e7b2:	f000 fe5d 	bl	800f470 <xTaskCheckForTimeOut>
 800e7b6:	4603      	mov	r3, r0
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d123      	bne.n	800e804 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e7bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e7be:	f000 f917 	bl	800e9f0 <prvIsQueueEmpty>
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	d017      	beq.n	800e7f8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e7c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7ca:	3324      	adds	r3, #36	; 0x24
 800e7cc:	687a      	ldr	r2, [r7, #4]
 800e7ce:	4611      	mov	r1, r2
 800e7d0:	4618      	mov	r0, r3
 800e7d2:	f000 fdb1 	bl	800f338 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e7d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e7d8:	f000 f8b8 	bl	800e94c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e7dc:	f000 fbfc 	bl	800efd8 <xTaskResumeAll>
 800e7e0:	4603      	mov	r3, r0
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d189      	bne.n	800e6fa <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800e7e6:	4b10      	ldr	r3, [pc, #64]	; (800e828 <xQueueReceive+0x1bc>)
 800e7e8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e7ec:	601a      	str	r2, [r3, #0]
 800e7ee:	f3bf 8f4f 	dsb	sy
 800e7f2:	f3bf 8f6f 	isb	sy
 800e7f6:	e780      	b.n	800e6fa <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e7f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e7fa:	f000 f8a7 	bl	800e94c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e7fe:	f000 fbeb 	bl	800efd8 <xTaskResumeAll>
 800e802:	e77a      	b.n	800e6fa <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e804:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e806:	f000 f8a1 	bl	800e94c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e80a:	f000 fbe5 	bl	800efd8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e80e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e810:	f000 f8ee 	bl	800e9f0 <prvIsQueueEmpty>
 800e814:	4603      	mov	r3, r0
 800e816:	2b00      	cmp	r3, #0
 800e818:	f43f af6f 	beq.w	800e6fa <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e81c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e81e:	4618      	mov	r0, r3
 800e820:	3730      	adds	r7, #48	; 0x30
 800e822:	46bd      	mov	sp, r7
 800e824:	bd80      	pop	{r7, pc}
 800e826:	bf00      	nop
 800e828:	e000ed04 	.word	0xe000ed04

0800e82c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b086      	sub	sp, #24
 800e830:	af00      	add	r7, sp, #0
 800e832:	60f8      	str	r0, [r7, #12]
 800e834:	60b9      	str	r1, [r7, #8]
 800e836:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e838:	2300      	movs	r3, #0
 800e83a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e840:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e846:	2b00      	cmp	r3, #0
 800e848:	d10d      	bne.n	800e866 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d14d      	bne.n	800e8ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	689b      	ldr	r3, [r3, #8]
 800e856:	4618      	mov	r0, r3
 800e858:	f000 ff6c 	bl	800f734 <xTaskPriorityDisinherit>
 800e85c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	2200      	movs	r2, #0
 800e862:	609a      	str	r2, [r3, #8]
 800e864:	e043      	b.n	800e8ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d119      	bne.n	800e8a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e86c:	68fb      	ldr	r3, [r7, #12]
 800e86e:	6858      	ldr	r0, [r3, #4]
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e874:	461a      	mov	r2, r3
 800e876:	68b9      	ldr	r1, [r7, #8]
 800e878:	f001 fc6a 	bl	8010150 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e87c:	68fb      	ldr	r3, [r7, #12]
 800e87e:	685a      	ldr	r2, [r3, #4]
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e884:	441a      	add	r2, r3
 800e886:	68fb      	ldr	r3, [r7, #12]
 800e888:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e88a:	68fb      	ldr	r3, [r7, #12]
 800e88c:	685a      	ldr	r2, [r3, #4]
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	689b      	ldr	r3, [r3, #8]
 800e892:	429a      	cmp	r2, r3
 800e894:	d32b      	bcc.n	800e8ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e896:	68fb      	ldr	r3, [r7, #12]
 800e898:	681a      	ldr	r2, [r3, #0]
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	605a      	str	r2, [r3, #4]
 800e89e:	e026      	b.n	800e8ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	68d8      	ldr	r0, [r3, #12]
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8a8:	461a      	mov	r2, r3
 800e8aa:	68b9      	ldr	r1, [r7, #8]
 800e8ac:	f001 fc50 	bl	8010150 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	68da      	ldr	r2, [r3, #12]
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8b8:	425b      	negs	r3, r3
 800e8ba:	441a      	add	r2, r3
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	68da      	ldr	r2, [r3, #12]
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	429a      	cmp	r2, r3
 800e8ca:	d207      	bcs.n	800e8dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	689a      	ldr	r2, [r3, #8]
 800e8d0:	68fb      	ldr	r3, [r7, #12]
 800e8d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8d4:	425b      	negs	r3, r3
 800e8d6:	441a      	add	r2, r3
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	2b02      	cmp	r3, #2
 800e8e0:	d105      	bne.n	800e8ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e8e2:	693b      	ldr	r3, [r7, #16]
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d002      	beq.n	800e8ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e8e8:	693b      	ldr	r3, [r7, #16]
 800e8ea:	3b01      	subs	r3, #1
 800e8ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e8ee:	693b      	ldr	r3, [r7, #16]
 800e8f0:	1c5a      	adds	r2, r3, #1
 800e8f2:	68fb      	ldr	r3, [r7, #12]
 800e8f4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e8f6:	697b      	ldr	r3, [r7, #20]
}
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	3718      	adds	r7, #24
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	bd80      	pop	{r7, pc}

0800e900 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e900:	b580      	push	{r7, lr}
 800e902:	b082      	sub	sp, #8
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
 800e908:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e90e:	2b00      	cmp	r3, #0
 800e910:	d018      	beq.n	800e944 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	68da      	ldr	r2, [r3, #12]
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e91a:	441a      	add	r2, r3
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	68da      	ldr	r2, [r3, #12]
 800e924:	687b      	ldr	r3, [r7, #4]
 800e926:	689b      	ldr	r3, [r3, #8]
 800e928:	429a      	cmp	r2, r3
 800e92a:	d303      	bcc.n	800e934 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	681a      	ldr	r2, [r3, #0]
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	68d9      	ldr	r1, [r3, #12]
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e93c:	461a      	mov	r2, r3
 800e93e:	6838      	ldr	r0, [r7, #0]
 800e940:	f001 fc06 	bl	8010150 <memcpy>
	}
}
 800e944:	bf00      	nop
 800e946:	3708      	adds	r7, #8
 800e948:	46bd      	mov	sp, r7
 800e94a:	bd80      	pop	{r7, pc}

0800e94c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e94c:	b580      	push	{r7, lr}
 800e94e:	b084      	sub	sp, #16
 800e950:	af00      	add	r7, sp, #0
 800e952:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e954:	f001 f906 	bl	800fb64 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e95e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e960:	e011      	b.n	800e986 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e966:	2b00      	cmp	r3, #0
 800e968:	d012      	beq.n	800e990 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	3324      	adds	r3, #36	; 0x24
 800e96e:	4618      	mov	r0, r3
 800e970:	f000 fd06 	bl	800f380 <xTaskRemoveFromEventList>
 800e974:	4603      	mov	r3, r0
 800e976:	2b00      	cmp	r3, #0
 800e978:	d001      	beq.n	800e97e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e97a:	f000 fddb 	bl	800f534 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e97e:	7bfb      	ldrb	r3, [r7, #15]
 800e980:	3b01      	subs	r3, #1
 800e982:	b2db      	uxtb	r3, r3
 800e984:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e986:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	dce9      	bgt.n	800e962 <prvUnlockQueue+0x16>
 800e98e:	e000      	b.n	800e992 <prvUnlockQueue+0x46>
					break;
 800e990:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	22ff      	movs	r2, #255	; 0xff
 800e996:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e99a:	f001 f913 	bl	800fbc4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e99e:	f001 f8e1 	bl	800fb64 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e9a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e9aa:	e011      	b.n	800e9d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	691b      	ldr	r3, [r3, #16]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d012      	beq.n	800e9da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e9b4:	687b      	ldr	r3, [r7, #4]
 800e9b6:	3310      	adds	r3, #16
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	f000 fce1 	bl	800f380 <xTaskRemoveFromEventList>
 800e9be:	4603      	mov	r3, r0
 800e9c0:	2b00      	cmp	r3, #0
 800e9c2:	d001      	beq.n	800e9c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e9c4:	f000 fdb6 	bl	800f534 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e9c8:	7bbb      	ldrb	r3, [r7, #14]
 800e9ca:	3b01      	subs	r3, #1
 800e9cc:	b2db      	uxtb	r3, r3
 800e9ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e9d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	dce9      	bgt.n	800e9ac <prvUnlockQueue+0x60>
 800e9d8:	e000      	b.n	800e9dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e9da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	22ff      	movs	r2, #255	; 0xff
 800e9e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e9e4:	f001 f8ee 	bl	800fbc4 <vPortExitCritical>
}
 800e9e8:	bf00      	nop
 800e9ea:	3710      	adds	r7, #16
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	bd80      	pop	{r7, pc}

0800e9f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	b084      	sub	sp, #16
 800e9f4:	af00      	add	r7, sp, #0
 800e9f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e9f8:	f001 f8b4 	bl	800fb64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	d102      	bne.n	800ea0a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ea04:	2301      	movs	r3, #1
 800ea06:	60fb      	str	r3, [r7, #12]
 800ea08:	e001      	b.n	800ea0e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ea0e:	f001 f8d9 	bl	800fbc4 <vPortExitCritical>

	return xReturn;
 800ea12:	68fb      	ldr	r3, [r7, #12]
}
 800ea14:	4618      	mov	r0, r3
 800ea16:	3710      	adds	r7, #16
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	bd80      	pop	{r7, pc}

0800ea1c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ea1c:	b580      	push	{r7, lr}
 800ea1e:	b084      	sub	sp, #16
 800ea20:	af00      	add	r7, sp, #0
 800ea22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ea24:	f001 f89e 	bl	800fb64 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea30:	429a      	cmp	r2, r3
 800ea32:	d102      	bne.n	800ea3a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ea34:	2301      	movs	r3, #1
 800ea36:	60fb      	str	r3, [r7, #12]
 800ea38:	e001      	b.n	800ea3e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ea3e:	f001 f8c1 	bl	800fbc4 <vPortExitCritical>

	return xReturn;
 800ea42:	68fb      	ldr	r3, [r7, #12]
}
 800ea44:	4618      	mov	r0, r3
 800ea46:	3710      	adds	r7, #16
 800ea48:	46bd      	mov	sp, r7
 800ea4a:	bd80      	pop	{r7, pc}

0800ea4c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b08e      	sub	sp, #56	; 0x38
 800ea50:	af04      	add	r7, sp, #16
 800ea52:	60f8      	str	r0, [r7, #12]
 800ea54:	60b9      	str	r1, [r7, #8]
 800ea56:	607a      	str	r2, [r7, #4]
 800ea58:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ea5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ea5c:	2b00      	cmp	r3, #0
 800ea5e:	d10a      	bne.n	800ea76 <xTaskCreateStatic+0x2a>
	__asm volatile
 800ea60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea64:	f383 8811 	msr	BASEPRI, r3
 800ea68:	f3bf 8f6f 	isb	sy
 800ea6c:	f3bf 8f4f 	dsb	sy
 800ea70:	623b      	str	r3, [r7, #32]
}
 800ea72:	bf00      	nop
 800ea74:	e7fe      	b.n	800ea74 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ea76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d10a      	bne.n	800ea92 <xTaskCreateStatic+0x46>
	__asm volatile
 800ea7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea80:	f383 8811 	msr	BASEPRI, r3
 800ea84:	f3bf 8f6f 	isb	sy
 800ea88:	f3bf 8f4f 	dsb	sy
 800ea8c:	61fb      	str	r3, [r7, #28]
}
 800ea8e:	bf00      	nop
 800ea90:	e7fe      	b.n	800ea90 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ea92:	2354      	movs	r3, #84	; 0x54
 800ea94:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ea96:	693b      	ldr	r3, [r7, #16]
 800ea98:	2b54      	cmp	r3, #84	; 0x54
 800ea9a:	d00a      	beq.n	800eab2 <xTaskCreateStatic+0x66>
	__asm volatile
 800ea9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaa0:	f383 8811 	msr	BASEPRI, r3
 800eaa4:	f3bf 8f6f 	isb	sy
 800eaa8:	f3bf 8f4f 	dsb	sy
 800eaac:	61bb      	str	r3, [r7, #24]
}
 800eaae:	bf00      	nop
 800eab0:	e7fe      	b.n	800eab0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800eab2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800eab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eab6:	2b00      	cmp	r3, #0
 800eab8:	d01e      	beq.n	800eaf8 <xTaskCreateStatic+0xac>
 800eaba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d01b      	beq.n	800eaf8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800eac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800eac2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800eac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eac6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800eac8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800eaca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eacc:	2202      	movs	r2, #2
 800eace:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ead2:	2300      	movs	r3, #0
 800ead4:	9303      	str	r3, [sp, #12]
 800ead6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ead8:	9302      	str	r3, [sp, #8]
 800eada:	f107 0314 	add.w	r3, r7, #20
 800eade:	9301      	str	r3, [sp, #4]
 800eae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eae2:	9300      	str	r3, [sp, #0]
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	687a      	ldr	r2, [r7, #4]
 800eae8:	68b9      	ldr	r1, [r7, #8]
 800eaea:	68f8      	ldr	r0, [r7, #12]
 800eaec:	f000 f850 	bl	800eb90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800eaf0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800eaf2:	f000 f8d5 	bl	800eca0 <prvAddNewTaskToReadyList>
 800eaf6:	e001      	b.n	800eafc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800eaf8:	2300      	movs	r3, #0
 800eafa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800eafc:	697b      	ldr	r3, [r7, #20]
	}
 800eafe:	4618      	mov	r0, r3
 800eb00:	3728      	adds	r7, #40	; 0x28
 800eb02:	46bd      	mov	sp, r7
 800eb04:	bd80      	pop	{r7, pc}

0800eb06 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800eb06:	b580      	push	{r7, lr}
 800eb08:	b08c      	sub	sp, #48	; 0x30
 800eb0a:	af04      	add	r7, sp, #16
 800eb0c:	60f8      	str	r0, [r7, #12]
 800eb0e:	60b9      	str	r1, [r7, #8]
 800eb10:	603b      	str	r3, [r7, #0]
 800eb12:	4613      	mov	r3, r2
 800eb14:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800eb16:	88fb      	ldrh	r3, [r7, #6]
 800eb18:	009b      	lsls	r3, r3, #2
 800eb1a:	4618      	mov	r0, r3
 800eb1c:	f001 f904 	bl	800fd28 <pvPortMalloc>
 800eb20:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800eb22:	697b      	ldr	r3, [r7, #20]
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	d00e      	beq.n	800eb46 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800eb28:	2054      	movs	r0, #84	; 0x54
 800eb2a:	f001 f8fd 	bl	800fd28 <pvPortMalloc>
 800eb2e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800eb30:	69fb      	ldr	r3, [r7, #28]
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d003      	beq.n	800eb3e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800eb36:	69fb      	ldr	r3, [r7, #28]
 800eb38:	697a      	ldr	r2, [r7, #20]
 800eb3a:	631a      	str	r2, [r3, #48]	; 0x30
 800eb3c:	e005      	b.n	800eb4a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800eb3e:	6978      	ldr	r0, [r7, #20]
 800eb40:	f001 f9be 	bl	800fec0 <vPortFree>
 800eb44:	e001      	b.n	800eb4a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800eb46:	2300      	movs	r3, #0
 800eb48:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800eb4a:	69fb      	ldr	r3, [r7, #28]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d017      	beq.n	800eb80 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800eb50:	69fb      	ldr	r3, [r7, #28]
 800eb52:	2200      	movs	r2, #0
 800eb54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800eb58:	88fa      	ldrh	r2, [r7, #6]
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	9303      	str	r3, [sp, #12]
 800eb5e:	69fb      	ldr	r3, [r7, #28]
 800eb60:	9302      	str	r3, [sp, #8]
 800eb62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb64:	9301      	str	r3, [sp, #4]
 800eb66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb68:	9300      	str	r3, [sp, #0]
 800eb6a:	683b      	ldr	r3, [r7, #0]
 800eb6c:	68b9      	ldr	r1, [r7, #8]
 800eb6e:	68f8      	ldr	r0, [r7, #12]
 800eb70:	f000 f80e 	bl	800eb90 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800eb74:	69f8      	ldr	r0, [r7, #28]
 800eb76:	f000 f893 	bl	800eca0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800eb7a:	2301      	movs	r3, #1
 800eb7c:	61bb      	str	r3, [r7, #24]
 800eb7e:	e002      	b.n	800eb86 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800eb80:	f04f 33ff 	mov.w	r3, #4294967295
 800eb84:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800eb86:	69bb      	ldr	r3, [r7, #24]
	}
 800eb88:	4618      	mov	r0, r3
 800eb8a:	3720      	adds	r7, #32
 800eb8c:	46bd      	mov	sp, r7
 800eb8e:	bd80      	pop	{r7, pc}

0800eb90 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800eb90:	b580      	push	{r7, lr}
 800eb92:	b088      	sub	sp, #32
 800eb94:	af00      	add	r7, sp, #0
 800eb96:	60f8      	str	r0, [r7, #12]
 800eb98:	60b9      	str	r1, [r7, #8]
 800eb9a:	607a      	str	r2, [r7, #4]
 800eb9c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800eb9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eba0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800eba8:	3b01      	subs	r3, #1
 800ebaa:	009b      	lsls	r3, r3, #2
 800ebac:	4413      	add	r3, r2
 800ebae:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ebb0:	69bb      	ldr	r3, [r7, #24]
 800ebb2:	f023 0307 	bic.w	r3, r3, #7
 800ebb6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ebb8:	69bb      	ldr	r3, [r7, #24]
 800ebba:	f003 0307 	and.w	r3, r3, #7
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d00a      	beq.n	800ebd8 <prvInitialiseNewTask+0x48>
	__asm volatile
 800ebc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebc6:	f383 8811 	msr	BASEPRI, r3
 800ebca:	f3bf 8f6f 	isb	sy
 800ebce:	f3bf 8f4f 	dsb	sy
 800ebd2:	617b      	str	r3, [r7, #20]
}
 800ebd4:	bf00      	nop
 800ebd6:	e7fe      	b.n	800ebd6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ebd8:	68bb      	ldr	r3, [r7, #8]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d01f      	beq.n	800ec1e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ebde:	2300      	movs	r3, #0
 800ebe0:	61fb      	str	r3, [r7, #28]
 800ebe2:	e012      	b.n	800ec0a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ebe4:	68ba      	ldr	r2, [r7, #8]
 800ebe6:	69fb      	ldr	r3, [r7, #28]
 800ebe8:	4413      	add	r3, r2
 800ebea:	7819      	ldrb	r1, [r3, #0]
 800ebec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ebee:	69fb      	ldr	r3, [r7, #28]
 800ebf0:	4413      	add	r3, r2
 800ebf2:	3334      	adds	r3, #52	; 0x34
 800ebf4:	460a      	mov	r2, r1
 800ebf6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ebf8:	68ba      	ldr	r2, [r7, #8]
 800ebfa:	69fb      	ldr	r3, [r7, #28]
 800ebfc:	4413      	add	r3, r2
 800ebfe:	781b      	ldrb	r3, [r3, #0]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d006      	beq.n	800ec12 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ec04:	69fb      	ldr	r3, [r7, #28]
 800ec06:	3301      	adds	r3, #1
 800ec08:	61fb      	str	r3, [r7, #28]
 800ec0a:	69fb      	ldr	r3, [r7, #28]
 800ec0c:	2b0f      	cmp	r3, #15
 800ec0e:	d9e9      	bls.n	800ebe4 <prvInitialiseNewTask+0x54>
 800ec10:	e000      	b.n	800ec14 <prvInitialiseNewTask+0x84>
			{
				break;
 800ec12:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ec14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec16:	2200      	movs	r2, #0
 800ec18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ec1c:	e003      	b.n	800ec26 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ec1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec20:	2200      	movs	r2, #0
 800ec22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ec26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec28:	2b06      	cmp	r3, #6
 800ec2a:	d901      	bls.n	800ec30 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ec2c:	2306      	movs	r3, #6
 800ec2e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ec30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ec34:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ec36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec38:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ec3a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800ec3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec3e:	2200      	movs	r2, #0
 800ec40:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ec42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec44:	3304      	adds	r3, #4
 800ec46:	4618      	mov	r0, r3
 800ec48:	f7ff fabb 	bl	800e1c2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ec4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec4e:	3318      	adds	r3, #24
 800ec50:	4618      	mov	r0, r3
 800ec52:	f7ff fab6 	bl	800e1c2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ec56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec58:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec5a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ec5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec5e:	f1c3 0207 	rsb	r2, r3, #7
 800ec62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec64:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ec66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec6a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ec6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec6e:	2200      	movs	r2, #0
 800ec70:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ec72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec74:	2200      	movs	r2, #0
 800ec76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ec7a:	683a      	ldr	r2, [r7, #0]
 800ec7c:	68f9      	ldr	r1, [r7, #12]
 800ec7e:	69b8      	ldr	r0, [r7, #24]
 800ec80:	f000 fe44 	bl	800f90c <pxPortInitialiseStack>
 800ec84:	4602      	mov	r2, r0
 800ec86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ec88:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ec8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d002      	beq.n	800ec96 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ec90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ec92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ec94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ec96:	bf00      	nop
 800ec98:	3720      	adds	r7, #32
 800ec9a:	46bd      	mov	sp, r7
 800ec9c:	bd80      	pop	{r7, pc}
	...

0800eca0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800eca0:	b580      	push	{r7, lr}
 800eca2:	b082      	sub	sp, #8
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800eca8:	f000 ff5c 	bl	800fb64 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ecac:	4b2a      	ldr	r3, [pc, #168]	; (800ed58 <prvAddNewTaskToReadyList+0xb8>)
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	3301      	adds	r3, #1
 800ecb2:	4a29      	ldr	r2, [pc, #164]	; (800ed58 <prvAddNewTaskToReadyList+0xb8>)
 800ecb4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ecb6:	4b29      	ldr	r3, [pc, #164]	; (800ed5c <prvAddNewTaskToReadyList+0xbc>)
 800ecb8:	681b      	ldr	r3, [r3, #0]
 800ecba:	2b00      	cmp	r3, #0
 800ecbc:	d109      	bne.n	800ecd2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ecbe:	4a27      	ldr	r2, [pc, #156]	; (800ed5c <prvAddNewTaskToReadyList+0xbc>)
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ecc4:	4b24      	ldr	r3, [pc, #144]	; (800ed58 <prvAddNewTaskToReadyList+0xb8>)
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	2b01      	cmp	r3, #1
 800ecca:	d110      	bne.n	800ecee <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800eccc:	f000 fc56 	bl	800f57c <prvInitialiseTaskLists>
 800ecd0:	e00d      	b.n	800ecee <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ecd2:	4b23      	ldr	r3, [pc, #140]	; (800ed60 <prvAddNewTaskToReadyList+0xc0>)
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d109      	bne.n	800ecee <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ecda:	4b20      	ldr	r3, [pc, #128]	; (800ed5c <prvAddNewTaskToReadyList+0xbc>)
 800ecdc:	681b      	ldr	r3, [r3, #0]
 800ecde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ece4:	429a      	cmp	r2, r3
 800ece6:	d802      	bhi.n	800ecee <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ece8:	4a1c      	ldr	r2, [pc, #112]	; (800ed5c <prvAddNewTaskToReadyList+0xbc>)
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ecee:	4b1d      	ldr	r3, [pc, #116]	; (800ed64 <prvAddNewTaskToReadyList+0xc4>)
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	3301      	adds	r3, #1
 800ecf4:	4a1b      	ldr	r2, [pc, #108]	; (800ed64 <prvAddNewTaskToReadyList+0xc4>)
 800ecf6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecfc:	2201      	movs	r2, #1
 800ecfe:	409a      	lsls	r2, r3
 800ed00:	4b19      	ldr	r3, [pc, #100]	; (800ed68 <prvAddNewTaskToReadyList+0xc8>)
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	4313      	orrs	r3, r2
 800ed06:	4a18      	ldr	r2, [pc, #96]	; (800ed68 <prvAddNewTaskToReadyList+0xc8>)
 800ed08:	6013      	str	r3, [r2, #0]
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed0e:	4613      	mov	r3, r2
 800ed10:	009b      	lsls	r3, r3, #2
 800ed12:	4413      	add	r3, r2
 800ed14:	009b      	lsls	r3, r3, #2
 800ed16:	4a15      	ldr	r2, [pc, #84]	; (800ed6c <prvAddNewTaskToReadyList+0xcc>)
 800ed18:	441a      	add	r2, r3
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	3304      	adds	r3, #4
 800ed1e:	4619      	mov	r1, r3
 800ed20:	4610      	mov	r0, r2
 800ed22:	f7ff fa5b 	bl	800e1dc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ed26:	f000 ff4d 	bl	800fbc4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ed2a:	4b0d      	ldr	r3, [pc, #52]	; (800ed60 <prvAddNewTaskToReadyList+0xc0>)
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d00e      	beq.n	800ed50 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ed32:	4b0a      	ldr	r3, [pc, #40]	; (800ed5c <prvAddNewTaskToReadyList+0xbc>)
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed3c:	429a      	cmp	r2, r3
 800ed3e:	d207      	bcs.n	800ed50 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ed40:	4b0b      	ldr	r3, [pc, #44]	; (800ed70 <prvAddNewTaskToReadyList+0xd0>)
 800ed42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ed46:	601a      	str	r2, [r3, #0]
 800ed48:	f3bf 8f4f 	dsb	sy
 800ed4c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ed50:	bf00      	nop
 800ed52:	3708      	adds	r7, #8
 800ed54:	46bd      	mov	sp, r7
 800ed56:	bd80      	pop	{r7, pc}
 800ed58:	20002c64 	.word	0x20002c64
 800ed5c:	20002b64 	.word	0x20002b64
 800ed60:	20002c70 	.word	0x20002c70
 800ed64:	20002c80 	.word	0x20002c80
 800ed68:	20002c6c 	.word	0x20002c6c
 800ed6c:	20002b68 	.word	0x20002b68
 800ed70:	e000ed04 	.word	0xe000ed04

0800ed74 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ed74:	b580      	push	{r7, lr}
 800ed76:	b084      	sub	sp, #16
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ed7c:	2300      	movs	r3, #0
 800ed7e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d017      	beq.n	800edb6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ed86:	4b13      	ldr	r3, [pc, #76]	; (800edd4 <vTaskDelay+0x60>)
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d00a      	beq.n	800eda4 <vTaskDelay+0x30>
	__asm volatile
 800ed8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed92:	f383 8811 	msr	BASEPRI, r3
 800ed96:	f3bf 8f6f 	isb	sy
 800ed9a:	f3bf 8f4f 	dsb	sy
 800ed9e:	60bb      	str	r3, [r7, #8]
}
 800eda0:	bf00      	nop
 800eda2:	e7fe      	b.n	800eda2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800eda4:	f000 f90a 	bl	800efbc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800eda8:	2100      	movs	r1, #0
 800edaa:	6878      	ldr	r0, [r7, #4]
 800edac:	f000 fd48 	bl	800f840 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800edb0:	f000 f912 	bl	800efd8 <xTaskResumeAll>
 800edb4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800edb6:	68fb      	ldr	r3, [r7, #12]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d107      	bne.n	800edcc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800edbc:	4b06      	ldr	r3, [pc, #24]	; (800edd8 <vTaskDelay+0x64>)
 800edbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800edc2:	601a      	str	r2, [r3, #0]
 800edc4:	f3bf 8f4f 	dsb	sy
 800edc8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800edcc:	bf00      	nop
 800edce:	3710      	adds	r7, #16
 800edd0:	46bd      	mov	sp, r7
 800edd2:	bd80      	pop	{r7, pc}
 800edd4:	20002c8c 	.word	0x20002c8c
 800edd8:	e000ed04 	.word	0xe000ed04

0800eddc <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800eddc:	b480      	push	{r7}
 800edde:	b087      	sub	sp, #28
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800ede4:	2300      	movs	r3, #0
 800ede6:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d10a      	bne.n	800ee08 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800edf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edf6:	f383 8811 	msr	BASEPRI, r3
 800edfa:	f3bf 8f6f 	isb	sy
 800edfe:	f3bf 8f4f 	dsb	sy
 800ee02:	60fb      	str	r3, [r7, #12]
}
 800ee04:	bf00      	nop
 800ee06:	e7fe      	b.n	800ee06 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ee08:	693b      	ldr	r3, [r7, #16]
 800ee0a:	695b      	ldr	r3, [r3, #20]
 800ee0c:	4a0a      	ldr	r2, [pc, #40]	; (800ee38 <prvTaskIsTaskSuspended+0x5c>)
 800ee0e:	4293      	cmp	r3, r2
 800ee10:	d10a      	bne.n	800ee28 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800ee12:	693b      	ldr	r3, [r7, #16]
 800ee14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee16:	4a09      	ldr	r2, [pc, #36]	; (800ee3c <prvTaskIsTaskSuspended+0x60>)
 800ee18:	4293      	cmp	r3, r2
 800ee1a:	d005      	beq.n	800ee28 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800ee1c:	693b      	ldr	r3, [r7, #16]
 800ee1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d101      	bne.n	800ee28 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800ee24:	2301      	movs	r3, #1
 800ee26:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ee28:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	371c      	adds	r7, #28
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee34:	4770      	bx	lr
 800ee36:	bf00      	nop
 800ee38:	20002c50 	.word	0x20002c50
 800ee3c:	20002c24 	.word	0x20002c24

0800ee40 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800ee40:	b580      	push	{r7, lr}
 800ee42:	b084      	sub	sp, #16
 800ee44:	af00      	add	r7, sp, #0
 800ee46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d10a      	bne.n	800ee68 <vTaskResume+0x28>
	__asm volatile
 800ee52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee56:	f383 8811 	msr	BASEPRI, r3
 800ee5a:	f3bf 8f6f 	isb	sy
 800ee5e:	f3bf 8f4f 	dsb	sy
 800ee62:	60bb      	str	r3, [r7, #8]
}
 800ee64:	bf00      	nop
 800ee66:	e7fe      	b.n	800ee66 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800ee68:	4b20      	ldr	r3, [pc, #128]	; (800eeec <vTaskResume+0xac>)
 800ee6a:	681b      	ldr	r3, [r3, #0]
 800ee6c:	68fa      	ldr	r2, [r7, #12]
 800ee6e:	429a      	cmp	r2, r3
 800ee70:	d037      	beq.n	800eee2 <vTaskResume+0xa2>
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d034      	beq.n	800eee2 <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 800ee78:	f000 fe74 	bl	800fb64 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800ee7c:	68f8      	ldr	r0, [r7, #12]
 800ee7e:	f7ff ffad 	bl	800eddc <prvTaskIsTaskSuspended>
 800ee82:	4603      	mov	r3, r0
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d02a      	beq.n	800eede <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	3304      	adds	r3, #4
 800ee8c:	4618      	mov	r0, r3
 800ee8e:	f7ff fa02 	bl	800e296 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ee92:	68fb      	ldr	r3, [r7, #12]
 800ee94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee96:	2201      	movs	r2, #1
 800ee98:	409a      	lsls	r2, r3
 800ee9a:	4b15      	ldr	r3, [pc, #84]	; (800eef0 <vTaskResume+0xb0>)
 800ee9c:	681b      	ldr	r3, [r3, #0]
 800ee9e:	4313      	orrs	r3, r2
 800eea0:	4a13      	ldr	r2, [pc, #76]	; (800eef0 <vTaskResume+0xb0>)
 800eea2:	6013      	str	r3, [r2, #0]
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eea8:	4613      	mov	r3, r2
 800eeaa:	009b      	lsls	r3, r3, #2
 800eeac:	4413      	add	r3, r2
 800eeae:	009b      	lsls	r3, r3, #2
 800eeb0:	4a10      	ldr	r2, [pc, #64]	; (800eef4 <vTaskResume+0xb4>)
 800eeb2:	441a      	add	r2, r3
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	3304      	adds	r3, #4
 800eeb8:	4619      	mov	r1, r3
 800eeba:	4610      	mov	r0, r2
 800eebc:	f7ff f98e 	bl	800e1dc <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eec4:	4b09      	ldr	r3, [pc, #36]	; (800eeec <vTaskResume+0xac>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eeca:	429a      	cmp	r2, r3
 800eecc:	d307      	bcc.n	800eede <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800eece:	4b0a      	ldr	r3, [pc, #40]	; (800eef8 <vTaskResume+0xb8>)
 800eed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eed4:	601a      	str	r2, [r3, #0]
 800eed6:	f3bf 8f4f 	dsb	sy
 800eeda:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800eede:	f000 fe71 	bl	800fbc4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800eee2:	bf00      	nop
 800eee4:	3710      	adds	r7, #16
 800eee6:	46bd      	mov	sp, r7
 800eee8:	bd80      	pop	{r7, pc}
 800eeea:	bf00      	nop
 800eeec:	20002b64 	.word	0x20002b64
 800eef0:	20002c6c 	.word	0x20002c6c
 800eef4:	20002b68 	.word	0x20002b68
 800eef8:	e000ed04 	.word	0xe000ed04

0800eefc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800eefc:	b580      	push	{r7, lr}
 800eefe:	b08a      	sub	sp, #40	; 0x28
 800ef00:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ef02:	2300      	movs	r3, #0
 800ef04:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ef06:	2300      	movs	r3, #0
 800ef08:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ef0a:	463a      	mov	r2, r7
 800ef0c:	1d39      	adds	r1, r7, #4
 800ef0e:	f107 0308 	add.w	r3, r7, #8
 800ef12:	4618      	mov	r0, r3
 800ef14:	f7f2 f83a 	bl	8000f8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ef18:	6839      	ldr	r1, [r7, #0]
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	68ba      	ldr	r2, [r7, #8]
 800ef1e:	9202      	str	r2, [sp, #8]
 800ef20:	9301      	str	r3, [sp, #4]
 800ef22:	2300      	movs	r3, #0
 800ef24:	9300      	str	r3, [sp, #0]
 800ef26:	2300      	movs	r3, #0
 800ef28:	460a      	mov	r2, r1
 800ef2a:	491e      	ldr	r1, [pc, #120]	; (800efa4 <vTaskStartScheduler+0xa8>)
 800ef2c:	481e      	ldr	r0, [pc, #120]	; (800efa8 <vTaskStartScheduler+0xac>)
 800ef2e:	f7ff fd8d 	bl	800ea4c <xTaskCreateStatic>
 800ef32:	4603      	mov	r3, r0
 800ef34:	4a1d      	ldr	r2, [pc, #116]	; (800efac <vTaskStartScheduler+0xb0>)
 800ef36:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ef38:	4b1c      	ldr	r3, [pc, #112]	; (800efac <vTaskStartScheduler+0xb0>)
 800ef3a:	681b      	ldr	r3, [r3, #0]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d002      	beq.n	800ef46 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ef40:	2301      	movs	r3, #1
 800ef42:	617b      	str	r3, [r7, #20]
 800ef44:	e001      	b.n	800ef4a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ef46:	2300      	movs	r3, #0
 800ef48:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ef4a:	697b      	ldr	r3, [r7, #20]
 800ef4c:	2b01      	cmp	r3, #1
 800ef4e:	d116      	bne.n	800ef7e <vTaskStartScheduler+0x82>
	__asm volatile
 800ef50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef54:	f383 8811 	msr	BASEPRI, r3
 800ef58:	f3bf 8f6f 	isb	sy
 800ef5c:	f3bf 8f4f 	dsb	sy
 800ef60:	613b      	str	r3, [r7, #16]
}
 800ef62:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ef64:	4b12      	ldr	r3, [pc, #72]	; (800efb0 <vTaskStartScheduler+0xb4>)
 800ef66:	f04f 32ff 	mov.w	r2, #4294967295
 800ef6a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ef6c:	4b11      	ldr	r3, [pc, #68]	; (800efb4 <vTaskStartScheduler+0xb8>)
 800ef6e:	2201      	movs	r2, #1
 800ef70:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ef72:	4b11      	ldr	r3, [pc, #68]	; (800efb8 <vTaskStartScheduler+0xbc>)
 800ef74:	2200      	movs	r2, #0
 800ef76:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ef78:	f000 fd52 	bl	800fa20 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ef7c:	e00e      	b.n	800ef9c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ef7e:	697b      	ldr	r3, [r7, #20]
 800ef80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef84:	d10a      	bne.n	800ef9c <vTaskStartScheduler+0xa0>
	__asm volatile
 800ef86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef8a:	f383 8811 	msr	BASEPRI, r3
 800ef8e:	f3bf 8f6f 	isb	sy
 800ef92:	f3bf 8f4f 	dsb	sy
 800ef96:	60fb      	str	r3, [r7, #12]
}
 800ef98:	bf00      	nop
 800ef9a:	e7fe      	b.n	800ef9a <vTaskStartScheduler+0x9e>
}
 800ef9c:	bf00      	nop
 800ef9e:	3718      	adds	r7, #24
 800efa0:	46bd      	mov	sp, r7
 800efa2:	bd80      	pop	{r7, pc}
 800efa4:	08015588 	.word	0x08015588
 800efa8:	0800f54d 	.word	0x0800f54d
 800efac:	20002c88 	.word	0x20002c88
 800efb0:	20002c84 	.word	0x20002c84
 800efb4:	20002c70 	.word	0x20002c70
 800efb8:	20002c68 	.word	0x20002c68

0800efbc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800efbc:	b480      	push	{r7}
 800efbe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800efc0:	4b04      	ldr	r3, [pc, #16]	; (800efd4 <vTaskSuspendAll+0x18>)
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	3301      	adds	r3, #1
 800efc6:	4a03      	ldr	r2, [pc, #12]	; (800efd4 <vTaskSuspendAll+0x18>)
 800efc8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800efca:	bf00      	nop
 800efcc:	46bd      	mov	sp, r7
 800efce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efd2:	4770      	bx	lr
 800efd4:	20002c8c 	.word	0x20002c8c

0800efd8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800efd8:	b580      	push	{r7, lr}
 800efda:	b084      	sub	sp, #16
 800efdc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800efde:	2300      	movs	r3, #0
 800efe0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800efe2:	2300      	movs	r3, #0
 800efe4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800efe6:	4b41      	ldr	r3, [pc, #260]	; (800f0ec <xTaskResumeAll+0x114>)
 800efe8:	681b      	ldr	r3, [r3, #0]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d10a      	bne.n	800f004 <xTaskResumeAll+0x2c>
	__asm volatile
 800efee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eff2:	f383 8811 	msr	BASEPRI, r3
 800eff6:	f3bf 8f6f 	isb	sy
 800effa:	f3bf 8f4f 	dsb	sy
 800effe:	603b      	str	r3, [r7, #0]
}
 800f000:	bf00      	nop
 800f002:	e7fe      	b.n	800f002 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800f004:	f000 fdae 	bl	800fb64 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800f008:	4b38      	ldr	r3, [pc, #224]	; (800f0ec <xTaskResumeAll+0x114>)
 800f00a:	681b      	ldr	r3, [r3, #0]
 800f00c:	3b01      	subs	r3, #1
 800f00e:	4a37      	ldr	r2, [pc, #220]	; (800f0ec <xTaskResumeAll+0x114>)
 800f010:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f012:	4b36      	ldr	r3, [pc, #216]	; (800f0ec <xTaskResumeAll+0x114>)
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	2b00      	cmp	r3, #0
 800f018:	d161      	bne.n	800f0de <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800f01a:	4b35      	ldr	r3, [pc, #212]	; (800f0f0 <xTaskResumeAll+0x118>)
 800f01c:	681b      	ldr	r3, [r3, #0]
 800f01e:	2b00      	cmp	r3, #0
 800f020:	d05d      	beq.n	800f0de <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f022:	e02e      	b.n	800f082 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f024:	4b33      	ldr	r3, [pc, #204]	; (800f0f4 <xTaskResumeAll+0x11c>)
 800f026:	68db      	ldr	r3, [r3, #12]
 800f028:	68db      	ldr	r3, [r3, #12]
 800f02a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	3318      	adds	r3, #24
 800f030:	4618      	mov	r0, r3
 800f032:	f7ff f930 	bl	800e296 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	3304      	adds	r3, #4
 800f03a:	4618      	mov	r0, r3
 800f03c:	f7ff f92b 	bl	800e296 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f044:	2201      	movs	r2, #1
 800f046:	409a      	lsls	r2, r3
 800f048:	4b2b      	ldr	r3, [pc, #172]	; (800f0f8 <xTaskResumeAll+0x120>)
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	4313      	orrs	r3, r2
 800f04e:	4a2a      	ldr	r2, [pc, #168]	; (800f0f8 <xTaskResumeAll+0x120>)
 800f050:	6013      	str	r3, [r2, #0]
 800f052:	68fb      	ldr	r3, [r7, #12]
 800f054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f056:	4613      	mov	r3, r2
 800f058:	009b      	lsls	r3, r3, #2
 800f05a:	4413      	add	r3, r2
 800f05c:	009b      	lsls	r3, r3, #2
 800f05e:	4a27      	ldr	r2, [pc, #156]	; (800f0fc <xTaskResumeAll+0x124>)
 800f060:	441a      	add	r2, r3
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	3304      	adds	r3, #4
 800f066:	4619      	mov	r1, r3
 800f068:	4610      	mov	r0, r2
 800f06a:	f7ff f8b7 	bl	800e1dc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f072:	4b23      	ldr	r3, [pc, #140]	; (800f100 <xTaskResumeAll+0x128>)
 800f074:	681b      	ldr	r3, [r3, #0]
 800f076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f078:	429a      	cmp	r2, r3
 800f07a:	d302      	bcc.n	800f082 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800f07c:	4b21      	ldr	r3, [pc, #132]	; (800f104 <xTaskResumeAll+0x12c>)
 800f07e:	2201      	movs	r2, #1
 800f080:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800f082:	4b1c      	ldr	r3, [pc, #112]	; (800f0f4 <xTaskResumeAll+0x11c>)
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d1cc      	bne.n	800f024 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d001      	beq.n	800f094 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800f090:	f000 fb12 	bl	800f6b8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800f094:	4b1c      	ldr	r3, [pc, #112]	; (800f108 <xTaskResumeAll+0x130>)
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d010      	beq.n	800f0c2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800f0a0:	f000 f836 	bl	800f110 <xTaskIncrementTick>
 800f0a4:	4603      	mov	r3, r0
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d002      	beq.n	800f0b0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800f0aa:	4b16      	ldr	r3, [pc, #88]	; (800f104 <xTaskResumeAll+0x12c>)
 800f0ac:	2201      	movs	r2, #1
 800f0ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	3b01      	subs	r3, #1
 800f0b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d1f1      	bne.n	800f0a0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800f0bc:	4b12      	ldr	r3, [pc, #72]	; (800f108 <xTaskResumeAll+0x130>)
 800f0be:	2200      	movs	r2, #0
 800f0c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800f0c2:	4b10      	ldr	r3, [pc, #64]	; (800f104 <xTaskResumeAll+0x12c>)
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d009      	beq.n	800f0de <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800f0ca:	2301      	movs	r3, #1
 800f0cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800f0ce:	4b0f      	ldr	r3, [pc, #60]	; (800f10c <xTaskResumeAll+0x134>)
 800f0d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f0d4:	601a      	str	r2, [r3, #0]
 800f0d6:	f3bf 8f4f 	dsb	sy
 800f0da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f0de:	f000 fd71 	bl	800fbc4 <vPortExitCritical>

	return xAlreadyYielded;
 800f0e2:	68bb      	ldr	r3, [r7, #8]
}
 800f0e4:	4618      	mov	r0, r3
 800f0e6:	3710      	adds	r7, #16
 800f0e8:	46bd      	mov	sp, r7
 800f0ea:	bd80      	pop	{r7, pc}
 800f0ec:	20002c8c 	.word	0x20002c8c
 800f0f0:	20002c64 	.word	0x20002c64
 800f0f4:	20002c24 	.word	0x20002c24
 800f0f8:	20002c6c 	.word	0x20002c6c
 800f0fc:	20002b68 	.word	0x20002b68
 800f100:	20002b64 	.word	0x20002b64
 800f104:	20002c78 	.word	0x20002c78
 800f108:	20002c74 	.word	0x20002c74
 800f10c:	e000ed04 	.word	0xe000ed04

0800f110 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800f110:	b580      	push	{r7, lr}
 800f112:	b086      	sub	sp, #24
 800f114:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800f116:	2300      	movs	r3, #0
 800f118:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f11a:	4b4e      	ldr	r3, [pc, #312]	; (800f254 <xTaskIncrementTick+0x144>)
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	f040 808e 	bne.w	800f240 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800f124:	4b4c      	ldr	r3, [pc, #304]	; (800f258 <xTaskIncrementTick+0x148>)
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	3301      	adds	r3, #1
 800f12a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800f12c:	4a4a      	ldr	r2, [pc, #296]	; (800f258 <xTaskIncrementTick+0x148>)
 800f12e:	693b      	ldr	r3, [r7, #16]
 800f130:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800f132:	693b      	ldr	r3, [r7, #16]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d120      	bne.n	800f17a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800f138:	4b48      	ldr	r3, [pc, #288]	; (800f25c <xTaskIncrementTick+0x14c>)
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d00a      	beq.n	800f158 <xTaskIncrementTick+0x48>
	__asm volatile
 800f142:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f146:	f383 8811 	msr	BASEPRI, r3
 800f14a:	f3bf 8f6f 	isb	sy
 800f14e:	f3bf 8f4f 	dsb	sy
 800f152:	603b      	str	r3, [r7, #0]
}
 800f154:	bf00      	nop
 800f156:	e7fe      	b.n	800f156 <xTaskIncrementTick+0x46>
 800f158:	4b40      	ldr	r3, [pc, #256]	; (800f25c <xTaskIncrementTick+0x14c>)
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	60fb      	str	r3, [r7, #12]
 800f15e:	4b40      	ldr	r3, [pc, #256]	; (800f260 <xTaskIncrementTick+0x150>)
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	4a3e      	ldr	r2, [pc, #248]	; (800f25c <xTaskIncrementTick+0x14c>)
 800f164:	6013      	str	r3, [r2, #0]
 800f166:	4a3e      	ldr	r2, [pc, #248]	; (800f260 <xTaskIncrementTick+0x150>)
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	6013      	str	r3, [r2, #0]
 800f16c:	4b3d      	ldr	r3, [pc, #244]	; (800f264 <xTaskIncrementTick+0x154>)
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	3301      	adds	r3, #1
 800f172:	4a3c      	ldr	r2, [pc, #240]	; (800f264 <xTaskIncrementTick+0x154>)
 800f174:	6013      	str	r3, [r2, #0]
 800f176:	f000 fa9f 	bl	800f6b8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800f17a:	4b3b      	ldr	r3, [pc, #236]	; (800f268 <xTaskIncrementTick+0x158>)
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	693a      	ldr	r2, [r7, #16]
 800f180:	429a      	cmp	r2, r3
 800f182:	d348      	bcc.n	800f216 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f184:	4b35      	ldr	r3, [pc, #212]	; (800f25c <xTaskIncrementTick+0x14c>)
 800f186:	681b      	ldr	r3, [r3, #0]
 800f188:	681b      	ldr	r3, [r3, #0]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d104      	bne.n	800f198 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f18e:	4b36      	ldr	r3, [pc, #216]	; (800f268 <xTaskIncrementTick+0x158>)
 800f190:	f04f 32ff 	mov.w	r2, #4294967295
 800f194:	601a      	str	r2, [r3, #0]
					break;
 800f196:	e03e      	b.n	800f216 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f198:	4b30      	ldr	r3, [pc, #192]	; (800f25c <xTaskIncrementTick+0x14c>)
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	68db      	ldr	r3, [r3, #12]
 800f19e:	68db      	ldr	r3, [r3, #12]
 800f1a0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800f1a2:	68bb      	ldr	r3, [r7, #8]
 800f1a4:	685b      	ldr	r3, [r3, #4]
 800f1a6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800f1a8:	693a      	ldr	r2, [r7, #16]
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	429a      	cmp	r2, r3
 800f1ae:	d203      	bcs.n	800f1b8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800f1b0:	4a2d      	ldr	r2, [pc, #180]	; (800f268 <xTaskIncrementTick+0x158>)
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800f1b6:	e02e      	b.n	800f216 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f1b8:	68bb      	ldr	r3, [r7, #8]
 800f1ba:	3304      	adds	r3, #4
 800f1bc:	4618      	mov	r0, r3
 800f1be:	f7ff f86a 	bl	800e296 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800f1c2:	68bb      	ldr	r3, [r7, #8]
 800f1c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d004      	beq.n	800f1d4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800f1ca:	68bb      	ldr	r3, [r7, #8]
 800f1cc:	3318      	adds	r3, #24
 800f1ce:	4618      	mov	r0, r3
 800f1d0:	f7ff f861 	bl	800e296 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800f1d4:	68bb      	ldr	r3, [r7, #8]
 800f1d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f1d8:	2201      	movs	r2, #1
 800f1da:	409a      	lsls	r2, r3
 800f1dc:	4b23      	ldr	r3, [pc, #140]	; (800f26c <xTaskIncrementTick+0x15c>)
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	4313      	orrs	r3, r2
 800f1e2:	4a22      	ldr	r2, [pc, #136]	; (800f26c <xTaskIncrementTick+0x15c>)
 800f1e4:	6013      	str	r3, [r2, #0]
 800f1e6:	68bb      	ldr	r3, [r7, #8]
 800f1e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f1ea:	4613      	mov	r3, r2
 800f1ec:	009b      	lsls	r3, r3, #2
 800f1ee:	4413      	add	r3, r2
 800f1f0:	009b      	lsls	r3, r3, #2
 800f1f2:	4a1f      	ldr	r2, [pc, #124]	; (800f270 <xTaskIncrementTick+0x160>)
 800f1f4:	441a      	add	r2, r3
 800f1f6:	68bb      	ldr	r3, [r7, #8]
 800f1f8:	3304      	adds	r3, #4
 800f1fa:	4619      	mov	r1, r3
 800f1fc:	4610      	mov	r0, r2
 800f1fe:	f7fe ffed 	bl	800e1dc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800f202:	68bb      	ldr	r3, [r7, #8]
 800f204:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f206:	4b1b      	ldr	r3, [pc, #108]	; (800f274 <xTaskIncrementTick+0x164>)
 800f208:	681b      	ldr	r3, [r3, #0]
 800f20a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f20c:	429a      	cmp	r2, r3
 800f20e:	d3b9      	bcc.n	800f184 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800f210:	2301      	movs	r3, #1
 800f212:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f214:	e7b6      	b.n	800f184 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800f216:	4b17      	ldr	r3, [pc, #92]	; (800f274 <xTaskIncrementTick+0x164>)
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f21c:	4914      	ldr	r1, [pc, #80]	; (800f270 <xTaskIncrementTick+0x160>)
 800f21e:	4613      	mov	r3, r2
 800f220:	009b      	lsls	r3, r3, #2
 800f222:	4413      	add	r3, r2
 800f224:	009b      	lsls	r3, r3, #2
 800f226:	440b      	add	r3, r1
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	2b01      	cmp	r3, #1
 800f22c:	d901      	bls.n	800f232 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800f22e:	2301      	movs	r3, #1
 800f230:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800f232:	4b11      	ldr	r3, [pc, #68]	; (800f278 <xTaskIncrementTick+0x168>)
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	2b00      	cmp	r3, #0
 800f238:	d007      	beq.n	800f24a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800f23a:	2301      	movs	r3, #1
 800f23c:	617b      	str	r3, [r7, #20]
 800f23e:	e004      	b.n	800f24a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800f240:	4b0e      	ldr	r3, [pc, #56]	; (800f27c <xTaskIncrementTick+0x16c>)
 800f242:	681b      	ldr	r3, [r3, #0]
 800f244:	3301      	adds	r3, #1
 800f246:	4a0d      	ldr	r2, [pc, #52]	; (800f27c <xTaskIncrementTick+0x16c>)
 800f248:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800f24a:	697b      	ldr	r3, [r7, #20]
}
 800f24c:	4618      	mov	r0, r3
 800f24e:	3718      	adds	r7, #24
 800f250:	46bd      	mov	sp, r7
 800f252:	bd80      	pop	{r7, pc}
 800f254:	20002c8c 	.word	0x20002c8c
 800f258:	20002c68 	.word	0x20002c68
 800f25c:	20002c1c 	.word	0x20002c1c
 800f260:	20002c20 	.word	0x20002c20
 800f264:	20002c7c 	.word	0x20002c7c
 800f268:	20002c84 	.word	0x20002c84
 800f26c:	20002c6c 	.word	0x20002c6c
 800f270:	20002b68 	.word	0x20002b68
 800f274:	20002b64 	.word	0x20002b64
 800f278:	20002c78 	.word	0x20002c78
 800f27c:	20002c74 	.word	0x20002c74

0800f280 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f280:	b480      	push	{r7}
 800f282:	b087      	sub	sp, #28
 800f284:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f286:	4b27      	ldr	r3, [pc, #156]	; (800f324 <vTaskSwitchContext+0xa4>)
 800f288:	681b      	ldr	r3, [r3, #0]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d003      	beq.n	800f296 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f28e:	4b26      	ldr	r3, [pc, #152]	; (800f328 <vTaskSwitchContext+0xa8>)
 800f290:	2201      	movs	r2, #1
 800f292:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f294:	e03f      	b.n	800f316 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800f296:	4b24      	ldr	r3, [pc, #144]	; (800f328 <vTaskSwitchContext+0xa8>)
 800f298:	2200      	movs	r2, #0
 800f29a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f29c:	4b23      	ldr	r3, [pc, #140]	; (800f32c <vTaskSwitchContext+0xac>)
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800f2a2:	68fb      	ldr	r3, [r7, #12]
 800f2a4:	fab3 f383 	clz	r3, r3
 800f2a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800f2aa:	7afb      	ldrb	r3, [r7, #11]
 800f2ac:	f1c3 031f 	rsb	r3, r3, #31
 800f2b0:	617b      	str	r3, [r7, #20]
 800f2b2:	491f      	ldr	r1, [pc, #124]	; (800f330 <vTaskSwitchContext+0xb0>)
 800f2b4:	697a      	ldr	r2, [r7, #20]
 800f2b6:	4613      	mov	r3, r2
 800f2b8:	009b      	lsls	r3, r3, #2
 800f2ba:	4413      	add	r3, r2
 800f2bc:	009b      	lsls	r3, r3, #2
 800f2be:	440b      	add	r3, r1
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d10a      	bne.n	800f2dc <vTaskSwitchContext+0x5c>
	__asm volatile
 800f2c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2ca:	f383 8811 	msr	BASEPRI, r3
 800f2ce:	f3bf 8f6f 	isb	sy
 800f2d2:	f3bf 8f4f 	dsb	sy
 800f2d6:	607b      	str	r3, [r7, #4]
}
 800f2d8:	bf00      	nop
 800f2da:	e7fe      	b.n	800f2da <vTaskSwitchContext+0x5a>
 800f2dc:	697a      	ldr	r2, [r7, #20]
 800f2de:	4613      	mov	r3, r2
 800f2e0:	009b      	lsls	r3, r3, #2
 800f2e2:	4413      	add	r3, r2
 800f2e4:	009b      	lsls	r3, r3, #2
 800f2e6:	4a12      	ldr	r2, [pc, #72]	; (800f330 <vTaskSwitchContext+0xb0>)
 800f2e8:	4413      	add	r3, r2
 800f2ea:	613b      	str	r3, [r7, #16]
 800f2ec:	693b      	ldr	r3, [r7, #16]
 800f2ee:	685b      	ldr	r3, [r3, #4]
 800f2f0:	685a      	ldr	r2, [r3, #4]
 800f2f2:	693b      	ldr	r3, [r7, #16]
 800f2f4:	605a      	str	r2, [r3, #4]
 800f2f6:	693b      	ldr	r3, [r7, #16]
 800f2f8:	685a      	ldr	r2, [r3, #4]
 800f2fa:	693b      	ldr	r3, [r7, #16]
 800f2fc:	3308      	adds	r3, #8
 800f2fe:	429a      	cmp	r2, r3
 800f300:	d104      	bne.n	800f30c <vTaskSwitchContext+0x8c>
 800f302:	693b      	ldr	r3, [r7, #16]
 800f304:	685b      	ldr	r3, [r3, #4]
 800f306:	685a      	ldr	r2, [r3, #4]
 800f308:	693b      	ldr	r3, [r7, #16]
 800f30a:	605a      	str	r2, [r3, #4]
 800f30c:	693b      	ldr	r3, [r7, #16]
 800f30e:	685b      	ldr	r3, [r3, #4]
 800f310:	68db      	ldr	r3, [r3, #12]
 800f312:	4a08      	ldr	r2, [pc, #32]	; (800f334 <vTaskSwitchContext+0xb4>)
 800f314:	6013      	str	r3, [r2, #0]
}
 800f316:	bf00      	nop
 800f318:	371c      	adds	r7, #28
 800f31a:	46bd      	mov	sp, r7
 800f31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f320:	4770      	bx	lr
 800f322:	bf00      	nop
 800f324:	20002c8c 	.word	0x20002c8c
 800f328:	20002c78 	.word	0x20002c78
 800f32c:	20002c6c 	.word	0x20002c6c
 800f330:	20002b68 	.word	0x20002b68
 800f334:	20002b64 	.word	0x20002b64

0800f338 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f338:	b580      	push	{r7, lr}
 800f33a:	b084      	sub	sp, #16
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	6078      	str	r0, [r7, #4]
 800f340:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d10a      	bne.n	800f35e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800f348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f34c:	f383 8811 	msr	BASEPRI, r3
 800f350:	f3bf 8f6f 	isb	sy
 800f354:	f3bf 8f4f 	dsb	sy
 800f358:	60fb      	str	r3, [r7, #12]
}
 800f35a:	bf00      	nop
 800f35c:	e7fe      	b.n	800f35c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f35e:	4b07      	ldr	r3, [pc, #28]	; (800f37c <vTaskPlaceOnEventList+0x44>)
 800f360:	681b      	ldr	r3, [r3, #0]
 800f362:	3318      	adds	r3, #24
 800f364:	4619      	mov	r1, r3
 800f366:	6878      	ldr	r0, [r7, #4]
 800f368:	f7fe ff5c 	bl	800e224 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f36c:	2101      	movs	r1, #1
 800f36e:	6838      	ldr	r0, [r7, #0]
 800f370:	f000 fa66 	bl	800f840 <prvAddCurrentTaskToDelayedList>
}
 800f374:	bf00      	nop
 800f376:	3710      	adds	r7, #16
 800f378:	46bd      	mov	sp, r7
 800f37a:	bd80      	pop	{r7, pc}
 800f37c:	20002b64 	.word	0x20002b64

0800f380 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f380:	b580      	push	{r7, lr}
 800f382:	b086      	sub	sp, #24
 800f384:	af00      	add	r7, sp, #0
 800f386:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	68db      	ldr	r3, [r3, #12]
 800f38c:	68db      	ldr	r3, [r3, #12]
 800f38e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f390:	693b      	ldr	r3, [r7, #16]
 800f392:	2b00      	cmp	r3, #0
 800f394:	d10a      	bne.n	800f3ac <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800f396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f39a:	f383 8811 	msr	BASEPRI, r3
 800f39e:	f3bf 8f6f 	isb	sy
 800f3a2:	f3bf 8f4f 	dsb	sy
 800f3a6:	60fb      	str	r3, [r7, #12]
}
 800f3a8:	bf00      	nop
 800f3aa:	e7fe      	b.n	800f3aa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f3ac:	693b      	ldr	r3, [r7, #16]
 800f3ae:	3318      	adds	r3, #24
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	f7fe ff70 	bl	800e296 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f3b6:	4b1d      	ldr	r3, [pc, #116]	; (800f42c <xTaskRemoveFromEventList+0xac>)
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d11c      	bne.n	800f3f8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f3be:	693b      	ldr	r3, [r7, #16]
 800f3c0:	3304      	adds	r3, #4
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	f7fe ff67 	bl	800e296 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f3c8:	693b      	ldr	r3, [r7, #16]
 800f3ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f3cc:	2201      	movs	r2, #1
 800f3ce:	409a      	lsls	r2, r3
 800f3d0:	4b17      	ldr	r3, [pc, #92]	; (800f430 <xTaskRemoveFromEventList+0xb0>)
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	4313      	orrs	r3, r2
 800f3d6:	4a16      	ldr	r2, [pc, #88]	; (800f430 <xTaskRemoveFromEventList+0xb0>)
 800f3d8:	6013      	str	r3, [r2, #0]
 800f3da:	693b      	ldr	r3, [r7, #16]
 800f3dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f3de:	4613      	mov	r3, r2
 800f3e0:	009b      	lsls	r3, r3, #2
 800f3e2:	4413      	add	r3, r2
 800f3e4:	009b      	lsls	r3, r3, #2
 800f3e6:	4a13      	ldr	r2, [pc, #76]	; (800f434 <xTaskRemoveFromEventList+0xb4>)
 800f3e8:	441a      	add	r2, r3
 800f3ea:	693b      	ldr	r3, [r7, #16]
 800f3ec:	3304      	adds	r3, #4
 800f3ee:	4619      	mov	r1, r3
 800f3f0:	4610      	mov	r0, r2
 800f3f2:	f7fe fef3 	bl	800e1dc <vListInsertEnd>
 800f3f6:	e005      	b.n	800f404 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f3f8:	693b      	ldr	r3, [r7, #16]
 800f3fa:	3318      	adds	r3, #24
 800f3fc:	4619      	mov	r1, r3
 800f3fe:	480e      	ldr	r0, [pc, #56]	; (800f438 <xTaskRemoveFromEventList+0xb8>)
 800f400:	f7fe feec 	bl	800e1dc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f404:	693b      	ldr	r3, [r7, #16]
 800f406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f408:	4b0c      	ldr	r3, [pc, #48]	; (800f43c <xTaskRemoveFromEventList+0xbc>)
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f40e:	429a      	cmp	r2, r3
 800f410:	d905      	bls.n	800f41e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f412:	2301      	movs	r3, #1
 800f414:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f416:	4b0a      	ldr	r3, [pc, #40]	; (800f440 <xTaskRemoveFromEventList+0xc0>)
 800f418:	2201      	movs	r2, #1
 800f41a:	601a      	str	r2, [r3, #0]
 800f41c:	e001      	b.n	800f422 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800f41e:	2300      	movs	r3, #0
 800f420:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f422:	697b      	ldr	r3, [r7, #20]
}
 800f424:	4618      	mov	r0, r3
 800f426:	3718      	adds	r7, #24
 800f428:	46bd      	mov	sp, r7
 800f42a:	bd80      	pop	{r7, pc}
 800f42c:	20002c8c 	.word	0x20002c8c
 800f430:	20002c6c 	.word	0x20002c6c
 800f434:	20002b68 	.word	0x20002b68
 800f438:	20002c24 	.word	0x20002c24
 800f43c:	20002b64 	.word	0x20002b64
 800f440:	20002c78 	.word	0x20002c78

0800f444 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f444:	b480      	push	{r7}
 800f446:	b083      	sub	sp, #12
 800f448:	af00      	add	r7, sp, #0
 800f44a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f44c:	4b06      	ldr	r3, [pc, #24]	; (800f468 <vTaskInternalSetTimeOutState+0x24>)
 800f44e:	681a      	ldr	r2, [r3, #0]
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f454:	4b05      	ldr	r3, [pc, #20]	; (800f46c <vTaskInternalSetTimeOutState+0x28>)
 800f456:	681a      	ldr	r2, [r3, #0]
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	605a      	str	r2, [r3, #4]
}
 800f45c:	bf00      	nop
 800f45e:	370c      	adds	r7, #12
 800f460:	46bd      	mov	sp, r7
 800f462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f466:	4770      	bx	lr
 800f468:	20002c7c 	.word	0x20002c7c
 800f46c:	20002c68 	.word	0x20002c68

0800f470 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f470:	b580      	push	{r7, lr}
 800f472:	b088      	sub	sp, #32
 800f474:	af00      	add	r7, sp, #0
 800f476:	6078      	str	r0, [r7, #4]
 800f478:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d10a      	bne.n	800f496 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800f480:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f484:	f383 8811 	msr	BASEPRI, r3
 800f488:	f3bf 8f6f 	isb	sy
 800f48c:	f3bf 8f4f 	dsb	sy
 800f490:	613b      	str	r3, [r7, #16]
}
 800f492:	bf00      	nop
 800f494:	e7fe      	b.n	800f494 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800f496:	683b      	ldr	r3, [r7, #0]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d10a      	bne.n	800f4b2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800f49c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4a0:	f383 8811 	msr	BASEPRI, r3
 800f4a4:	f3bf 8f6f 	isb	sy
 800f4a8:	f3bf 8f4f 	dsb	sy
 800f4ac:	60fb      	str	r3, [r7, #12]
}
 800f4ae:	bf00      	nop
 800f4b0:	e7fe      	b.n	800f4b0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800f4b2:	f000 fb57 	bl	800fb64 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f4b6:	4b1d      	ldr	r3, [pc, #116]	; (800f52c <xTaskCheckForTimeOut+0xbc>)
 800f4b8:	681b      	ldr	r3, [r3, #0]
 800f4ba:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	685b      	ldr	r3, [r3, #4]
 800f4c0:	69ba      	ldr	r2, [r7, #24]
 800f4c2:	1ad3      	subs	r3, r2, r3
 800f4c4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f4c6:	683b      	ldr	r3, [r7, #0]
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4ce:	d102      	bne.n	800f4d6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f4d0:	2300      	movs	r3, #0
 800f4d2:	61fb      	str	r3, [r7, #28]
 800f4d4:	e023      	b.n	800f51e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681a      	ldr	r2, [r3, #0]
 800f4da:	4b15      	ldr	r3, [pc, #84]	; (800f530 <xTaskCheckForTimeOut+0xc0>)
 800f4dc:	681b      	ldr	r3, [r3, #0]
 800f4de:	429a      	cmp	r2, r3
 800f4e0:	d007      	beq.n	800f4f2 <xTaskCheckForTimeOut+0x82>
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	685b      	ldr	r3, [r3, #4]
 800f4e6:	69ba      	ldr	r2, [r7, #24]
 800f4e8:	429a      	cmp	r2, r3
 800f4ea:	d302      	bcc.n	800f4f2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f4ec:	2301      	movs	r3, #1
 800f4ee:	61fb      	str	r3, [r7, #28]
 800f4f0:	e015      	b.n	800f51e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f4f2:	683b      	ldr	r3, [r7, #0]
 800f4f4:	681b      	ldr	r3, [r3, #0]
 800f4f6:	697a      	ldr	r2, [r7, #20]
 800f4f8:	429a      	cmp	r2, r3
 800f4fa:	d20b      	bcs.n	800f514 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f4fc:	683b      	ldr	r3, [r7, #0]
 800f4fe:	681a      	ldr	r2, [r3, #0]
 800f500:	697b      	ldr	r3, [r7, #20]
 800f502:	1ad2      	subs	r2, r2, r3
 800f504:	683b      	ldr	r3, [r7, #0]
 800f506:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f508:	6878      	ldr	r0, [r7, #4]
 800f50a:	f7ff ff9b 	bl	800f444 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f50e:	2300      	movs	r3, #0
 800f510:	61fb      	str	r3, [r7, #28]
 800f512:	e004      	b.n	800f51e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800f514:	683b      	ldr	r3, [r7, #0]
 800f516:	2200      	movs	r2, #0
 800f518:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f51a:	2301      	movs	r3, #1
 800f51c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f51e:	f000 fb51 	bl	800fbc4 <vPortExitCritical>

	return xReturn;
 800f522:	69fb      	ldr	r3, [r7, #28]
}
 800f524:	4618      	mov	r0, r3
 800f526:	3720      	adds	r7, #32
 800f528:	46bd      	mov	sp, r7
 800f52a:	bd80      	pop	{r7, pc}
 800f52c:	20002c68 	.word	0x20002c68
 800f530:	20002c7c 	.word	0x20002c7c

0800f534 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f534:	b480      	push	{r7}
 800f536:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f538:	4b03      	ldr	r3, [pc, #12]	; (800f548 <vTaskMissedYield+0x14>)
 800f53a:	2201      	movs	r2, #1
 800f53c:	601a      	str	r2, [r3, #0]
}
 800f53e:	bf00      	nop
 800f540:	46bd      	mov	sp, r7
 800f542:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f546:	4770      	bx	lr
 800f548:	20002c78 	.word	0x20002c78

0800f54c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f54c:	b580      	push	{r7, lr}
 800f54e:	b082      	sub	sp, #8
 800f550:	af00      	add	r7, sp, #0
 800f552:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f554:	f000 f852 	bl	800f5fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f558:	4b06      	ldr	r3, [pc, #24]	; (800f574 <prvIdleTask+0x28>)
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	2b01      	cmp	r3, #1
 800f55e:	d9f9      	bls.n	800f554 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f560:	4b05      	ldr	r3, [pc, #20]	; (800f578 <prvIdleTask+0x2c>)
 800f562:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f566:	601a      	str	r2, [r3, #0]
 800f568:	f3bf 8f4f 	dsb	sy
 800f56c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f570:	e7f0      	b.n	800f554 <prvIdleTask+0x8>
 800f572:	bf00      	nop
 800f574:	20002b68 	.word	0x20002b68
 800f578:	e000ed04 	.word	0xe000ed04

0800f57c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f57c:	b580      	push	{r7, lr}
 800f57e:	b082      	sub	sp, #8
 800f580:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f582:	2300      	movs	r3, #0
 800f584:	607b      	str	r3, [r7, #4]
 800f586:	e00c      	b.n	800f5a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f588:	687a      	ldr	r2, [r7, #4]
 800f58a:	4613      	mov	r3, r2
 800f58c:	009b      	lsls	r3, r3, #2
 800f58e:	4413      	add	r3, r2
 800f590:	009b      	lsls	r3, r3, #2
 800f592:	4a12      	ldr	r2, [pc, #72]	; (800f5dc <prvInitialiseTaskLists+0x60>)
 800f594:	4413      	add	r3, r2
 800f596:	4618      	mov	r0, r3
 800f598:	f7fe fdf3 	bl	800e182 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	3301      	adds	r3, #1
 800f5a0:	607b      	str	r3, [r7, #4]
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	2b06      	cmp	r3, #6
 800f5a6:	d9ef      	bls.n	800f588 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f5a8:	480d      	ldr	r0, [pc, #52]	; (800f5e0 <prvInitialiseTaskLists+0x64>)
 800f5aa:	f7fe fdea 	bl	800e182 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f5ae:	480d      	ldr	r0, [pc, #52]	; (800f5e4 <prvInitialiseTaskLists+0x68>)
 800f5b0:	f7fe fde7 	bl	800e182 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f5b4:	480c      	ldr	r0, [pc, #48]	; (800f5e8 <prvInitialiseTaskLists+0x6c>)
 800f5b6:	f7fe fde4 	bl	800e182 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f5ba:	480c      	ldr	r0, [pc, #48]	; (800f5ec <prvInitialiseTaskLists+0x70>)
 800f5bc:	f7fe fde1 	bl	800e182 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f5c0:	480b      	ldr	r0, [pc, #44]	; (800f5f0 <prvInitialiseTaskLists+0x74>)
 800f5c2:	f7fe fdde 	bl	800e182 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f5c6:	4b0b      	ldr	r3, [pc, #44]	; (800f5f4 <prvInitialiseTaskLists+0x78>)
 800f5c8:	4a05      	ldr	r2, [pc, #20]	; (800f5e0 <prvInitialiseTaskLists+0x64>)
 800f5ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f5cc:	4b0a      	ldr	r3, [pc, #40]	; (800f5f8 <prvInitialiseTaskLists+0x7c>)
 800f5ce:	4a05      	ldr	r2, [pc, #20]	; (800f5e4 <prvInitialiseTaskLists+0x68>)
 800f5d0:	601a      	str	r2, [r3, #0]
}
 800f5d2:	bf00      	nop
 800f5d4:	3708      	adds	r7, #8
 800f5d6:	46bd      	mov	sp, r7
 800f5d8:	bd80      	pop	{r7, pc}
 800f5da:	bf00      	nop
 800f5dc:	20002b68 	.word	0x20002b68
 800f5e0:	20002bf4 	.word	0x20002bf4
 800f5e4:	20002c08 	.word	0x20002c08
 800f5e8:	20002c24 	.word	0x20002c24
 800f5ec:	20002c38 	.word	0x20002c38
 800f5f0:	20002c50 	.word	0x20002c50
 800f5f4:	20002c1c 	.word	0x20002c1c
 800f5f8:	20002c20 	.word	0x20002c20

0800f5fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f5fc:	b580      	push	{r7, lr}
 800f5fe:	b082      	sub	sp, #8
 800f600:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f602:	e019      	b.n	800f638 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f604:	f000 faae 	bl	800fb64 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f608:	4b10      	ldr	r3, [pc, #64]	; (800f64c <prvCheckTasksWaitingTermination+0x50>)
 800f60a:	68db      	ldr	r3, [r3, #12]
 800f60c:	68db      	ldr	r3, [r3, #12]
 800f60e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	3304      	adds	r3, #4
 800f614:	4618      	mov	r0, r3
 800f616:	f7fe fe3e 	bl	800e296 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f61a:	4b0d      	ldr	r3, [pc, #52]	; (800f650 <prvCheckTasksWaitingTermination+0x54>)
 800f61c:	681b      	ldr	r3, [r3, #0]
 800f61e:	3b01      	subs	r3, #1
 800f620:	4a0b      	ldr	r2, [pc, #44]	; (800f650 <prvCheckTasksWaitingTermination+0x54>)
 800f622:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f624:	4b0b      	ldr	r3, [pc, #44]	; (800f654 <prvCheckTasksWaitingTermination+0x58>)
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	3b01      	subs	r3, #1
 800f62a:	4a0a      	ldr	r2, [pc, #40]	; (800f654 <prvCheckTasksWaitingTermination+0x58>)
 800f62c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f62e:	f000 fac9 	bl	800fbc4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f632:	6878      	ldr	r0, [r7, #4]
 800f634:	f000 f810 	bl	800f658 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f638:	4b06      	ldr	r3, [pc, #24]	; (800f654 <prvCheckTasksWaitingTermination+0x58>)
 800f63a:	681b      	ldr	r3, [r3, #0]
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d1e1      	bne.n	800f604 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f640:	bf00      	nop
 800f642:	bf00      	nop
 800f644:	3708      	adds	r7, #8
 800f646:	46bd      	mov	sp, r7
 800f648:	bd80      	pop	{r7, pc}
 800f64a:	bf00      	nop
 800f64c:	20002c38 	.word	0x20002c38
 800f650:	20002c64 	.word	0x20002c64
 800f654:	20002c4c 	.word	0x20002c4c

0800f658 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f658:	b580      	push	{r7, lr}
 800f65a:	b084      	sub	sp, #16
 800f65c:	af00      	add	r7, sp, #0
 800f65e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f666:	2b00      	cmp	r3, #0
 800f668:	d108      	bne.n	800f67c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f66e:	4618      	mov	r0, r3
 800f670:	f000 fc26 	bl	800fec0 <vPortFree>
				vPortFree( pxTCB );
 800f674:	6878      	ldr	r0, [r7, #4]
 800f676:	f000 fc23 	bl	800fec0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f67a:	e018      	b.n	800f6ae <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f682:	2b01      	cmp	r3, #1
 800f684:	d103      	bne.n	800f68e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800f686:	6878      	ldr	r0, [r7, #4]
 800f688:	f000 fc1a 	bl	800fec0 <vPortFree>
	}
 800f68c:	e00f      	b.n	800f6ae <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f694:	2b02      	cmp	r3, #2
 800f696:	d00a      	beq.n	800f6ae <prvDeleteTCB+0x56>
	__asm volatile
 800f698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f69c:	f383 8811 	msr	BASEPRI, r3
 800f6a0:	f3bf 8f6f 	isb	sy
 800f6a4:	f3bf 8f4f 	dsb	sy
 800f6a8:	60fb      	str	r3, [r7, #12]
}
 800f6aa:	bf00      	nop
 800f6ac:	e7fe      	b.n	800f6ac <prvDeleteTCB+0x54>
	}
 800f6ae:	bf00      	nop
 800f6b0:	3710      	adds	r7, #16
 800f6b2:	46bd      	mov	sp, r7
 800f6b4:	bd80      	pop	{r7, pc}
	...

0800f6b8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f6b8:	b480      	push	{r7}
 800f6ba:	b083      	sub	sp, #12
 800f6bc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f6be:	4b0c      	ldr	r3, [pc, #48]	; (800f6f0 <prvResetNextTaskUnblockTime+0x38>)
 800f6c0:	681b      	ldr	r3, [r3, #0]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d104      	bne.n	800f6d2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f6c8:	4b0a      	ldr	r3, [pc, #40]	; (800f6f4 <prvResetNextTaskUnblockTime+0x3c>)
 800f6ca:	f04f 32ff 	mov.w	r2, #4294967295
 800f6ce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f6d0:	e008      	b.n	800f6e4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f6d2:	4b07      	ldr	r3, [pc, #28]	; (800f6f0 <prvResetNextTaskUnblockTime+0x38>)
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	68db      	ldr	r3, [r3, #12]
 800f6d8:	68db      	ldr	r3, [r3, #12]
 800f6da:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	685b      	ldr	r3, [r3, #4]
 800f6e0:	4a04      	ldr	r2, [pc, #16]	; (800f6f4 <prvResetNextTaskUnblockTime+0x3c>)
 800f6e2:	6013      	str	r3, [r2, #0]
}
 800f6e4:	bf00      	nop
 800f6e6:	370c      	adds	r7, #12
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ee:	4770      	bx	lr
 800f6f0:	20002c1c 	.word	0x20002c1c
 800f6f4:	20002c84 	.word	0x20002c84

0800f6f8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f6f8:	b480      	push	{r7}
 800f6fa:	b083      	sub	sp, #12
 800f6fc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f6fe:	4b0b      	ldr	r3, [pc, #44]	; (800f72c <xTaskGetSchedulerState+0x34>)
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	2b00      	cmp	r3, #0
 800f704:	d102      	bne.n	800f70c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f706:	2301      	movs	r3, #1
 800f708:	607b      	str	r3, [r7, #4]
 800f70a:	e008      	b.n	800f71e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f70c:	4b08      	ldr	r3, [pc, #32]	; (800f730 <xTaskGetSchedulerState+0x38>)
 800f70e:	681b      	ldr	r3, [r3, #0]
 800f710:	2b00      	cmp	r3, #0
 800f712:	d102      	bne.n	800f71a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f714:	2302      	movs	r3, #2
 800f716:	607b      	str	r3, [r7, #4]
 800f718:	e001      	b.n	800f71e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f71a:	2300      	movs	r3, #0
 800f71c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f71e:	687b      	ldr	r3, [r7, #4]
	}
 800f720:	4618      	mov	r0, r3
 800f722:	370c      	adds	r7, #12
 800f724:	46bd      	mov	sp, r7
 800f726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f72a:	4770      	bx	lr
 800f72c:	20002c70 	.word	0x20002c70
 800f730:	20002c8c 	.word	0x20002c8c

0800f734 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f734:	b580      	push	{r7, lr}
 800f736:	b086      	sub	sp, #24
 800f738:	af00      	add	r7, sp, #0
 800f73a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f740:	2300      	movs	r3, #0
 800f742:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	2b00      	cmp	r3, #0
 800f748:	d06e      	beq.n	800f828 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f74a:	4b3a      	ldr	r3, [pc, #232]	; (800f834 <xTaskPriorityDisinherit+0x100>)
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	693a      	ldr	r2, [r7, #16]
 800f750:	429a      	cmp	r2, r3
 800f752:	d00a      	beq.n	800f76a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800f754:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f758:	f383 8811 	msr	BASEPRI, r3
 800f75c:	f3bf 8f6f 	isb	sy
 800f760:	f3bf 8f4f 	dsb	sy
 800f764:	60fb      	str	r3, [r7, #12]
}
 800f766:	bf00      	nop
 800f768:	e7fe      	b.n	800f768 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800f76a:	693b      	ldr	r3, [r7, #16]
 800f76c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d10a      	bne.n	800f788 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800f772:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f776:	f383 8811 	msr	BASEPRI, r3
 800f77a:	f3bf 8f6f 	isb	sy
 800f77e:	f3bf 8f4f 	dsb	sy
 800f782:	60bb      	str	r3, [r7, #8]
}
 800f784:	bf00      	nop
 800f786:	e7fe      	b.n	800f786 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800f788:	693b      	ldr	r3, [r7, #16]
 800f78a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f78c:	1e5a      	subs	r2, r3, #1
 800f78e:	693b      	ldr	r3, [r7, #16]
 800f790:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f792:	693b      	ldr	r3, [r7, #16]
 800f794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f796:	693b      	ldr	r3, [r7, #16]
 800f798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f79a:	429a      	cmp	r2, r3
 800f79c:	d044      	beq.n	800f828 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f79e:	693b      	ldr	r3, [r7, #16]
 800f7a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d140      	bne.n	800f828 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f7a6:	693b      	ldr	r3, [r7, #16]
 800f7a8:	3304      	adds	r3, #4
 800f7aa:	4618      	mov	r0, r3
 800f7ac:	f7fe fd73 	bl	800e296 <uxListRemove>
 800f7b0:	4603      	mov	r3, r0
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d115      	bne.n	800f7e2 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f7b6:	693b      	ldr	r3, [r7, #16]
 800f7b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f7ba:	491f      	ldr	r1, [pc, #124]	; (800f838 <xTaskPriorityDisinherit+0x104>)
 800f7bc:	4613      	mov	r3, r2
 800f7be:	009b      	lsls	r3, r3, #2
 800f7c0:	4413      	add	r3, r2
 800f7c2:	009b      	lsls	r3, r3, #2
 800f7c4:	440b      	add	r3, r1
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d10a      	bne.n	800f7e2 <xTaskPriorityDisinherit+0xae>
 800f7cc:	693b      	ldr	r3, [r7, #16]
 800f7ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7d0:	2201      	movs	r2, #1
 800f7d2:	fa02 f303 	lsl.w	r3, r2, r3
 800f7d6:	43da      	mvns	r2, r3
 800f7d8:	4b18      	ldr	r3, [pc, #96]	; (800f83c <xTaskPriorityDisinherit+0x108>)
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	4013      	ands	r3, r2
 800f7de:	4a17      	ldr	r2, [pc, #92]	; (800f83c <xTaskPriorityDisinherit+0x108>)
 800f7e0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f7e2:	693b      	ldr	r3, [r7, #16]
 800f7e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f7e6:	693b      	ldr	r3, [r7, #16]
 800f7e8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f7ea:	693b      	ldr	r3, [r7, #16]
 800f7ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7ee:	f1c3 0207 	rsb	r2, r3, #7
 800f7f2:	693b      	ldr	r3, [r7, #16]
 800f7f4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f7f6:	693b      	ldr	r3, [r7, #16]
 800f7f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7fa:	2201      	movs	r2, #1
 800f7fc:	409a      	lsls	r2, r3
 800f7fe:	4b0f      	ldr	r3, [pc, #60]	; (800f83c <xTaskPriorityDisinherit+0x108>)
 800f800:	681b      	ldr	r3, [r3, #0]
 800f802:	4313      	orrs	r3, r2
 800f804:	4a0d      	ldr	r2, [pc, #52]	; (800f83c <xTaskPriorityDisinherit+0x108>)
 800f806:	6013      	str	r3, [r2, #0]
 800f808:	693b      	ldr	r3, [r7, #16]
 800f80a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f80c:	4613      	mov	r3, r2
 800f80e:	009b      	lsls	r3, r3, #2
 800f810:	4413      	add	r3, r2
 800f812:	009b      	lsls	r3, r3, #2
 800f814:	4a08      	ldr	r2, [pc, #32]	; (800f838 <xTaskPriorityDisinherit+0x104>)
 800f816:	441a      	add	r2, r3
 800f818:	693b      	ldr	r3, [r7, #16]
 800f81a:	3304      	adds	r3, #4
 800f81c:	4619      	mov	r1, r3
 800f81e:	4610      	mov	r0, r2
 800f820:	f7fe fcdc 	bl	800e1dc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f824:	2301      	movs	r3, #1
 800f826:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f828:	697b      	ldr	r3, [r7, #20]
	}
 800f82a:	4618      	mov	r0, r3
 800f82c:	3718      	adds	r7, #24
 800f82e:	46bd      	mov	sp, r7
 800f830:	bd80      	pop	{r7, pc}
 800f832:	bf00      	nop
 800f834:	20002b64 	.word	0x20002b64
 800f838:	20002b68 	.word	0x20002b68
 800f83c:	20002c6c 	.word	0x20002c6c

0800f840 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f840:	b580      	push	{r7, lr}
 800f842:	b084      	sub	sp, #16
 800f844:	af00      	add	r7, sp, #0
 800f846:	6078      	str	r0, [r7, #4]
 800f848:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f84a:	4b29      	ldr	r3, [pc, #164]	; (800f8f0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f850:	4b28      	ldr	r3, [pc, #160]	; (800f8f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	3304      	adds	r3, #4
 800f856:	4618      	mov	r0, r3
 800f858:	f7fe fd1d 	bl	800e296 <uxListRemove>
 800f85c:	4603      	mov	r3, r0
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d10b      	bne.n	800f87a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800f862:	4b24      	ldr	r3, [pc, #144]	; (800f8f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f864:	681b      	ldr	r3, [r3, #0]
 800f866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f868:	2201      	movs	r2, #1
 800f86a:	fa02 f303 	lsl.w	r3, r2, r3
 800f86e:	43da      	mvns	r2, r3
 800f870:	4b21      	ldr	r3, [pc, #132]	; (800f8f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	4013      	ands	r3, r2
 800f876:	4a20      	ldr	r2, [pc, #128]	; (800f8f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f878:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f880:	d10a      	bne.n	800f898 <prvAddCurrentTaskToDelayedList+0x58>
 800f882:	683b      	ldr	r3, [r7, #0]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d007      	beq.n	800f898 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f888:	4b1a      	ldr	r3, [pc, #104]	; (800f8f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	3304      	adds	r3, #4
 800f88e:	4619      	mov	r1, r3
 800f890:	481a      	ldr	r0, [pc, #104]	; (800f8fc <prvAddCurrentTaskToDelayedList+0xbc>)
 800f892:	f7fe fca3 	bl	800e1dc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f896:	e026      	b.n	800f8e6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f898:	68fa      	ldr	r2, [r7, #12]
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	4413      	add	r3, r2
 800f89e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f8a0:	4b14      	ldr	r3, [pc, #80]	; (800f8f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f8a2:	681b      	ldr	r3, [r3, #0]
 800f8a4:	68ba      	ldr	r2, [r7, #8]
 800f8a6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f8a8:	68ba      	ldr	r2, [r7, #8]
 800f8aa:	68fb      	ldr	r3, [r7, #12]
 800f8ac:	429a      	cmp	r2, r3
 800f8ae:	d209      	bcs.n	800f8c4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f8b0:	4b13      	ldr	r3, [pc, #76]	; (800f900 <prvAddCurrentTaskToDelayedList+0xc0>)
 800f8b2:	681a      	ldr	r2, [r3, #0]
 800f8b4:	4b0f      	ldr	r3, [pc, #60]	; (800f8f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	3304      	adds	r3, #4
 800f8ba:	4619      	mov	r1, r3
 800f8bc:	4610      	mov	r0, r2
 800f8be:	f7fe fcb1 	bl	800e224 <vListInsert>
}
 800f8c2:	e010      	b.n	800f8e6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f8c4:	4b0f      	ldr	r3, [pc, #60]	; (800f904 <prvAddCurrentTaskToDelayedList+0xc4>)
 800f8c6:	681a      	ldr	r2, [r3, #0]
 800f8c8:	4b0a      	ldr	r3, [pc, #40]	; (800f8f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	3304      	adds	r3, #4
 800f8ce:	4619      	mov	r1, r3
 800f8d0:	4610      	mov	r0, r2
 800f8d2:	f7fe fca7 	bl	800e224 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f8d6:	4b0c      	ldr	r3, [pc, #48]	; (800f908 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	68ba      	ldr	r2, [r7, #8]
 800f8dc:	429a      	cmp	r2, r3
 800f8de:	d202      	bcs.n	800f8e6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800f8e0:	4a09      	ldr	r2, [pc, #36]	; (800f908 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f8e2:	68bb      	ldr	r3, [r7, #8]
 800f8e4:	6013      	str	r3, [r2, #0]
}
 800f8e6:	bf00      	nop
 800f8e8:	3710      	adds	r7, #16
 800f8ea:	46bd      	mov	sp, r7
 800f8ec:	bd80      	pop	{r7, pc}
 800f8ee:	bf00      	nop
 800f8f0:	20002c68 	.word	0x20002c68
 800f8f4:	20002b64 	.word	0x20002b64
 800f8f8:	20002c6c 	.word	0x20002c6c
 800f8fc:	20002c50 	.word	0x20002c50
 800f900:	20002c20 	.word	0x20002c20
 800f904:	20002c1c 	.word	0x20002c1c
 800f908:	20002c84 	.word	0x20002c84

0800f90c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f90c:	b480      	push	{r7}
 800f90e:	b085      	sub	sp, #20
 800f910:	af00      	add	r7, sp, #0
 800f912:	60f8      	str	r0, [r7, #12]
 800f914:	60b9      	str	r1, [r7, #8]
 800f916:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	3b04      	subs	r3, #4
 800f91c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f91e:	68fb      	ldr	r3, [r7, #12]
 800f920:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f924:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f926:	68fb      	ldr	r3, [r7, #12]
 800f928:	3b04      	subs	r3, #4
 800f92a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f92c:	68bb      	ldr	r3, [r7, #8]
 800f92e:	f023 0201 	bic.w	r2, r3, #1
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f936:	68fb      	ldr	r3, [r7, #12]
 800f938:	3b04      	subs	r3, #4
 800f93a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f93c:	4a0c      	ldr	r2, [pc, #48]	; (800f970 <pxPortInitialiseStack+0x64>)
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	3b14      	subs	r3, #20
 800f946:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f948:	687a      	ldr	r2, [r7, #4]
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f94e:	68fb      	ldr	r3, [r7, #12]
 800f950:	3b04      	subs	r3, #4
 800f952:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	f06f 0202 	mvn.w	r2, #2
 800f95a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	3b20      	subs	r3, #32
 800f960:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f962:	68fb      	ldr	r3, [r7, #12]
}
 800f964:	4618      	mov	r0, r3
 800f966:	3714      	adds	r7, #20
 800f968:	46bd      	mov	sp, r7
 800f96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f96e:	4770      	bx	lr
 800f970:	0800f975 	.word	0x0800f975

0800f974 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f974:	b480      	push	{r7}
 800f976:	b085      	sub	sp, #20
 800f978:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f97a:	2300      	movs	r3, #0
 800f97c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f97e:	4b12      	ldr	r3, [pc, #72]	; (800f9c8 <prvTaskExitError+0x54>)
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f986:	d00a      	beq.n	800f99e <prvTaskExitError+0x2a>
	__asm volatile
 800f988:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f98c:	f383 8811 	msr	BASEPRI, r3
 800f990:	f3bf 8f6f 	isb	sy
 800f994:	f3bf 8f4f 	dsb	sy
 800f998:	60fb      	str	r3, [r7, #12]
}
 800f99a:	bf00      	nop
 800f99c:	e7fe      	b.n	800f99c <prvTaskExitError+0x28>
	__asm volatile
 800f99e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9a2:	f383 8811 	msr	BASEPRI, r3
 800f9a6:	f3bf 8f6f 	isb	sy
 800f9aa:	f3bf 8f4f 	dsb	sy
 800f9ae:	60bb      	str	r3, [r7, #8]
}
 800f9b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f9b2:	bf00      	nop
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d0fc      	beq.n	800f9b4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f9ba:	bf00      	nop
 800f9bc:	bf00      	nop
 800f9be:	3714      	adds	r7, #20
 800f9c0:	46bd      	mov	sp, r7
 800f9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9c6:	4770      	bx	lr
 800f9c8:	20000018 	.word	0x20000018
 800f9cc:	00000000 	.word	0x00000000

0800f9d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f9d0:	4b07      	ldr	r3, [pc, #28]	; (800f9f0 <pxCurrentTCBConst2>)
 800f9d2:	6819      	ldr	r1, [r3, #0]
 800f9d4:	6808      	ldr	r0, [r1, #0]
 800f9d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9da:	f380 8809 	msr	PSP, r0
 800f9de:	f3bf 8f6f 	isb	sy
 800f9e2:	f04f 0000 	mov.w	r0, #0
 800f9e6:	f380 8811 	msr	BASEPRI, r0
 800f9ea:	4770      	bx	lr
 800f9ec:	f3af 8000 	nop.w

0800f9f0 <pxCurrentTCBConst2>:
 800f9f0:	20002b64 	.word	0x20002b64
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f9f4:	bf00      	nop
 800f9f6:	bf00      	nop

0800f9f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f9f8:	4808      	ldr	r0, [pc, #32]	; (800fa1c <prvPortStartFirstTask+0x24>)
 800f9fa:	6800      	ldr	r0, [r0, #0]
 800f9fc:	6800      	ldr	r0, [r0, #0]
 800f9fe:	f380 8808 	msr	MSP, r0
 800fa02:	f04f 0000 	mov.w	r0, #0
 800fa06:	f380 8814 	msr	CONTROL, r0
 800fa0a:	b662      	cpsie	i
 800fa0c:	b661      	cpsie	f
 800fa0e:	f3bf 8f4f 	dsb	sy
 800fa12:	f3bf 8f6f 	isb	sy
 800fa16:	df00      	svc	0
 800fa18:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800fa1a:	bf00      	nop
 800fa1c:	e000ed08 	.word	0xe000ed08

0800fa20 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800fa20:	b580      	push	{r7, lr}
 800fa22:	b086      	sub	sp, #24
 800fa24:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800fa26:	4b46      	ldr	r3, [pc, #280]	; (800fb40 <xPortStartScheduler+0x120>)
 800fa28:	681b      	ldr	r3, [r3, #0]
 800fa2a:	4a46      	ldr	r2, [pc, #280]	; (800fb44 <xPortStartScheduler+0x124>)
 800fa2c:	4293      	cmp	r3, r2
 800fa2e:	d10a      	bne.n	800fa46 <xPortStartScheduler+0x26>
	__asm volatile
 800fa30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa34:	f383 8811 	msr	BASEPRI, r3
 800fa38:	f3bf 8f6f 	isb	sy
 800fa3c:	f3bf 8f4f 	dsb	sy
 800fa40:	613b      	str	r3, [r7, #16]
}
 800fa42:	bf00      	nop
 800fa44:	e7fe      	b.n	800fa44 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800fa46:	4b3e      	ldr	r3, [pc, #248]	; (800fb40 <xPortStartScheduler+0x120>)
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	4a3f      	ldr	r2, [pc, #252]	; (800fb48 <xPortStartScheduler+0x128>)
 800fa4c:	4293      	cmp	r3, r2
 800fa4e:	d10a      	bne.n	800fa66 <xPortStartScheduler+0x46>
	__asm volatile
 800fa50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fa54:	f383 8811 	msr	BASEPRI, r3
 800fa58:	f3bf 8f6f 	isb	sy
 800fa5c:	f3bf 8f4f 	dsb	sy
 800fa60:	60fb      	str	r3, [r7, #12]
}
 800fa62:	bf00      	nop
 800fa64:	e7fe      	b.n	800fa64 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800fa66:	4b39      	ldr	r3, [pc, #228]	; (800fb4c <xPortStartScheduler+0x12c>)
 800fa68:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800fa6a:	697b      	ldr	r3, [r7, #20]
 800fa6c:	781b      	ldrb	r3, [r3, #0]
 800fa6e:	b2db      	uxtb	r3, r3
 800fa70:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800fa72:	697b      	ldr	r3, [r7, #20]
 800fa74:	22ff      	movs	r2, #255	; 0xff
 800fa76:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800fa78:	697b      	ldr	r3, [r7, #20]
 800fa7a:	781b      	ldrb	r3, [r3, #0]
 800fa7c:	b2db      	uxtb	r3, r3
 800fa7e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800fa80:	78fb      	ldrb	r3, [r7, #3]
 800fa82:	b2db      	uxtb	r3, r3
 800fa84:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800fa88:	b2da      	uxtb	r2, r3
 800fa8a:	4b31      	ldr	r3, [pc, #196]	; (800fb50 <xPortStartScheduler+0x130>)
 800fa8c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800fa8e:	4b31      	ldr	r3, [pc, #196]	; (800fb54 <xPortStartScheduler+0x134>)
 800fa90:	2207      	movs	r2, #7
 800fa92:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fa94:	e009      	b.n	800faaa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800fa96:	4b2f      	ldr	r3, [pc, #188]	; (800fb54 <xPortStartScheduler+0x134>)
 800fa98:	681b      	ldr	r3, [r3, #0]
 800fa9a:	3b01      	subs	r3, #1
 800fa9c:	4a2d      	ldr	r2, [pc, #180]	; (800fb54 <xPortStartScheduler+0x134>)
 800fa9e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800faa0:	78fb      	ldrb	r3, [r7, #3]
 800faa2:	b2db      	uxtb	r3, r3
 800faa4:	005b      	lsls	r3, r3, #1
 800faa6:	b2db      	uxtb	r3, r3
 800faa8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800faaa:	78fb      	ldrb	r3, [r7, #3]
 800faac:	b2db      	uxtb	r3, r3
 800faae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fab2:	2b80      	cmp	r3, #128	; 0x80
 800fab4:	d0ef      	beq.n	800fa96 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800fab6:	4b27      	ldr	r3, [pc, #156]	; (800fb54 <xPortStartScheduler+0x134>)
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	f1c3 0307 	rsb	r3, r3, #7
 800fabe:	2b04      	cmp	r3, #4
 800fac0:	d00a      	beq.n	800fad8 <xPortStartScheduler+0xb8>
	__asm volatile
 800fac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fac6:	f383 8811 	msr	BASEPRI, r3
 800faca:	f3bf 8f6f 	isb	sy
 800face:	f3bf 8f4f 	dsb	sy
 800fad2:	60bb      	str	r3, [r7, #8]
}
 800fad4:	bf00      	nop
 800fad6:	e7fe      	b.n	800fad6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fad8:	4b1e      	ldr	r3, [pc, #120]	; (800fb54 <xPortStartScheduler+0x134>)
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	021b      	lsls	r3, r3, #8
 800fade:	4a1d      	ldr	r2, [pc, #116]	; (800fb54 <xPortStartScheduler+0x134>)
 800fae0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fae2:	4b1c      	ldr	r3, [pc, #112]	; (800fb54 <xPortStartScheduler+0x134>)
 800fae4:	681b      	ldr	r3, [r3, #0]
 800fae6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800faea:	4a1a      	ldr	r2, [pc, #104]	; (800fb54 <xPortStartScheduler+0x134>)
 800faec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	b2da      	uxtb	r2, r3
 800faf2:	697b      	ldr	r3, [r7, #20]
 800faf4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800faf6:	4b18      	ldr	r3, [pc, #96]	; (800fb58 <xPortStartScheduler+0x138>)
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	4a17      	ldr	r2, [pc, #92]	; (800fb58 <xPortStartScheduler+0x138>)
 800fafc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800fb00:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fb02:	4b15      	ldr	r3, [pc, #84]	; (800fb58 <xPortStartScheduler+0x138>)
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	4a14      	ldr	r2, [pc, #80]	; (800fb58 <xPortStartScheduler+0x138>)
 800fb08:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800fb0c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fb0e:	f000 f8dd 	bl	800fccc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fb12:	4b12      	ldr	r3, [pc, #72]	; (800fb5c <xPortStartScheduler+0x13c>)
 800fb14:	2200      	movs	r2, #0
 800fb16:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fb18:	f000 f8fc 	bl	800fd14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fb1c:	4b10      	ldr	r3, [pc, #64]	; (800fb60 <xPortStartScheduler+0x140>)
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	4a0f      	ldr	r2, [pc, #60]	; (800fb60 <xPortStartScheduler+0x140>)
 800fb22:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800fb26:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fb28:	f7ff ff66 	bl	800f9f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fb2c:	f7ff fba8 	bl	800f280 <vTaskSwitchContext>
	prvTaskExitError();
 800fb30:	f7ff ff20 	bl	800f974 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fb34:	2300      	movs	r3, #0
}
 800fb36:	4618      	mov	r0, r3
 800fb38:	3718      	adds	r7, #24
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	bd80      	pop	{r7, pc}
 800fb3e:	bf00      	nop
 800fb40:	e000ed00 	.word	0xe000ed00
 800fb44:	410fc271 	.word	0x410fc271
 800fb48:	410fc270 	.word	0x410fc270
 800fb4c:	e000e400 	.word	0xe000e400
 800fb50:	20002c90 	.word	0x20002c90
 800fb54:	20002c94 	.word	0x20002c94
 800fb58:	e000ed20 	.word	0xe000ed20
 800fb5c:	20000018 	.word	0x20000018
 800fb60:	e000ef34 	.word	0xe000ef34

0800fb64 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fb64:	b480      	push	{r7}
 800fb66:	b083      	sub	sp, #12
 800fb68:	af00      	add	r7, sp, #0
	__asm volatile
 800fb6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb6e:	f383 8811 	msr	BASEPRI, r3
 800fb72:	f3bf 8f6f 	isb	sy
 800fb76:	f3bf 8f4f 	dsb	sy
 800fb7a:	607b      	str	r3, [r7, #4]
}
 800fb7c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fb7e:	4b0f      	ldr	r3, [pc, #60]	; (800fbbc <vPortEnterCritical+0x58>)
 800fb80:	681b      	ldr	r3, [r3, #0]
 800fb82:	3301      	adds	r3, #1
 800fb84:	4a0d      	ldr	r2, [pc, #52]	; (800fbbc <vPortEnterCritical+0x58>)
 800fb86:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fb88:	4b0c      	ldr	r3, [pc, #48]	; (800fbbc <vPortEnterCritical+0x58>)
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	2b01      	cmp	r3, #1
 800fb8e:	d10f      	bne.n	800fbb0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fb90:	4b0b      	ldr	r3, [pc, #44]	; (800fbc0 <vPortEnterCritical+0x5c>)
 800fb92:	681b      	ldr	r3, [r3, #0]
 800fb94:	b2db      	uxtb	r3, r3
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d00a      	beq.n	800fbb0 <vPortEnterCritical+0x4c>
	__asm volatile
 800fb9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb9e:	f383 8811 	msr	BASEPRI, r3
 800fba2:	f3bf 8f6f 	isb	sy
 800fba6:	f3bf 8f4f 	dsb	sy
 800fbaa:	603b      	str	r3, [r7, #0]
}
 800fbac:	bf00      	nop
 800fbae:	e7fe      	b.n	800fbae <vPortEnterCritical+0x4a>
	}
}
 800fbb0:	bf00      	nop
 800fbb2:	370c      	adds	r7, #12
 800fbb4:	46bd      	mov	sp, r7
 800fbb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbba:	4770      	bx	lr
 800fbbc:	20000018 	.word	0x20000018
 800fbc0:	e000ed04 	.word	0xe000ed04

0800fbc4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fbc4:	b480      	push	{r7}
 800fbc6:	b083      	sub	sp, #12
 800fbc8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fbca:	4b12      	ldr	r3, [pc, #72]	; (800fc14 <vPortExitCritical+0x50>)
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d10a      	bne.n	800fbe8 <vPortExitCritical+0x24>
	__asm volatile
 800fbd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fbd6:	f383 8811 	msr	BASEPRI, r3
 800fbda:	f3bf 8f6f 	isb	sy
 800fbde:	f3bf 8f4f 	dsb	sy
 800fbe2:	607b      	str	r3, [r7, #4]
}
 800fbe4:	bf00      	nop
 800fbe6:	e7fe      	b.n	800fbe6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800fbe8:	4b0a      	ldr	r3, [pc, #40]	; (800fc14 <vPortExitCritical+0x50>)
 800fbea:	681b      	ldr	r3, [r3, #0]
 800fbec:	3b01      	subs	r3, #1
 800fbee:	4a09      	ldr	r2, [pc, #36]	; (800fc14 <vPortExitCritical+0x50>)
 800fbf0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fbf2:	4b08      	ldr	r3, [pc, #32]	; (800fc14 <vPortExitCritical+0x50>)
 800fbf4:	681b      	ldr	r3, [r3, #0]
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d105      	bne.n	800fc06 <vPortExitCritical+0x42>
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800fbfe:	683b      	ldr	r3, [r7, #0]
 800fc00:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800fc04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fc06:	bf00      	nop
 800fc08:	370c      	adds	r7, #12
 800fc0a:	46bd      	mov	sp, r7
 800fc0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc10:	4770      	bx	lr
 800fc12:	bf00      	nop
 800fc14:	20000018 	.word	0x20000018
	...

0800fc20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fc20:	f3ef 8009 	mrs	r0, PSP
 800fc24:	f3bf 8f6f 	isb	sy
 800fc28:	4b15      	ldr	r3, [pc, #84]	; (800fc80 <pxCurrentTCBConst>)
 800fc2a:	681a      	ldr	r2, [r3, #0]
 800fc2c:	f01e 0f10 	tst.w	lr, #16
 800fc30:	bf08      	it	eq
 800fc32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fc36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc3a:	6010      	str	r0, [r2, #0]
 800fc3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fc40:	f04f 0050 	mov.w	r0, #80	; 0x50
 800fc44:	f380 8811 	msr	BASEPRI, r0
 800fc48:	f3bf 8f4f 	dsb	sy
 800fc4c:	f3bf 8f6f 	isb	sy
 800fc50:	f7ff fb16 	bl	800f280 <vTaskSwitchContext>
 800fc54:	f04f 0000 	mov.w	r0, #0
 800fc58:	f380 8811 	msr	BASEPRI, r0
 800fc5c:	bc09      	pop	{r0, r3}
 800fc5e:	6819      	ldr	r1, [r3, #0]
 800fc60:	6808      	ldr	r0, [r1, #0]
 800fc62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc66:	f01e 0f10 	tst.w	lr, #16
 800fc6a:	bf08      	it	eq
 800fc6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800fc70:	f380 8809 	msr	PSP, r0
 800fc74:	f3bf 8f6f 	isb	sy
 800fc78:	4770      	bx	lr
 800fc7a:	bf00      	nop
 800fc7c:	f3af 8000 	nop.w

0800fc80 <pxCurrentTCBConst>:
 800fc80:	20002b64 	.word	0x20002b64
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fc84:	bf00      	nop
 800fc86:	bf00      	nop

0800fc88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fc88:	b580      	push	{r7, lr}
 800fc8a:	b082      	sub	sp, #8
 800fc8c:	af00      	add	r7, sp, #0
	__asm volatile
 800fc8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc92:	f383 8811 	msr	BASEPRI, r3
 800fc96:	f3bf 8f6f 	isb	sy
 800fc9a:	f3bf 8f4f 	dsb	sy
 800fc9e:	607b      	str	r3, [r7, #4]
}
 800fca0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fca2:	f7ff fa35 	bl	800f110 <xTaskIncrementTick>
 800fca6:	4603      	mov	r3, r0
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	d003      	beq.n	800fcb4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800fcac:	4b06      	ldr	r3, [pc, #24]	; (800fcc8 <xPortSysTickHandler+0x40>)
 800fcae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fcb2:	601a      	str	r2, [r3, #0]
 800fcb4:	2300      	movs	r3, #0
 800fcb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fcb8:	683b      	ldr	r3, [r7, #0]
 800fcba:	f383 8811 	msr	BASEPRI, r3
}
 800fcbe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800fcc0:	bf00      	nop
 800fcc2:	3708      	adds	r7, #8
 800fcc4:	46bd      	mov	sp, r7
 800fcc6:	bd80      	pop	{r7, pc}
 800fcc8:	e000ed04 	.word	0xe000ed04

0800fccc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800fccc:	b480      	push	{r7}
 800fcce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800fcd0:	4b0b      	ldr	r3, [pc, #44]	; (800fd00 <vPortSetupTimerInterrupt+0x34>)
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800fcd6:	4b0b      	ldr	r3, [pc, #44]	; (800fd04 <vPortSetupTimerInterrupt+0x38>)
 800fcd8:	2200      	movs	r2, #0
 800fcda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800fcdc:	4b0a      	ldr	r3, [pc, #40]	; (800fd08 <vPortSetupTimerInterrupt+0x3c>)
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	4a0a      	ldr	r2, [pc, #40]	; (800fd0c <vPortSetupTimerInterrupt+0x40>)
 800fce2:	fba2 2303 	umull	r2, r3, r2, r3
 800fce6:	099b      	lsrs	r3, r3, #6
 800fce8:	4a09      	ldr	r2, [pc, #36]	; (800fd10 <vPortSetupTimerInterrupt+0x44>)
 800fcea:	3b01      	subs	r3, #1
 800fcec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800fcee:	4b04      	ldr	r3, [pc, #16]	; (800fd00 <vPortSetupTimerInterrupt+0x34>)
 800fcf0:	2207      	movs	r2, #7
 800fcf2:	601a      	str	r2, [r3, #0]
}
 800fcf4:	bf00      	nop
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcfc:	4770      	bx	lr
 800fcfe:	bf00      	nop
 800fd00:	e000e010 	.word	0xe000e010
 800fd04:	e000e018 	.word	0xe000e018
 800fd08:	2000000c 	.word	0x2000000c
 800fd0c:	10624dd3 	.word	0x10624dd3
 800fd10:	e000e014 	.word	0xe000e014

0800fd14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800fd14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800fd24 <vPortEnableVFP+0x10>
 800fd18:	6801      	ldr	r1, [r0, #0]
 800fd1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800fd1e:	6001      	str	r1, [r0, #0]
 800fd20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800fd22:	bf00      	nop
 800fd24:	e000ed88 	.word	0xe000ed88

0800fd28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b08a      	sub	sp, #40	; 0x28
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800fd30:	2300      	movs	r3, #0
 800fd32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800fd34:	f7ff f942 	bl	800efbc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800fd38:	4b5b      	ldr	r3, [pc, #364]	; (800fea8 <pvPortMalloc+0x180>)
 800fd3a:	681b      	ldr	r3, [r3, #0]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d101      	bne.n	800fd44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800fd40:	f000 f920 	bl	800ff84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800fd44:	4b59      	ldr	r3, [pc, #356]	; (800feac <pvPortMalloc+0x184>)
 800fd46:	681a      	ldr	r2, [r3, #0]
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	4013      	ands	r3, r2
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	f040 8093 	bne.w	800fe78 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d01d      	beq.n	800fd94 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800fd58:	2208      	movs	r2, #8
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	4413      	add	r3, r2
 800fd5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	f003 0307 	and.w	r3, r3, #7
 800fd66:	2b00      	cmp	r3, #0
 800fd68:	d014      	beq.n	800fd94 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	f023 0307 	bic.w	r3, r3, #7
 800fd70:	3308      	adds	r3, #8
 800fd72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	f003 0307 	and.w	r3, r3, #7
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d00a      	beq.n	800fd94 <pvPortMalloc+0x6c>
	__asm volatile
 800fd7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd82:	f383 8811 	msr	BASEPRI, r3
 800fd86:	f3bf 8f6f 	isb	sy
 800fd8a:	f3bf 8f4f 	dsb	sy
 800fd8e:	617b      	str	r3, [r7, #20]
}
 800fd90:	bf00      	nop
 800fd92:	e7fe      	b.n	800fd92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d06e      	beq.n	800fe78 <pvPortMalloc+0x150>
 800fd9a:	4b45      	ldr	r3, [pc, #276]	; (800feb0 <pvPortMalloc+0x188>)
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	687a      	ldr	r2, [r7, #4]
 800fda0:	429a      	cmp	r2, r3
 800fda2:	d869      	bhi.n	800fe78 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800fda4:	4b43      	ldr	r3, [pc, #268]	; (800feb4 <pvPortMalloc+0x18c>)
 800fda6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800fda8:	4b42      	ldr	r3, [pc, #264]	; (800feb4 <pvPortMalloc+0x18c>)
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fdae:	e004      	b.n	800fdba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800fdb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdb2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800fdb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdb6:	681b      	ldr	r3, [r3, #0]
 800fdb8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800fdba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdbc:	685b      	ldr	r3, [r3, #4]
 800fdbe:	687a      	ldr	r2, [r7, #4]
 800fdc0:	429a      	cmp	r2, r3
 800fdc2:	d903      	bls.n	800fdcc <pvPortMalloc+0xa4>
 800fdc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d1f1      	bne.n	800fdb0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800fdcc:	4b36      	ldr	r3, [pc, #216]	; (800fea8 <pvPortMalloc+0x180>)
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fdd2:	429a      	cmp	r2, r3
 800fdd4:	d050      	beq.n	800fe78 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800fdd6:	6a3b      	ldr	r3, [r7, #32]
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	2208      	movs	r2, #8
 800fddc:	4413      	add	r3, r2
 800fdde:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800fde0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fde2:	681a      	ldr	r2, [r3, #0]
 800fde4:	6a3b      	ldr	r3, [r7, #32]
 800fde6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800fde8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fdea:	685a      	ldr	r2, [r3, #4]
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	1ad2      	subs	r2, r2, r3
 800fdf0:	2308      	movs	r3, #8
 800fdf2:	005b      	lsls	r3, r3, #1
 800fdf4:	429a      	cmp	r2, r3
 800fdf6:	d91f      	bls.n	800fe38 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800fdf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	4413      	add	r3, r2
 800fdfe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800fe00:	69bb      	ldr	r3, [r7, #24]
 800fe02:	f003 0307 	and.w	r3, r3, #7
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d00a      	beq.n	800fe20 <pvPortMalloc+0xf8>
	__asm volatile
 800fe0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe0e:	f383 8811 	msr	BASEPRI, r3
 800fe12:	f3bf 8f6f 	isb	sy
 800fe16:	f3bf 8f4f 	dsb	sy
 800fe1a:	613b      	str	r3, [r7, #16]
}
 800fe1c:	bf00      	nop
 800fe1e:	e7fe      	b.n	800fe1e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800fe20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe22:	685a      	ldr	r2, [r3, #4]
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	1ad2      	subs	r2, r2, r3
 800fe28:	69bb      	ldr	r3, [r7, #24]
 800fe2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800fe2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe2e:	687a      	ldr	r2, [r7, #4]
 800fe30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800fe32:	69b8      	ldr	r0, [r7, #24]
 800fe34:	f000 f908 	bl	8010048 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800fe38:	4b1d      	ldr	r3, [pc, #116]	; (800feb0 <pvPortMalloc+0x188>)
 800fe3a:	681a      	ldr	r2, [r3, #0]
 800fe3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe3e:	685b      	ldr	r3, [r3, #4]
 800fe40:	1ad3      	subs	r3, r2, r3
 800fe42:	4a1b      	ldr	r2, [pc, #108]	; (800feb0 <pvPortMalloc+0x188>)
 800fe44:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800fe46:	4b1a      	ldr	r3, [pc, #104]	; (800feb0 <pvPortMalloc+0x188>)
 800fe48:	681a      	ldr	r2, [r3, #0]
 800fe4a:	4b1b      	ldr	r3, [pc, #108]	; (800feb8 <pvPortMalloc+0x190>)
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	429a      	cmp	r2, r3
 800fe50:	d203      	bcs.n	800fe5a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800fe52:	4b17      	ldr	r3, [pc, #92]	; (800feb0 <pvPortMalloc+0x188>)
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	4a18      	ldr	r2, [pc, #96]	; (800feb8 <pvPortMalloc+0x190>)
 800fe58:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800fe5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe5c:	685a      	ldr	r2, [r3, #4]
 800fe5e:	4b13      	ldr	r3, [pc, #76]	; (800feac <pvPortMalloc+0x184>)
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	431a      	orrs	r2, r3
 800fe64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe66:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800fe68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe6a:	2200      	movs	r2, #0
 800fe6c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800fe6e:	4b13      	ldr	r3, [pc, #76]	; (800febc <pvPortMalloc+0x194>)
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	3301      	adds	r3, #1
 800fe74:	4a11      	ldr	r2, [pc, #68]	; (800febc <pvPortMalloc+0x194>)
 800fe76:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800fe78:	f7ff f8ae 	bl	800efd8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800fe7c:	69fb      	ldr	r3, [r7, #28]
 800fe7e:	f003 0307 	and.w	r3, r3, #7
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d00a      	beq.n	800fe9c <pvPortMalloc+0x174>
	__asm volatile
 800fe86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe8a:	f383 8811 	msr	BASEPRI, r3
 800fe8e:	f3bf 8f6f 	isb	sy
 800fe92:	f3bf 8f4f 	dsb	sy
 800fe96:	60fb      	str	r3, [r7, #12]
}
 800fe98:	bf00      	nop
 800fe9a:	e7fe      	b.n	800fe9a <pvPortMalloc+0x172>
	return pvReturn;
 800fe9c:	69fb      	ldr	r3, [r7, #28]
}
 800fe9e:	4618      	mov	r0, r3
 800fea0:	3728      	adds	r7, #40	; 0x28
 800fea2:	46bd      	mov	sp, r7
 800fea4:	bd80      	pop	{r7, pc}
 800fea6:	bf00      	nop
 800fea8:	200068a0 	.word	0x200068a0
 800feac:	200068b4 	.word	0x200068b4
 800feb0:	200068a4 	.word	0x200068a4
 800feb4:	20006898 	.word	0x20006898
 800feb8:	200068a8 	.word	0x200068a8
 800febc:	200068ac 	.word	0x200068ac

0800fec0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800fec0:	b580      	push	{r7, lr}
 800fec2:	b086      	sub	sp, #24
 800fec4:	af00      	add	r7, sp, #0
 800fec6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d04d      	beq.n	800ff6e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800fed2:	2308      	movs	r3, #8
 800fed4:	425b      	negs	r3, r3
 800fed6:	697a      	ldr	r2, [r7, #20]
 800fed8:	4413      	add	r3, r2
 800feda:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800fedc:	697b      	ldr	r3, [r7, #20]
 800fede:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800fee0:	693b      	ldr	r3, [r7, #16]
 800fee2:	685a      	ldr	r2, [r3, #4]
 800fee4:	4b24      	ldr	r3, [pc, #144]	; (800ff78 <vPortFree+0xb8>)
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	4013      	ands	r3, r2
 800feea:	2b00      	cmp	r3, #0
 800feec:	d10a      	bne.n	800ff04 <vPortFree+0x44>
	__asm volatile
 800feee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fef2:	f383 8811 	msr	BASEPRI, r3
 800fef6:	f3bf 8f6f 	isb	sy
 800fefa:	f3bf 8f4f 	dsb	sy
 800fefe:	60fb      	str	r3, [r7, #12]
}
 800ff00:	bf00      	nop
 800ff02:	e7fe      	b.n	800ff02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ff04:	693b      	ldr	r3, [r7, #16]
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d00a      	beq.n	800ff22 <vPortFree+0x62>
	__asm volatile
 800ff0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff10:	f383 8811 	msr	BASEPRI, r3
 800ff14:	f3bf 8f6f 	isb	sy
 800ff18:	f3bf 8f4f 	dsb	sy
 800ff1c:	60bb      	str	r3, [r7, #8]
}
 800ff1e:	bf00      	nop
 800ff20:	e7fe      	b.n	800ff20 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ff22:	693b      	ldr	r3, [r7, #16]
 800ff24:	685a      	ldr	r2, [r3, #4]
 800ff26:	4b14      	ldr	r3, [pc, #80]	; (800ff78 <vPortFree+0xb8>)
 800ff28:	681b      	ldr	r3, [r3, #0]
 800ff2a:	4013      	ands	r3, r2
 800ff2c:	2b00      	cmp	r3, #0
 800ff2e:	d01e      	beq.n	800ff6e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ff30:	693b      	ldr	r3, [r7, #16]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d11a      	bne.n	800ff6e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ff38:	693b      	ldr	r3, [r7, #16]
 800ff3a:	685a      	ldr	r2, [r3, #4]
 800ff3c:	4b0e      	ldr	r3, [pc, #56]	; (800ff78 <vPortFree+0xb8>)
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	43db      	mvns	r3, r3
 800ff42:	401a      	ands	r2, r3
 800ff44:	693b      	ldr	r3, [r7, #16]
 800ff46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ff48:	f7ff f838 	bl	800efbc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ff4c:	693b      	ldr	r3, [r7, #16]
 800ff4e:	685a      	ldr	r2, [r3, #4]
 800ff50:	4b0a      	ldr	r3, [pc, #40]	; (800ff7c <vPortFree+0xbc>)
 800ff52:	681b      	ldr	r3, [r3, #0]
 800ff54:	4413      	add	r3, r2
 800ff56:	4a09      	ldr	r2, [pc, #36]	; (800ff7c <vPortFree+0xbc>)
 800ff58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ff5a:	6938      	ldr	r0, [r7, #16]
 800ff5c:	f000 f874 	bl	8010048 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ff60:	4b07      	ldr	r3, [pc, #28]	; (800ff80 <vPortFree+0xc0>)
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	3301      	adds	r3, #1
 800ff66:	4a06      	ldr	r2, [pc, #24]	; (800ff80 <vPortFree+0xc0>)
 800ff68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ff6a:	f7ff f835 	bl	800efd8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ff6e:	bf00      	nop
 800ff70:	3718      	adds	r7, #24
 800ff72:	46bd      	mov	sp, r7
 800ff74:	bd80      	pop	{r7, pc}
 800ff76:	bf00      	nop
 800ff78:	200068b4 	.word	0x200068b4
 800ff7c:	200068a4 	.word	0x200068a4
 800ff80:	200068b0 	.word	0x200068b0

0800ff84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ff84:	b480      	push	{r7}
 800ff86:	b085      	sub	sp, #20
 800ff88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ff8a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800ff8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ff90:	4b27      	ldr	r3, [pc, #156]	; (8010030 <prvHeapInit+0xac>)
 800ff92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	f003 0307 	and.w	r3, r3, #7
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d00c      	beq.n	800ffb8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	3307      	adds	r3, #7
 800ffa2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	f023 0307 	bic.w	r3, r3, #7
 800ffaa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ffac:	68ba      	ldr	r2, [r7, #8]
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	1ad3      	subs	r3, r2, r3
 800ffb2:	4a1f      	ldr	r2, [pc, #124]	; (8010030 <prvHeapInit+0xac>)
 800ffb4:	4413      	add	r3, r2
 800ffb6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ffbc:	4a1d      	ldr	r2, [pc, #116]	; (8010034 <prvHeapInit+0xb0>)
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ffc2:	4b1c      	ldr	r3, [pc, #112]	; (8010034 <prvHeapInit+0xb0>)
 800ffc4:	2200      	movs	r2, #0
 800ffc6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	68ba      	ldr	r2, [r7, #8]
 800ffcc:	4413      	add	r3, r2
 800ffce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ffd0:	2208      	movs	r2, #8
 800ffd2:	68fb      	ldr	r3, [r7, #12]
 800ffd4:	1a9b      	subs	r3, r3, r2
 800ffd6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	f023 0307 	bic.w	r3, r3, #7
 800ffde:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ffe0:	68fb      	ldr	r3, [r7, #12]
 800ffe2:	4a15      	ldr	r2, [pc, #84]	; (8010038 <prvHeapInit+0xb4>)
 800ffe4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ffe6:	4b14      	ldr	r3, [pc, #80]	; (8010038 <prvHeapInit+0xb4>)
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	2200      	movs	r2, #0
 800ffec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ffee:	4b12      	ldr	r3, [pc, #72]	; (8010038 <prvHeapInit+0xb4>)
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	2200      	movs	r2, #0
 800fff4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fffa:	683b      	ldr	r3, [r7, #0]
 800fffc:	68fa      	ldr	r2, [r7, #12]
 800fffe:	1ad2      	subs	r2, r2, r3
 8010000:	683b      	ldr	r3, [r7, #0]
 8010002:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010004:	4b0c      	ldr	r3, [pc, #48]	; (8010038 <prvHeapInit+0xb4>)
 8010006:	681a      	ldr	r2, [r3, #0]
 8010008:	683b      	ldr	r3, [r7, #0]
 801000a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801000c:	683b      	ldr	r3, [r7, #0]
 801000e:	685b      	ldr	r3, [r3, #4]
 8010010:	4a0a      	ldr	r2, [pc, #40]	; (801003c <prvHeapInit+0xb8>)
 8010012:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010014:	683b      	ldr	r3, [r7, #0]
 8010016:	685b      	ldr	r3, [r3, #4]
 8010018:	4a09      	ldr	r2, [pc, #36]	; (8010040 <prvHeapInit+0xbc>)
 801001a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801001c:	4b09      	ldr	r3, [pc, #36]	; (8010044 <prvHeapInit+0xc0>)
 801001e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010022:	601a      	str	r2, [r3, #0]
}
 8010024:	bf00      	nop
 8010026:	3714      	adds	r7, #20
 8010028:	46bd      	mov	sp, r7
 801002a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801002e:	4770      	bx	lr
 8010030:	20002c98 	.word	0x20002c98
 8010034:	20006898 	.word	0x20006898
 8010038:	200068a0 	.word	0x200068a0
 801003c:	200068a8 	.word	0x200068a8
 8010040:	200068a4 	.word	0x200068a4
 8010044:	200068b4 	.word	0x200068b4

08010048 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8010048:	b480      	push	{r7}
 801004a:	b085      	sub	sp, #20
 801004c:	af00      	add	r7, sp, #0
 801004e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8010050:	4b28      	ldr	r3, [pc, #160]	; (80100f4 <prvInsertBlockIntoFreeList+0xac>)
 8010052:	60fb      	str	r3, [r7, #12]
 8010054:	e002      	b.n	801005c <prvInsertBlockIntoFreeList+0x14>
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	60fb      	str	r3, [r7, #12]
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	687a      	ldr	r2, [r7, #4]
 8010062:	429a      	cmp	r2, r3
 8010064:	d8f7      	bhi.n	8010056 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801006a:	68fb      	ldr	r3, [r7, #12]
 801006c:	685b      	ldr	r3, [r3, #4]
 801006e:	68ba      	ldr	r2, [r7, #8]
 8010070:	4413      	add	r3, r2
 8010072:	687a      	ldr	r2, [r7, #4]
 8010074:	429a      	cmp	r2, r3
 8010076:	d108      	bne.n	801008a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	685a      	ldr	r2, [r3, #4]
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	685b      	ldr	r3, [r3, #4]
 8010080:	441a      	add	r2, r3
 8010082:	68fb      	ldr	r3, [r7, #12]
 8010084:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8010086:	68fb      	ldr	r3, [r7, #12]
 8010088:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	685b      	ldr	r3, [r3, #4]
 8010092:	68ba      	ldr	r2, [r7, #8]
 8010094:	441a      	add	r2, r3
 8010096:	68fb      	ldr	r3, [r7, #12]
 8010098:	681b      	ldr	r3, [r3, #0]
 801009a:	429a      	cmp	r2, r3
 801009c:	d118      	bne.n	80100d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801009e:	68fb      	ldr	r3, [r7, #12]
 80100a0:	681a      	ldr	r2, [r3, #0]
 80100a2:	4b15      	ldr	r3, [pc, #84]	; (80100f8 <prvInsertBlockIntoFreeList+0xb0>)
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	429a      	cmp	r2, r3
 80100a8:	d00d      	beq.n	80100c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	685a      	ldr	r2, [r3, #4]
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	681b      	ldr	r3, [r3, #0]
 80100b2:	685b      	ldr	r3, [r3, #4]
 80100b4:	441a      	add	r2, r3
 80100b6:	687b      	ldr	r3, [r7, #4]
 80100b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	681a      	ldr	r2, [r3, #0]
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	601a      	str	r2, [r3, #0]
 80100c4:	e008      	b.n	80100d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80100c6:	4b0c      	ldr	r3, [pc, #48]	; (80100f8 <prvInsertBlockIntoFreeList+0xb0>)
 80100c8:	681a      	ldr	r2, [r3, #0]
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	601a      	str	r2, [r3, #0]
 80100ce:	e003      	b.n	80100d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	681a      	ldr	r2, [r3, #0]
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80100d8:	68fa      	ldr	r2, [r7, #12]
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	429a      	cmp	r2, r3
 80100de:	d002      	beq.n	80100e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80100e0:	68fb      	ldr	r3, [r7, #12]
 80100e2:	687a      	ldr	r2, [r7, #4]
 80100e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80100e6:	bf00      	nop
 80100e8:	3714      	adds	r7, #20
 80100ea:	46bd      	mov	sp, r7
 80100ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f0:	4770      	bx	lr
 80100f2:	bf00      	nop
 80100f4:	20006898 	.word	0x20006898
 80100f8:	200068a0 	.word	0x200068a0

080100fc <__errno>:
 80100fc:	4b01      	ldr	r3, [pc, #4]	; (8010104 <__errno+0x8>)
 80100fe:	6818      	ldr	r0, [r3, #0]
 8010100:	4770      	bx	lr
 8010102:	bf00      	nop
 8010104:	2000001c 	.word	0x2000001c

08010108 <__libc_init_array>:
 8010108:	b570      	push	{r4, r5, r6, lr}
 801010a:	4d0d      	ldr	r5, [pc, #52]	; (8010140 <__libc_init_array+0x38>)
 801010c:	4c0d      	ldr	r4, [pc, #52]	; (8010144 <__libc_init_array+0x3c>)
 801010e:	1b64      	subs	r4, r4, r5
 8010110:	10a4      	asrs	r4, r4, #2
 8010112:	2600      	movs	r6, #0
 8010114:	42a6      	cmp	r6, r4
 8010116:	d109      	bne.n	801012c <__libc_init_array+0x24>
 8010118:	4d0b      	ldr	r5, [pc, #44]	; (8010148 <__libc_init_array+0x40>)
 801011a:	4c0c      	ldr	r4, [pc, #48]	; (801014c <__libc_init_array+0x44>)
 801011c:	f005 f960 	bl	80153e0 <_init>
 8010120:	1b64      	subs	r4, r4, r5
 8010122:	10a4      	asrs	r4, r4, #2
 8010124:	2600      	movs	r6, #0
 8010126:	42a6      	cmp	r6, r4
 8010128:	d105      	bne.n	8010136 <__libc_init_array+0x2e>
 801012a:	bd70      	pop	{r4, r5, r6, pc}
 801012c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010130:	4798      	blx	r3
 8010132:	3601      	adds	r6, #1
 8010134:	e7ee      	b.n	8010114 <__libc_init_array+0xc>
 8010136:	f855 3b04 	ldr.w	r3, [r5], #4
 801013a:	4798      	blx	r3
 801013c:	3601      	adds	r6, #1
 801013e:	e7f2      	b.n	8010126 <__libc_init_array+0x1e>
 8010140:	08015de8 	.word	0x08015de8
 8010144:	08015de8 	.word	0x08015de8
 8010148:	08015de8 	.word	0x08015de8
 801014c:	08015dec 	.word	0x08015dec

08010150 <memcpy>:
 8010150:	440a      	add	r2, r1
 8010152:	4291      	cmp	r1, r2
 8010154:	f100 33ff 	add.w	r3, r0, #4294967295
 8010158:	d100      	bne.n	801015c <memcpy+0xc>
 801015a:	4770      	bx	lr
 801015c:	b510      	push	{r4, lr}
 801015e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010162:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010166:	4291      	cmp	r1, r2
 8010168:	d1f9      	bne.n	801015e <memcpy+0xe>
 801016a:	bd10      	pop	{r4, pc}

0801016c <memset>:
 801016c:	4402      	add	r2, r0
 801016e:	4603      	mov	r3, r0
 8010170:	4293      	cmp	r3, r2
 8010172:	d100      	bne.n	8010176 <memset+0xa>
 8010174:	4770      	bx	lr
 8010176:	f803 1b01 	strb.w	r1, [r3], #1
 801017a:	e7f9      	b.n	8010170 <memset+0x4>

0801017c <__cvt>:
 801017c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010180:	ec55 4b10 	vmov	r4, r5, d0
 8010184:	2d00      	cmp	r5, #0
 8010186:	460e      	mov	r6, r1
 8010188:	4619      	mov	r1, r3
 801018a:	462b      	mov	r3, r5
 801018c:	bfbb      	ittet	lt
 801018e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8010192:	461d      	movlt	r5, r3
 8010194:	2300      	movge	r3, #0
 8010196:	232d      	movlt	r3, #45	; 0x2d
 8010198:	700b      	strb	r3, [r1, #0]
 801019a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801019c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80101a0:	4691      	mov	r9, r2
 80101a2:	f023 0820 	bic.w	r8, r3, #32
 80101a6:	bfbc      	itt	lt
 80101a8:	4622      	movlt	r2, r4
 80101aa:	4614      	movlt	r4, r2
 80101ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80101b0:	d005      	beq.n	80101be <__cvt+0x42>
 80101b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80101b6:	d100      	bne.n	80101ba <__cvt+0x3e>
 80101b8:	3601      	adds	r6, #1
 80101ba:	2102      	movs	r1, #2
 80101bc:	e000      	b.n	80101c0 <__cvt+0x44>
 80101be:	2103      	movs	r1, #3
 80101c0:	ab03      	add	r3, sp, #12
 80101c2:	9301      	str	r3, [sp, #4]
 80101c4:	ab02      	add	r3, sp, #8
 80101c6:	9300      	str	r3, [sp, #0]
 80101c8:	ec45 4b10 	vmov	d0, r4, r5
 80101cc:	4653      	mov	r3, sl
 80101ce:	4632      	mov	r2, r6
 80101d0:	f000 fcea 	bl	8010ba8 <_dtoa_r>
 80101d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80101d8:	4607      	mov	r7, r0
 80101da:	d102      	bne.n	80101e2 <__cvt+0x66>
 80101dc:	f019 0f01 	tst.w	r9, #1
 80101e0:	d022      	beq.n	8010228 <__cvt+0xac>
 80101e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80101e6:	eb07 0906 	add.w	r9, r7, r6
 80101ea:	d110      	bne.n	801020e <__cvt+0x92>
 80101ec:	783b      	ldrb	r3, [r7, #0]
 80101ee:	2b30      	cmp	r3, #48	; 0x30
 80101f0:	d10a      	bne.n	8010208 <__cvt+0x8c>
 80101f2:	2200      	movs	r2, #0
 80101f4:	2300      	movs	r3, #0
 80101f6:	4620      	mov	r0, r4
 80101f8:	4629      	mov	r1, r5
 80101fa:	f7f0 fc65 	bl	8000ac8 <__aeabi_dcmpeq>
 80101fe:	b918      	cbnz	r0, 8010208 <__cvt+0x8c>
 8010200:	f1c6 0601 	rsb	r6, r6, #1
 8010204:	f8ca 6000 	str.w	r6, [sl]
 8010208:	f8da 3000 	ldr.w	r3, [sl]
 801020c:	4499      	add	r9, r3
 801020e:	2200      	movs	r2, #0
 8010210:	2300      	movs	r3, #0
 8010212:	4620      	mov	r0, r4
 8010214:	4629      	mov	r1, r5
 8010216:	f7f0 fc57 	bl	8000ac8 <__aeabi_dcmpeq>
 801021a:	b108      	cbz	r0, 8010220 <__cvt+0xa4>
 801021c:	f8cd 900c 	str.w	r9, [sp, #12]
 8010220:	2230      	movs	r2, #48	; 0x30
 8010222:	9b03      	ldr	r3, [sp, #12]
 8010224:	454b      	cmp	r3, r9
 8010226:	d307      	bcc.n	8010238 <__cvt+0xbc>
 8010228:	9b03      	ldr	r3, [sp, #12]
 801022a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801022c:	1bdb      	subs	r3, r3, r7
 801022e:	4638      	mov	r0, r7
 8010230:	6013      	str	r3, [r2, #0]
 8010232:	b004      	add	sp, #16
 8010234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010238:	1c59      	adds	r1, r3, #1
 801023a:	9103      	str	r1, [sp, #12]
 801023c:	701a      	strb	r2, [r3, #0]
 801023e:	e7f0      	b.n	8010222 <__cvt+0xa6>

08010240 <__exponent>:
 8010240:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010242:	4603      	mov	r3, r0
 8010244:	2900      	cmp	r1, #0
 8010246:	bfb8      	it	lt
 8010248:	4249      	neglt	r1, r1
 801024a:	f803 2b02 	strb.w	r2, [r3], #2
 801024e:	bfb4      	ite	lt
 8010250:	222d      	movlt	r2, #45	; 0x2d
 8010252:	222b      	movge	r2, #43	; 0x2b
 8010254:	2909      	cmp	r1, #9
 8010256:	7042      	strb	r2, [r0, #1]
 8010258:	dd2a      	ble.n	80102b0 <__exponent+0x70>
 801025a:	f10d 0407 	add.w	r4, sp, #7
 801025e:	46a4      	mov	ip, r4
 8010260:	270a      	movs	r7, #10
 8010262:	46a6      	mov	lr, r4
 8010264:	460a      	mov	r2, r1
 8010266:	fb91 f6f7 	sdiv	r6, r1, r7
 801026a:	fb07 1516 	mls	r5, r7, r6, r1
 801026e:	3530      	adds	r5, #48	; 0x30
 8010270:	2a63      	cmp	r2, #99	; 0x63
 8010272:	f104 34ff 	add.w	r4, r4, #4294967295
 8010276:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801027a:	4631      	mov	r1, r6
 801027c:	dcf1      	bgt.n	8010262 <__exponent+0x22>
 801027e:	3130      	adds	r1, #48	; 0x30
 8010280:	f1ae 0502 	sub.w	r5, lr, #2
 8010284:	f804 1c01 	strb.w	r1, [r4, #-1]
 8010288:	1c44      	adds	r4, r0, #1
 801028a:	4629      	mov	r1, r5
 801028c:	4561      	cmp	r1, ip
 801028e:	d30a      	bcc.n	80102a6 <__exponent+0x66>
 8010290:	f10d 0209 	add.w	r2, sp, #9
 8010294:	eba2 020e 	sub.w	r2, r2, lr
 8010298:	4565      	cmp	r5, ip
 801029a:	bf88      	it	hi
 801029c:	2200      	movhi	r2, #0
 801029e:	4413      	add	r3, r2
 80102a0:	1a18      	subs	r0, r3, r0
 80102a2:	b003      	add	sp, #12
 80102a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80102a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80102aa:	f804 2f01 	strb.w	r2, [r4, #1]!
 80102ae:	e7ed      	b.n	801028c <__exponent+0x4c>
 80102b0:	2330      	movs	r3, #48	; 0x30
 80102b2:	3130      	adds	r1, #48	; 0x30
 80102b4:	7083      	strb	r3, [r0, #2]
 80102b6:	70c1      	strb	r1, [r0, #3]
 80102b8:	1d03      	adds	r3, r0, #4
 80102ba:	e7f1      	b.n	80102a0 <__exponent+0x60>

080102bc <_printf_float>:
 80102bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102c0:	ed2d 8b02 	vpush	{d8}
 80102c4:	b08d      	sub	sp, #52	; 0x34
 80102c6:	460c      	mov	r4, r1
 80102c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80102cc:	4616      	mov	r6, r2
 80102ce:	461f      	mov	r7, r3
 80102d0:	4605      	mov	r5, r0
 80102d2:	f001 fa57 	bl	8011784 <_localeconv_r>
 80102d6:	f8d0 a000 	ldr.w	sl, [r0]
 80102da:	4650      	mov	r0, sl
 80102dc:	f7ef ff78 	bl	80001d0 <strlen>
 80102e0:	2300      	movs	r3, #0
 80102e2:	930a      	str	r3, [sp, #40]	; 0x28
 80102e4:	6823      	ldr	r3, [r4, #0]
 80102e6:	9305      	str	r3, [sp, #20]
 80102e8:	f8d8 3000 	ldr.w	r3, [r8]
 80102ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 80102f0:	3307      	adds	r3, #7
 80102f2:	f023 0307 	bic.w	r3, r3, #7
 80102f6:	f103 0208 	add.w	r2, r3, #8
 80102fa:	f8c8 2000 	str.w	r2, [r8]
 80102fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010302:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8010306:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801030a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801030e:	9307      	str	r3, [sp, #28]
 8010310:	f8cd 8018 	str.w	r8, [sp, #24]
 8010314:	ee08 0a10 	vmov	s16, r0
 8010318:	4b9f      	ldr	r3, [pc, #636]	; (8010598 <_printf_float+0x2dc>)
 801031a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801031e:	f04f 32ff 	mov.w	r2, #4294967295
 8010322:	f7f0 fc03 	bl	8000b2c <__aeabi_dcmpun>
 8010326:	bb88      	cbnz	r0, 801038c <_printf_float+0xd0>
 8010328:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801032c:	4b9a      	ldr	r3, [pc, #616]	; (8010598 <_printf_float+0x2dc>)
 801032e:	f04f 32ff 	mov.w	r2, #4294967295
 8010332:	f7f0 fbdd 	bl	8000af0 <__aeabi_dcmple>
 8010336:	bb48      	cbnz	r0, 801038c <_printf_float+0xd0>
 8010338:	2200      	movs	r2, #0
 801033a:	2300      	movs	r3, #0
 801033c:	4640      	mov	r0, r8
 801033e:	4649      	mov	r1, r9
 8010340:	f7f0 fbcc 	bl	8000adc <__aeabi_dcmplt>
 8010344:	b110      	cbz	r0, 801034c <_printf_float+0x90>
 8010346:	232d      	movs	r3, #45	; 0x2d
 8010348:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801034c:	4b93      	ldr	r3, [pc, #588]	; (801059c <_printf_float+0x2e0>)
 801034e:	4894      	ldr	r0, [pc, #592]	; (80105a0 <_printf_float+0x2e4>)
 8010350:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8010354:	bf94      	ite	ls
 8010356:	4698      	movls	r8, r3
 8010358:	4680      	movhi	r8, r0
 801035a:	2303      	movs	r3, #3
 801035c:	6123      	str	r3, [r4, #16]
 801035e:	9b05      	ldr	r3, [sp, #20]
 8010360:	f023 0204 	bic.w	r2, r3, #4
 8010364:	6022      	str	r2, [r4, #0]
 8010366:	f04f 0900 	mov.w	r9, #0
 801036a:	9700      	str	r7, [sp, #0]
 801036c:	4633      	mov	r3, r6
 801036e:	aa0b      	add	r2, sp, #44	; 0x2c
 8010370:	4621      	mov	r1, r4
 8010372:	4628      	mov	r0, r5
 8010374:	f000 f9d8 	bl	8010728 <_printf_common>
 8010378:	3001      	adds	r0, #1
 801037a:	f040 8090 	bne.w	801049e <_printf_float+0x1e2>
 801037e:	f04f 30ff 	mov.w	r0, #4294967295
 8010382:	b00d      	add	sp, #52	; 0x34
 8010384:	ecbd 8b02 	vpop	{d8}
 8010388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801038c:	4642      	mov	r2, r8
 801038e:	464b      	mov	r3, r9
 8010390:	4640      	mov	r0, r8
 8010392:	4649      	mov	r1, r9
 8010394:	f7f0 fbca 	bl	8000b2c <__aeabi_dcmpun>
 8010398:	b140      	cbz	r0, 80103ac <_printf_float+0xf0>
 801039a:	464b      	mov	r3, r9
 801039c:	2b00      	cmp	r3, #0
 801039e:	bfbc      	itt	lt
 80103a0:	232d      	movlt	r3, #45	; 0x2d
 80103a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80103a6:	487f      	ldr	r0, [pc, #508]	; (80105a4 <_printf_float+0x2e8>)
 80103a8:	4b7f      	ldr	r3, [pc, #508]	; (80105a8 <_printf_float+0x2ec>)
 80103aa:	e7d1      	b.n	8010350 <_printf_float+0x94>
 80103ac:	6863      	ldr	r3, [r4, #4]
 80103ae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80103b2:	9206      	str	r2, [sp, #24]
 80103b4:	1c5a      	adds	r2, r3, #1
 80103b6:	d13f      	bne.n	8010438 <_printf_float+0x17c>
 80103b8:	2306      	movs	r3, #6
 80103ba:	6063      	str	r3, [r4, #4]
 80103bc:	9b05      	ldr	r3, [sp, #20]
 80103be:	6861      	ldr	r1, [r4, #4]
 80103c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80103c4:	2300      	movs	r3, #0
 80103c6:	9303      	str	r3, [sp, #12]
 80103c8:	ab0a      	add	r3, sp, #40	; 0x28
 80103ca:	e9cd b301 	strd	fp, r3, [sp, #4]
 80103ce:	ab09      	add	r3, sp, #36	; 0x24
 80103d0:	ec49 8b10 	vmov	d0, r8, r9
 80103d4:	9300      	str	r3, [sp, #0]
 80103d6:	6022      	str	r2, [r4, #0]
 80103d8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80103dc:	4628      	mov	r0, r5
 80103de:	f7ff fecd 	bl	801017c <__cvt>
 80103e2:	9b06      	ldr	r3, [sp, #24]
 80103e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80103e6:	2b47      	cmp	r3, #71	; 0x47
 80103e8:	4680      	mov	r8, r0
 80103ea:	d108      	bne.n	80103fe <_printf_float+0x142>
 80103ec:	1cc8      	adds	r0, r1, #3
 80103ee:	db02      	blt.n	80103f6 <_printf_float+0x13a>
 80103f0:	6863      	ldr	r3, [r4, #4]
 80103f2:	4299      	cmp	r1, r3
 80103f4:	dd41      	ble.n	801047a <_printf_float+0x1be>
 80103f6:	f1ab 0b02 	sub.w	fp, fp, #2
 80103fa:	fa5f fb8b 	uxtb.w	fp, fp
 80103fe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8010402:	d820      	bhi.n	8010446 <_printf_float+0x18a>
 8010404:	3901      	subs	r1, #1
 8010406:	465a      	mov	r2, fp
 8010408:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801040c:	9109      	str	r1, [sp, #36]	; 0x24
 801040e:	f7ff ff17 	bl	8010240 <__exponent>
 8010412:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010414:	1813      	adds	r3, r2, r0
 8010416:	2a01      	cmp	r2, #1
 8010418:	4681      	mov	r9, r0
 801041a:	6123      	str	r3, [r4, #16]
 801041c:	dc02      	bgt.n	8010424 <_printf_float+0x168>
 801041e:	6822      	ldr	r2, [r4, #0]
 8010420:	07d2      	lsls	r2, r2, #31
 8010422:	d501      	bpl.n	8010428 <_printf_float+0x16c>
 8010424:	3301      	adds	r3, #1
 8010426:	6123      	str	r3, [r4, #16]
 8010428:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801042c:	2b00      	cmp	r3, #0
 801042e:	d09c      	beq.n	801036a <_printf_float+0xae>
 8010430:	232d      	movs	r3, #45	; 0x2d
 8010432:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010436:	e798      	b.n	801036a <_printf_float+0xae>
 8010438:	9a06      	ldr	r2, [sp, #24]
 801043a:	2a47      	cmp	r2, #71	; 0x47
 801043c:	d1be      	bne.n	80103bc <_printf_float+0x100>
 801043e:	2b00      	cmp	r3, #0
 8010440:	d1bc      	bne.n	80103bc <_printf_float+0x100>
 8010442:	2301      	movs	r3, #1
 8010444:	e7b9      	b.n	80103ba <_printf_float+0xfe>
 8010446:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801044a:	d118      	bne.n	801047e <_printf_float+0x1c2>
 801044c:	2900      	cmp	r1, #0
 801044e:	6863      	ldr	r3, [r4, #4]
 8010450:	dd0b      	ble.n	801046a <_printf_float+0x1ae>
 8010452:	6121      	str	r1, [r4, #16]
 8010454:	b913      	cbnz	r3, 801045c <_printf_float+0x1a0>
 8010456:	6822      	ldr	r2, [r4, #0]
 8010458:	07d0      	lsls	r0, r2, #31
 801045a:	d502      	bpl.n	8010462 <_printf_float+0x1a6>
 801045c:	3301      	adds	r3, #1
 801045e:	440b      	add	r3, r1
 8010460:	6123      	str	r3, [r4, #16]
 8010462:	65a1      	str	r1, [r4, #88]	; 0x58
 8010464:	f04f 0900 	mov.w	r9, #0
 8010468:	e7de      	b.n	8010428 <_printf_float+0x16c>
 801046a:	b913      	cbnz	r3, 8010472 <_printf_float+0x1b6>
 801046c:	6822      	ldr	r2, [r4, #0]
 801046e:	07d2      	lsls	r2, r2, #31
 8010470:	d501      	bpl.n	8010476 <_printf_float+0x1ba>
 8010472:	3302      	adds	r3, #2
 8010474:	e7f4      	b.n	8010460 <_printf_float+0x1a4>
 8010476:	2301      	movs	r3, #1
 8010478:	e7f2      	b.n	8010460 <_printf_float+0x1a4>
 801047a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801047e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010480:	4299      	cmp	r1, r3
 8010482:	db05      	blt.n	8010490 <_printf_float+0x1d4>
 8010484:	6823      	ldr	r3, [r4, #0]
 8010486:	6121      	str	r1, [r4, #16]
 8010488:	07d8      	lsls	r0, r3, #31
 801048a:	d5ea      	bpl.n	8010462 <_printf_float+0x1a6>
 801048c:	1c4b      	adds	r3, r1, #1
 801048e:	e7e7      	b.n	8010460 <_printf_float+0x1a4>
 8010490:	2900      	cmp	r1, #0
 8010492:	bfd4      	ite	le
 8010494:	f1c1 0202 	rsble	r2, r1, #2
 8010498:	2201      	movgt	r2, #1
 801049a:	4413      	add	r3, r2
 801049c:	e7e0      	b.n	8010460 <_printf_float+0x1a4>
 801049e:	6823      	ldr	r3, [r4, #0]
 80104a0:	055a      	lsls	r2, r3, #21
 80104a2:	d407      	bmi.n	80104b4 <_printf_float+0x1f8>
 80104a4:	6923      	ldr	r3, [r4, #16]
 80104a6:	4642      	mov	r2, r8
 80104a8:	4631      	mov	r1, r6
 80104aa:	4628      	mov	r0, r5
 80104ac:	47b8      	blx	r7
 80104ae:	3001      	adds	r0, #1
 80104b0:	d12c      	bne.n	801050c <_printf_float+0x250>
 80104b2:	e764      	b.n	801037e <_printf_float+0xc2>
 80104b4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80104b8:	f240 80e0 	bls.w	801067c <_printf_float+0x3c0>
 80104bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80104c0:	2200      	movs	r2, #0
 80104c2:	2300      	movs	r3, #0
 80104c4:	f7f0 fb00 	bl	8000ac8 <__aeabi_dcmpeq>
 80104c8:	2800      	cmp	r0, #0
 80104ca:	d034      	beq.n	8010536 <_printf_float+0x27a>
 80104cc:	4a37      	ldr	r2, [pc, #220]	; (80105ac <_printf_float+0x2f0>)
 80104ce:	2301      	movs	r3, #1
 80104d0:	4631      	mov	r1, r6
 80104d2:	4628      	mov	r0, r5
 80104d4:	47b8      	blx	r7
 80104d6:	3001      	adds	r0, #1
 80104d8:	f43f af51 	beq.w	801037e <_printf_float+0xc2>
 80104dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80104e0:	429a      	cmp	r2, r3
 80104e2:	db02      	blt.n	80104ea <_printf_float+0x22e>
 80104e4:	6823      	ldr	r3, [r4, #0]
 80104e6:	07d8      	lsls	r0, r3, #31
 80104e8:	d510      	bpl.n	801050c <_printf_float+0x250>
 80104ea:	ee18 3a10 	vmov	r3, s16
 80104ee:	4652      	mov	r2, sl
 80104f0:	4631      	mov	r1, r6
 80104f2:	4628      	mov	r0, r5
 80104f4:	47b8      	blx	r7
 80104f6:	3001      	adds	r0, #1
 80104f8:	f43f af41 	beq.w	801037e <_printf_float+0xc2>
 80104fc:	f04f 0800 	mov.w	r8, #0
 8010500:	f104 091a 	add.w	r9, r4, #26
 8010504:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010506:	3b01      	subs	r3, #1
 8010508:	4543      	cmp	r3, r8
 801050a:	dc09      	bgt.n	8010520 <_printf_float+0x264>
 801050c:	6823      	ldr	r3, [r4, #0]
 801050e:	079b      	lsls	r3, r3, #30
 8010510:	f100 8105 	bmi.w	801071e <_printf_float+0x462>
 8010514:	68e0      	ldr	r0, [r4, #12]
 8010516:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010518:	4298      	cmp	r0, r3
 801051a:	bfb8      	it	lt
 801051c:	4618      	movlt	r0, r3
 801051e:	e730      	b.n	8010382 <_printf_float+0xc6>
 8010520:	2301      	movs	r3, #1
 8010522:	464a      	mov	r2, r9
 8010524:	4631      	mov	r1, r6
 8010526:	4628      	mov	r0, r5
 8010528:	47b8      	blx	r7
 801052a:	3001      	adds	r0, #1
 801052c:	f43f af27 	beq.w	801037e <_printf_float+0xc2>
 8010530:	f108 0801 	add.w	r8, r8, #1
 8010534:	e7e6      	b.n	8010504 <_printf_float+0x248>
 8010536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010538:	2b00      	cmp	r3, #0
 801053a:	dc39      	bgt.n	80105b0 <_printf_float+0x2f4>
 801053c:	4a1b      	ldr	r2, [pc, #108]	; (80105ac <_printf_float+0x2f0>)
 801053e:	2301      	movs	r3, #1
 8010540:	4631      	mov	r1, r6
 8010542:	4628      	mov	r0, r5
 8010544:	47b8      	blx	r7
 8010546:	3001      	adds	r0, #1
 8010548:	f43f af19 	beq.w	801037e <_printf_float+0xc2>
 801054c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010550:	4313      	orrs	r3, r2
 8010552:	d102      	bne.n	801055a <_printf_float+0x29e>
 8010554:	6823      	ldr	r3, [r4, #0]
 8010556:	07d9      	lsls	r1, r3, #31
 8010558:	d5d8      	bpl.n	801050c <_printf_float+0x250>
 801055a:	ee18 3a10 	vmov	r3, s16
 801055e:	4652      	mov	r2, sl
 8010560:	4631      	mov	r1, r6
 8010562:	4628      	mov	r0, r5
 8010564:	47b8      	blx	r7
 8010566:	3001      	adds	r0, #1
 8010568:	f43f af09 	beq.w	801037e <_printf_float+0xc2>
 801056c:	f04f 0900 	mov.w	r9, #0
 8010570:	f104 0a1a 	add.w	sl, r4, #26
 8010574:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010576:	425b      	negs	r3, r3
 8010578:	454b      	cmp	r3, r9
 801057a:	dc01      	bgt.n	8010580 <_printf_float+0x2c4>
 801057c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801057e:	e792      	b.n	80104a6 <_printf_float+0x1ea>
 8010580:	2301      	movs	r3, #1
 8010582:	4652      	mov	r2, sl
 8010584:	4631      	mov	r1, r6
 8010586:	4628      	mov	r0, r5
 8010588:	47b8      	blx	r7
 801058a:	3001      	adds	r0, #1
 801058c:	f43f aef7 	beq.w	801037e <_printf_float+0xc2>
 8010590:	f109 0901 	add.w	r9, r9, #1
 8010594:	e7ee      	b.n	8010574 <_printf_float+0x2b8>
 8010596:	bf00      	nop
 8010598:	7fefffff 	.word	0x7fefffff
 801059c:	080155b4 	.word	0x080155b4
 80105a0:	080155b8 	.word	0x080155b8
 80105a4:	080155c0 	.word	0x080155c0
 80105a8:	080155bc 	.word	0x080155bc
 80105ac:	080155c4 	.word	0x080155c4
 80105b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80105b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80105b4:	429a      	cmp	r2, r3
 80105b6:	bfa8      	it	ge
 80105b8:	461a      	movge	r2, r3
 80105ba:	2a00      	cmp	r2, #0
 80105bc:	4691      	mov	r9, r2
 80105be:	dc37      	bgt.n	8010630 <_printf_float+0x374>
 80105c0:	f04f 0b00 	mov.w	fp, #0
 80105c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80105c8:	f104 021a 	add.w	r2, r4, #26
 80105cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80105ce:	9305      	str	r3, [sp, #20]
 80105d0:	eba3 0309 	sub.w	r3, r3, r9
 80105d4:	455b      	cmp	r3, fp
 80105d6:	dc33      	bgt.n	8010640 <_printf_float+0x384>
 80105d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80105dc:	429a      	cmp	r2, r3
 80105de:	db3b      	blt.n	8010658 <_printf_float+0x39c>
 80105e0:	6823      	ldr	r3, [r4, #0]
 80105e2:	07da      	lsls	r2, r3, #31
 80105e4:	d438      	bmi.n	8010658 <_printf_float+0x39c>
 80105e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80105e8:	9a05      	ldr	r2, [sp, #20]
 80105ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80105ec:	1a9a      	subs	r2, r3, r2
 80105ee:	eba3 0901 	sub.w	r9, r3, r1
 80105f2:	4591      	cmp	r9, r2
 80105f4:	bfa8      	it	ge
 80105f6:	4691      	movge	r9, r2
 80105f8:	f1b9 0f00 	cmp.w	r9, #0
 80105fc:	dc35      	bgt.n	801066a <_printf_float+0x3ae>
 80105fe:	f04f 0800 	mov.w	r8, #0
 8010602:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010606:	f104 0a1a 	add.w	sl, r4, #26
 801060a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801060e:	1a9b      	subs	r3, r3, r2
 8010610:	eba3 0309 	sub.w	r3, r3, r9
 8010614:	4543      	cmp	r3, r8
 8010616:	f77f af79 	ble.w	801050c <_printf_float+0x250>
 801061a:	2301      	movs	r3, #1
 801061c:	4652      	mov	r2, sl
 801061e:	4631      	mov	r1, r6
 8010620:	4628      	mov	r0, r5
 8010622:	47b8      	blx	r7
 8010624:	3001      	adds	r0, #1
 8010626:	f43f aeaa 	beq.w	801037e <_printf_float+0xc2>
 801062a:	f108 0801 	add.w	r8, r8, #1
 801062e:	e7ec      	b.n	801060a <_printf_float+0x34e>
 8010630:	4613      	mov	r3, r2
 8010632:	4631      	mov	r1, r6
 8010634:	4642      	mov	r2, r8
 8010636:	4628      	mov	r0, r5
 8010638:	47b8      	blx	r7
 801063a:	3001      	adds	r0, #1
 801063c:	d1c0      	bne.n	80105c0 <_printf_float+0x304>
 801063e:	e69e      	b.n	801037e <_printf_float+0xc2>
 8010640:	2301      	movs	r3, #1
 8010642:	4631      	mov	r1, r6
 8010644:	4628      	mov	r0, r5
 8010646:	9205      	str	r2, [sp, #20]
 8010648:	47b8      	blx	r7
 801064a:	3001      	adds	r0, #1
 801064c:	f43f ae97 	beq.w	801037e <_printf_float+0xc2>
 8010650:	9a05      	ldr	r2, [sp, #20]
 8010652:	f10b 0b01 	add.w	fp, fp, #1
 8010656:	e7b9      	b.n	80105cc <_printf_float+0x310>
 8010658:	ee18 3a10 	vmov	r3, s16
 801065c:	4652      	mov	r2, sl
 801065e:	4631      	mov	r1, r6
 8010660:	4628      	mov	r0, r5
 8010662:	47b8      	blx	r7
 8010664:	3001      	adds	r0, #1
 8010666:	d1be      	bne.n	80105e6 <_printf_float+0x32a>
 8010668:	e689      	b.n	801037e <_printf_float+0xc2>
 801066a:	9a05      	ldr	r2, [sp, #20]
 801066c:	464b      	mov	r3, r9
 801066e:	4442      	add	r2, r8
 8010670:	4631      	mov	r1, r6
 8010672:	4628      	mov	r0, r5
 8010674:	47b8      	blx	r7
 8010676:	3001      	adds	r0, #1
 8010678:	d1c1      	bne.n	80105fe <_printf_float+0x342>
 801067a:	e680      	b.n	801037e <_printf_float+0xc2>
 801067c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801067e:	2a01      	cmp	r2, #1
 8010680:	dc01      	bgt.n	8010686 <_printf_float+0x3ca>
 8010682:	07db      	lsls	r3, r3, #31
 8010684:	d538      	bpl.n	80106f8 <_printf_float+0x43c>
 8010686:	2301      	movs	r3, #1
 8010688:	4642      	mov	r2, r8
 801068a:	4631      	mov	r1, r6
 801068c:	4628      	mov	r0, r5
 801068e:	47b8      	blx	r7
 8010690:	3001      	adds	r0, #1
 8010692:	f43f ae74 	beq.w	801037e <_printf_float+0xc2>
 8010696:	ee18 3a10 	vmov	r3, s16
 801069a:	4652      	mov	r2, sl
 801069c:	4631      	mov	r1, r6
 801069e:	4628      	mov	r0, r5
 80106a0:	47b8      	blx	r7
 80106a2:	3001      	adds	r0, #1
 80106a4:	f43f ae6b 	beq.w	801037e <_printf_float+0xc2>
 80106a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80106ac:	2200      	movs	r2, #0
 80106ae:	2300      	movs	r3, #0
 80106b0:	f7f0 fa0a 	bl	8000ac8 <__aeabi_dcmpeq>
 80106b4:	b9d8      	cbnz	r0, 80106ee <_printf_float+0x432>
 80106b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106b8:	f108 0201 	add.w	r2, r8, #1
 80106bc:	3b01      	subs	r3, #1
 80106be:	4631      	mov	r1, r6
 80106c0:	4628      	mov	r0, r5
 80106c2:	47b8      	blx	r7
 80106c4:	3001      	adds	r0, #1
 80106c6:	d10e      	bne.n	80106e6 <_printf_float+0x42a>
 80106c8:	e659      	b.n	801037e <_printf_float+0xc2>
 80106ca:	2301      	movs	r3, #1
 80106cc:	4652      	mov	r2, sl
 80106ce:	4631      	mov	r1, r6
 80106d0:	4628      	mov	r0, r5
 80106d2:	47b8      	blx	r7
 80106d4:	3001      	adds	r0, #1
 80106d6:	f43f ae52 	beq.w	801037e <_printf_float+0xc2>
 80106da:	f108 0801 	add.w	r8, r8, #1
 80106de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80106e0:	3b01      	subs	r3, #1
 80106e2:	4543      	cmp	r3, r8
 80106e4:	dcf1      	bgt.n	80106ca <_printf_float+0x40e>
 80106e6:	464b      	mov	r3, r9
 80106e8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80106ec:	e6dc      	b.n	80104a8 <_printf_float+0x1ec>
 80106ee:	f04f 0800 	mov.w	r8, #0
 80106f2:	f104 0a1a 	add.w	sl, r4, #26
 80106f6:	e7f2      	b.n	80106de <_printf_float+0x422>
 80106f8:	2301      	movs	r3, #1
 80106fa:	4642      	mov	r2, r8
 80106fc:	e7df      	b.n	80106be <_printf_float+0x402>
 80106fe:	2301      	movs	r3, #1
 8010700:	464a      	mov	r2, r9
 8010702:	4631      	mov	r1, r6
 8010704:	4628      	mov	r0, r5
 8010706:	47b8      	blx	r7
 8010708:	3001      	adds	r0, #1
 801070a:	f43f ae38 	beq.w	801037e <_printf_float+0xc2>
 801070e:	f108 0801 	add.w	r8, r8, #1
 8010712:	68e3      	ldr	r3, [r4, #12]
 8010714:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010716:	1a5b      	subs	r3, r3, r1
 8010718:	4543      	cmp	r3, r8
 801071a:	dcf0      	bgt.n	80106fe <_printf_float+0x442>
 801071c:	e6fa      	b.n	8010514 <_printf_float+0x258>
 801071e:	f04f 0800 	mov.w	r8, #0
 8010722:	f104 0919 	add.w	r9, r4, #25
 8010726:	e7f4      	b.n	8010712 <_printf_float+0x456>

08010728 <_printf_common>:
 8010728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801072c:	4616      	mov	r6, r2
 801072e:	4699      	mov	r9, r3
 8010730:	688a      	ldr	r2, [r1, #8]
 8010732:	690b      	ldr	r3, [r1, #16]
 8010734:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010738:	4293      	cmp	r3, r2
 801073a:	bfb8      	it	lt
 801073c:	4613      	movlt	r3, r2
 801073e:	6033      	str	r3, [r6, #0]
 8010740:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010744:	4607      	mov	r7, r0
 8010746:	460c      	mov	r4, r1
 8010748:	b10a      	cbz	r2, 801074e <_printf_common+0x26>
 801074a:	3301      	adds	r3, #1
 801074c:	6033      	str	r3, [r6, #0]
 801074e:	6823      	ldr	r3, [r4, #0]
 8010750:	0699      	lsls	r1, r3, #26
 8010752:	bf42      	ittt	mi
 8010754:	6833      	ldrmi	r3, [r6, #0]
 8010756:	3302      	addmi	r3, #2
 8010758:	6033      	strmi	r3, [r6, #0]
 801075a:	6825      	ldr	r5, [r4, #0]
 801075c:	f015 0506 	ands.w	r5, r5, #6
 8010760:	d106      	bne.n	8010770 <_printf_common+0x48>
 8010762:	f104 0a19 	add.w	sl, r4, #25
 8010766:	68e3      	ldr	r3, [r4, #12]
 8010768:	6832      	ldr	r2, [r6, #0]
 801076a:	1a9b      	subs	r3, r3, r2
 801076c:	42ab      	cmp	r3, r5
 801076e:	dc26      	bgt.n	80107be <_printf_common+0x96>
 8010770:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010774:	1e13      	subs	r3, r2, #0
 8010776:	6822      	ldr	r2, [r4, #0]
 8010778:	bf18      	it	ne
 801077a:	2301      	movne	r3, #1
 801077c:	0692      	lsls	r2, r2, #26
 801077e:	d42b      	bmi.n	80107d8 <_printf_common+0xb0>
 8010780:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010784:	4649      	mov	r1, r9
 8010786:	4638      	mov	r0, r7
 8010788:	47c0      	blx	r8
 801078a:	3001      	adds	r0, #1
 801078c:	d01e      	beq.n	80107cc <_printf_common+0xa4>
 801078e:	6823      	ldr	r3, [r4, #0]
 8010790:	68e5      	ldr	r5, [r4, #12]
 8010792:	6832      	ldr	r2, [r6, #0]
 8010794:	f003 0306 	and.w	r3, r3, #6
 8010798:	2b04      	cmp	r3, #4
 801079a:	bf08      	it	eq
 801079c:	1aad      	subeq	r5, r5, r2
 801079e:	68a3      	ldr	r3, [r4, #8]
 80107a0:	6922      	ldr	r2, [r4, #16]
 80107a2:	bf0c      	ite	eq
 80107a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80107a8:	2500      	movne	r5, #0
 80107aa:	4293      	cmp	r3, r2
 80107ac:	bfc4      	itt	gt
 80107ae:	1a9b      	subgt	r3, r3, r2
 80107b0:	18ed      	addgt	r5, r5, r3
 80107b2:	2600      	movs	r6, #0
 80107b4:	341a      	adds	r4, #26
 80107b6:	42b5      	cmp	r5, r6
 80107b8:	d11a      	bne.n	80107f0 <_printf_common+0xc8>
 80107ba:	2000      	movs	r0, #0
 80107bc:	e008      	b.n	80107d0 <_printf_common+0xa8>
 80107be:	2301      	movs	r3, #1
 80107c0:	4652      	mov	r2, sl
 80107c2:	4649      	mov	r1, r9
 80107c4:	4638      	mov	r0, r7
 80107c6:	47c0      	blx	r8
 80107c8:	3001      	adds	r0, #1
 80107ca:	d103      	bne.n	80107d4 <_printf_common+0xac>
 80107cc:	f04f 30ff 	mov.w	r0, #4294967295
 80107d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107d4:	3501      	adds	r5, #1
 80107d6:	e7c6      	b.n	8010766 <_printf_common+0x3e>
 80107d8:	18e1      	adds	r1, r4, r3
 80107da:	1c5a      	adds	r2, r3, #1
 80107dc:	2030      	movs	r0, #48	; 0x30
 80107de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80107e2:	4422      	add	r2, r4
 80107e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80107e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80107ec:	3302      	adds	r3, #2
 80107ee:	e7c7      	b.n	8010780 <_printf_common+0x58>
 80107f0:	2301      	movs	r3, #1
 80107f2:	4622      	mov	r2, r4
 80107f4:	4649      	mov	r1, r9
 80107f6:	4638      	mov	r0, r7
 80107f8:	47c0      	blx	r8
 80107fa:	3001      	adds	r0, #1
 80107fc:	d0e6      	beq.n	80107cc <_printf_common+0xa4>
 80107fe:	3601      	adds	r6, #1
 8010800:	e7d9      	b.n	80107b6 <_printf_common+0x8e>
	...

08010804 <_printf_i>:
 8010804:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010808:	7e0f      	ldrb	r7, [r1, #24]
 801080a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801080c:	2f78      	cmp	r7, #120	; 0x78
 801080e:	4691      	mov	r9, r2
 8010810:	4680      	mov	r8, r0
 8010812:	460c      	mov	r4, r1
 8010814:	469a      	mov	sl, r3
 8010816:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801081a:	d807      	bhi.n	801082c <_printf_i+0x28>
 801081c:	2f62      	cmp	r7, #98	; 0x62
 801081e:	d80a      	bhi.n	8010836 <_printf_i+0x32>
 8010820:	2f00      	cmp	r7, #0
 8010822:	f000 80d8 	beq.w	80109d6 <_printf_i+0x1d2>
 8010826:	2f58      	cmp	r7, #88	; 0x58
 8010828:	f000 80a3 	beq.w	8010972 <_printf_i+0x16e>
 801082c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010830:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010834:	e03a      	b.n	80108ac <_printf_i+0xa8>
 8010836:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801083a:	2b15      	cmp	r3, #21
 801083c:	d8f6      	bhi.n	801082c <_printf_i+0x28>
 801083e:	a101      	add	r1, pc, #4	; (adr r1, 8010844 <_printf_i+0x40>)
 8010840:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010844:	0801089d 	.word	0x0801089d
 8010848:	080108b1 	.word	0x080108b1
 801084c:	0801082d 	.word	0x0801082d
 8010850:	0801082d 	.word	0x0801082d
 8010854:	0801082d 	.word	0x0801082d
 8010858:	0801082d 	.word	0x0801082d
 801085c:	080108b1 	.word	0x080108b1
 8010860:	0801082d 	.word	0x0801082d
 8010864:	0801082d 	.word	0x0801082d
 8010868:	0801082d 	.word	0x0801082d
 801086c:	0801082d 	.word	0x0801082d
 8010870:	080109bd 	.word	0x080109bd
 8010874:	080108e1 	.word	0x080108e1
 8010878:	0801099f 	.word	0x0801099f
 801087c:	0801082d 	.word	0x0801082d
 8010880:	0801082d 	.word	0x0801082d
 8010884:	080109df 	.word	0x080109df
 8010888:	0801082d 	.word	0x0801082d
 801088c:	080108e1 	.word	0x080108e1
 8010890:	0801082d 	.word	0x0801082d
 8010894:	0801082d 	.word	0x0801082d
 8010898:	080109a7 	.word	0x080109a7
 801089c:	682b      	ldr	r3, [r5, #0]
 801089e:	1d1a      	adds	r2, r3, #4
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	602a      	str	r2, [r5, #0]
 80108a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80108a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80108ac:	2301      	movs	r3, #1
 80108ae:	e0a3      	b.n	80109f8 <_printf_i+0x1f4>
 80108b0:	6820      	ldr	r0, [r4, #0]
 80108b2:	6829      	ldr	r1, [r5, #0]
 80108b4:	0606      	lsls	r6, r0, #24
 80108b6:	f101 0304 	add.w	r3, r1, #4
 80108ba:	d50a      	bpl.n	80108d2 <_printf_i+0xce>
 80108bc:	680e      	ldr	r6, [r1, #0]
 80108be:	602b      	str	r3, [r5, #0]
 80108c0:	2e00      	cmp	r6, #0
 80108c2:	da03      	bge.n	80108cc <_printf_i+0xc8>
 80108c4:	232d      	movs	r3, #45	; 0x2d
 80108c6:	4276      	negs	r6, r6
 80108c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80108cc:	485e      	ldr	r0, [pc, #376]	; (8010a48 <_printf_i+0x244>)
 80108ce:	230a      	movs	r3, #10
 80108d0:	e019      	b.n	8010906 <_printf_i+0x102>
 80108d2:	680e      	ldr	r6, [r1, #0]
 80108d4:	602b      	str	r3, [r5, #0]
 80108d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80108da:	bf18      	it	ne
 80108dc:	b236      	sxthne	r6, r6
 80108de:	e7ef      	b.n	80108c0 <_printf_i+0xbc>
 80108e0:	682b      	ldr	r3, [r5, #0]
 80108e2:	6820      	ldr	r0, [r4, #0]
 80108e4:	1d19      	adds	r1, r3, #4
 80108e6:	6029      	str	r1, [r5, #0]
 80108e8:	0601      	lsls	r1, r0, #24
 80108ea:	d501      	bpl.n	80108f0 <_printf_i+0xec>
 80108ec:	681e      	ldr	r6, [r3, #0]
 80108ee:	e002      	b.n	80108f6 <_printf_i+0xf2>
 80108f0:	0646      	lsls	r6, r0, #25
 80108f2:	d5fb      	bpl.n	80108ec <_printf_i+0xe8>
 80108f4:	881e      	ldrh	r6, [r3, #0]
 80108f6:	4854      	ldr	r0, [pc, #336]	; (8010a48 <_printf_i+0x244>)
 80108f8:	2f6f      	cmp	r7, #111	; 0x6f
 80108fa:	bf0c      	ite	eq
 80108fc:	2308      	moveq	r3, #8
 80108fe:	230a      	movne	r3, #10
 8010900:	2100      	movs	r1, #0
 8010902:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010906:	6865      	ldr	r5, [r4, #4]
 8010908:	60a5      	str	r5, [r4, #8]
 801090a:	2d00      	cmp	r5, #0
 801090c:	bfa2      	ittt	ge
 801090e:	6821      	ldrge	r1, [r4, #0]
 8010910:	f021 0104 	bicge.w	r1, r1, #4
 8010914:	6021      	strge	r1, [r4, #0]
 8010916:	b90e      	cbnz	r6, 801091c <_printf_i+0x118>
 8010918:	2d00      	cmp	r5, #0
 801091a:	d04d      	beq.n	80109b8 <_printf_i+0x1b4>
 801091c:	4615      	mov	r5, r2
 801091e:	fbb6 f1f3 	udiv	r1, r6, r3
 8010922:	fb03 6711 	mls	r7, r3, r1, r6
 8010926:	5dc7      	ldrb	r7, [r0, r7]
 8010928:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801092c:	4637      	mov	r7, r6
 801092e:	42bb      	cmp	r3, r7
 8010930:	460e      	mov	r6, r1
 8010932:	d9f4      	bls.n	801091e <_printf_i+0x11a>
 8010934:	2b08      	cmp	r3, #8
 8010936:	d10b      	bne.n	8010950 <_printf_i+0x14c>
 8010938:	6823      	ldr	r3, [r4, #0]
 801093a:	07de      	lsls	r6, r3, #31
 801093c:	d508      	bpl.n	8010950 <_printf_i+0x14c>
 801093e:	6923      	ldr	r3, [r4, #16]
 8010940:	6861      	ldr	r1, [r4, #4]
 8010942:	4299      	cmp	r1, r3
 8010944:	bfde      	ittt	le
 8010946:	2330      	movle	r3, #48	; 0x30
 8010948:	f805 3c01 	strble.w	r3, [r5, #-1]
 801094c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010950:	1b52      	subs	r2, r2, r5
 8010952:	6122      	str	r2, [r4, #16]
 8010954:	f8cd a000 	str.w	sl, [sp]
 8010958:	464b      	mov	r3, r9
 801095a:	aa03      	add	r2, sp, #12
 801095c:	4621      	mov	r1, r4
 801095e:	4640      	mov	r0, r8
 8010960:	f7ff fee2 	bl	8010728 <_printf_common>
 8010964:	3001      	adds	r0, #1
 8010966:	d14c      	bne.n	8010a02 <_printf_i+0x1fe>
 8010968:	f04f 30ff 	mov.w	r0, #4294967295
 801096c:	b004      	add	sp, #16
 801096e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010972:	4835      	ldr	r0, [pc, #212]	; (8010a48 <_printf_i+0x244>)
 8010974:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010978:	6829      	ldr	r1, [r5, #0]
 801097a:	6823      	ldr	r3, [r4, #0]
 801097c:	f851 6b04 	ldr.w	r6, [r1], #4
 8010980:	6029      	str	r1, [r5, #0]
 8010982:	061d      	lsls	r5, r3, #24
 8010984:	d514      	bpl.n	80109b0 <_printf_i+0x1ac>
 8010986:	07df      	lsls	r7, r3, #31
 8010988:	bf44      	itt	mi
 801098a:	f043 0320 	orrmi.w	r3, r3, #32
 801098e:	6023      	strmi	r3, [r4, #0]
 8010990:	b91e      	cbnz	r6, 801099a <_printf_i+0x196>
 8010992:	6823      	ldr	r3, [r4, #0]
 8010994:	f023 0320 	bic.w	r3, r3, #32
 8010998:	6023      	str	r3, [r4, #0]
 801099a:	2310      	movs	r3, #16
 801099c:	e7b0      	b.n	8010900 <_printf_i+0xfc>
 801099e:	6823      	ldr	r3, [r4, #0]
 80109a0:	f043 0320 	orr.w	r3, r3, #32
 80109a4:	6023      	str	r3, [r4, #0]
 80109a6:	2378      	movs	r3, #120	; 0x78
 80109a8:	4828      	ldr	r0, [pc, #160]	; (8010a4c <_printf_i+0x248>)
 80109aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80109ae:	e7e3      	b.n	8010978 <_printf_i+0x174>
 80109b0:	0659      	lsls	r1, r3, #25
 80109b2:	bf48      	it	mi
 80109b4:	b2b6      	uxthmi	r6, r6
 80109b6:	e7e6      	b.n	8010986 <_printf_i+0x182>
 80109b8:	4615      	mov	r5, r2
 80109ba:	e7bb      	b.n	8010934 <_printf_i+0x130>
 80109bc:	682b      	ldr	r3, [r5, #0]
 80109be:	6826      	ldr	r6, [r4, #0]
 80109c0:	6961      	ldr	r1, [r4, #20]
 80109c2:	1d18      	adds	r0, r3, #4
 80109c4:	6028      	str	r0, [r5, #0]
 80109c6:	0635      	lsls	r5, r6, #24
 80109c8:	681b      	ldr	r3, [r3, #0]
 80109ca:	d501      	bpl.n	80109d0 <_printf_i+0x1cc>
 80109cc:	6019      	str	r1, [r3, #0]
 80109ce:	e002      	b.n	80109d6 <_printf_i+0x1d2>
 80109d0:	0670      	lsls	r0, r6, #25
 80109d2:	d5fb      	bpl.n	80109cc <_printf_i+0x1c8>
 80109d4:	8019      	strh	r1, [r3, #0]
 80109d6:	2300      	movs	r3, #0
 80109d8:	6123      	str	r3, [r4, #16]
 80109da:	4615      	mov	r5, r2
 80109dc:	e7ba      	b.n	8010954 <_printf_i+0x150>
 80109de:	682b      	ldr	r3, [r5, #0]
 80109e0:	1d1a      	adds	r2, r3, #4
 80109e2:	602a      	str	r2, [r5, #0]
 80109e4:	681d      	ldr	r5, [r3, #0]
 80109e6:	6862      	ldr	r2, [r4, #4]
 80109e8:	2100      	movs	r1, #0
 80109ea:	4628      	mov	r0, r5
 80109ec:	f7ef fbf8 	bl	80001e0 <memchr>
 80109f0:	b108      	cbz	r0, 80109f6 <_printf_i+0x1f2>
 80109f2:	1b40      	subs	r0, r0, r5
 80109f4:	6060      	str	r0, [r4, #4]
 80109f6:	6863      	ldr	r3, [r4, #4]
 80109f8:	6123      	str	r3, [r4, #16]
 80109fa:	2300      	movs	r3, #0
 80109fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010a00:	e7a8      	b.n	8010954 <_printf_i+0x150>
 8010a02:	6923      	ldr	r3, [r4, #16]
 8010a04:	462a      	mov	r2, r5
 8010a06:	4649      	mov	r1, r9
 8010a08:	4640      	mov	r0, r8
 8010a0a:	47d0      	blx	sl
 8010a0c:	3001      	adds	r0, #1
 8010a0e:	d0ab      	beq.n	8010968 <_printf_i+0x164>
 8010a10:	6823      	ldr	r3, [r4, #0]
 8010a12:	079b      	lsls	r3, r3, #30
 8010a14:	d413      	bmi.n	8010a3e <_printf_i+0x23a>
 8010a16:	68e0      	ldr	r0, [r4, #12]
 8010a18:	9b03      	ldr	r3, [sp, #12]
 8010a1a:	4298      	cmp	r0, r3
 8010a1c:	bfb8      	it	lt
 8010a1e:	4618      	movlt	r0, r3
 8010a20:	e7a4      	b.n	801096c <_printf_i+0x168>
 8010a22:	2301      	movs	r3, #1
 8010a24:	4632      	mov	r2, r6
 8010a26:	4649      	mov	r1, r9
 8010a28:	4640      	mov	r0, r8
 8010a2a:	47d0      	blx	sl
 8010a2c:	3001      	adds	r0, #1
 8010a2e:	d09b      	beq.n	8010968 <_printf_i+0x164>
 8010a30:	3501      	adds	r5, #1
 8010a32:	68e3      	ldr	r3, [r4, #12]
 8010a34:	9903      	ldr	r1, [sp, #12]
 8010a36:	1a5b      	subs	r3, r3, r1
 8010a38:	42ab      	cmp	r3, r5
 8010a3a:	dcf2      	bgt.n	8010a22 <_printf_i+0x21e>
 8010a3c:	e7eb      	b.n	8010a16 <_printf_i+0x212>
 8010a3e:	2500      	movs	r5, #0
 8010a40:	f104 0619 	add.w	r6, r4, #25
 8010a44:	e7f5      	b.n	8010a32 <_printf_i+0x22e>
 8010a46:	bf00      	nop
 8010a48:	080155c6 	.word	0x080155c6
 8010a4c:	080155d7 	.word	0x080155d7

08010a50 <siprintf>:
 8010a50:	b40e      	push	{r1, r2, r3}
 8010a52:	b500      	push	{lr}
 8010a54:	b09c      	sub	sp, #112	; 0x70
 8010a56:	ab1d      	add	r3, sp, #116	; 0x74
 8010a58:	9002      	str	r0, [sp, #8]
 8010a5a:	9006      	str	r0, [sp, #24]
 8010a5c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010a60:	4809      	ldr	r0, [pc, #36]	; (8010a88 <siprintf+0x38>)
 8010a62:	9107      	str	r1, [sp, #28]
 8010a64:	9104      	str	r1, [sp, #16]
 8010a66:	4909      	ldr	r1, [pc, #36]	; (8010a8c <siprintf+0x3c>)
 8010a68:	f853 2b04 	ldr.w	r2, [r3], #4
 8010a6c:	9105      	str	r1, [sp, #20]
 8010a6e:	6800      	ldr	r0, [r0, #0]
 8010a70:	9301      	str	r3, [sp, #4]
 8010a72:	a902      	add	r1, sp, #8
 8010a74:	f001 fb68 	bl	8012148 <_svfiprintf_r>
 8010a78:	9b02      	ldr	r3, [sp, #8]
 8010a7a:	2200      	movs	r2, #0
 8010a7c:	701a      	strb	r2, [r3, #0]
 8010a7e:	b01c      	add	sp, #112	; 0x70
 8010a80:	f85d eb04 	ldr.w	lr, [sp], #4
 8010a84:	b003      	add	sp, #12
 8010a86:	4770      	bx	lr
 8010a88:	2000001c 	.word	0x2000001c
 8010a8c:	ffff0208 	.word	0xffff0208

08010a90 <quorem>:
 8010a90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a94:	6903      	ldr	r3, [r0, #16]
 8010a96:	690c      	ldr	r4, [r1, #16]
 8010a98:	42a3      	cmp	r3, r4
 8010a9a:	4607      	mov	r7, r0
 8010a9c:	f2c0 8081 	blt.w	8010ba2 <quorem+0x112>
 8010aa0:	3c01      	subs	r4, #1
 8010aa2:	f101 0814 	add.w	r8, r1, #20
 8010aa6:	f100 0514 	add.w	r5, r0, #20
 8010aaa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010aae:	9301      	str	r3, [sp, #4]
 8010ab0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010ab4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010ab8:	3301      	adds	r3, #1
 8010aba:	429a      	cmp	r2, r3
 8010abc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010ac0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8010ac4:	fbb2 f6f3 	udiv	r6, r2, r3
 8010ac8:	d331      	bcc.n	8010b2e <quorem+0x9e>
 8010aca:	f04f 0e00 	mov.w	lr, #0
 8010ace:	4640      	mov	r0, r8
 8010ad0:	46ac      	mov	ip, r5
 8010ad2:	46f2      	mov	sl, lr
 8010ad4:	f850 2b04 	ldr.w	r2, [r0], #4
 8010ad8:	b293      	uxth	r3, r2
 8010ada:	fb06 e303 	mla	r3, r6, r3, lr
 8010ade:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010ae2:	b29b      	uxth	r3, r3
 8010ae4:	ebaa 0303 	sub.w	r3, sl, r3
 8010ae8:	f8dc a000 	ldr.w	sl, [ip]
 8010aec:	0c12      	lsrs	r2, r2, #16
 8010aee:	fa13 f38a 	uxtah	r3, r3, sl
 8010af2:	fb06 e202 	mla	r2, r6, r2, lr
 8010af6:	9300      	str	r3, [sp, #0]
 8010af8:	9b00      	ldr	r3, [sp, #0]
 8010afa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8010afe:	b292      	uxth	r2, r2
 8010b00:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8010b04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010b08:	f8bd 3000 	ldrh.w	r3, [sp]
 8010b0c:	4581      	cmp	r9, r0
 8010b0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010b12:	f84c 3b04 	str.w	r3, [ip], #4
 8010b16:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8010b1a:	d2db      	bcs.n	8010ad4 <quorem+0x44>
 8010b1c:	f855 300b 	ldr.w	r3, [r5, fp]
 8010b20:	b92b      	cbnz	r3, 8010b2e <quorem+0x9e>
 8010b22:	9b01      	ldr	r3, [sp, #4]
 8010b24:	3b04      	subs	r3, #4
 8010b26:	429d      	cmp	r5, r3
 8010b28:	461a      	mov	r2, r3
 8010b2a:	d32e      	bcc.n	8010b8a <quorem+0xfa>
 8010b2c:	613c      	str	r4, [r7, #16]
 8010b2e:	4638      	mov	r0, r7
 8010b30:	f001 f8b6 	bl	8011ca0 <__mcmp>
 8010b34:	2800      	cmp	r0, #0
 8010b36:	db24      	blt.n	8010b82 <quorem+0xf2>
 8010b38:	3601      	adds	r6, #1
 8010b3a:	4628      	mov	r0, r5
 8010b3c:	f04f 0c00 	mov.w	ip, #0
 8010b40:	f858 2b04 	ldr.w	r2, [r8], #4
 8010b44:	f8d0 e000 	ldr.w	lr, [r0]
 8010b48:	b293      	uxth	r3, r2
 8010b4a:	ebac 0303 	sub.w	r3, ip, r3
 8010b4e:	0c12      	lsrs	r2, r2, #16
 8010b50:	fa13 f38e 	uxtah	r3, r3, lr
 8010b54:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010b58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010b5c:	b29b      	uxth	r3, r3
 8010b5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010b62:	45c1      	cmp	r9, r8
 8010b64:	f840 3b04 	str.w	r3, [r0], #4
 8010b68:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010b6c:	d2e8      	bcs.n	8010b40 <quorem+0xb0>
 8010b6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010b72:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010b76:	b922      	cbnz	r2, 8010b82 <quorem+0xf2>
 8010b78:	3b04      	subs	r3, #4
 8010b7a:	429d      	cmp	r5, r3
 8010b7c:	461a      	mov	r2, r3
 8010b7e:	d30a      	bcc.n	8010b96 <quorem+0x106>
 8010b80:	613c      	str	r4, [r7, #16]
 8010b82:	4630      	mov	r0, r6
 8010b84:	b003      	add	sp, #12
 8010b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b8a:	6812      	ldr	r2, [r2, #0]
 8010b8c:	3b04      	subs	r3, #4
 8010b8e:	2a00      	cmp	r2, #0
 8010b90:	d1cc      	bne.n	8010b2c <quorem+0x9c>
 8010b92:	3c01      	subs	r4, #1
 8010b94:	e7c7      	b.n	8010b26 <quorem+0x96>
 8010b96:	6812      	ldr	r2, [r2, #0]
 8010b98:	3b04      	subs	r3, #4
 8010b9a:	2a00      	cmp	r2, #0
 8010b9c:	d1f0      	bne.n	8010b80 <quorem+0xf0>
 8010b9e:	3c01      	subs	r4, #1
 8010ba0:	e7eb      	b.n	8010b7a <quorem+0xea>
 8010ba2:	2000      	movs	r0, #0
 8010ba4:	e7ee      	b.n	8010b84 <quorem+0xf4>
	...

08010ba8 <_dtoa_r>:
 8010ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bac:	ed2d 8b04 	vpush	{d8-d9}
 8010bb0:	ec57 6b10 	vmov	r6, r7, d0
 8010bb4:	b093      	sub	sp, #76	; 0x4c
 8010bb6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010bb8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010bbc:	9106      	str	r1, [sp, #24]
 8010bbe:	ee10 aa10 	vmov	sl, s0
 8010bc2:	4604      	mov	r4, r0
 8010bc4:	9209      	str	r2, [sp, #36]	; 0x24
 8010bc6:	930c      	str	r3, [sp, #48]	; 0x30
 8010bc8:	46bb      	mov	fp, r7
 8010bca:	b975      	cbnz	r5, 8010bea <_dtoa_r+0x42>
 8010bcc:	2010      	movs	r0, #16
 8010bce:	f000 fddd 	bl	801178c <malloc>
 8010bd2:	4602      	mov	r2, r0
 8010bd4:	6260      	str	r0, [r4, #36]	; 0x24
 8010bd6:	b920      	cbnz	r0, 8010be2 <_dtoa_r+0x3a>
 8010bd8:	4ba7      	ldr	r3, [pc, #668]	; (8010e78 <_dtoa_r+0x2d0>)
 8010bda:	21ea      	movs	r1, #234	; 0xea
 8010bdc:	48a7      	ldr	r0, [pc, #668]	; (8010e7c <_dtoa_r+0x2d4>)
 8010bde:	f001 fbc3 	bl	8012368 <__assert_func>
 8010be2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010be6:	6005      	str	r5, [r0, #0]
 8010be8:	60c5      	str	r5, [r0, #12]
 8010bea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010bec:	6819      	ldr	r1, [r3, #0]
 8010bee:	b151      	cbz	r1, 8010c06 <_dtoa_r+0x5e>
 8010bf0:	685a      	ldr	r2, [r3, #4]
 8010bf2:	604a      	str	r2, [r1, #4]
 8010bf4:	2301      	movs	r3, #1
 8010bf6:	4093      	lsls	r3, r2
 8010bf8:	608b      	str	r3, [r1, #8]
 8010bfa:	4620      	mov	r0, r4
 8010bfc:	f000 fe0e 	bl	801181c <_Bfree>
 8010c00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c02:	2200      	movs	r2, #0
 8010c04:	601a      	str	r2, [r3, #0]
 8010c06:	1e3b      	subs	r3, r7, #0
 8010c08:	bfaa      	itet	ge
 8010c0a:	2300      	movge	r3, #0
 8010c0c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8010c10:	f8c8 3000 	strge.w	r3, [r8]
 8010c14:	4b9a      	ldr	r3, [pc, #616]	; (8010e80 <_dtoa_r+0x2d8>)
 8010c16:	bfbc      	itt	lt
 8010c18:	2201      	movlt	r2, #1
 8010c1a:	f8c8 2000 	strlt.w	r2, [r8]
 8010c1e:	ea33 030b 	bics.w	r3, r3, fp
 8010c22:	d11b      	bne.n	8010c5c <_dtoa_r+0xb4>
 8010c24:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c26:	f242 730f 	movw	r3, #9999	; 0x270f
 8010c2a:	6013      	str	r3, [r2, #0]
 8010c2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010c30:	4333      	orrs	r3, r6
 8010c32:	f000 8592 	beq.w	801175a <_dtoa_r+0xbb2>
 8010c36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c38:	b963      	cbnz	r3, 8010c54 <_dtoa_r+0xac>
 8010c3a:	4b92      	ldr	r3, [pc, #584]	; (8010e84 <_dtoa_r+0x2dc>)
 8010c3c:	e022      	b.n	8010c84 <_dtoa_r+0xdc>
 8010c3e:	4b92      	ldr	r3, [pc, #584]	; (8010e88 <_dtoa_r+0x2e0>)
 8010c40:	9301      	str	r3, [sp, #4]
 8010c42:	3308      	adds	r3, #8
 8010c44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010c46:	6013      	str	r3, [r2, #0]
 8010c48:	9801      	ldr	r0, [sp, #4]
 8010c4a:	b013      	add	sp, #76	; 0x4c
 8010c4c:	ecbd 8b04 	vpop	{d8-d9}
 8010c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c54:	4b8b      	ldr	r3, [pc, #556]	; (8010e84 <_dtoa_r+0x2dc>)
 8010c56:	9301      	str	r3, [sp, #4]
 8010c58:	3303      	adds	r3, #3
 8010c5a:	e7f3      	b.n	8010c44 <_dtoa_r+0x9c>
 8010c5c:	2200      	movs	r2, #0
 8010c5e:	2300      	movs	r3, #0
 8010c60:	4650      	mov	r0, sl
 8010c62:	4659      	mov	r1, fp
 8010c64:	f7ef ff30 	bl	8000ac8 <__aeabi_dcmpeq>
 8010c68:	ec4b ab19 	vmov	d9, sl, fp
 8010c6c:	4680      	mov	r8, r0
 8010c6e:	b158      	cbz	r0, 8010c88 <_dtoa_r+0xe0>
 8010c70:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010c72:	2301      	movs	r3, #1
 8010c74:	6013      	str	r3, [r2, #0]
 8010c76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	f000 856b 	beq.w	8011754 <_dtoa_r+0xbac>
 8010c7e:	4883      	ldr	r0, [pc, #524]	; (8010e8c <_dtoa_r+0x2e4>)
 8010c80:	6018      	str	r0, [r3, #0]
 8010c82:	1e43      	subs	r3, r0, #1
 8010c84:	9301      	str	r3, [sp, #4]
 8010c86:	e7df      	b.n	8010c48 <_dtoa_r+0xa0>
 8010c88:	ec4b ab10 	vmov	d0, sl, fp
 8010c8c:	aa10      	add	r2, sp, #64	; 0x40
 8010c8e:	a911      	add	r1, sp, #68	; 0x44
 8010c90:	4620      	mov	r0, r4
 8010c92:	f001 f8ab 	bl	8011dec <__d2b>
 8010c96:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8010c9a:	ee08 0a10 	vmov	s16, r0
 8010c9e:	2d00      	cmp	r5, #0
 8010ca0:	f000 8084 	beq.w	8010dac <_dtoa_r+0x204>
 8010ca4:	ee19 3a90 	vmov	r3, s19
 8010ca8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010cac:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8010cb0:	4656      	mov	r6, sl
 8010cb2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8010cb6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010cba:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8010cbe:	4b74      	ldr	r3, [pc, #464]	; (8010e90 <_dtoa_r+0x2e8>)
 8010cc0:	2200      	movs	r2, #0
 8010cc2:	4630      	mov	r0, r6
 8010cc4:	4639      	mov	r1, r7
 8010cc6:	f7ef fadf 	bl	8000288 <__aeabi_dsub>
 8010cca:	a365      	add	r3, pc, #404	; (adr r3, 8010e60 <_dtoa_r+0x2b8>)
 8010ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cd0:	f7ef fc92 	bl	80005f8 <__aeabi_dmul>
 8010cd4:	a364      	add	r3, pc, #400	; (adr r3, 8010e68 <_dtoa_r+0x2c0>)
 8010cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cda:	f7ef fad7 	bl	800028c <__adddf3>
 8010cde:	4606      	mov	r6, r0
 8010ce0:	4628      	mov	r0, r5
 8010ce2:	460f      	mov	r7, r1
 8010ce4:	f7ef fc1e 	bl	8000524 <__aeabi_i2d>
 8010ce8:	a361      	add	r3, pc, #388	; (adr r3, 8010e70 <_dtoa_r+0x2c8>)
 8010cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cee:	f7ef fc83 	bl	80005f8 <__aeabi_dmul>
 8010cf2:	4602      	mov	r2, r0
 8010cf4:	460b      	mov	r3, r1
 8010cf6:	4630      	mov	r0, r6
 8010cf8:	4639      	mov	r1, r7
 8010cfa:	f7ef fac7 	bl	800028c <__adddf3>
 8010cfe:	4606      	mov	r6, r0
 8010d00:	460f      	mov	r7, r1
 8010d02:	f7ef ff29 	bl	8000b58 <__aeabi_d2iz>
 8010d06:	2200      	movs	r2, #0
 8010d08:	9000      	str	r0, [sp, #0]
 8010d0a:	2300      	movs	r3, #0
 8010d0c:	4630      	mov	r0, r6
 8010d0e:	4639      	mov	r1, r7
 8010d10:	f7ef fee4 	bl	8000adc <__aeabi_dcmplt>
 8010d14:	b150      	cbz	r0, 8010d2c <_dtoa_r+0x184>
 8010d16:	9800      	ldr	r0, [sp, #0]
 8010d18:	f7ef fc04 	bl	8000524 <__aeabi_i2d>
 8010d1c:	4632      	mov	r2, r6
 8010d1e:	463b      	mov	r3, r7
 8010d20:	f7ef fed2 	bl	8000ac8 <__aeabi_dcmpeq>
 8010d24:	b910      	cbnz	r0, 8010d2c <_dtoa_r+0x184>
 8010d26:	9b00      	ldr	r3, [sp, #0]
 8010d28:	3b01      	subs	r3, #1
 8010d2a:	9300      	str	r3, [sp, #0]
 8010d2c:	9b00      	ldr	r3, [sp, #0]
 8010d2e:	2b16      	cmp	r3, #22
 8010d30:	d85a      	bhi.n	8010de8 <_dtoa_r+0x240>
 8010d32:	9a00      	ldr	r2, [sp, #0]
 8010d34:	4b57      	ldr	r3, [pc, #348]	; (8010e94 <_dtoa_r+0x2ec>)
 8010d36:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d3e:	ec51 0b19 	vmov	r0, r1, d9
 8010d42:	f7ef fecb 	bl	8000adc <__aeabi_dcmplt>
 8010d46:	2800      	cmp	r0, #0
 8010d48:	d050      	beq.n	8010dec <_dtoa_r+0x244>
 8010d4a:	9b00      	ldr	r3, [sp, #0]
 8010d4c:	3b01      	subs	r3, #1
 8010d4e:	9300      	str	r3, [sp, #0]
 8010d50:	2300      	movs	r3, #0
 8010d52:	930b      	str	r3, [sp, #44]	; 0x2c
 8010d54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010d56:	1b5d      	subs	r5, r3, r5
 8010d58:	1e6b      	subs	r3, r5, #1
 8010d5a:	9305      	str	r3, [sp, #20]
 8010d5c:	bf45      	ittet	mi
 8010d5e:	f1c5 0301 	rsbmi	r3, r5, #1
 8010d62:	9304      	strmi	r3, [sp, #16]
 8010d64:	2300      	movpl	r3, #0
 8010d66:	2300      	movmi	r3, #0
 8010d68:	bf4c      	ite	mi
 8010d6a:	9305      	strmi	r3, [sp, #20]
 8010d6c:	9304      	strpl	r3, [sp, #16]
 8010d6e:	9b00      	ldr	r3, [sp, #0]
 8010d70:	2b00      	cmp	r3, #0
 8010d72:	db3d      	blt.n	8010df0 <_dtoa_r+0x248>
 8010d74:	9b05      	ldr	r3, [sp, #20]
 8010d76:	9a00      	ldr	r2, [sp, #0]
 8010d78:	920a      	str	r2, [sp, #40]	; 0x28
 8010d7a:	4413      	add	r3, r2
 8010d7c:	9305      	str	r3, [sp, #20]
 8010d7e:	2300      	movs	r3, #0
 8010d80:	9307      	str	r3, [sp, #28]
 8010d82:	9b06      	ldr	r3, [sp, #24]
 8010d84:	2b09      	cmp	r3, #9
 8010d86:	f200 8089 	bhi.w	8010e9c <_dtoa_r+0x2f4>
 8010d8a:	2b05      	cmp	r3, #5
 8010d8c:	bfc4      	itt	gt
 8010d8e:	3b04      	subgt	r3, #4
 8010d90:	9306      	strgt	r3, [sp, #24]
 8010d92:	9b06      	ldr	r3, [sp, #24]
 8010d94:	f1a3 0302 	sub.w	r3, r3, #2
 8010d98:	bfcc      	ite	gt
 8010d9a:	2500      	movgt	r5, #0
 8010d9c:	2501      	movle	r5, #1
 8010d9e:	2b03      	cmp	r3, #3
 8010da0:	f200 8087 	bhi.w	8010eb2 <_dtoa_r+0x30a>
 8010da4:	e8df f003 	tbb	[pc, r3]
 8010da8:	59383a2d 	.word	0x59383a2d
 8010dac:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8010db0:	441d      	add	r5, r3
 8010db2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010db6:	2b20      	cmp	r3, #32
 8010db8:	bfc1      	itttt	gt
 8010dba:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010dbe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8010dc2:	fa0b f303 	lslgt.w	r3, fp, r3
 8010dc6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010dca:	bfda      	itte	le
 8010dcc:	f1c3 0320 	rsble	r3, r3, #32
 8010dd0:	fa06 f003 	lslle.w	r0, r6, r3
 8010dd4:	4318      	orrgt	r0, r3
 8010dd6:	f7ef fb95 	bl	8000504 <__aeabi_ui2d>
 8010dda:	2301      	movs	r3, #1
 8010ddc:	4606      	mov	r6, r0
 8010dde:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8010de2:	3d01      	subs	r5, #1
 8010de4:	930e      	str	r3, [sp, #56]	; 0x38
 8010de6:	e76a      	b.n	8010cbe <_dtoa_r+0x116>
 8010de8:	2301      	movs	r3, #1
 8010dea:	e7b2      	b.n	8010d52 <_dtoa_r+0x1aa>
 8010dec:	900b      	str	r0, [sp, #44]	; 0x2c
 8010dee:	e7b1      	b.n	8010d54 <_dtoa_r+0x1ac>
 8010df0:	9b04      	ldr	r3, [sp, #16]
 8010df2:	9a00      	ldr	r2, [sp, #0]
 8010df4:	1a9b      	subs	r3, r3, r2
 8010df6:	9304      	str	r3, [sp, #16]
 8010df8:	4253      	negs	r3, r2
 8010dfa:	9307      	str	r3, [sp, #28]
 8010dfc:	2300      	movs	r3, #0
 8010dfe:	930a      	str	r3, [sp, #40]	; 0x28
 8010e00:	e7bf      	b.n	8010d82 <_dtoa_r+0x1da>
 8010e02:	2300      	movs	r3, #0
 8010e04:	9308      	str	r3, [sp, #32]
 8010e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	dc55      	bgt.n	8010eb8 <_dtoa_r+0x310>
 8010e0c:	2301      	movs	r3, #1
 8010e0e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010e12:	461a      	mov	r2, r3
 8010e14:	9209      	str	r2, [sp, #36]	; 0x24
 8010e16:	e00c      	b.n	8010e32 <_dtoa_r+0x28a>
 8010e18:	2301      	movs	r3, #1
 8010e1a:	e7f3      	b.n	8010e04 <_dtoa_r+0x25c>
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010e20:	9308      	str	r3, [sp, #32]
 8010e22:	9b00      	ldr	r3, [sp, #0]
 8010e24:	4413      	add	r3, r2
 8010e26:	9302      	str	r3, [sp, #8]
 8010e28:	3301      	adds	r3, #1
 8010e2a:	2b01      	cmp	r3, #1
 8010e2c:	9303      	str	r3, [sp, #12]
 8010e2e:	bfb8      	it	lt
 8010e30:	2301      	movlt	r3, #1
 8010e32:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8010e34:	2200      	movs	r2, #0
 8010e36:	6042      	str	r2, [r0, #4]
 8010e38:	2204      	movs	r2, #4
 8010e3a:	f102 0614 	add.w	r6, r2, #20
 8010e3e:	429e      	cmp	r6, r3
 8010e40:	6841      	ldr	r1, [r0, #4]
 8010e42:	d93d      	bls.n	8010ec0 <_dtoa_r+0x318>
 8010e44:	4620      	mov	r0, r4
 8010e46:	f000 fca9 	bl	801179c <_Balloc>
 8010e4a:	9001      	str	r0, [sp, #4]
 8010e4c:	2800      	cmp	r0, #0
 8010e4e:	d13b      	bne.n	8010ec8 <_dtoa_r+0x320>
 8010e50:	4b11      	ldr	r3, [pc, #68]	; (8010e98 <_dtoa_r+0x2f0>)
 8010e52:	4602      	mov	r2, r0
 8010e54:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010e58:	e6c0      	b.n	8010bdc <_dtoa_r+0x34>
 8010e5a:	2301      	movs	r3, #1
 8010e5c:	e7df      	b.n	8010e1e <_dtoa_r+0x276>
 8010e5e:	bf00      	nop
 8010e60:	636f4361 	.word	0x636f4361
 8010e64:	3fd287a7 	.word	0x3fd287a7
 8010e68:	8b60c8b3 	.word	0x8b60c8b3
 8010e6c:	3fc68a28 	.word	0x3fc68a28
 8010e70:	509f79fb 	.word	0x509f79fb
 8010e74:	3fd34413 	.word	0x3fd34413
 8010e78:	080155f5 	.word	0x080155f5
 8010e7c:	0801560c 	.word	0x0801560c
 8010e80:	7ff00000 	.word	0x7ff00000
 8010e84:	080155f1 	.word	0x080155f1
 8010e88:	080155e8 	.word	0x080155e8
 8010e8c:	080155c5 	.word	0x080155c5
 8010e90:	3ff80000 	.word	0x3ff80000
 8010e94:	08015700 	.word	0x08015700
 8010e98:	08015667 	.word	0x08015667
 8010e9c:	2501      	movs	r5, #1
 8010e9e:	2300      	movs	r3, #0
 8010ea0:	9306      	str	r3, [sp, #24]
 8010ea2:	9508      	str	r5, [sp, #32]
 8010ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8010ea8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010eac:	2200      	movs	r2, #0
 8010eae:	2312      	movs	r3, #18
 8010eb0:	e7b0      	b.n	8010e14 <_dtoa_r+0x26c>
 8010eb2:	2301      	movs	r3, #1
 8010eb4:	9308      	str	r3, [sp, #32]
 8010eb6:	e7f5      	b.n	8010ea4 <_dtoa_r+0x2fc>
 8010eb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010eba:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8010ebe:	e7b8      	b.n	8010e32 <_dtoa_r+0x28a>
 8010ec0:	3101      	adds	r1, #1
 8010ec2:	6041      	str	r1, [r0, #4]
 8010ec4:	0052      	lsls	r2, r2, #1
 8010ec6:	e7b8      	b.n	8010e3a <_dtoa_r+0x292>
 8010ec8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010eca:	9a01      	ldr	r2, [sp, #4]
 8010ecc:	601a      	str	r2, [r3, #0]
 8010ece:	9b03      	ldr	r3, [sp, #12]
 8010ed0:	2b0e      	cmp	r3, #14
 8010ed2:	f200 809d 	bhi.w	8011010 <_dtoa_r+0x468>
 8010ed6:	2d00      	cmp	r5, #0
 8010ed8:	f000 809a 	beq.w	8011010 <_dtoa_r+0x468>
 8010edc:	9b00      	ldr	r3, [sp, #0]
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	dd32      	ble.n	8010f48 <_dtoa_r+0x3a0>
 8010ee2:	4ab7      	ldr	r2, [pc, #732]	; (80111c0 <_dtoa_r+0x618>)
 8010ee4:	f003 030f 	and.w	r3, r3, #15
 8010ee8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010eec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010ef0:	9b00      	ldr	r3, [sp, #0]
 8010ef2:	05d8      	lsls	r0, r3, #23
 8010ef4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8010ef8:	d516      	bpl.n	8010f28 <_dtoa_r+0x380>
 8010efa:	4bb2      	ldr	r3, [pc, #712]	; (80111c4 <_dtoa_r+0x61c>)
 8010efc:	ec51 0b19 	vmov	r0, r1, d9
 8010f00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010f04:	f7ef fca2 	bl	800084c <__aeabi_ddiv>
 8010f08:	f007 070f 	and.w	r7, r7, #15
 8010f0c:	4682      	mov	sl, r0
 8010f0e:	468b      	mov	fp, r1
 8010f10:	2503      	movs	r5, #3
 8010f12:	4eac      	ldr	r6, [pc, #688]	; (80111c4 <_dtoa_r+0x61c>)
 8010f14:	b957      	cbnz	r7, 8010f2c <_dtoa_r+0x384>
 8010f16:	4642      	mov	r2, r8
 8010f18:	464b      	mov	r3, r9
 8010f1a:	4650      	mov	r0, sl
 8010f1c:	4659      	mov	r1, fp
 8010f1e:	f7ef fc95 	bl	800084c <__aeabi_ddiv>
 8010f22:	4682      	mov	sl, r0
 8010f24:	468b      	mov	fp, r1
 8010f26:	e028      	b.n	8010f7a <_dtoa_r+0x3d2>
 8010f28:	2502      	movs	r5, #2
 8010f2a:	e7f2      	b.n	8010f12 <_dtoa_r+0x36a>
 8010f2c:	07f9      	lsls	r1, r7, #31
 8010f2e:	d508      	bpl.n	8010f42 <_dtoa_r+0x39a>
 8010f30:	4640      	mov	r0, r8
 8010f32:	4649      	mov	r1, r9
 8010f34:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010f38:	f7ef fb5e 	bl	80005f8 <__aeabi_dmul>
 8010f3c:	3501      	adds	r5, #1
 8010f3e:	4680      	mov	r8, r0
 8010f40:	4689      	mov	r9, r1
 8010f42:	107f      	asrs	r7, r7, #1
 8010f44:	3608      	adds	r6, #8
 8010f46:	e7e5      	b.n	8010f14 <_dtoa_r+0x36c>
 8010f48:	f000 809b 	beq.w	8011082 <_dtoa_r+0x4da>
 8010f4c:	9b00      	ldr	r3, [sp, #0]
 8010f4e:	4f9d      	ldr	r7, [pc, #628]	; (80111c4 <_dtoa_r+0x61c>)
 8010f50:	425e      	negs	r6, r3
 8010f52:	4b9b      	ldr	r3, [pc, #620]	; (80111c0 <_dtoa_r+0x618>)
 8010f54:	f006 020f 	and.w	r2, r6, #15
 8010f58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f60:	ec51 0b19 	vmov	r0, r1, d9
 8010f64:	f7ef fb48 	bl	80005f8 <__aeabi_dmul>
 8010f68:	1136      	asrs	r6, r6, #4
 8010f6a:	4682      	mov	sl, r0
 8010f6c:	468b      	mov	fp, r1
 8010f6e:	2300      	movs	r3, #0
 8010f70:	2502      	movs	r5, #2
 8010f72:	2e00      	cmp	r6, #0
 8010f74:	d17a      	bne.n	801106c <_dtoa_r+0x4c4>
 8010f76:	2b00      	cmp	r3, #0
 8010f78:	d1d3      	bne.n	8010f22 <_dtoa_r+0x37a>
 8010f7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	f000 8082 	beq.w	8011086 <_dtoa_r+0x4de>
 8010f82:	4b91      	ldr	r3, [pc, #580]	; (80111c8 <_dtoa_r+0x620>)
 8010f84:	2200      	movs	r2, #0
 8010f86:	4650      	mov	r0, sl
 8010f88:	4659      	mov	r1, fp
 8010f8a:	f7ef fda7 	bl	8000adc <__aeabi_dcmplt>
 8010f8e:	2800      	cmp	r0, #0
 8010f90:	d079      	beq.n	8011086 <_dtoa_r+0x4de>
 8010f92:	9b03      	ldr	r3, [sp, #12]
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d076      	beq.n	8011086 <_dtoa_r+0x4de>
 8010f98:	9b02      	ldr	r3, [sp, #8]
 8010f9a:	2b00      	cmp	r3, #0
 8010f9c:	dd36      	ble.n	801100c <_dtoa_r+0x464>
 8010f9e:	9b00      	ldr	r3, [sp, #0]
 8010fa0:	4650      	mov	r0, sl
 8010fa2:	4659      	mov	r1, fp
 8010fa4:	1e5f      	subs	r7, r3, #1
 8010fa6:	2200      	movs	r2, #0
 8010fa8:	4b88      	ldr	r3, [pc, #544]	; (80111cc <_dtoa_r+0x624>)
 8010faa:	f7ef fb25 	bl	80005f8 <__aeabi_dmul>
 8010fae:	9e02      	ldr	r6, [sp, #8]
 8010fb0:	4682      	mov	sl, r0
 8010fb2:	468b      	mov	fp, r1
 8010fb4:	3501      	adds	r5, #1
 8010fb6:	4628      	mov	r0, r5
 8010fb8:	f7ef fab4 	bl	8000524 <__aeabi_i2d>
 8010fbc:	4652      	mov	r2, sl
 8010fbe:	465b      	mov	r3, fp
 8010fc0:	f7ef fb1a 	bl	80005f8 <__aeabi_dmul>
 8010fc4:	4b82      	ldr	r3, [pc, #520]	; (80111d0 <_dtoa_r+0x628>)
 8010fc6:	2200      	movs	r2, #0
 8010fc8:	f7ef f960 	bl	800028c <__adddf3>
 8010fcc:	46d0      	mov	r8, sl
 8010fce:	46d9      	mov	r9, fp
 8010fd0:	4682      	mov	sl, r0
 8010fd2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8010fd6:	2e00      	cmp	r6, #0
 8010fd8:	d158      	bne.n	801108c <_dtoa_r+0x4e4>
 8010fda:	4b7e      	ldr	r3, [pc, #504]	; (80111d4 <_dtoa_r+0x62c>)
 8010fdc:	2200      	movs	r2, #0
 8010fde:	4640      	mov	r0, r8
 8010fe0:	4649      	mov	r1, r9
 8010fe2:	f7ef f951 	bl	8000288 <__aeabi_dsub>
 8010fe6:	4652      	mov	r2, sl
 8010fe8:	465b      	mov	r3, fp
 8010fea:	4680      	mov	r8, r0
 8010fec:	4689      	mov	r9, r1
 8010fee:	f7ef fd93 	bl	8000b18 <__aeabi_dcmpgt>
 8010ff2:	2800      	cmp	r0, #0
 8010ff4:	f040 8295 	bne.w	8011522 <_dtoa_r+0x97a>
 8010ff8:	4652      	mov	r2, sl
 8010ffa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010ffe:	4640      	mov	r0, r8
 8011000:	4649      	mov	r1, r9
 8011002:	f7ef fd6b 	bl	8000adc <__aeabi_dcmplt>
 8011006:	2800      	cmp	r0, #0
 8011008:	f040 8289 	bne.w	801151e <_dtoa_r+0x976>
 801100c:	ec5b ab19 	vmov	sl, fp, d9
 8011010:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011012:	2b00      	cmp	r3, #0
 8011014:	f2c0 8148 	blt.w	80112a8 <_dtoa_r+0x700>
 8011018:	9a00      	ldr	r2, [sp, #0]
 801101a:	2a0e      	cmp	r2, #14
 801101c:	f300 8144 	bgt.w	80112a8 <_dtoa_r+0x700>
 8011020:	4b67      	ldr	r3, [pc, #412]	; (80111c0 <_dtoa_r+0x618>)
 8011022:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011026:	e9d3 8900 	ldrd	r8, r9, [r3]
 801102a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801102c:	2b00      	cmp	r3, #0
 801102e:	f280 80d5 	bge.w	80111dc <_dtoa_r+0x634>
 8011032:	9b03      	ldr	r3, [sp, #12]
 8011034:	2b00      	cmp	r3, #0
 8011036:	f300 80d1 	bgt.w	80111dc <_dtoa_r+0x634>
 801103a:	f040 826f 	bne.w	801151c <_dtoa_r+0x974>
 801103e:	4b65      	ldr	r3, [pc, #404]	; (80111d4 <_dtoa_r+0x62c>)
 8011040:	2200      	movs	r2, #0
 8011042:	4640      	mov	r0, r8
 8011044:	4649      	mov	r1, r9
 8011046:	f7ef fad7 	bl	80005f8 <__aeabi_dmul>
 801104a:	4652      	mov	r2, sl
 801104c:	465b      	mov	r3, fp
 801104e:	f7ef fd59 	bl	8000b04 <__aeabi_dcmpge>
 8011052:	9e03      	ldr	r6, [sp, #12]
 8011054:	4637      	mov	r7, r6
 8011056:	2800      	cmp	r0, #0
 8011058:	f040 8245 	bne.w	80114e6 <_dtoa_r+0x93e>
 801105c:	9d01      	ldr	r5, [sp, #4]
 801105e:	2331      	movs	r3, #49	; 0x31
 8011060:	f805 3b01 	strb.w	r3, [r5], #1
 8011064:	9b00      	ldr	r3, [sp, #0]
 8011066:	3301      	adds	r3, #1
 8011068:	9300      	str	r3, [sp, #0]
 801106a:	e240      	b.n	80114ee <_dtoa_r+0x946>
 801106c:	07f2      	lsls	r2, r6, #31
 801106e:	d505      	bpl.n	801107c <_dtoa_r+0x4d4>
 8011070:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011074:	f7ef fac0 	bl	80005f8 <__aeabi_dmul>
 8011078:	3501      	adds	r5, #1
 801107a:	2301      	movs	r3, #1
 801107c:	1076      	asrs	r6, r6, #1
 801107e:	3708      	adds	r7, #8
 8011080:	e777      	b.n	8010f72 <_dtoa_r+0x3ca>
 8011082:	2502      	movs	r5, #2
 8011084:	e779      	b.n	8010f7a <_dtoa_r+0x3d2>
 8011086:	9f00      	ldr	r7, [sp, #0]
 8011088:	9e03      	ldr	r6, [sp, #12]
 801108a:	e794      	b.n	8010fb6 <_dtoa_r+0x40e>
 801108c:	9901      	ldr	r1, [sp, #4]
 801108e:	4b4c      	ldr	r3, [pc, #304]	; (80111c0 <_dtoa_r+0x618>)
 8011090:	4431      	add	r1, r6
 8011092:	910d      	str	r1, [sp, #52]	; 0x34
 8011094:	9908      	ldr	r1, [sp, #32]
 8011096:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801109a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801109e:	2900      	cmp	r1, #0
 80110a0:	d043      	beq.n	801112a <_dtoa_r+0x582>
 80110a2:	494d      	ldr	r1, [pc, #308]	; (80111d8 <_dtoa_r+0x630>)
 80110a4:	2000      	movs	r0, #0
 80110a6:	f7ef fbd1 	bl	800084c <__aeabi_ddiv>
 80110aa:	4652      	mov	r2, sl
 80110ac:	465b      	mov	r3, fp
 80110ae:	f7ef f8eb 	bl	8000288 <__aeabi_dsub>
 80110b2:	9d01      	ldr	r5, [sp, #4]
 80110b4:	4682      	mov	sl, r0
 80110b6:	468b      	mov	fp, r1
 80110b8:	4649      	mov	r1, r9
 80110ba:	4640      	mov	r0, r8
 80110bc:	f7ef fd4c 	bl	8000b58 <__aeabi_d2iz>
 80110c0:	4606      	mov	r6, r0
 80110c2:	f7ef fa2f 	bl	8000524 <__aeabi_i2d>
 80110c6:	4602      	mov	r2, r0
 80110c8:	460b      	mov	r3, r1
 80110ca:	4640      	mov	r0, r8
 80110cc:	4649      	mov	r1, r9
 80110ce:	f7ef f8db 	bl	8000288 <__aeabi_dsub>
 80110d2:	3630      	adds	r6, #48	; 0x30
 80110d4:	f805 6b01 	strb.w	r6, [r5], #1
 80110d8:	4652      	mov	r2, sl
 80110da:	465b      	mov	r3, fp
 80110dc:	4680      	mov	r8, r0
 80110de:	4689      	mov	r9, r1
 80110e0:	f7ef fcfc 	bl	8000adc <__aeabi_dcmplt>
 80110e4:	2800      	cmp	r0, #0
 80110e6:	d163      	bne.n	80111b0 <_dtoa_r+0x608>
 80110e8:	4642      	mov	r2, r8
 80110ea:	464b      	mov	r3, r9
 80110ec:	4936      	ldr	r1, [pc, #216]	; (80111c8 <_dtoa_r+0x620>)
 80110ee:	2000      	movs	r0, #0
 80110f0:	f7ef f8ca 	bl	8000288 <__aeabi_dsub>
 80110f4:	4652      	mov	r2, sl
 80110f6:	465b      	mov	r3, fp
 80110f8:	f7ef fcf0 	bl	8000adc <__aeabi_dcmplt>
 80110fc:	2800      	cmp	r0, #0
 80110fe:	f040 80b5 	bne.w	801126c <_dtoa_r+0x6c4>
 8011102:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011104:	429d      	cmp	r5, r3
 8011106:	d081      	beq.n	801100c <_dtoa_r+0x464>
 8011108:	4b30      	ldr	r3, [pc, #192]	; (80111cc <_dtoa_r+0x624>)
 801110a:	2200      	movs	r2, #0
 801110c:	4650      	mov	r0, sl
 801110e:	4659      	mov	r1, fp
 8011110:	f7ef fa72 	bl	80005f8 <__aeabi_dmul>
 8011114:	4b2d      	ldr	r3, [pc, #180]	; (80111cc <_dtoa_r+0x624>)
 8011116:	4682      	mov	sl, r0
 8011118:	468b      	mov	fp, r1
 801111a:	4640      	mov	r0, r8
 801111c:	4649      	mov	r1, r9
 801111e:	2200      	movs	r2, #0
 8011120:	f7ef fa6a 	bl	80005f8 <__aeabi_dmul>
 8011124:	4680      	mov	r8, r0
 8011126:	4689      	mov	r9, r1
 8011128:	e7c6      	b.n	80110b8 <_dtoa_r+0x510>
 801112a:	4650      	mov	r0, sl
 801112c:	4659      	mov	r1, fp
 801112e:	f7ef fa63 	bl	80005f8 <__aeabi_dmul>
 8011132:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011134:	9d01      	ldr	r5, [sp, #4]
 8011136:	930f      	str	r3, [sp, #60]	; 0x3c
 8011138:	4682      	mov	sl, r0
 801113a:	468b      	mov	fp, r1
 801113c:	4649      	mov	r1, r9
 801113e:	4640      	mov	r0, r8
 8011140:	f7ef fd0a 	bl	8000b58 <__aeabi_d2iz>
 8011144:	4606      	mov	r6, r0
 8011146:	f7ef f9ed 	bl	8000524 <__aeabi_i2d>
 801114a:	3630      	adds	r6, #48	; 0x30
 801114c:	4602      	mov	r2, r0
 801114e:	460b      	mov	r3, r1
 8011150:	4640      	mov	r0, r8
 8011152:	4649      	mov	r1, r9
 8011154:	f7ef f898 	bl	8000288 <__aeabi_dsub>
 8011158:	f805 6b01 	strb.w	r6, [r5], #1
 801115c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801115e:	429d      	cmp	r5, r3
 8011160:	4680      	mov	r8, r0
 8011162:	4689      	mov	r9, r1
 8011164:	f04f 0200 	mov.w	r2, #0
 8011168:	d124      	bne.n	80111b4 <_dtoa_r+0x60c>
 801116a:	4b1b      	ldr	r3, [pc, #108]	; (80111d8 <_dtoa_r+0x630>)
 801116c:	4650      	mov	r0, sl
 801116e:	4659      	mov	r1, fp
 8011170:	f7ef f88c 	bl	800028c <__adddf3>
 8011174:	4602      	mov	r2, r0
 8011176:	460b      	mov	r3, r1
 8011178:	4640      	mov	r0, r8
 801117a:	4649      	mov	r1, r9
 801117c:	f7ef fccc 	bl	8000b18 <__aeabi_dcmpgt>
 8011180:	2800      	cmp	r0, #0
 8011182:	d173      	bne.n	801126c <_dtoa_r+0x6c4>
 8011184:	4652      	mov	r2, sl
 8011186:	465b      	mov	r3, fp
 8011188:	4913      	ldr	r1, [pc, #76]	; (80111d8 <_dtoa_r+0x630>)
 801118a:	2000      	movs	r0, #0
 801118c:	f7ef f87c 	bl	8000288 <__aeabi_dsub>
 8011190:	4602      	mov	r2, r0
 8011192:	460b      	mov	r3, r1
 8011194:	4640      	mov	r0, r8
 8011196:	4649      	mov	r1, r9
 8011198:	f7ef fca0 	bl	8000adc <__aeabi_dcmplt>
 801119c:	2800      	cmp	r0, #0
 801119e:	f43f af35 	beq.w	801100c <_dtoa_r+0x464>
 80111a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80111a4:	1e6b      	subs	r3, r5, #1
 80111a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80111a8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80111ac:	2b30      	cmp	r3, #48	; 0x30
 80111ae:	d0f8      	beq.n	80111a2 <_dtoa_r+0x5fa>
 80111b0:	9700      	str	r7, [sp, #0]
 80111b2:	e049      	b.n	8011248 <_dtoa_r+0x6a0>
 80111b4:	4b05      	ldr	r3, [pc, #20]	; (80111cc <_dtoa_r+0x624>)
 80111b6:	f7ef fa1f 	bl	80005f8 <__aeabi_dmul>
 80111ba:	4680      	mov	r8, r0
 80111bc:	4689      	mov	r9, r1
 80111be:	e7bd      	b.n	801113c <_dtoa_r+0x594>
 80111c0:	08015700 	.word	0x08015700
 80111c4:	080156d8 	.word	0x080156d8
 80111c8:	3ff00000 	.word	0x3ff00000
 80111cc:	40240000 	.word	0x40240000
 80111d0:	401c0000 	.word	0x401c0000
 80111d4:	40140000 	.word	0x40140000
 80111d8:	3fe00000 	.word	0x3fe00000
 80111dc:	9d01      	ldr	r5, [sp, #4]
 80111de:	4656      	mov	r6, sl
 80111e0:	465f      	mov	r7, fp
 80111e2:	4642      	mov	r2, r8
 80111e4:	464b      	mov	r3, r9
 80111e6:	4630      	mov	r0, r6
 80111e8:	4639      	mov	r1, r7
 80111ea:	f7ef fb2f 	bl	800084c <__aeabi_ddiv>
 80111ee:	f7ef fcb3 	bl	8000b58 <__aeabi_d2iz>
 80111f2:	4682      	mov	sl, r0
 80111f4:	f7ef f996 	bl	8000524 <__aeabi_i2d>
 80111f8:	4642      	mov	r2, r8
 80111fa:	464b      	mov	r3, r9
 80111fc:	f7ef f9fc 	bl	80005f8 <__aeabi_dmul>
 8011200:	4602      	mov	r2, r0
 8011202:	460b      	mov	r3, r1
 8011204:	4630      	mov	r0, r6
 8011206:	4639      	mov	r1, r7
 8011208:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 801120c:	f7ef f83c 	bl	8000288 <__aeabi_dsub>
 8011210:	f805 6b01 	strb.w	r6, [r5], #1
 8011214:	9e01      	ldr	r6, [sp, #4]
 8011216:	9f03      	ldr	r7, [sp, #12]
 8011218:	1bae      	subs	r6, r5, r6
 801121a:	42b7      	cmp	r7, r6
 801121c:	4602      	mov	r2, r0
 801121e:	460b      	mov	r3, r1
 8011220:	d135      	bne.n	801128e <_dtoa_r+0x6e6>
 8011222:	f7ef f833 	bl	800028c <__adddf3>
 8011226:	4642      	mov	r2, r8
 8011228:	464b      	mov	r3, r9
 801122a:	4606      	mov	r6, r0
 801122c:	460f      	mov	r7, r1
 801122e:	f7ef fc73 	bl	8000b18 <__aeabi_dcmpgt>
 8011232:	b9d0      	cbnz	r0, 801126a <_dtoa_r+0x6c2>
 8011234:	4642      	mov	r2, r8
 8011236:	464b      	mov	r3, r9
 8011238:	4630      	mov	r0, r6
 801123a:	4639      	mov	r1, r7
 801123c:	f7ef fc44 	bl	8000ac8 <__aeabi_dcmpeq>
 8011240:	b110      	cbz	r0, 8011248 <_dtoa_r+0x6a0>
 8011242:	f01a 0f01 	tst.w	sl, #1
 8011246:	d110      	bne.n	801126a <_dtoa_r+0x6c2>
 8011248:	4620      	mov	r0, r4
 801124a:	ee18 1a10 	vmov	r1, s16
 801124e:	f000 fae5 	bl	801181c <_Bfree>
 8011252:	2300      	movs	r3, #0
 8011254:	9800      	ldr	r0, [sp, #0]
 8011256:	702b      	strb	r3, [r5, #0]
 8011258:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801125a:	3001      	adds	r0, #1
 801125c:	6018      	str	r0, [r3, #0]
 801125e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011260:	2b00      	cmp	r3, #0
 8011262:	f43f acf1 	beq.w	8010c48 <_dtoa_r+0xa0>
 8011266:	601d      	str	r5, [r3, #0]
 8011268:	e4ee      	b.n	8010c48 <_dtoa_r+0xa0>
 801126a:	9f00      	ldr	r7, [sp, #0]
 801126c:	462b      	mov	r3, r5
 801126e:	461d      	mov	r5, r3
 8011270:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011274:	2a39      	cmp	r2, #57	; 0x39
 8011276:	d106      	bne.n	8011286 <_dtoa_r+0x6de>
 8011278:	9a01      	ldr	r2, [sp, #4]
 801127a:	429a      	cmp	r2, r3
 801127c:	d1f7      	bne.n	801126e <_dtoa_r+0x6c6>
 801127e:	9901      	ldr	r1, [sp, #4]
 8011280:	2230      	movs	r2, #48	; 0x30
 8011282:	3701      	adds	r7, #1
 8011284:	700a      	strb	r2, [r1, #0]
 8011286:	781a      	ldrb	r2, [r3, #0]
 8011288:	3201      	adds	r2, #1
 801128a:	701a      	strb	r2, [r3, #0]
 801128c:	e790      	b.n	80111b0 <_dtoa_r+0x608>
 801128e:	4ba6      	ldr	r3, [pc, #664]	; (8011528 <_dtoa_r+0x980>)
 8011290:	2200      	movs	r2, #0
 8011292:	f7ef f9b1 	bl	80005f8 <__aeabi_dmul>
 8011296:	2200      	movs	r2, #0
 8011298:	2300      	movs	r3, #0
 801129a:	4606      	mov	r6, r0
 801129c:	460f      	mov	r7, r1
 801129e:	f7ef fc13 	bl	8000ac8 <__aeabi_dcmpeq>
 80112a2:	2800      	cmp	r0, #0
 80112a4:	d09d      	beq.n	80111e2 <_dtoa_r+0x63a>
 80112a6:	e7cf      	b.n	8011248 <_dtoa_r+0x6a0>
 80112a8:	9a08      	ldr	r2, [sp, #32]
 80112aa:	2a00      	cmp	r2, #0
 80112ac:	f000 80d7 	beq.w	801145e <_dtoa_r+0x8b6>
 80112b0:	9a06      	ldr	r2, [sp, #24]
 80112b2:	2a01      	cmp	r2, #1
 80112b4:	f300 80ba 	bgt.w	801142c <_dtoa_r+0x884>
 80112b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80112ba:	2a00      	cmp	r2, #0
 80112bc:	f000 80b2 	beq.w	8011424 <_dtoa_r+0x87c>
 80112c0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80112c4:	9e07      	ldr	r6, [sp, #28]
 80112c6:	9d04      	ldr	r5, [sp, #16]
 80112c8:	9a04      	ldr	r2, [sp, #16]
 80112ca:	441a      	add	r2, r3
 80112cc:	9204      	str	r2, [sp, #16]
 80112ce:	9a05      	ldr	r2, [sp, #20]
 80112d0:	2101      	movs	r1, #1
 80112d2:	441a      	add	r2, r3
 80112d4:	4620      	mov	r0, r4
 80112d6:	9205      	str	r2, [sp, #20]
 80112d8:	f000 fb58 	bl	801198c <__i2b>
 80112dc:	4607      	mov	r7, r0
 80112de:	2d00      	cmp	r5, #0
 80112e0:	dd0c      	ble.n	80112fc <_dtoa_r+0x754>
 80112e2:	9b05      	ldr	r3, [sp, #20]
 80112e4:	2b00      	cmp	r3, #0
 80112e6:	dd09      	ble.n	80112fc <_dtoa_r+0x754>
 80112e8:	42ab      	cmp	r3, r5
 80112ea:	9a04      	ldr	r2, [sp, #16]
 80112ec:	bfa8      	it	ge
 80112ee:	462b      	movge	r3, r5
 80112f0:	1ad2      	subs	r2, r2, r3
 80112f2:	9204      	str	r2, [sp, #16]
 80112f4:	9a05      	ldr	r2, [sp, #20]
 80112f6:	1aed      	subs	r5, r5, r3
 80112f8:	1ad3      	subs	r3, r2, r3
 80112fa:	9305      	str	r3, [sp, #20]
 80112fc:	9b07      	ldr	r3, [sp, #28]
 80112fe:	b31b      	cbz	r3, 8011348 <_dtoa_r+0x7a0>
 8011300:	9b08      	ldr	r3, [sp, #32]
 8011302:	2b00      	cmp	r3, #0
 8011304:	f000 80af 	beq.w	8011466 <_dtoa_r+0x8be>
 8011308:	2e00      	cmp	r6, #0
 801130a:	dd13      	ble.n	8011334 <_dtoa_r+0x78c>
 801130c:	4639      	mov	r1, r7
 801130e:	4632      	mov	r2, r6
 8011310:	4620      	mov	r0, r4
 8011312:	f000 fbfb 	bl	8011b0c <__pow5mult>
 8011316:	ee18 2a10 	vmov	r2, s16
 801131a:	4601      	mov	r1, r0
 801131c:	4607      	mov	r7, r0
 801131e:	4620      	mov	r0, r4
 8011320:	f000 fb4a 	bl	80119b8 <__multiply>
 8011324:	ee18 1a10 	vmov	r1, s16
 8011328:	4680      	mov	r8, r0
 801132a:	4620      	mov	r0, r4
 801132c:	f000 fa76 	bl	801181c <_Bfree>
 8011330:	ee08 8a10 	vmov	s16, r8
 8011334:	9b07      	ldr	r3, [sp, #28]
 8011336:	1b9a      	subs	r2, r3, r6
 8011338:	d006      	beq.n	8011348 <_dtoa_r+0x7a0>
 801133a:	ee18 1a10 	vmov	r1, s16
 801133e:	4620      	mov	r0, r4
 8011340:	f000 fbe4 	bl	8011b0c <__pow5mult>
 8011344:	ee08 0a10 	vmov	s16, r0
 8011348:	2101      	movs	r1, #1
 801134a:	4620      	mov	r0, r4
 801134c:	f000 fb1e 	bl	801198c <__i2b>
 8011350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011352:	2b00      	cmp	r3, #0
 8011354:	4606      	mov	r6, r0
 8011356:	f340 8088 	ble.w	801146a <_dtoa_r+0x8c2>
 801135a:	461a      	mov	r2, r3
 801135c:	4601      	mov	r1, r0
 801135e:	4620      	mov	r0, r4
 8011360:	f000 fbd4 	bl	8011b0c <__pow5mult>
 8011364:	9b06      	ldr	r3, [sp, #24]
 8011366:	2b01      	cmp	r3, #1
 8011368:	4606      	mov	r6, r0
 801136a:	f340 8081 	ble.w	8011470 <_dtoa_r+0x8c8>
 801136e:	f04f 0800 	mov.w	r8, #0
 8011372:	6933      	ldr	r3, [r6, #16]
 8011374:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011378:	6918      	ldr	r0, [r3, #16]
 801137a:	f000 fab7 	bl	80118ec <__hi0bits>
 801137e:	f1c0 0020 	rsb	r0, r0, #32
 8011382:	9b05      	ldr	r3, [sp, #20]
 8011384:	4418      	add	r0, r3
 8011386:	f010 001f 	ands.w	r0, r0, #31
 801138a:	f000 8092 	beq.w	80114b2 <_dtoa_r+0x90a>
 801138e:	f1c0 0320 	rsb	r3, r0, #32
 8011392:	2b04      	cmp	r3, #4
 8011394:	f340 808a 	ble.w	80114ac <_dtoa_r+0x904>
 8011398:	f1c0 001c 	rsb	r0, r0, #28
 801139c:	9b04      	ldr	r3, [sp, #16]
 801139e:	4403      	add	r3, r0
 80113a0:	9304      	str	r3, [sp, #16]
 80113a2:	9b05      	ldr	r3, [sp, #20]
 80113a4:	4403      	add	r3, r0
 80113a6:	4405      	add	r5, r0
 80113a8:	9305      	str	r3, [sp, #20]
 80113aa:	9b04      	ldr	r3, [sp, #16]
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	dd07      	ble.n	80113c0 <_dtoa_r+0x818>
 80113b0:	ee18 1a10 	vmov	r1, s16
 80113b4:	461a      	mov	r2, r3
 80113b6:	4620      	mov	r0, r4
 80113b8:	f000 fc02 	bl	8011bc0 <__lshift>
 80113bc:	ee08 0a10 	vmov	s16, r0
 80113c0:	9b05      	ldr	r3, [sp, #20]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	dd05      	ble.n	80113d2 <_dtoa_r+0x82a>
 80113c6:	4631      	mov	r1, r6
 80113c8:	461a      	mov	r2, r3
 80113ca:	4620      	mov	r0, r4
 80113cc:	f000 fbf8 	bl	8011bc0 <__lshift>
 80113d0:	4606      	mov	r6, r0
 80113d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d06e      	beq.n	80114b6 <_dtoa_r+0x90e>
 80113d8:	ee18 0a10 	vmov	r0, s16
 80113dc:	4631      	mov	r1, r6
 80113de:	f000 fc5f 	bl	8011ca0 <__mcmp>
 80113e2:	2800      	cmp	r0, #0
 80113e4:	da67      	bge.n	80114b6 <_dtoa_r+0x90e>
 80113e6:	9b00      	ldr	r3, [sp, #0]
 80113e8:	3b01      	subs	r3, #1
 80113ea:	ee18 1a10 	vmov	r1, s16
 80113ee:	9300      	str	r3, [sp, #0]
 80113f0:	220a      	movs	r2, #10
 80113f2:	2300      	movs	r3, #0
 80113f4:	4620      	mov	r0, r4
 80113f6:	f000 fa33 	bl	8011860 <__multadd>
 80113fa:	9b08      	ldr	r3, [sp, #32]
 80113fc:	ee08 0a10 	vmov	s16, r0
 8011400:	2b00      	cmp	r3, #0
 8011402:	f000 81b1 	beq.w	8011768 <_dtoa_r+0xbc0>
 8011406:	2300      	movs	r3, #0
 8011408:	4639      	mov	r1, r7
 801140a:	220a      	movs	r2, #10
 801140c:	4620      	mov	r0, r4
 801140e:	f000 fa27 	bl	8011860 <__multadd>
 8011412:	9b02      	ldr	r3, [sp, #8]
 8011414:	2b00      	cmp	r3, #0
 8011416:	4607      	mov	r7, r0
 8011418:	f300 808e 	bgt.w	8011538 <_dtoa_r+0x990>
 801141c:	9b06      	ldr	r3, [sp, #24]
 801141e:	2b02      	cmp	r3, #2
 8011420:	dc51      	bgt.n	80114c6 <_dtoa_r+0x91e>
 8011422:	e089      	b.n	8011538 <_dtoa_r+0x990>
 8011424:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011426:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801142a:	e74b      	b.n	80112c4 <_dtoa_r+0x71c>
 801142c:	9b03      	ldr	r3, [sp, #12]
 801142e:	1e5e      	subs	r6, r3, #1
 8011430:	9b07      	ldr	r3, [sp, #28]
 8011432:	42b3      	cmp	r3, r6
 8011434:	bfbf      	itttt	lt
 8011436:	9b07      	ldrlt	r3, [sp, #28]
 8011438:	9607      	strlt	r6, [sp, #28]
 801143a:	1af2      	sublt	r2, r6, r3
 801143c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801143e:	bfb6      	itet	lt
 8011440:	189b      	addlt	r3, r3, r2
 8011442:	1b9e      	subge	r6, r3, r6
 8011444:	930a      	strlt	r3, [sp, #40]	; 0x28
 8011446:	9b03      	ldr	r3, [sp, #12]
 8011448:	bfb8      	it	lt
 801144a:	2600      	movlt	r6, #0
 801144c:	2b00      	cmp	r3, #0
 801144e:	bfb7      	itett	lt
 8011450:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8011454:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8011458:	1a9d      	sublt	r5, r3, r2
 801145a:	2300      	movlt	r3, #0
 801145c:	e734      	b.n	80112c8 <_dtoa_r+0x720>
 801145e:	9e07      	ldr	r6, [sp, #28]
 8011460:	9d04      	ldr	r5, [sp, #16]
 8011462:	9f08      	ldr	r7, [sp, #32]
 8011464:	e73b      	b.n	80112de <_dtoa_r+0x736>
 8011466:	9a07      	ldr	r2, [sp, #28]
 8011468:	e767      	b.n	801133a <_dtoa_r+0x792>
 801146a:	9b06      	ldr	r3, [sp, #24]
 801146c:	2b01      	cmp	r3, #1
 801146e:	dc18      	bgt.n	80114a2 <_dtoa_r+0x8fa>
 8011470:	f1ba 0f00 	cmp.w	sl, #0
 8011474:	d115      	bne.n	80114a2 <_dtoa_r+0x8fa>
 8011476:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801147a:	b993      	cbnz	r3, 80114a2 <_dtoa_r+0x8fa>
 801147c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011480:	0d1b      	lsrs	r3, r3, #20
 8011482:	051b      	lsls	r3, r3, #20
 8011484:	b183      	cbz	r3, 80114a8 <_dtoa_r+0x900>
 8011486:	9b04      	ldr	r3, [sp, #16]
 8011488:	3301      	adds	r3, #1
 801148a:	9304      	str	r3, [sp, #16]
 801148c:	9b05      	ldr	r3, [sp, #20]
 801148e:	3301      	adds	r3, #1
 8011490:	9305      	str	r3, [sp, #20]
 8011492:	f04f 0801 	mov.w	r8, #1
 8011496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011498:	2b00      	cmp	r3, #0
 801149a:	f47f af6a 	bne.w	8011372 <_dtoa_r+0x7ca>
 801149e:	2001      	movs	r0, #1
 80114a0:	e76f      	b.n	8011382 <_dtoa_r+0x7da>
 80114a2:	f04f 0800 	mov.w	r8, #0
 80114a6:	e7f6      	b.n	8011496 <_dtoa_r+0x8ee>
 80114a8:	4698      	mov	r8, r3
 80114aa:	e7f4      	b.n	8011496 <_dtoa_r+0x8ee>
 80114ac:	f43f af7d 	beq.w	80113aa <_dtoa_r+0x802>
 80114b0:	4618      	mov	r0, r3
 80114b2:	301c      	adds	r0, #28
 80114b4:	e772      	b.n	801139c <_dtoa_r+0x7f4>
 80114b6:	9b03      	ldr	r3, [sp, #12]
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	dc37      	bgt.n	801152c <_dtoa_r+0x984>
 80114bc:	9b06      	ldr	r3, [sp, #24]
 80114be:	2b02      	cmp	r3, #2
 80114c0:	dd34      	ble.n	801152c <_dtoa_r+0x984>
 80114c2:	9b03      	ldr	r3, [sp, #12]
 80114c4:	9302      	str	r3, [sp, #8]
 80114c6:	9b02      	ldr	r3, [sp, #8]
 80114c8:	b96b      	cbnz	r3, 80114e6 <_dtoa_r+0x93e>
 80114ca:	4631      	mov	r1, r6
 80114cc:	2205      	movs	r2, #5
 80114ce:	4620      	mov	r0, r4
 80114d0:	f000 f9c6 	bl	8011860 <__multadd>
 80114d4:	4601      	mov	r1, r0
 80114d6:	4606      	mov	r6, r0
 80114d8:	ee18 0a10 	vmov	r0, s16
 80114dc:	f000 fbe0 	bl	8011ca0 <__mcmp>
 80114e0:	2800      	cmp	r0, #0
 80114e2:	f73f adbb 	bgt.w	801105c <_dtoa_r+0x4b4>
 80114e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80114e8:	9d01      	ldr	r5, [sp, #4]
 80114ea:	43db      	mvns	r3, r3
 80114ec:	9300      	str	r3, [sp, #0]
 80114ee:	f04f 0800 	mov.w	r8, #0
 80114f2:	4631      	mov	r1, r6
 80114f4:	4620      	mov	r0, r4
 80114f6:	f000 f991 	bl	801181c <_Bfree>
 80114fa:	2f00      	cmp	r7, #0
 80114fc:	f43f aea4 	beq.w	8011248 <_dtoa_r+0x6a0>
 8011500:	f1b8 0f00 	cmp.w	r8, #0
 8011504:	d005      	beq.n	8011512 <_dtoa_r+0x96a>
 8011506:	45b8      	cmp	r8, r7
 8011508:	d003      	beq.n	8011512 <_dtoa_r+0x96a>
 801150a:	4641      	mov	r1, r8
 801150c:	4620      	mov	r0, r4
 801150e:	f000 f985 	bl	801181c <_Bfree>
 8011512:	4639      	mov	r1, r7
 8011514:	4620      	mov	r0, r4
 8011516:	f000 f981 	bl	801181c <_Bfree>
 801151a:	e695      	b.n	8011248 <_dtoa_r+0x6a0>
 801151c:	2600      	movs	r6, #0
 801151e:	4637      	mov	r7, r6
 8011520:	e7e1      	b.n	80114e6 <_dtoa_r+0x93e>
 8011522:	9700      	str	r7, [sp, #0]
 8011524:	4637      	mov	r7, r6
 8011526:	e599      	b.n	801105c <_dtoa_r+0x4b4>
 8011528:	40240000 	.word	0x40240000
 801152c:	9b08      	ldr	r3, [sp, #32]
 801152e:	2b00      	cmp	r3, #0
 8011530:	f000 80ca 	beq.w	80116c8 <_dtoa_r+0xb20>
 8011534:	9b03      	ldr	r3, [sp, #12]
 8011536:	9302      	str	r3, [sp, #8]
 8011538:	2d00      	cmp	r5, #0
 801153a:	dd05      	ble.n	8011548 <_dtoa_r+0x9a0>
 801153c:	4639      	mov	r1, r7
 801153e:	462a      	mov	r2, r5
 8011540:	4620      	mov	r0, r4
 8011542:	f000 fb3d 	bl	8011bc0 <__lshift>
 8011546:	4607      	mov	r7, r0
 8011548:	f1b8 0f00 	cmp.w	r8, #0
 801154c:	d05b      	beq.n	8011606 <_dtoa_r+0xa5e>
 801154e:	6879      	ldr	r1, [r7, #4]
 8011550:	4620      	mov	r0, r4
 8011552:	f000 f923 	bl	801179c <_Balloc>
 8011556:	4605      	mov	r5, r0
 8011558:	b928      	cbnz	r0, 8011566 <_dtoa_r+0x9be>
 801155a:	4b87      	ldr	r3, [pc, #540]	; (8011778 <_dtoa_r+0xbd0>)
 801155c:	4602      	mov	r2, r0
 801155e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8011562:	f7ff bb3b 	b.w	8010bdc <_dtoa_r+0x34>
 8011566:	693a      	ldr	r2, [r7, #16]
 8011568:	3202      	adds	r2, #2
 801156a:	0092      	lsls	r2, r2, #2
 801156c:	f107 010c 	add.w	r1, r7, #12
 8011570:	300c      	adds	r0, #12
 8011572:	f7fe fded 	bl	8010150 <memcpy>
 8011576:	2201      	movs	r2, #1
 8011578:	4629      	mov	r1, r5
 801157a:	4620      	mov	r0, r4
 801157c:	f000 fb20 	bl	8011bc0 <__lshift>
 8011580:	9b01      	ldr	r3, [sp, #4]
 8011582:	f103 0901 	add.w	r9, r3, #1
 8011586:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801158a:	4413      	add	r3, r2
 801158c:	9305      	str	r3, [sp, #20]
 801158e:	f00a 0301 	and.w	r3, sl, #1
 8011592:	46b8      	mov	r8, r7
 8011594:	9304      	str	r3, [sp, #16]
 8011596:	4607      	mov	r7, r0
 8011598:	4631      	mov	r1, r6
 801159a:	ee18 0a10 	vmov	r0, s16
 801159e:	f7ff fa77 	bl	8010a90 <quorem>
 80115a2:	4641      	mov	r1, r8
 80115a4:	9002      	str	r0, [sp, #8]
 80115a6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80115aa:	ee18 0a10 	vmov	r0, s16
 80115ae:	f000 fb77 	bl	8011ca0 <__mcmp>
 80115b2:	463a      	mov	r2, r7
 80115b4:	9003      	str	r0, [sp, #12]
 80115b6:	4631      	mov	r1, r6
 80115b8:	4620      	mov	r0, r4
 80115ba:	f000 fb8d 	bl	8011cd8 <__mdiff>
 80115be:	68c2      	ldr	r2, [r0, #12]
 80115c0:	f109 3bff 	add.w	fp, r9, #4294967295
 80115c4:	4605      	mov	r5, r0
 80115c6:	bb02      	cbnz	r2, 801160a <_dtoa_r+0xa62>
 80115c8:	4601      	mov	r1, r0
 80115ca:	ee18 0a10 	vmov	r0, s16
 80115ce:	f000 fb67 	bl	8011ca0 <__mcmp>
 80115d2:	4602      	mov	r2, r0
 80115d4:	4629      	mov	r1, r5
 80115d6:	4620      	mov	r0, r4
 80115d8:	9207      	str	r2, [sp, #28]
 80115da:	f000 f91f 	bl	801181c <_Bfree>
 80115de:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80115e2:	ea43 0102 	orr.w	r1, r3, r2
 80115e6:	9b04      	ldr	r3, [sp, #16]
 80115e8:	430b      	orrs	r3, r1
 80115ea:	464d      	mov	r5, r9
 80115ec:	d10f      	bne.n	801160e <_dtoa_r+0xa66>
 80115ee:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80115f2:	d02a      	beq.n	801164a <_dtoa_r+0xaa2>
 80115f4:	9b03      	ldr	r3, [sp, #12]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	dd02      	ble.n	8011600 <_dtoa_r+0xa58>
 80115fa:	9b02      	ldr	r3, [sp, #8]
 80115fc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011600:	f88b a000 	strb.w	sl, [fp]
 8011604:	e775      	b.n	80114f2 <_dtoa_r+0x94a>
 8011606:	4638      	mov	r0, r7
 8011608:	e7ba      	b.n	8011580 <_dtoa_r+0x9d8>
 801160a:	2201      	movs	r2, #1
 801160c:	e7e2      	b.n	80115d4 <_dtoa_r+0xa2c>
 801160e:	9b03      	ldr	r3, [sp, #12]
 8011610:	2b00      	cmp	r3, #0
 8011612:	db04      	blt.n	801161e <_dtoa_r+0xa76>
 8011614:	9906      	ldr	r1, [sp, #24]
 8011616:	430b      	orrs	r3, r1
 8011618:	9904      	ldr	r1, [sp, #16]
 801161a:	430b      	orrs	r3, r1
 801161c:	d122      	bne.n	8011664 <_dtoa_r+0xabc>
 801161e:	2a00      	cmp	r2, #0
 8011620:	ddee      	ble.n	8011600 <_dtoa_r+0xa58>
 8011622:	ee18 1a10 	vmov	r1, s16
 8011626:	2201      	movs	r2, #1
 8011628:	4620      	mov	r0, r4
 801162a:	f000 fac9 	bl	8011bc0 <__lshift>
 801162e:	4631      	mov	r1, r6
 8011630:	ee08 0a10 	vmov	s16, r0
 8011634:	f000 fb34 	bl	8011ca0 <__mcmp>
 8011638:	2800      	cmp	r0, #0
 801163a:	dc03      	bgt.n	8011644 <_dtoa_r+0xa9c>
 801163c:	d1e0      	bne.n	8011600 <_dtoa_r+0xa58>
 801163e:	f01a 0f01 	tst.w	sl, #1
 8011642:	d0dd      	beq.n	8011600 <_dtoa_r+0xa58>
 8011644:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011648:	d1d7      	bne.n	80115fa <_dtoa_r+0xa52>
 801164a:	2339      	movs	r3, #57	; 0x39
 801164c:	f88b 3000 	strb.w	r3, [fp]
 8011650:	462b      	mov	r3, r5
 8011652:	461d      	mov	r5, r3
 8011654:	3b01      	subs	r3, #1
 8011656:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801165a:	2a39      	cmp	r2, #57	; 0x39
 801165c:	d071      	beq.n	8011742 <_dtoa_r+0xb9a>
 801165e:	3201      	adds	r2, #1
 8011660:	701a      	strb	r2, [r3, #0]
 8011662:	e746      	b.n	80114f2 <_dtoa_r+0x94a>
 8011664:	2a00      	cmp	r2, #0
 8011666:	dd07      	ble.n	8011678 <_dtoa_r+0xad0>
 8011668:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801166c:	d0ed      	beq.n	801164a <_dtoa_r+0xaa2>
 801166e:	f10a 0301 	add.w	r3, sl, #1
 8011672:	f88b 3000 	strb.w	r3, [fp]
 8011676:	e73c      	b.n	80114f2 <_dtoa_r+0x94a>
 8011678:	9b05      	ldr	r3, [sp, #20]
 801167a:	f809 ac01 	strb.w	sl, [r9, #-1]
 801167e:	4599      	cmp	r9, r3
 8011680:	d047      	beq.n	8011712 <_dtoa_r+0xb6a>
 8011682:	ee18 1a10 	vmov	r1, s16
 8011686:	2300      	movs	r3, #0
 8011688:	220a      	movs	r2, #10
 801168a:	4620      	mov	r0, r4
 801168c:	f000 f8e8 	bl	8011860 <__multadd>
 8011690:	45b8      	cmp	r8, r7
 8011692:	ee08 0a10 	vmov	s16, r0
 8011696:	f04f 0300 	mov.w	r3, #0
 801169a:	f04f 020a 	mov.w	r2, #10
 801169e:	4641      	mov	r1, r8
 80116a0:	4620      	mov	r0, r4
 80116a2:	d106      	bne.n	80116b2 <_dtoa_r+0xb0a>
 80116a4:	f000 f8dc 	bl	8011860 <__multadd>
 80116a8:	4680      	mov	r8, r0
 80116aa:	4607      	mov	r7, r0
 80116ac:	f109 0901 	add.w	r9, r9, #1
 80116b0:	e772      	b.n	8011598 <_dtoa_r+0x9f0>
 80116b2:	f000 f8d5 	bl	8011860 <__multadd>
 80116b6:	4639      	mov	r1, r7
 80116b8:	4680      	mov	r8, r0
 80116ba:	2300      	movs	r3, #0
 80116bc:	220a      	movs	r2, #10
 80116be:	4620      	mov	r0, r4
 80116c0:	f000 f8ce 	bl	8011860 <__multadd>
 80116c4:	4607      	mov	r7, r0
 80116c6:	e7f1      	b.n	80116ac <_dtoa_r+0xb04>
 80116c8:	9b03      	ldr	r3, [sp, #12]
 80116ca:	9302      	str	r3, [sp, #8]
 80116cc:	9d01      	ldr	r5, [sp, #4]
 80116ce:	ee18 0a10 	vmov	r0, s16
 80116d2:	4631      	mov	r1, r6
 80116d4:	f7ff f9dc 	bl	8010a90 <quorem>
 80116d8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80116dc:	9b01      	ldr	r3, [sp, #4]
 80116de:	f805 ab01 	strb.w	sl, [r5], #1
 80116e2:	1aea      	subs	r2, r5, r3
 80116e4:	9b02      	ldr	r3, [sp, #8]
 80116e6:	4293      	cmp	r3, r2
 80116e8:	dd09      	ble.n	80116fe <_dtoa_r+0xb56>
 80116ea:	ee18 1a10 	vmov	r1, s16
 80116ee:	2300      	movs	r3, #0
 80116f0:	220a      	movs	r2, #10
 80116f2:	4620      	mov	r0, r4
 80116f4:	f000 f8b4 	bl	8011860 <__multadd>
 80116f8:	ee08 0a10 	vmov	s16, r0
 80116fc:	e7e7      	b.n	80116ce <_dtoa_r+0xb26>
 80116fe:	9b02      	ldr	r3, [sp, #8]
 8011700:	2b00      	cmp	r3, #0
 8011702:	bfc8      	it	gt
 8011704:	461d      	movgt	r5, r3
 8011706:	9b01      	ldr	r3, [sp, #4]
 8011708:	bfd8      	it	le
 801170a:	2501      	movle	r5, #1
 801170c:	441d      	add	r5, r3
 801170e:	f04f 0800 	mov.w	r8, #0
 8011712:	ee18 1a10 	vmov	r1, s16
 8011716:	2201      	movs	r2, #1
 8011718:	4620      	mov	r0, r4
 801171a:	f000 fa51 	bl	8011bc0 <__lshift>
 801171e:	4631      	mov	r1, r6
 8011720:	ee08 0a10 	vmov	s16, r0
 8011724:	f000 fabc 	bl	8011ca0 <__mcmp>
 8011728:	2800      	cmp	r0, #0
 801172a:	dc91      	bgt.n	8011650 <_dtoa_r+0xaa8>
 801172c:	d102      	bne.n	8011734 <_dtoa_r+0xb8c>
 801172e:	f01a 0f01 	tst.w	sl, #1
 8011732:	d18d      	bne.n	8011650 <_dtoa_r+0xaa8>
 8011734:	462b      	mov	r3, r5
 8011736:	461d      	mov	r5, r3
 8011738:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801173c:	2a30      	cmp	r2, #48	; 0x30
 801173e:	d0fa      	beq.n	8011736 <_dtoa_r+0xb8e>
 8011740:	e6d7      	b.n	80114f2 <_dtoa_r+0x94a>
 8011742:	9a01      	ldr	r2, [sp, #4]
 8011744:	429a      	cmp	r2, r3
 8011746:	d184      	bne.n	8011652 <_dtoa_r+0xaaa>
 8011748:	9b00      	ldr	r3, [sp, #0]
 801174a:	3301      	adds	r3, #1
 801174c:	9300      	str	r3, [sp, #0]
 801174e:	2331      	movs	r3, #49	; 0x31
 8011750:	7013      	strb	r3, [r2, #0]
 8011752:	e6ce      	b.n	80114f2 <_dtoa_r+0x94a>
 8011754:	4b09      	ldr	r3, [pc, #36]	; (801177c <_dtoa_r+0xbd4>)
 8011756:	f7ff ba95 	b.w	8010c84 <_dtoa_r+0xdc>
 801175a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801175c:	2b00      	cmp	r3, #0
 801175e:	f47f aa6e 	bne.w	8010c3e <_dtoa_r+0x96>
 8011762:	4b07      	ldr	r3, [pc, #28]	; (8011780 <_dtoa_r+0xbd8>)
 8011764:	f7ff ba8e 	b.w	8010c84 <_dtoa_r+0xdc>
 8011768:	9b02      	ldr	r3, [sp, #8]
 801176a:	2b00      	cmp	r3, #0
 801176c:	dcae      	bgt.n	80116cc <_dtoa_r+0xb24>
 801176e:	9b06      	ldr	r3, [sp, #24]
 8011770:	2b02      	cmp	r3, #2
 8011772:	f73f aea8 	bgt.w	80114c6 <_dtoa_r+0x91e>
 8011776:	e7a9      	b.n	80116cc <_dtoa_r+0xb24>
 8011778:	08015667 	.word	0x08015667
 801177c:	080155c4 	.word	0x080155c4
 8011780:	080155e8 	.word	0x080155e8

08011784 <_localeconv_r>:
 8011784:	4800      	ldr	r0, [pc, #0]	; (8011788 <_localeconv_r+0x4>)
 8011786:	4770      	bx	lr
 8011788:	20000170 	.word	0x20000170

0801178c <malloc>:
 801178c:	4b02      	ldr	r3, [pc, #8]	; (8011798 <malloc+0xc>)
 801178e:	4601      	mov	r1, r0
 8011790:	6818      	ldr	r0, [r3, #0]
 8011792:	f000 bc09 	b.w	8011fa8 <_malloc_r>
 8011796:	bf00      	nop
 8011798:	2000001c 	.word	0x2000001c

0801179c <_Balloc>:
 801179c:	b570      	push	{r4, r5, r6, lr}
 801179e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80117a0:	4604      	mov	r4, r0
 80117a2:	460d      	mov	r5, r1
 80117a4:	b976      	cbnz	r6, 80117c4 <_Balloc+0x28>
 80117a6:	2010      	movs	r0, #16
 80117a8:	f7ff fff0 	bl	801178c <malloc>
 80117ac:	4602      	mov	r2, r0
 80117ae:	6260      	str	r0, [r4, #36]	; 0x24
 80117b0:	b920      	cbnz	r0, 80117bc <_Balloc+0x20>
 80117b2:	4b18      	ldr	r3, [pc, #96]	; (8011814 <_Balloc+0x78>)
 80117b4:	4818      	ldr	r0, [pc, #96]	; (8011818 <_Balloc+0x7c>)
 80117b6:	2166      	movs	r1, #102	; 0x66
 80117b8:	f000 fdd6 	bl	8012368 <__assert_func>
 80117bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80117c0:	6006      	str	r6, [r0, #0]
 80117c2:	60c6      	str	r6, [r0, #12]
 80117c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80117c6:	68f3      	ldr	r3, [r6, #12]
 80117c8:	b183      	cbz	r3, 80117ec <_Balloc+0x50>
 80117ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80117cc:	68db      	ldr	r3, [r3, #12]
 80117ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80117d2:	b9b8      	cbnz	r0, 8011804 <_Balloc+0x68>
 80117d4:	2101      	movs	r1, #1
 80117d6:	fa01 f605 	lsl.w	r6, r1, r5
 80117da:	1d72      	adds	r2, r6, #5
 80117dc:	0092      	lsls	r2, r2, #2
 80117de:	4620      	mov	r0, r4
 80117e0:	f000 fb60 	bl	8011ea4 <_calloc_r>
 80117e4:	b160      	cbz	r0, 8011800 <_Balloc+0x64>
 80117e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80117ea:	e00e      	b.n	801180a <_Balloc+0x6e>
 80117ec:	2221      	movs	r2, #33	; 0x21
 80117ee:	2104      	movs	r1, #4
 80117f0:	4620      	mov	r0, r4
 80117f2:	f000 fb57 	bl	8011ea4 <_calloc_r>
 80117f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80117f8:	60f0      	str	r0, [r6, #12]
 80117fa:	68db      	ldr	r3, [r3, #12]
 80117fc:	2b00      	cmp	r3, #0
 80117fe:	d1e4      	bne.n	80117ca <_Balloc+0x2e>
 8011800:	2000      	movs	r0, #0
 8011802:	bd70      	pop	{r4, r5, r6, pc}
 8011804:	6802      	ldr	r2, [r0, #0]
 8011806:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801180a:	2300      	movs	r3, #0
 801180c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011810:	e7f7      	b.n	8011802 <_Balloc+0x66>
 8011812:	bf00      	nop
 8011814:	080155f5 	.word	0x080155f5
 8011818:	08015678 	.word	0x08015678

0801181c <_Bfree>:
 801181c:	b570      	push	{r4, r5, r6, lr}
 801181e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011820:	4605      	mov	r5, r0
 8011822:	460c      	mov	r4, r1
 8011824:	b976      	cbnz	r6, 8011844 <_Bfree+0x28>
 8011826:	2010      	movs	r0, #16
 8011828:	f7ff ffb0 	bl	801178c <malloc>
 801182c:	4602      	mov	r2, r0
 801182e:	6268      	str	r0, [r5, #36]	; 0x24
 8011830:	b920      	cbnz	r0, 801183c <_Bfree+0x20>
 8011832:	4b09      	ldr	r3, [pc, #36]	; (8011858 <_Bfree+0x3c>)
 8011834:	4809      	ldr	r0, [pc, #36]	; (801185c <_Bfree+0x40>)
 8011836:	218a      	movs	r1, #138	; 0x8a
 8011838:	f000 fd96 	bl	8012368 <__assert_func>
 801183c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011840:	6006      	str	r6, [r0, #0]
 8011842:	60c6      	str	r6, [r0, #12]
 8011844:	b13c      	cbz	r4, 8011856 <_Bfree+0x3a>
 8011846:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011848:	6862      	ldr	r2, [r4, #4]
 801184a:	68db      	ldr	r3, [r3, #12]
 801184c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011850:	6021      	str	r1, [r4, #0]
 8011852:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011856:	bd70      	pop	{r4, r5, r6, pc}
 8011858:	080155f5 	.word	0x080155f5
 801185c:	08015678 	.word	0x08015678

08011860 <__multadd>:
 8011860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011864:	690d      	ldr	r5, [r1, #16]
 8011866:	4607      	mov	r7, r0
 8011868:	460c      	mov	r4, r1
 801186a:	461e      	mov	r6, r3
 801186c:	f101 0c14 	add.w	ip, r1, #20
 8011870:	2000      	movs	r0, #0
 8011872:	f8dc 3000 	ldr.w	r3, [ip]
 8011876:	b299      	uxth	r1, r3
 8011878:	fb02 6101 	mla	r1, r2, r1, r6
 801187c:	0c1e      	lsrs	r6, r3, #16
 801187e:	0c0b      	lsrs	r3, r1, #16
 8011880:	fb02 3306 	mla	r3, r2, r6, r3
 8011884:	b289      	uxth	r1, r1
 8011886:	3001      	adds	r0, #1
 8011888:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801188c:	4285      	cmp	r5, r0
 801188e:	f84c 1b04 	str.w	r1, [ip], #4
 8011892:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011896:	dcec      	bgt.n	8011872 <__multadd+0x12>
 8011898:	b30e      	cbz	r6, 80118de <__multadd+0x7e>
 801189a:	68a3      	ldr	r3, [r4, #8]
 801189c:	42ab      	cmp	r3, r5
 801189e:	dc19      	bgt.n	80118d4 <__multadd+0x74>
 80118a0:	6861      	ldr	r1, [r4, #4]
 80118a2:	4638      	mov	r0, r7
 80118a4:	3101      	adds	r1, #1
 80118a6:	f7ff ff79 	bl	801179c <_Balloc>
 80118aa:	4680      	mov	r8, r0
 80118ac:	b928      	cbnz	r0, 80118ba <__multadd+0x5a>
 80118ae:	4602      	mov	r2, r0
 80118b0:	4b0c      	ldr	r3, [pc, #48]	; (80118e4 <__multadd+0x84>)
 80118b2:	480d      	ldr	r0, [pc, #52]	; (80118e8 <__multadd+0x88>)
 80118b4:	21b5      	movs	r1, #181	; 0xb5
 80118b6:	f000 fd57 	bl	8012368 <__assert_func>
 80118ba:	6922      	ldr	r2, [r4, #16]
 80118bc:	3202      	adds	r2, #2
 80118be:	f104 010c 	add.w	r1, r4, #12
 80118c2:	0092      	lsls	r2, r2, #2
 80118c4:	300c      	adds	r0, #12
 80118c6:	f7fe fc43 	bl	8010150 <memcpy>
 80118ca:	4621      	mov	r1, r4
 80118cc:	4638      	mov	r0, r7
 80118ce:	f7ff ffa5 	bl	801181c <_Bfree>
 80118d2:	4644      	mov	r4, r8
 80118d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80118d8:	3501      	adds	r5, #1
 80118da:	615e      	str	r6, [r3, #20]
 80118dc:	6125      	str	r5, [r4, #16]
 80118de:	4620      	mov	r0, r4
 80118e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80118e4:	08015667 	.word	0x08015667
 80118e8:	08015678 	.word	0x08015678

080118ec <__hi0bits>:
 80118ec:	0c03      	lsrs	r3, r0, #16
 80118ee:	041b      	lsls	r3, r3, #16
 80118f0:	b9d3      	cbnz	r3, 8011928 <__hi0bits+0x3c>
 80118f2:	0400      	lsls	r0, r0, #16
 80118f4:	2310      	movs	r3, #16
 80118f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80118fa:	bf04      	itt	eq
 80118fc:	0200      	lsleq	r0, r0, #8
 80118fe:	3308      	addeq	r3, #8
 8011900:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011904:	bf04      	itt	eq
 8011906:	0100      	lsleq	r0, r0, #4
 8011908:	3304      	addeq	r3, #4
 801190a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801190e:	bf04      	itt	eq
 8011910:	0080      	lsleq	r0, r0, #2
 8011912:	3302      	addeq	r3, #2
 8011914:	2800      	cmp	r0, #0
 8011916:	db05      	blt.n	8011924 <__hi0bits+0x38>
 8011918:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801191c:	f103 0301 	add.w	r3, r3, #1
 8011920:	bf08      	it	eq
 8011922:	2320      	moveq	r3, #32
 8011924:	4618      	mov	r0, r3
 8011926:	4770      	bx	lr
 8011928:	2300      	movs	r3, #0
 801192a:	e7e4      	b.n	80118f6 <__hi0bits+0xa>

0801192c <__lo0bits>:
 801192c:	6803      	ldr	r3, [r0, #0]
 801192e:	f013 0207 	ands.w	r2, r3, #7
 8011932:	4601      	mov	r1, r0
 8011934:	d00b      	beq.n	801194e <__lo0bits+0x22>
 8011936:	07da      	lsls	r2, r3, #31
 8011938:	d423      	bmi.n	8011982 <__lo0bits+0x56>
 801193a:	0798      	lsls	r0, r3, #30
 801193c:	bf49      	itett	mi
 801193e:	085b      	lsrmi	r3, r3, #1
 8011940:	089b      	lsrpl	r3, r3, #2
 8011942:	2001      	movmi	r0, #1
 8011944:	600b      	strmi	r3, [r1, #0]
 8011946:	bf5c      	itt	pl
 8011948:	600b      	strpl	r3, [r1, #0]
 801194a:	2002      	movpl	r0, #2
 801194c:	4770      	bx	lr
 801194e:	b298      	uxth	r0, r3
 8011950:	b9a8      	cbnz	r0, 801197e <__lo0bits+0x52>
 8011952:	0c1b      	lsrs	r3, r3, #16
 8011954:	2010      	movs	r0, #16
 8011956:	b2da      	uxtb	r2, r3
 8011958:	b90a      	cbnz	r2, 801195e <__lo0bits+0x32>
 801195a:	3008      	adds	r0, #8
 801195c:	0a1b      	lsrs	r3, r3, #8
 801195e:	071a      	lsls	r2, r3, #28
 8011960:	bf04      	itt	eq
 8011962:	091b      	lsreq	r3, r3, #4
 8011964:	3004      	addeq	r0, #4
 8011966:	079a      	lsls	r2, r3, #30
 8011968:	bf04      	itt	eq
 801196a:	089b      	lsreq	r3, r3, #2
 801196c:	3002      	addeq	r0, #2
 801196e:	07da      	lsls	r2, r3, #31
 8011970:	d403      	bmi.n	801197a <__lo0bits+0x4e>
 8011972:	085b      	lsrs	r3, r3, #1
 8011974:	f100 0001 	add.w	r0, r0, #1
 8011978:	d005      	beq.n	8011986 <__lo0bits+0x5a>
 801197a:	600b      	str	r3, [r1, #0]
 801197c:	4770      	bx	lr
 801197e:	4610      	mov	r0, r2
 8011980:	e7e9      	b.n	8011956 <__lo0bits+0x2a>
 8011982:	2000      	movs	r0, #0
 8011984:	4770      	bx	lr
 8011986:	2020      	movs	r0, #32
 8011988:	4770      	bx	lr
	...

0801198c <__i2b>:
 801198c:	b510      	push	{r4, lr}
 801198e:	460c      	mov	r4, r1
 8011990:	2101      	movs	r1, #1
 8011992:	f7ff ff03 	bl	801179c <_Balloc>
 8011996:	4602      	mov	r2, r0
 8011998:	b928      	cbnz	r0, 80119a6 <__i2b+0x1a>
 801199a:	4b05      	ldr	r3, [pc, #20]	; (80119b0 <__i2b+0x24>)
 801199c:	4805      	ldr	r0, [pc, #20]	; (80119b4 <__i2b+0x28>)
 801199e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80119a2:	f000 fce1 	bl	8012368 <__assert_func>
 80119a6:	2301      	movs	r3, #1
 80119a8:	6144      	str	r4, [r0, #20]
 80119aa:	6103      	str	r3, [r0, #16]
 80119ac:	bd10      	pop	{r4, pc}
 80119ae:	bf00      	nop
 80119b0:	08015667 	.word	0x08015667
 80119b4:	08015678 	.word	0x08015678

080119b8 <__multiply>:
 80119b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119bc:	4691      	mov	r9, r2
 80119be:	690a      	ldr	r2, [r1, #16]
 80119c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80119c4:	429a      	cmp	r2, r3
 80119c6:	bfb8      	it	lt
 80119c8:	460b      	movlt	r3, r1
 80119ca:	460c      	mov	r4, r1
 80119cc:	bfbc      	itt	lt
 80119ce:	464c      	movlt	r4, r9
 80119d0:	4699      	movlt	r9, r3
 80119d2:	6927      	ldr	r7, [r4, #16]
 80119d4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80119d8:	68a3      	ldr	r3, [r4, #8]
 80119da:	6861      	ldr	r1, [r4, #4]
 80119dc:	eb07 060a 	add.w	r6, r7, sl
 80119e0:	42b3      	cmp	r3, r6
 80119e2:	b085      	sub	sp, #20
 80119e4:	bfb8      	it	lt
 80119e6:	3101      	addlt	r1, #1
 80119e8:	f7ff fed8 	bl	801179c <_Balloc>
 80119ec:	b930      	cbnz	r0, 80119fc <__multiply+0x44>
 80119ee:	4602      	mov	r2, r0
 80119f0:	4b44      	ldr	r3, [pc, #272]	; (8011b04 <__multiply+0x14c>)
 80119f2:	4845      	ldr	r0, [pc, #276]	; (8011b08 <__multiply+0x150>)
 80119f4:	f240 115d 	movw	r1, #349	; 0x15d
 80119f8:	f000 fcb6 	bl	8012368 <__assert_func>
 80119fc:	f100 0514 	add.w	r5, r0, #20
 8011a00:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8011a04:	462b      	mov	r3, r5
 8011a06:	2200      	movs	r2, #0
 8011a08:	4543      	cmp	r3, r8
 8011a0a:	d321      	bcc.n	8011a50 <__multiply+0x98>
 8011a0c:	f104 0314 	add.w	r3, r4, #20
 8011a10:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8011a14:	f109 0314 	add.w	r3, r9, #20
 8011a18:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8011a1c:	9202      	str	r2, [sp, #8]
 8011a1e:	1b3a      	subs	r2, r7, r4
 8011a20:	3a15      	subs	r2, #21
 8011a22:	f022 0203 	bic.w	r2, r2, #3
 8011a26:	3204      	adds	r2, #4
 8011a28:	f104 0115 	add.w	r1, r4, #21
 8011a2c:	428f      	cmp	r7, r1
 8011a2e:	bf38      	it	cc
 8011a30:	2204      	movcc	r2, #4
 8011a32:	9201      	str	r2, [sp, #4]
 8011a34:	9a02      	ldr	r2, [sp, #8]
 8011a36:	9303      	str	r3, [sp, #12]
 8011a38:	429a      	cmp	r2, r3
 8011a3a:	d80c      	bhi.n	8011a56 <__multiply+0x9e>
 8011a3c:	2e00      	cmp	r6, #0
 8011a3e:	dd03      	ble.n	8011a48 <__multiply+0x90>
 8011a40:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d05a      	beq.n	8011afe <__multiply+0x146>
 8011a48:	6106      	str	r6, [r0, #16]
 8011a4a:	b005      	add	sp, #20
 8011a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a50:	f843 2b04 	str.w	r2, [r3], #4
 8011a54:	e7d8      	b.n	8011a08 <__multiply+0x50>
 8011a56:	f8b3 a000 	ldrh.w	sl, [r3]
 8011a5a:	f1ba 0f00 	cmp.w	sl, #0
 8011a5e:	d024      	beq.n	8011aaa <__multiply+0xf2>
 8011a60:	f104 0e14 	add.w	lr, r4, #20
 8011a64:	46a9      	mov	r9, r5
 8011a66:	f04f 0c00 	mov.w	ip, #0
 8011a6a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8011a6e:	f8d9 1000 	ldr.w	r1, [r9]
 8011a72:	fa1f fb82 	uxth.w	fp, r2
 8011a76:	b289      	uxth	r1, r1
 8011a78:	fb0a 110b 	mla	r1, sl, fp, r1
 8011a7c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8011a80:	f8d9 2000 	ldr.w	r2, [r9]
 8011a84:	4461      	add	r1, ip
 8011a86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011a8a:	fb0a c20b 	mla	r2, sl, fp, ip
 8011a8e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011a92:	b289      	uxth	r1, r1
 8011a94:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8011a98:	4577      	cmp	r7, lr
 8011a9a:	f849 1b04 	str.w	r1, [r9], #4
 8011a9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8011aa2:	d8e2      	bhi.n	8011a6a <__multiply+0xb2>
 8011aa4:	9a01      	ldr	r2, [sp, #4]
 8011aa6:	f845 c002 	str.w	ip, [r5, r2]
 8011aaa:	9a03      	ldr	r2, [sp, #12]
 8011aac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8011ab0:	3304      	adds	r3, #4
 8011ab2:	f1b9 0f00 	cmp.w	r9, #0
 8011ab6:	d020      	beq.n	8011afa <__multiply+0x142>
 8011ab8:	6829      	ldr	r1, [r5, #0]
 8011aba:	f104 0c14 	add.w	ip, r4, #20
 8011abe:	46ae      	mov	lr, r5
 8011ac0:	f04f 0a00 	mov.w	sl, #0
 8011ac4:	f8bc b000 	ldrh.w	fp, [ip]
 8011ac8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8011acc:	fb09 220b 	mla	r2, r9, fp, r2
 8011ad0:	4492      	add	sl, r2
 8011ad2:	b289      	uxth	r1, r1
 8011ad4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8011ad8:	f84e 1b04 	str.w	r1, [lr], #4
 8011adc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011ae0:	f8be 1000 	ldrh.w	r1, [lr]
 8011ae4:	0c12      	lsrs	r2, r2, #16
 8011ae6:	fb09 1102 	mla	r1, r9, r2, r1
 8011aea:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8011aee:	4567      	cmp	r7, ip
 8011af0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8011af4:	d8e6      	bhi.n	8011ac4 <__multiply+0x10c>
 8011af6:	9a01      	ldr	r2, [sp, #4]
 8011af8:	50a9      	str	r1, [r5, r2]
 8011afa:	3504      	adds	r5, #4
 8011afc:	e79a      	b.n	8011a34 <__multiply+0x7c>
 8011afe:	3e01      	subs	r6, #1
 8011b00:	e79c      	b.n	8011a3c <__multiply+0x84>
 8011b02:	bf00      	nop
 8011b04:	08015667 	.word	0x08015667
 8011b08:	08015678 	.word	0x08015678

08011b0c <__pow5mult>:
 8011b0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011b10:	4615      	mov	r5, r2
 8011b12:	f012 0203 	ands.w	r2, r2, #3
 8011b16:	4606      	mov	r6, r0
 8011b18:	460f      	mov	r7, r1
 8011b1a:	d007      	beq.n	8011b2c <__pow5mult+0x20>
 8011b1c:	4c25      	ldr	r4, [pc, #148]	; (8011bb4 <__pow5mult+0xa8>)
 8011b1e:	3a01      	subs	r2, #1
 8011b20:	2300      	movs	r3, #0
 8011b22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011b26:	f7ff fe9b 	bl	8011860 <__multadd>
 8011b2a:	4607      	mov	r7, r0
 8011b2c:	10ad      	asrs	r5, r5, #2
 8011b2e:	d03d      	beq.n	8011bac <__pow5mult+0xa0>
 8011b30:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011b32:	b97c      	cbnz	r4, 8011b54 <__pow5mult+0x48>
 8011b34:	2010      	movs	r0, #16
 8011b36:	f7ff fe29 	bl	801178c <malloc>
 8011b3a:	4602      	mov	r2, r0
 8011b3c:	6270      	str	r0, [r6, #36]	; 0x24
 8011b3e:	b928      	cbnz	r0, 8011b4c <__pow5mult+0x40>
 8011b40:	4b1d      	ldr	r3, [pc, #116]	; (8011bb8 <__pow5mult+0xac>)
 8011b42:	481e      	ldr	r0, [pc, #120]	; (8011bbc <__pow5mult+0xb0>)
 8011b44:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011b48:	f000 fc0e 	bl	8012368 <__assert_func>
 8011b4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011b50:	6004      	str	r4, [r0, #0]
 8011b52:	60c4      	str	r4, [r0, #12]
 8011b54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011b58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011b5c:	b94c      	cbnz	r4, 8011b72 <__pow5mult+0x66>
 8011b5e:	f240 2171 	movw	r1, #625	; 0x271
 8011b62:	4630      	mov	r0, r6
 8011b64:	f7ff ff12 	bl	801198c <__i2b>
 8011b68:	2300      	movs	r3, #0
 8011b6a:	f8c8 0008 	str.w	r0, [r8, #8]
 8011b6e:	4604      	mov	r4, r0
 8011b70:	6003      	str	r3, [r0, #0]
 8011b72:	f04f 0900 	mov.w	r9, #0
 8011b76:	07eb      	lsls	r3, r5, #31
 8011b78:	d50a      	bpl.n	8011b90 <__pow5mult+0x84>
 8011b7a:	4639      	mov	r1, r7
 8011b7c:	4622      	mov	r2, r4
 8011b7e:	4630      	mov	r0, r6
 8011b80:	f7ff ff1a 	bl	80119b8 <__multiply>
 8011b84:	4639      	mov	r1, r7
 8011b86:	4680      	mov	r8, r0
 8011b88:	4630      	mov	r0, r6
 8011b8a:	f7ff fe47 	bl	801181c <_Bfree>
 8011b8e:	4647      	mov	r7, r8
 8011b90:	106d      	asrs	r5, r5, #1
 8011b92:	d00b      	beq.n	8011bac <__pow5mult+0xa0>
 8011b94:	6820      	ldr	r0, [r4, #0]
 8011b96:	b938      	cbnz	r0, 8011ba8 <__pow5mult+0x9c>
 8011b98:	4622      	mov	r2, r4
 8011b9a:	4621      	mov	r1, r4
 8011b9c:	4630      	mov	r0, r6
 8011b9e:	f7ff ff0b 	bl	80119b8 <__multiply>
 8011ba2:	6020      	str	r0, [r4, #0]
 8011ba4:	f8c0 9000 	str.w	r9, [r0]
 8011ba8:	4604      	mov	r4, r0
 8011baa:	e7e4      	b.n	8011b76 <__pow5mult+0x6a>
 8011bac:	4638      	mov	r0, r7
 8011bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011bb2:	bf00      	nop
 8011bb4:	080157c8 	.word	0x080157c8
 8011bb8:	080155f5 	.word	0x080155f5
 8011bbc:	08015678 	.word	0x08015678

08011bc0 <__lshift>:
 8011bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011bc4:	460c      	mov	r4, r1
 8011bc6:	6849      	ldr	r1, [r1, #4]
 8011bc8:	6923      	ldr	r3, [r4, #16]
 8011bca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011bce:	68a3      	ldr	r3, [r4, #8]
 8011bd0:	4607      	mov	r7, r0
 8011bd2:	4691      	mov	r9, r2
 8011bd4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011bd8:	f108 0601 	add.w	r6, r8, #1
 8011bdc:	42b3      	cmp	r3, r6
 8011bde:	db0b      	blt.n	8011bf8 <__lshift+0x38>
 8011be0:	4638      	mov	r0, r7
 8011be2:	f7ff fddb 	bl	801179c <_Balloc>
 8011be6:	4605      	mov	r5, r0
 8011be8:	b948      	cbnz	r0, 8011bfe <__lshift+0x3e>
 8011bea:	4602      	mov	r2, r0
 8011bec:	4b2a      	ldr	r3, [pc, #168]	; (8011c98 <__lshift+0xd8>)
 8011bee:	482b      	ldr	r0, [pc, #172]	; (8011c9c <__lshift+0xdc>)
 8011bf0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8011bf4:	f000 fbb8 	bl	8012368 <__assert_func>
 8011bf8:	3101      	adds	r1, #1
 8011bfa:	005b      	lsls	r3, r3, #1
 8011bfc:	e7ee      	b.n	8011bdc <__lshift+0x1c>
 8011bfe:	2300      	movs	r3, #0
 8011c00:	f100 0114 	add.w	r1, r0, #20
 8011c04:	f100 0210 	add.w	r2, r0, #16
 8011c08:	4618      	mov	r0, r3
 8011c0a:	4553      	cmp	r3, sl
 8011c0c:	db37      	blt.n	8011c7e <__lshift+0xbe>
 8011c0e:	6920      	ldr	r0, [r4, #16]
 8011c10:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011c14:	f104 0314 	add.w	r3, r4, #20
 8011c18:	f019 091f 	ands.w	r9, r9, #31
 8011c1c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011c20:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8011c24:	d02f      	beq.n	8011c86 <__lshift+0xc6>
 8011c26:	f1c9 0e20 	rsb	lr, r9, #32
 8011c2a:	468a      	mov	sl, r1
 8011c2c:	f04f 0c00 	mov.w	ip, #0
 8011c30:	681a      	ldr	r2, [r3, #0]
 8011c32:	fa02 f209 	lsl.w	r2, r2, r9
 8011c36:	ea42 020c 	orr.w	r2, r2, ip
 8011c3a:	f84a 2b04 	str.w	r2, [sl], #4
 8011c3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c42:	4298      	cmp	r0, r3
 8011c44:	fa22 fc0e 	lsr.w	ip, r2, lr
 8011c48:	d8f2      	bhi.n	8011c30 <__lshift+0x70>
 8011c4a:	1b03      	subs	r3, r0, r4
 8011c4c:	3b15      	subs	r3, #21
 8011c4e:	f023 0303 	bic.w	r3, r3, #3
 8011c52:	3304      	adds	r3, #4
 8011c54:	f104 0215 	add.w	r2, r4, #21
 8011c58:	4290      	cmp	r0, r2
 8011c5a:	bf38      	it	cc
 8011c5c:	2304      	movcc	r3, #4
 8011c5e:	f841 c003 	str.w	ip, [r1, r3]
 8011c62:	f1bc 0f00 	cmp.w	ip, #0
 8011c66:	d001      	beq.n	8011c6c <__lshift+0xac>
 8011c68:	f108 0602 	add.w	r6, r8, #2
 8011c6c:	3e01      	subs	r6, #1
 8011c6e:	4638      	mov	r0, r7
 8011c70:	612e      	str	r6, [r5, #16]
 8011c72:	4621      	mov	r1, r4
 8011c74:	f7ff fdd2 	bl	801181c <_Bfree>
 8011c78:	4628      	mov	r0, r5
 8011c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8011c82:	3301      	adds	r3, #1
 8011c84:	e7c1      	b.n	8011c0a <__lshift+0x4a>
 8011c86:	3904      	subs	r1, #4
 8011c88:	f853 2b04 	ldr.w	r2, [r3], #4
 8011c8c:	f841 2f04 	str.w	r2, [r1, #4]!
 8011c90:	4298      	cmp	r0, r3
 8011c92:	d8f9      	bhi.n	8011c88 <__lshift+0xc8>
 8011c94:	e7ea      	b.n	8011c6c <__lshift+0xac>
 8011c96:	bf00      	nop
 8011c98:	08015667 	.word	0x08015667
 8011c9c:	08015678 	.word	0x08015678

08011ca0 <__mcmp>:
 8011ca0:	b530      	push	{r4, r5, lr}
 8011ca2:	6902      	ldr	r2, [r0, #16]
 8011ca4:	690c      	ldr	r4, [r1, #16]
 8011ca6:	1b12      	subs	r2, r2, r4
 8011ca8:	d10e      	bne.n	8011cc8 <__mcmp+0x28>
 8011caa:	f100 0314 	add.w	r3, r0, #20
 8011cae:	3114      	adds	r1, #20
 8011cb0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8011cb4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8011cb8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8011cbc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8011cc0:	42a5      	cmp	r5, r4
 8011cc2:	d003      	beq.n	8011ccc <__mcmp+0x2c>
 8011cc4:	d305      	bcc.n	8011cd2 <__mcmp+0x32>
 8011cc6:	2201      	movs	r2, #1
 8011cc8:	4610      	mov	r0, r2
 8011cca:	bd30      	pop	{r4, r5, pc}
 8011ccc:	4283      	cmp	r3, r0
 8011cce:	d3f3      	bcc.n	8011cb8 <__mcmp+0x18>
 8011cd0:	e7fa      	b.n	8011cc8 <__mcmp+0x28>
 8011cd2:	f04f 32ff 	mov.w	r2, #4294967295
 8011cd6:	e7f7      	b.n	8011cc8 <__mcmp+0x28>

08011cd8 <__mdiff>:
 8011cd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cdc:	460c      	mov	r4, r1
 8011cde:	4606      	mov	r6, r0
 8011ce0:	4611      	mov	r1, r2
 8011ce2:	4620      	mov	r0, r4
 8011ce4:	4690      	mov	r8, r2
 8011ce6:	f7ff ffdb 	bl	8011ca0 <__mcmp>
 8011cea:	1e05      	subs	r5, r0, #0
 8011cec:	d110      	bne.n	8011d10 <__mdiff+0x38>
 8011cee:	4629      	mov	r1, r5
 8011cf0:	4630      	mov	r0, r6
 8011cf2:	f7ff fd53 	bl	801179c <_Balloc>
 8011cf6:	b930      	cbnz	r0, 8011d06 <__mdiff+0x2e>
 8011cf8:	4b3a      	ldr	r3, [pc, #232]	; (8011de4 <__mdiff+0x10c>)
 8011cfa:	4602      	mov	r2, r0
 8011cfc:	f240 2132 	movw	r1, #562	; 0x232
 8011d00:	4839      	ldr	r0, [pc, #228]	; (8011de8 <__mdiff+0x110>)
 8011d02:	f000 fb31 	bl	8012368 <__assert_func>
 8011d06:	2301      	movs	r3, #1
 8011d08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011d0c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d10:	bfa4      	itt	ge
 8011d12:	4643      	movge	r3, r8
 8011d14:	46a0      	movge	r8, r4
 8011d16:	4630      	mov	r0, r6
 8011d18:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011d1c:	bfa6      	itte	ge
 8011d1e:	461c      	movge	r4, r3
 8011d20:	2500      	movge	r5, #0
 8011d22:	2501      	movlt	r5, #1
 8011d24:	f7ff fd3a 	bl	801179c <_Balloc>
 8011d28:	b920      	cbnz	r0, 8011d34 <__mdiff+0x5c>
 8011d2a:	4b2e      	ldr	r3, [pc, #184]	; (8011de4 <__mdiff+0x10c>)
 8011d2c:	4602      	mov	r2, r0
 8011d2e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011d32:	e7e5      	b.n	8011d00 <__mdiff+0x28>
 8011d34:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011d38:	6926      	ldr	r6, [r4, #16]
 8011d3a:	60c5      	str	r5, [r0, #12]
 8011d3c:	f104 0914 	add.w	r9, r4, #20
 8011d40:	f108 0514 	add.w	r5, r8, #20
 8011d44:	f100 0e14 	add.w	lr, r0, #20
 8011d48:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011d4c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011d50:	f108 0210 	add.w	r2, r8, #16
 8011d54:	46f2      	mov	sl, lr
 8011d56:	2100      	movs	r1, #0
 8011d58:	f859 3b04 	ldr.w	r3, [r9], #4
 8011d5c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011d60:	fa1f f883 	uxth.w	r8, r3
 8011d64:	fa11 f18b 	uxtah	r1, r1, fp
 8011d68:	0c1b      	lsrs	r3, r3, #16
 8011d6a:	eba1 0808 	sub.w	r8, r1, r8
 8011d6e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011d72:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011d76:	fa1f f888 	uxth.w	r8, r8
 8011d7a:	1419      	asrs	r1, r3, #16
 8011d7c:	454e      	cmp	r6, r9
 8011d7e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8011d82:	f84a 3b04 	str.w	r3, [sl], #4
 8011d86:	d8e7      	bhi.n	8011d58 <__mdiff+0x80>
 8011d88:	1b33      	subs	r3, r6, r4
 8011d8a:	3b15      	subs	r3, #21
 8011d8c:	f023 0303 	bic.w	r3, r3, #3
 8011d90:	3304      	adds	r3, #4
 8011d92:	3415      	adds	r4, #21
 8011d94:	42a6      	cmp	r6, r4
 8011d96:	bf38      	it	cc
 8011d98:	2304      	movcc	r3, #4
 8011d9a:	441d      	add	r5, r3
 8011d9c:	4473      	add	r3, lr
 8011d9e:	469e      	mov	lr, r3
 8011da0:	462e      	mov	r6, r5
 8011da2:	4566      	cmp	r6, ip
 8011da4:	d30e      	bcc.n	8011dc4 <__mdiff+0xec>
 8011da6:	f10c 0203 	add.w	r2, ip, #3
 8011daa:	1b52      	subs	r2, r2, r5
 8011dac:	f022 0203 	bic.w	r2, r2, #3
 8011db0:	3d03      	subs	r5, #3
 8011db2:	45ac      	cmp	ip, r5
 8011db4:	bf38      	it	cc
 8011db6:	2200      	movcc	r2, #0
 8011db8:	441a      	add	r2, r3
 8011dba:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8011dbe:	b17b      	cbz	r3, 8011de0 <__mdiff+0x108>
 8011dc0:	6107      	str	r7, [r0, #16]
 8011dc2:	e7a3      	b.n	8011d0c <__mdiff+0x34>
 8011dc4:	f856 8b04 	ldr.w	r8, [r6], #4
 8011dc8:	fa11 f288 	uxtah	r2, r1, r8
 8011dcc:	1414      	asrs	r4, r2, #16
 8011dce:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8011dd2:	b292      	uxth	r2, r2
 8011dd4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8011dd8:	f84e 2b04 	str.w	r2, [lr], #4
 8011ddc:	1421      	asrs	r1, r4, #16
 8011dde:	e7e0      	b.n	8011da2 <__mdiff+0xca>
 8011de0:	3f01      	subs	r7, #1
 8011de2:	e7ea      	b.n	8011dba <__mdiff+0xe2>
 8011de4:	08015667 	.word	0x08015667
 8011de8:	08015678 	.word	0x08015678

08011dec <__d2b>:
 8011dec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011df0:	4689      	mov	r9, r1
 8011df2:	2101      	movs	r1, #1
 8011df4:	ec57 6b10 	vmov	r6, r7, d0
 8011df8:	4690      	mov	r8, r2
 8011dfa:	f7ff fccf 	bl	801179c <_Balloc>
 8011dfe:	4604      	mov	r4, r0
 8011e00:	b930      	cbnz	r0, 8011e10 <__d2b+0x24>
 8011e02:	4602      	mov	r2, r0
 8011e04:	4b25      	ldr	r3, [pc, #148]	; (8011e9c <__d2b+0xb0>)
 8011e06:	4826      	ldr	r0, [pc, #152]	; (8011ea0 <__d2b+0xb4>)
 8011e08:	f240 310a 	movw	r1, #778	; 0x30a
 8011e0c:	f000 faac 	bl	8012368 <__assert_func>
 8011e10:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8011e14:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011e18:	bb35      	cbnz	r5, 8011e68 <__d2b+0x7c>
 8011e1a:	2e00      	cmp	r6, #0
 8011e1c:	9301      	str	r3, [sp, #4]
 8011e1e:	d028      	beq.n	8011e72 <__d2b+0x86>
 8011e20:	4668      	mov	r0, sp
 8011e22:	9600      	str	r6, [sp, #0]
 8011e24:	f7ff fd82 	bl	801192c <__lo0bits>
 8011e28:	9900      	ldr	r1, [sp, #0]
 8011e2a:	b300      	cbz	r0, 8011e6e <__d2b+0x82>
 8011e2c:	9a01      	ldr	r2, [sp, #4]
 8011e2e:	f1c0 0320 	rsb	r3, r0, #32
 8011e32:	fa02 f303 	lsl.w	r3, r2, r3
 8011e36:	430b      	orrs	r3, r1
 8011e38:	40c2      	lsrs	r2, r0
 8011e3a:	6163      	str	r3, [r4, #20]
 8011e3c:	9201      	str	r2, [sp, #4]
 8011e3e:	9b01      	ldr	r3, [sp, #4]
 8011e40:	61a3      	str	r3, [r4, #24]
 8011e42:	2b00      	cmp	r3, #0
 8011e44:	bf14      	ite	ne
 8011e46:	2202      	movne	r2, #2
 8011e48:	2201      	moveq	r2, #1
 8011e4a:	6122      	str	r2, [r4, #16]
 8011e4c:	b1d5      	cbz	r5, 8011e84 <__d2b+0x98>
 8011e4e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011e52:	4405      	add	r5, r0
 8011e54:	f8c9 5000 	str.w	r5, [r9]
 8011e58:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011e5c:	f8c8 0000 	str.w	r0, [r8]
 8011e60:	4620      	mov	r0, r4
 8011e62:	b003      	add	sp, #12
 8011e64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011e68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011e6c:	e7d5      	b.n	8011e1a <__d2b+0x2e>
 8011e6e:	6161      	str	r1, [r4, #20]
 8011e70:	e7e5      	b.n	8011e3e <__d2b+0x52>
 8011e72:	a801      	add	r0, sp, #4
 8011e74:	f7ff fd5a 	bl	801192c <__lo0bits>
 8011e78:	9b01      	ldr	r3, [sp, #4]
 8011e7a:	6163      	str	r3, [r4, #20]
 8011e7c:	2201      	movs	r2, #1
 8011e7e:	6122      	str	r2, [r4, #16]
 8011e80:	3020      	adds	r0, #32
 8011e82:	e7e3      	b.n	8011e4c <__d2b+0x60>
 8011e84:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011e88:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011e8c:	f8c9 0000 	str.w	r0, [r9]
 8011e90:	6918      	ldr	r0, [r3, #16]
 8011e92:	f7ff fd2b 	bl	80118ec <__hi0bits>
 8011e96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011e9a:	e7df      	b.n	8011e5c <__d2b+0x70>
 8011e9c:	08015667 	.word	0x08015667
 8011ea0:	08015678 	.word	0x08015678

08011ea4 <_calloc_r>:
 8011ea4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011ea6:	fba1 2402 	umull	r2, r4, r1, r2
 8011eaa:	b94c      	cbnz	r4, 8011ec0 <_calloc_r+0x1c>
 8011eac:	4611      	mov	r1, r2
 8011eae:	9201      	str	r2, [sp, #4]
 8011eb0:	f000 f87a 	bl	8011fa8 <_malloc_r>
 8011eb4:	9a01      	ldr	r2, [sp, #4]
 8011eb6:	4605      	mov	r5, r0
 8011eb8:	b930      	cbnz	r0, 8011ec8 <_calloc_r+0x24>
 8011eba:	4628      	mov	r0, r5
 8011ebc:	b003      	add	sp, #12
 8011ebe:	bd30      	pop	{r4, r5, pc}
 8011ec0:	220c      	movs	r2, #12
 8011ec2:	6002      	str	r2, [r0, #0]
 8011ec4:	2500      	movs	r5, #0
 8011ec6:	e7f8      	b.n	8011eba <_calloc_r+0x16>
 8011ec8:	4621      	mov	r1, r4
 8011eca:	f7fe f94f 	bl	801016c <memset>
 8011ece:	e7f4      	b.n	8011eba <_calloc_r+0x16>

08011ed0 <_free_r>:
 8011ed0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011ed2:	2900      	cmp	r1, #0
 8011ed4:	d044      	beq.n	8011f60 <_free_r+0x90>
 8011ed6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011eda:	9001      	str	r0, [sp, #4]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	f1a1 0404 	sub.w	r4, r1, #4
 8011ee2:	bfb8      	it	lt
 8011ee4:	18e4      	addlt	r4, r4, r3
 8011ee6:	f000 fa9b 	bl	8012420 <__malloc_lock>
 8011eea:	4a1e      	ldr	r2, [pc, #120]	; (8011f64 <_free_r+0x94>)
 8011eec:	9801      	ldr	r0, [sp, #4]
 8011eee:	6813      	ldr	r3, [r2, #0]
 8011ef0:	b933      	cbnz	r3, 8011f00 <_free_r+0x30>
 8011ef2:	6063      	str	r3, [r4, #4]
 8011ef4:	6014      	str	r4, [r2, #0]
 8011ef6:	b003      	add	sp, #12
 8011ef8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011efc:	f000 ba96 	b.w	801242c <__malloc_unlock>
 8011f00:	42a3      	cmp	r3, r4
 8011f02:	d908      	bls.n	8011f16 <_free_r+0x46>
 8011f04:	6825      	ldr	r5, [r4, #0]
 8011f06:	1961      	adds	r1, r4, r5
 8011f08:	428b      	cmp	r3, r1
 8011f0a:	bf01      	itttt	eq
 8011f0c:	6819      	ldreq	r1, [r3, #0]
 8011f0e:	685b      	ldreq	r3, [r3, #4]
 8011f10:	1949      	addeq	r1, r1, r5
 8011f12:	6021      	streq	r1, [r4, #0]
 8011f14:	e7ed      	b.n	8011ef2 <_free_r+0x22>
 8011f16:	461a      	mov	r2, r3
 8011f18:	685b      	ldr	r3, [r3, #4]
 8011f1a:	b10b      	cbz	r3, 8011f20 <_free_r+0x50>
 8011f1c:	42a3      	cmp	r3, r4
 8011f1e:	d9fa      	bls.n	8011f16 <_free_r+0x46>
 8011f20:	6811      	ldr	r1, [r2, #0]
 8011f22:	1855      	adds	r5, r2, r1
 8011f24:	42a5      	cmp	r5, r4
 8011f26:	d10b      	bne.n	8011f40 <_free_r+0x70>
 8011f28:	6824      	ldr	r4, [r4, #0]
 8011f2a:	4421      	add	r1, r4
 8011f2c:	1854      	adds	r4, r2, r1
 8011f2e:	42a3      	cmp	r3, r4
 8011f30:	6011      	str	r1, [r2, #0]
 8011f32:	d1e0      	bne.n	8011ef6 <_free_r+0x26>
 8011f34:	681c      	ldr	r4, [r3, #0]
 8011f36:	685b      	ldr	r3, [r3, #4]
 8011f38:	6053      	str	r3, [r2, #4]
 8011f3a:	4421      	add	r1, r4
 8011f3c:	6011      	str	r1, [r2, #0]
 8011f3e:	e7da      	b.n	8011ef6 <_free_r+0x26>
 8011f40:	d902      	bls.n	8011f48 <_free_r+0x78>
 8011f42:	230c      	movs	r3, #12
 8011f44:	6003      	str	r3, [r0, #0]
 8011f46:	e7d6      	b.n	8011ef6 <_free_r+0x26>
 8011f48:	6825      	ldr	r5, [r4, #0]
 8011f4a:	1961      	adds	r1, r4, r5
 8011f4c:	428b      	cmp	r3, r1
 8011f4e:	bf04      	itt	eq
 8011f50:	6819      	ldreq	r1, [r3, #0]
 8011f52:	685b      	ldreq	r3, [r3, #4]
 8011f54:	6063      	str	r3, [r4, #4]
 8011f56:	bf04      	itt	eq
 8011f58:	1949      	addeq	r1, r1, r5
 8011f5a:	6021      	streq	r1, [r4, #0]
 8011f5c:	6054      	str	r4, [r2, #4]
 8011f5e:	e7ca      	b.n	8011ef6 <_free_r+0x26>
 8011f60:	b003      	add	sp, #12
 8011f62:	bd30      	pop	{r4, r5, pc}
 8011f64:	200068b8 	.word	0x200068b8

08011f68 <sbrk_aligned>:
 8011f68:	b570      	push	{r4, r5, r6, lr}
 8011f6a:	4e0e      	ldr	r6, [pc, #56]	; (8011fa4 <sbrk_aligned+0x3c>)
 8011f6c:	460c      	mov	r4, r1
 8011f6e:	6831      	ldr	r1, [r6, #0]
 8011f70:	4605      	mov	r5, r0
 8011f72:	b911      	cbnz	r1, 8011f7a <sbrk_aligned+0x12>
 8011f74:	f000 f9e8 	bl	8012348 <_sbrk_r>
 8011f78:	6030      	str	r0, [r6, #0]
 8011f7a:	4621      	mov	r1, r4
 8011f7c:	4628      	mov	r0, r5
 8011f7e:	f000 f9e3 	bl	8012348 <_sbrk_r>
 8011f82:	1c43      	adds	r3, r0, #1
 8011f84:	d00a      	beq.n	8011f9c <sbrk_aligned+0x34>
 8011f86:	1cc4      	adds	r4, r0, #3
 8011f88:	f024 0403 	bic.w	r4, r4, #3
 8011f8c:	42a0      	cmp	r0, r4
 8011f8e:	d007      	beq.n	8011fa0 <sbrk_aligned+0x38>
 8011f90:	1a21      	subs	r1, r4, r0
 8011f92:	4628      	mov	r0, r5
 8011f94:	f000 f9d8 	bl	8012348 <_sbrk_r>
 8011f98:	3001      	adds	r0, #1
 8011f9a:	d101      	bne.n	8011fa0 <sbrk_aligned+0x38>
 8011f9c:	f04f 34ff 	mov.w	r4, #4294967295
 8011fa0:	4620      	mov	r0, r4
 8011fa2:	bd70      	pop	{r4, r5, r6, pc}
 8011fa4:	200068bc 	.word	0x200068bc

08011fa8 <_malloc_r>:
 8011fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fac:	1ccd      	adds	r5, r1, #3
 8011fae:	f025 0503 	bic.w	r5, r5, #3
 8011fb2:	3508      	adds	r5, #8
 8011fb4:	2d0c      	cmp	r5, #12
 8011fb6:	bf38      	it	cc
 8011fb8:	250c      	movcc	r5, #12
 8011fba:	2d00      	cmp	r5, #0
 8011fbc:	4607      	mov	r7, r0
 8011fbe:	db01      	blt.n	8011fc4 <_malloc_r+0x1c>
 8011fc0:	42a9      	cmp	r1, r5
 8011fc2:	d905      	bls.n	8011fd0 <_malloc_r+0x28>
 8011fc4:	230c      	movs	r3, #12
 8011fc6:	603b      	str	r3, [r7, #0]
 8011fc8:	2600      	movs	r6, #0
 8011fca:	4630      	mov	r0, r6
 8011fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011fd0:	4e2e      	ldr	r6, [pc, #184]	; (801208c <_malloc_r+0xe4>)
 8011fd2:	f000 fa25 	bl	8012420 <__malloc_lock>
 8011fd6:	6833      	ldr	r3, [r6, #0]
 8011fd8:	461c      	mov	r4, r3
 8011fda:	bb34      	cbnz	r4, 801202a <_malloc_r+0x82>
 8011fdc:	4629      	mov	r1, r5
 8011fde:	4638      	mov	r0, r7
 8011fe0:	f7ff ffc2 	bl	8011f68 <sbrk_aligned>
 8011fe4:	1c43      	adds	r3, r0, #1
 8011fe6:	4604      	mov	r4, r0
 8011fe8:	d14d      	bne.n	8012086 <_malloc_r+0xde>
 8011fea:	6834      	ldr	r4, [r6, #0]
 8011fec:	4626      	mov	r6, r4
 8011fee:	2e00      	cmp	r6, #0
 8011ff0:	d140      	bne.n	8012074 <_malloc_r+0xcc>
 8011ff2:	6823      	ldr	r3, [r4, #0]
 8011ff4:	4631      	mov	r1, r6
 8011ff6:	4638      	mov	r0, r7
 8011ff8:	eb04 0803 	add.w	r8, r4, r3
 8011ffc:	f000 f9a4 	bl	8012348 <_sbrk_r>
 8012000:	4580      	cmp	r8, r0
 8012002:	d13a      	bne.n	801207a <_malloc_r+0xd2>
 8012004:	6821      	ldr	r1, [r4, #0]
 8012006:	3503      	adds	r5, #3
 8012008:	1a6d      	subs	r5, r5, r1
 801200a:	f025 0503 	bic.w	r5, r5, #3
 801200e:	3508      	adds	r5, #8
 8012010:	2d0c      	cmp	r5, #12
 8012012:	bf38      	it	cc
 8012014:	250c      	movcc	r5, #12
 8012016:	4629      	mov	r1, r5
 8012018:	4638      	mov	r0, r7
 801201a:	f7ff ffa5 	bl	8011f68 <sbrk_aligned>
 801201e:	3001      	adds	r0, #1
 8012020:	d02b      	beq.n	801207a <_malloc_r+0xd2>
 8012022:	6823      	ldr	r3, [r4, #0]
 8012024:	442b      	add	r3, r5
 8012026:	6023      	str	r3, [r4, #0]
 8012028:	e00e      	b.n	8012048 <_malloc_r+0xa0>
 801202a:	6822      	ldr	r2, [r4, #0]
 801202c:	1b52      	subs	r2, r2, r5
 801202e:	d41e      	bmi.n	801206e <_malloc_r+0xc6>
 8012030:	2a0b      	cmp	r2, #11
 8012032:	d916      	bls.n	8012062 <_malloc_r+0xba>
 8012034:	1961      	adds	r1, r4, r5
 8012036:	42a3      	cmp	r3, r4
 8012038:	6025      	str	r5, [r4, #0]
 801203a:	bf18      	it	ne
 801203c:	6059      	strne	r1, [r3, #4]
 801203e:	6863      	ldr	r3, [r4, #4]
 8012040:	bf08      	it	eq
 8012042:	6031      	streq	r1, [r6, #0]
 8012044:	5162      	str	r2, [r4, r5]
 8012046:	604b      	str	r3, [r1, #4]
 8012048:	4638      	mov	r0, r7
 801204a:	f104 060b 	add.w	r6, r4, #11
 801204e:	f000 f9ed 	bl	801242c <__malloc_unlock>
 8012052:	f026 0607 	bic.w	r6, r6, #7
 8012056:	1d23      	adds	r3, r4, #4
 8012058:	1af2      	subs	r2, r6, r3
 801205a:	d0b6      	beq.n	8011fca <_malloc_r+0x22>
 801205c:	1b9b      	subs	r3, r3, r6
 801205e:	50a3      	str	r3, [r4, r2]
 8012060:	e7b3      	b.n	8011fca <_malloc_r+0x22>
 8012062:	6862      	ldr	r2, [r4, #4]
 8012064:	42a3      	cmp	r3, r4
 8012066:	bf0c      	ite	eq
 8012068:	6032      	streq	r2, [r6, #0]
 801206a:	605a      	strne	r2, [r3, #4]
 801206c:	e7ec      	b.n	8012048 <_malloc_r+0xa0>
 801206e:	4623      	mov	r3, r4
 8012070:	6864      	ldr	r4, [r4, #4]
 8012072:	e7b2      	b.n	8011fda <_malloc_r+0x32>
 8012074:	4634      	mov	r4, r6
 8012076:	6876      	ldr	r6, [r6, #4]
 8012078:	e7b9      	b.n	8011fee <_malloc_r+0x46>
 801207a:	230c      	movs	r3, #12
 801207c:	603b      	str	r3, [r7, #0]
 801207e:	4638      	mov	r0, r7
 8012080:	f000 f9d4 	bl	801242c <__malloc_unlock>
 8012084:	e7a1      	b.n	8011fca <_malloc_r+0x22>
 8012086:	6025      	str	r5, [r4, #0]
 8012088:	e7de      	b.n	8012048 <_malloc_r+0xa0>
 801208a:	bf00      	nop
 801208c:	200068b8 	.word	0x200068b8

08012090 <__ssputs_r>:
 8012090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012094:	688e      	ldr	r6, [r1, #8]
 8012096:	429e      	cmp	r6, r3
 8012098:	4682      	mov	sl, r0
 801209a:	460c      	mov	r4, r1
 801209c:	4690      	mov	r8, r2
 801209e:	461f      	mov	r7, r3
 80120a0:	d838      	bhi.n	8012114 <__ssputs_r+0x84>
 80120a2:	898a      	ldrh	r2, [r1, #12]
 80120a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80120a8:	d032      	beq.n	8012110 <__ssputs_r+0x80>
 80120aa:	6825      	ldr	r5, [r4, #0]
 80120ac:	6909      	ldr	r1, [r1, #16]
 80120ae:	eba5 0901 	sub.w	r9, r5, r1
 80120b2:	6965      	ldr	r5, [r4, #20]
 80120b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80120b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80120bc:	3301      	adds	r3, #1
 80120be:	444b      	add	r3, r9
 80120c0:	106d      	asrs	r5, r5, #1
 80120c2:	429d      	cmp	r5, r3
 80120c4:	bf38      	it	cc
 80120c6:	461d      	movcc	r5, r3
 80120c8:	0553      	lsls	r3, r2, #21
 80120ca:	d531      	bpl.n	8012130 <__ssputs_r+0xa0>
 80120cc:	4629      	mov	r1, r5
 80120ce:	f7ff ff6b 	bl	8011fa8 <_malloc_r>
 80120d2:	4606      	mov	r6, r0
 80120d4:	b950      	cbnz	r0, 80120ec <__ssputs_r+0x5c>
 80120d6:	230c      	movs	r3, #12
 80120d8:	f8ca 3000 	str.w	r3, [sl]
 80120dc:	89a3      	ldrh	r3, [r4, #12]
 80120de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80120e2:	81a3      	strh	r3, [r4, #12]
 80120e4:	f04f 30ff 	mov.w	r0, #4294967295
 80120e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120ec:	6921      	ldr	r1, [r4, #16]
 80120ee:	464a      	mov	r2, r9
 80120f0:	f7fe f82e 	bl	8010150 <memcpy>
 80120f4:	89a3      	ldrh	r3, [r4, #12]
 80120f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80120fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80120fe:	81a3      	strh	r3, [r4, #12]
 8012100:	6126      	str	r6, [r4, #16]
 8012102:	6165      	str	r5, [r4, #20]
 8012104:	444e      	add	r6, r9
 8012106:	eba5 0509 	sub.w	r5, r5, r9
 801210a:	6026      	str	r6, [r4, #0]
 801210c:	60a5      	str	r5, [r4, #8]
 801210e:	463e      	mov	r6, r7
 8012110:	42be      	cmp	r6, r7
 8012112:	d900      	bls.n	8012116 <__ssputs_r+0x86>
 8012114:	463e      	mov	r6, r7
 8012116:	6820      	ldr	r0, [r4, #0]
 8012118:	4632      	mov	r2, r6
 801211a:	4641      	mov	r1, r8
 801211c:	f000 f966 	bl	80123ec <memmove>
 8012120:	68a3      	ldr	r3, [r4, #8]
 8012122:	1b9b      	subs	r3, r3, r6
 8012124:	60a3      	str	r3, [r4, #8]
 8012126:	6823      	ldr	r3, [r4, #0]
 8012128:	4433      	add	r3, r6
 801212a:	6023      	str	r3, [r4, #0]
 801212c:	2000      	movs	r0, #0
 801212e:	e7db      	b.n	80120e8 <__ssputs_r+0x58>
 8012130:	462a      	mov	r2, r5
 8012132:	f000 f981 	bl	8012438 <_realloc_r>
 8012136:	4606      	mov	r6, r0
 8012138:	2800      	cmp	r0, #0
 801213a:	d1e1      	bne.n	8012100 <__ssputs_r+0x70>
 801213c:	6921      	ldr	r1, [r4, #16]
 801213e:	4650      	mov	r0, sl
 8012140:	f7ff fec6 	bl	8011ed0 <_free_r>
 8012144:	e7c7      	b.n	80120d6 <__ssputs_r+0x46>
	...

08012148 <_svfiprintf_r>:
 8012148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801214c:	4698      	mov	r8, r3
 801214e:	898b      	ldrh	r3, [r1, #12]
 8012150:	061b      	lsls	r3, r3, #24
 8012152:	b09d      	sub	sp, #116	; 0x74
 8012154:	4607      	mov	r7, r0
 8012156:	460d      	mov	r5, r1
 8012158:	4614      	mov	r4, r2
 801215a:	d50e      	bpl.n	801217a <_svfiprintf_r+0x32>
 801215c:	690b      	ldr	r3, [r1, #16]
 801215e:	b963      	cbnz	r3, 801217a <_svfiprintf_r+0x32>
 8012160:	2140      	movs	r1, #64	; 0x40
 8012162:	f7ff ff21 	bl	8011fa8 <_malloc_r>
 8012166:	6028      	str	r0, [r5, #0]
 8012168:	6128      	str	r0, [r5, #16]
 801216a:	b920      	cbnz	r0, 8012176 <_svfiprintf_r+0x2e>
 801216c:	230c      	movs	r3, #12
 801216e:	603b      	str	r3, [r7, #0]
 8012170:	f04f 30ff 	mov.w	r0, #4294967295
 8012174:	e0d1      	b.n	801231a <_svfiprintf_r+0x1d2>
 8012176:	2340      	movs	r3, #64	; 0x40
 8012178:	616b      	str	r3, [r5, #20]
 801217a:	2300      	movs	r3, #0
 801217c:	9309      	str	r3, [sp, #36]	; 0x24
 801217e:	2320      	movs	r3, #32
 8012180:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012184:	f8cd 800c 	str.w	r8, [sp, #12]
 8012188:	2330      	movs	r3, #48	; 0x30
 801218a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8012334 <_svfiprintf_r+0x1ec>
 801218e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012192:	f04f 0901 	mov.w	r9, #1
 8012196:	4623      	mov	r3, r4
 8012198:	469a      	mov	sl, r3
 801219a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801219e:	b10a      	cbz	r2, 80121a4 <_svfiprintf_r+0x5c>
 80121a0:	2a25      	cmp	r2, #37	; 0x25
 80121a2:	d1f9      	bne.n	8012198 <_svfiprintf_r+0x50>
 80121a4:	ebba 0b04 	subs.w	fp, sl, r4
 80121a8:	d00b      	beq.n	80121c2 <_svfiprintf_r+0x7a>
 80121aa:	465b      	mov	r3, fp
 80121ac:	4622      	mov	r2, r4
 80121ae:	4629      	mov	r1, r5
 80121b0:	4638      	mov	r0, r7
 80121b2:	f7ff ff6d 	bl	8012090 <__ssputs_r>
 80121b6:	3001      	adds	r0, #1
 80121b8:	f000 80aa 	beq.w	8012310 <_svfiprintf_r+0x1c8>
 80121bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80121be:	445a      	add	r2, fp
 80121c0:	9209      	str	r2, [sp, #36]	; 0x24
 80121c2:	f89a 3000 	ldrb.w	r3, [sl]
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	f000 80a2 	beq.w	8012310 <_svfiprintf_r+0x1c8>
 80121cc:	2300      	movs	r3, #0
 80121ce:	f04f 32ff 	mov.w	r2, #4294967295
 80121d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80121d6:	f10a 0a01 	add.w	sl, sl, #1
 80121da:	9304      	str	r3, [sp, #16]
 80121dc:	9307      	str	r3, [sp, #28]
 80121de:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80121e2:	931a      	str	r3, [sp, #104]	; 0x68
 80121e4:	4654      	mov	r4, sl
 80121e6:	2205      	movs	r2, #5
 80121e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80121ec:	4851      	ldr	r0, [pc, #324]	; (8012334 <_svfiprintf_r+0x1ec>)
 80121ee:	f7ed fff7 	bl	80001e0 <memchr>
 80121f2:	9a04      	ldr	r2, [sp, #16]
 80121f4:	b9d8      	cbnz	r0, 801222e <_svfiprintf_r+0xe6>
 80121f6:	06d0      	lsls	r0, r2, #27
 80121f8:	bf44      	itt	mi
 80121fa:	2320      	movmi	r3, #32
 80121fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012200:	0711      	lsls	r1, r2, #28
 8012202:	bf44      	itt	mi
 8012204:	232b      	movmi	r3, #43	; 0x2b
 8012206:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801220a:	f89a 3000 	ldrb.w	r3, [sl]
 801220e:	2b2a      	cmp	r3, #42	; 0x2a
 8012210:	d015      	beq.n	801223e <_svfiprintf_r+0xf6>
 8012212:	9a07      	ldr	r2, [sp, #28]
 8012214:	4654      	mov	r4, sl
 8012216:	2000      	movs	r0, #0
 8012218:	f04f 0c0a 	mov.w	ip, #10
 801221c:	4621      	mov	r1, r4
 801221e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012222:	3b30      	subs	r3, #48	; 0x30
 8012224:	2b09      	cmp	r3, #9
 8012226:	d94e      	bls.n	80122c6 <_svfiprintf_r+0x17e>
 8012228:	b1b0      	cbz	r0, 8012258 <_svfiprintf_r+0x110>
 801222a:	9207      	str	r2, [sp, #28]
 801222c:	e014      	b.n	8012258 <_svfiprintf_r+0x110>
 801222e:	eba0 0308 	sub.w	r3, r0, r8
 8012232:	fa09 f303 	lsl.w	r3, r9, r3
 8012236:	4313      	orrs	r3, r2
 8012238:	9304      	str	r3, [sp, #16]
 801223a:	46a2      	mov	sl, r4
 801223c:	e7d2      	b.n	80121e4 <_svfiprintf_r+0x9c>
 801223e:	9b03      	ldr	r3, [sp, #12]
 8012240:	1d19      	adds	r1, r3, #4
 8012242:	681b      	ldr	r3, [r3, #0]
 8012244:	9103      	str	r1, [sp, #12]
 8012246:	2b00      	cmp	r3, #0
 8012248:	bfbb      	ittet	lt
 801224a:	425b      	neglt	r3, r3
 801224c:	f042 0202 	orrlt.w	r2, r2, #2
 8012250:	9307      	strge	r3, [sp, #28]
 8012252:	9307      	strlt	r3, [sp, #28]
 8012254:	bfb8      	it	lt
 8012256:	9204      	strlt	r2, [sp, #16]
 8012258:	7823      	ldrb	r3, [r4, #0]
 801225a:	2b2e      	cmp	r3, #46	; 0x2e
 801225c:	d10c      	bne.n	8012278 <_svfiprintf_r+0x130>
 801225e:	7863      	ldrb	r3, [r4, #1]
 8012260:	2b2a      	cmp	r3, #42	; 0x2a
 8012262:	d135      	bne.n	80122d0 <_svfiprintf_r+0x188>
 8012264:	9b03      	ldr	r3, [sp, #12]
 8012266:	1d1a      	adds	r2, r3, #4
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	9203      	str	r2, [sp, #12]
 801226c:	2b00      	cmp	r3, #0
 801226e:	bfb8      	it	lt
 8012270:	f04f 33ff 	movlt.w	r3, #4294967295
 8012274:	3402      	adds	r4, #2
 8012276:	9305      	str	r3, [sp, #20]
 8012278:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012344 <_svfiprintf_r+0x1fc>
 801227c:	7821      	ldrb	r1, [r4, #0]
 801227e:	2203      	movs	r2, #3
 8012280:	4650      	mov	r0, sl
 8012282:	f7ed ffad 	bl	80001e0 <memchr>
 8012286:	b140      	cbz	r0, 801229a <_svfiprintf_r+0x152>
 8012288:	2340      	movs	r3, #64	; 0x40
 801228a:	eba0 000a 	sub.w	r0, r0, sl
 801228e:	fa03 f000 	lsl.w	r0, r3, r0
 8012292:	9b04      	ldr	r3, [sp, #16]
 8012294:	4303      	orrs	r3, r0
 8012296:	3401      	adds	r4, #1
 8012298:	9304      	str	r3, [sp, #16]
 801229a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801229e:	4826      	ldr	r0, [pc, #152]	; (8012338 <_svfiprintf_r+0x1f0>)
 80122a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80122a4:	2206      	movs	r2, #6
 80122a6:	f7ed ff9b 	bl	80001e0 <memchr>
 80122aa:	2800      	cmp	r0, #0
 80122ac:	d038      	beq.n	8012320 <_svfiprintf_r+0x1d8>
 80122ae:	4b23      	ldr	r3, [pc, #140]	; (801233c <_svfiprintf_r+0x1f4>)
 80122b0:	bb1b      	cbnz	r3, 80122fa <_svfiprintf_r+0x1b2>
 80122b2:	9b03      	ldr	r3, [sp, #12]
 80122b4:	3307      	adds	r3, #7
 80122b6:	f023 0307 	bic.w	r3, r3, #7
 80122ba:	3308      	adds	r3, #8
 80122bc:	9303      	str	r3, [sp, #12]
 80122be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80122c0:	4433      	add	r3, r6
 80122c2:	9309      	str	r3, [sp, #36]	; 0x24
 80122c4:	e767      	b.n	8012196 <_svfiprintf_r+0x4e>
 80122c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80122ca:	460c      	mov	r4, r1
 80122cc:	2001      	movs	r0, #1
 80122ce:	e7a5      	b.n	801221c <_svfiprintf_r+0xd4>
 80122d0:	2300      	movs	r3, #0
 80122d2:	3401      	adds	r4, #1
 80122d4:	9305      	str	r3, [sp, #20]
 80122d6:	4619      	mov	r1, r3
 80122d8:	f04f 0c0a 	mov.w	ip, #10
 80122dc:	4620      	mov	r0, r4
 80122de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80122e2:	3a30      	subs	r2, #48	; 0x30
 80122e4:	2a09      	cmp	r2, #9
 80122e6:	d903      	bls.n	80122f0 <_svfiprintf_r+0x1a8>
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d0c5      	beq.n	8012278 <_svfiprintf_r+0x130>
 80122ec:	9105      	str	r1, [sp, #20]
 80122ee:	e7c3      	b.n	8012278 <_svfiprintf_r+0x130>
 80122f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80122f4:	4604      	mov	r4, r0
 80122f6:	2301      	movs	r3, #1
 80122f8:	e7f0      	b.n	80122dc <_svfiprintf_r+0x194>
 80122fa:	ab03      	add	r3, sp, #12
 80122fc:	9300      	str	r3, [sp, #0]
 80122fe:	462a      	mov	r2, r5
 8012300:	4b0f      	ldr	r3, [pc, #60]	; (8012340 <_svfiprintf_r+0x1f8>)
 8012302:	a904      	add	r1, sp, #16
 8012304:	4638      	mov	r0, r7
 8012306:	f7fd ffd9 	bl	80102bc <_printf_float>
 801230a:	1c42      	adds	r2, r0, #1
 801230c:	4606      	mov	r6, r0
 801230e:	d1d6      	bne.n	80122be <_svfiprintf_r+0x176>
 8012310:	89ab      	ldrh	r3, [r5, #12]
 8012312:	065b      	lsls	r3, r3, #25
 8012314:	f53f af2c 	bmi.w	8012170 <_svfiprintf_r+0x28>
 8012318:	9809      	ldr	r0, [sp, #36]	; 0x24
 801231a:	b01d      	add	sp, #116	; 0x74
 801231c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012320:	ab03      	add	r3, sp, #12
 8012322:	9300      	str	r3, [sp, #0]
 8012324:	462a      	mov	r2, r5
 8012326:	4b06      	ldr	r3, [pc, #24]	; (8012340 <_svfiprintf_r+0x1f8>)
 8012328:	a904      	add	r1, sp, #16
 801232a:	4638      	mov	r0, r7
 801232c:	f7fe fa6a 	bl	8010804 <_printf_i>
 8012330:	e7eb      	b.n	801230a <_svfiprintf_r+0x1c2>
 8012332:	bf00      	nop
 8012334:	080157d4 	.word	0x080157d4
 8012338:	080157de 	.word	0x080157de
 801233c:	080102bd 	.word	0x080102bd
 8012340:	08012091 	.word	0x08012091
 8012344:	080157da 	.word	0x080157da

08012348 <_sbrk_r>:
 8012348:	b538      	push	{r3, r4, r5, lr}
 801234a:	4d06      	ldr	r5, [pc, #24]	; (8012364 <_sbrk_r+0x1c>)
 801234c:	2300      	movs	r3, #0
 801234e:	4604      	mov	r4, r0
 8012350:	4608      	mov	r0, r1
 8012352:	602b      	str	r3, [r5, #0]
 8012354:	f7f2 f81e 	bl	8004394 <_sbrk>
 8012358:	1c43      	adds	r3, r0, #1
 801235a:	d102      	bne.n	8012362 <_sbrk_r+0x1a>
 801235c:	682b      	ldr	r3, [r5, #0]
 801235e:	b103      	cbz	r3, 8012362 <_sbrk_r+0x1a>
 8012360:	6023      	str	r3, [r4, #0]
 8012362:	bd38      	pop	{r3, r4, r5, pc}
 8012364:	200068c0 	.word	0x200068c0

08012368 <__assert_func>:
 8012368:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801236a:	4614      	mov	r4, r2
 801236c:	461a      	mov	r2, r3
 801236e:	4b09      	ldr	r3, [pc, #36]	; (8012394 <__assert_func+0x2c>)
 8012370:	681b      	ldr	r3, [r3, #0]
 8012372:	4605      	mov	r5, r0
 8012374:	68d8      	ldr	r0, [r3, #12]
 8012376:	b14c      	cbz	r4, 801238c <__assert_func+0x24>
 8012378:	4b07      	ldr	r3, [pc, #28]	; (8012398 <__assert_func+0x30>)
 801237a:	9100      	str	r1, [sp, #0]
 801237c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012380:	4906      	ldr	r1, [pc, #24]	; (801239c <__assert_func+0x34>)
 8012382:	462b      	mov	r3, r5
 8012384:	f000 f80e 	bl	80123a4 <fiprintf>
 8012388:	f000 faac 	bl	80128e4 <abort>
 801238c:	4b04      	ldr	r3, [pc, #16]	; (80123a0 <__assert_func+0x38>)
 801238e:	461c      	mov	r4, r3
 8012390:	e7f3      	b.n	801237a <__assert_func+0x12>
 8012392:	bf00      	nop
 8012394:	2000001c 	.word	0x2000001c
 8012398:	080157e5 	.word	0x080157e5
 801239c:	080157f2 	.word	0x080157f2
 80123a0:	08015820 	.word	0x08015820

080123a4 <fiprintf>:
 80123a4:	b40e      	push	{r1, r2, r3}
 80123a6:	b503      	push	{r0, r1, lr}
 80123a8:	4601      	mov	r1, r0
 80123aa:	ab03      	add	r3, sp, #12
 80123ac:	4805      	ldr	r0, [pc, #20]	; (80123c4 <fiprintf+0x20>)
 80123ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80123b2:	6800      	ldr	r0, [r0, #0]
 80123b4:	9301      	str	r3, [sp, #4]
 80123b6:	f000 f897 	bl	80124e8 <_vfiprintf_r>
 80123ba:	b002      	add	sp, #8
 80123bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80123c0:	b003      	add	sp, #12
 80123c2:	4770      	bx	lr
 80123c4:	2000001c 	.word	0x2000001c

080123c8 <__ascii_mbtowc>:
 80123c8:	b082      	sub	sp, #8
 80123ca:	b901      	cbnz	r1, 80123ce <__ascii_mbtowc+0x6>
 80123cc:	a901      	add	r1, sp, #4
 80123ce:	b142      	cbz	r2, 80123e2 <__ascii_mbtowc+0x1a>
 80123d0:	b14b      	cbz	r3, 80123e6 <__ascii_mbtowc+0x1e>
 80123d2:	7813      	ldrb	r3, [r2, #0]
 80123d4:	600b      	str	r3, [r1, #0]
 80123d6:	7812      	ldrb	r2, [r2, #0]
 80123d8:	1e10      	subs	r0, r2, #0
 80123da:	bf18      	it	ne
 80123dc:	2001      	movne	r0, #1
 80123de:	b002      	add	sp, #8
 80123e0:	4770      	bx	lr
 80123e2:	4610      	mov	r0, r2
 80123e4:	e7fb      	b.n	80123de <__ascii_mbtowc+0x16>
 80123e6:	f06f 0001 	mvn.w	r0, #1
 80123ea:	e7f8      	b.n	80123de <__ascii_mbtowc+0x16>

080123ec <memmove>:
 80123ec:	4288      	cmp	r0, r1
 80123ee:	b510      	push	{r4, lr}
 80123f0:	eb01 0402 	add.w	r4, r1, r2
 80123f4:	d902      	bls.n	80123fc <memmove+0x10>
 80123f6:	4284      	cmp	r4, r0
 80123f8:	4623      	mov	r3, r4
 80123fa:	d807      	bhi.n	801240c <memmove+0x20>
 80123fc:	1e43      	subs	r3, r0, #1
 80123fe:	42a1      	cmp	r1, r4
 8012400:	d008      	beq.n	8012414 <memmove+0x28>
 8012402:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012406:	f803 2f01 	strb.w	r2, [r3, #1]!
 801240a:	e7f8      	b.n	80123fe <memmove+0x12>
 801240c:	4402      	add	r2, r0
 801240e:	4601      	mov	r1, r0
 8012410:	428a      	cmp	r2, r1
 8012412:	d100      	bne.n	8012416 <memmove+0x2a>
 8012414:	bd10      	pop	{r4, pc}
 8012416:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801241a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801241e:	e7f7      	b.n	8012410 <memmove+0x24>

08012420 <__malloc_lock>:
 8012420:	4801      	ldr	r0, [pc, #4]	; (8012428 <__malloc_lock+0x8>)
 8012422:	f000 bc1f 	b.w	8012c64 <__retarget_lock_acquire_recursive>
 8012426:	bf00      	nop
 8012428:	200068c4 	.word	0x200068c4

0801242c <__malloc_unlock>:
 801242c:	4801      	ldr	r0, [pc, #4]	; (8012434 <__malloc_unlock+0x8>)
 801242e:	f000 bc1a 	b.w	8012c66 <__retarget_lock_release_recursive>
 8012432:	bf00      	nop
 8012434:	200068c4 	.word	0x200068c4

08012438 <_realloc_r>:
 8012438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801243c:	4680      	mov	r8, r0
 801243e:	4614      	mov	r4, r2
 8012440:	460e      	mov	r6, r1
 8012442:	b921      	cbnz	r1, 801244e <_realloc_r+0x16>
 8012444:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012448:	4611      	mov	r1, r2
 801244a:	f7ff bdad 	b.w	8011fa8 <_malloc_r>
 801244e:	b92a      	cbnz	r2, 801245c <_realloc_r+0x24>
 8012450:	f7ff fd3e 	bl	8011ed0 <_free_r>
 8012454:	4625      	mov	r5, r4
 8012456:	4628      	mov	r0, r5
 8012458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801245c:	f000 fc6a 	bl	8012d34 <_malloc_usable_size_r>
 8012460:	4284      	cmp	r4, r0
 8012462:	4607      	mov	r7, r0
 8012464:	d802      	bhi.n	801246c <_realloc_r+0x34>
 8012466:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801246a:	d812      	bhi.n	8012492 <_realloc_r+0x5a>
 801246c:	4621      	mov	r1, r4
 801246e:	4640      	mov	r0, r8
 8012470:	f7ff fd9a 	bl	8011fa8 <_malloc_r>
 8012474:	4605      	mov	r5, r0
 8012476:	2800      	cmp	r0, #0
 8012478:	d0ed      	beq.n	8012456 <_realloc_r+0x1e>
 801247a:	42bc      	cmp	r4, r7
 801247c:	4622      	mov	r2, r4
 801247e:	4631      	mov	r1, r6
 8012480:	bf28      	it	cs
 8012482:	463a      	movcs	r2, r7
 8012484:	f7fd fe64 	bl	8010150 <memcpy>
 8012488:	4631      	mov	r1, r6
 801248a:	4640      	mov	r0, r8
 801248c:	f7ff fd20 	bl	8011ed0 <_free_r>
 8012490:	e7e1      	b.n	8012456 <_realloc_r+0x1e>
 8012492:	4635      	mov	r5, r6
 8012494:	e7df      	b.n	8012456 <_realloc_r+0x1e>

08012496 <__sfputc_r>:
 8012496:	6893      	ldr	r3, [r2, #8]
 8012498:	3b01      	subs	r3, #1
 801249a:	2b00      	cmp	r3, #0
 801249c:	b410      	push	{r4}
 801249e:	6093      	str	r3, [r2, #8]
 80124a0:	da08      	bge.n	80124b4 <__sfputc_r+0x1e>
 80124a2:	6994      	ldr	r4, [r2, #24]
 80124a4:	42a3      	cmp	r3, r4
 80124a6:	db01      	blt.n	80124ac <__sfputc_r+0x16>
 80124a8:	290a      	cmp	r1, #10
 80124aa:	d103      	bne.n	80124b4 <__sfputc_r+0x1e>
 80124ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80124b0:	f000 b94a 	b.w	8012748 <__swbuf_r>
 80124b4:	6813      	ldr	r3, [r2, #0]
 80124b6:	1c58      	adds	r0, r3, #1
 80124b8:	6010      	str	r0, [r2, #0]
 80124ba:	7019      	strb	r1, [r3, #0]
 80124bc:	4608      	mov	r0, r1
 80124be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80124c2:	4770      	bx	lr

080124c4 <__sfputs_r>:
 80124c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80124c6:	4606      	mov	r6, r0
 80124c8:	460f      	mov	r7, r1
 80124ca:	4614      	mov	r4, r2
 80124cc:	18d5      	adds	r5, r2, r3
 80124ce:	42ac      	cmp	r4, r5
 80124d0:	d101      	bne.n	80124d6 <__sfputs_r+0x12>
 80124d2:	2000      	movs	r0, #0
 80124d4:	e007      	b.n	80124e6 <__sfputs_r+0x22>
 80124d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80124da:	463a      	mov	r2, r7
 80124dc:	4630      	mov	r0, r6
 80124de:	f7ff ffda 	bl	8012496 <__sfputc_r>
 80124e2:	1c43      	adds	r3, r0, #1
 80124e4:	d1f3      	bne.n	80124ce <__sfputs_r+0xa>
 80124e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080124e8 <_vfiprintf_r>:
 80124e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124ec:	460d      	mov	r5, r1
 80124ee:	b09d      	sub	sp, #116	; 0x74
 80124f0:	4614      	mov	r4, r2
 80124f2:	4698      	mov	r8, r3
 80124f4:	4606      	mov	r6, r0
 80124f6:	b118      	cbz	r0, 8012500 <_vfiprintf_r+0x18>
 80124f8:	6983      	ldr	r3, [r0, #24]
 80124fa:	b90b      	cbnz	r3, 8012500 <_vfiprintf_r+0x18>
 80124fc:	f000 fb14 	bl	8012b28 <__sinit>
 8012500:	4b89      	ldr	r3, [pc, #548]	; (8012728 <_vfiprintf_r+0x240>)
 8012502:	429d      	cmp	r5, r3
 8012504:	d11b      	bne.n	801253e <_vfiprintf_r+0x56>
 8012506:	6875      	ldr	r5, [r6, #4]
 8012508:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801250a:	07d9      	lsls	r1, r3, #31
 801250c:	d405      	bmi.n	801251a <_vfiprintf_r+0x32>
 801250e:	89ab      	ldrh	r3, [r5, #12]
 8012510:	059a      	lsls	r2, r3, #22
 8012512:	d402      	bmi.n	801251a <_vfiprintf_r+0x32>
 8012514:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012516:	f000 fba5 	bl	8012c64 <__retarget_lock_acquire_recursive>
 801251a:	89ab      	ldrh	r3, [r5, #12]
 801251c:	071b      	lsls	r3, r3, #28
 801251e:	d501      	bpl.n	8012524 <_vfiprintf_r+0x3c>
 8012520:	692b      	ldr	r3, [r5, #16]
 8012522:	b9eb      	cbnz	r3, 8012560 <_vfiprintf_r+0x78>
 8012524:	4629      	mov	r1, r5
 8012526:	4630      	mov	r0, r6
 8012528:	f000 f96e 	bl	8012808 <__swsetup_r>
 801252c:	b1c0      	cbz	r0, 8012560 <_vfiprintf_r+0x78>
 801252e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012530:	07dc      	lsls	r4, r3, #31
 8012532:	d50e      	bpl.n	8012552 <_vfiprintf_r+0x6a>
 8012534:	f04f 30ff 	mov.w	r0, #4294967295
 8012538:	b01d      	add	sp, #116	; 0x74
 801253a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801253e:	4b7b      	ldr	r3, [pc, #492]	; (801272c <_vfiprintf_r+0x244>)
 8012540:	429d      	cmp	r5, r3
 8012542:	d101      	bne.n	8012548 <_vfiprintf_r+0x60>
 8012544:	68b5      	ldr	r5, [r6, #8]
 8012546:	e7df      	b.n	8012508 <_vfiprintf_r+0x20>
 8012548:	4b79      	ldr	r3, [pc, #484]	; (8012730 <_vfiprintf_r+0x248>)
 801254a:	429d      	cmp	r5, r3
 801254c:	bf08      	it	eq
 801254e:	68f5      	ldreq	r5, [r6, #12]
 8012550:	e7da      	b.n	8012508 <_vfiprintf_r+0x20>
 8012552:	89ab      	ldrh	r3, [r5, #12]
 8012554:	0598      	lsls	r0, r3, #22
 8012556:	d4ed      	bmi.n	8012534 <_vfiprintf_r+0x4c>
 8012558:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801255a:	f000 fb84 	bl	8012c66 <__retarget_lock_release_recursive>
 801255e:	e7e9      	b.n	8012534 <_vfiprintf_r+0x4c>
 8012560:	2300      	movs	r3, #0
 8012562:	9309      	str	r3, [sp, #36]	; 0x24
 8012564:	2320      	movs	r3, #32
 8012566:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801256a:	f8cd 800c 	str.w	r8, [sp, #12]
 801256e:	2330      	movs	r3, #48	; 0x30
 8012570:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8012734 <_vfiprintf_r+0x24c>
 8012574:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012578:	f04f 0901 	mov.w	r9, #1
 801257c:	4623      	mov	r3, r4
 801257e:	469a      	mov	sl, r3
 8012580:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012584:	b10a      	cbz	r2, 801258a <_vfiprintf_r+0xa2>
 8012586:	2a25      	cmp	r2, #37	; 0x25
 8012588:	d1f9      	bne.n	801257e <_vfiprintf_r+0x96>
 801258a:	ebba 0b04 	subs.w	fp, sl, r4
 801258e:	d00b      	beq.n	80125a8 <_vfiprintf_r+0xc0>
 8012590:	465b      	mov	r3, fp
 8012592:	4622      	mov	r2, r4
 8012594:	4629      	mov	r1, r5
 8012596:	4630      	mov	r0, r6
 8012598:	f7ff ff94 	bl	80124c4 <__sfputs_r>
 801259c:	3001      	adds	r0, #1
 801259e:	f000 80aa 	beq.w	80126f6 <_vfiprintf_r+0x20e>
 80125a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80125a4:	445a      	add	r2, fp
 80125a6:	9209      	str	r2, [sp, #36]	; 0x24
 80125a8:	f89a 3000 	ldrb.w	r3, [sl]
 80125ac:	2b00      	cmp	r3, #0
 80125ae:	f000 80a2 	beq.w	80126f6 <_vfiprintf_r+0x20e>
 80125b2:	2300      	movs	r3, #0
 80125b4:	f04f 32ff 	mov.w	r2, #4294967295
 80125b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80125bc:	f10a 0a01 	add.w	sl, sl, #1
 80125c0:	9304      	str	r3, [sp, #16]
 80125c2:	9307      	str	r3, [sp, #28]
 80125c4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80125c8:	931a      	str	r3, [sp, #104]	; 0x68
 80125ca:	4654      	mov	r4, sl
 80125cc:	2205      	movs	r2, #5
 80125ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80125d2:	4858      	ldr	r0, [pc, #352]	; (8012734 <_vfiprintf_r+0x24c>)
 80125d4:	f7ed fe04 	bl	80001e0 <memchr>
 80125d8:	9a04      	ldr	r2, [sp, #16]
 80125da:	b9d8      	cbnz	r0, 8012614 <_vfiprintf_r+0x12c>
 80125dc:	06d1      	lsls	r1, r2, #27
 80125de:	bf44      	itt	mi
 80125e0:	2320      	movmi	r3, #32
 80125e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80125e6:	0713      	lsls	r3, r2, #28
 80125e8:	bf44      	itt	mi
 80125ea:	232b      	movmi	r3, #43	; 0x2b
 80125ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80125f0:	f89a 3000 	ldrb.w	r3, [sl]
 80125f4:	2b2a      	cmp	r3, #42	; 0x2a
 80125f6:	d015      	beq.n	8012624 <_vfiprintf_r+0x13c>
 80125f8:	9a07      	ldr	r2, [sp, #28]
 80125fa:	4654      	mov	r4, sl
 80125fc:	2000      	movs	r0, #0
 80125fe:	f04f 0c0a 	mov.w	ip, #10
 8012602:	4621      	mov	r1, r4
 8012604:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012608:	3b30      	subs	r3, #48	; 0x30
 801260a:	2b09      	cmp	r3, #9
 801260c:	d94e      	bls.n	80126ac <_vfiprintf_r+0x1c4>
 801260e:	b1b0      	cbz	r0, 801263e <_vfiprintf_r+0x156>
 8012610:	9207      	str	r2, [sp, #28]
 8012612:	e014      	b.n	801263e <_vfiprintf_r+0x156>
 8012614:	eba0 0308 	sub.w	r3, r0, r8
 8012618:	fa09 f303 	lsl.w	r3, r9, r3
 801261c:	4313      	orrs	r3, r2
 801261e:	9304      	str	r3, [sp, #16]
 8012620:	46a2      	mov	sl, r4
 8012622:	e7d2      	b.n	80125ca <_vfiprintf_r+0xe2>
 8012624:	9b03      	ldr	r3, [sp, #12]
 8012626:	1d19      	adds	r1, r3, #4
 8012628:	681b      	ldr	r3, [r3, #0]
 801262a:	9103      	str	r1, [sp, #12]
 801262c:	2b00      	cmp	r3, #0
 801262e:	bfbb      	ittet	lt
 8012630:	425b      	neglt	r3, r3
 8012632:	f042 0202 	orrlt.w	r2, r2, #2
 8012636:	9307      	strge	r3, [sp, #28]
 8012638:	9307      	strlt	r3, [sp, #28]
 801263a:	bfb8      	it	lt
 801263c:	9204      	strlt	r2, [sp, #16]
 801263e:	7823      	ldrb	r3, [r4, #0]
 8012640:	2b2e      	cmp	r3, #46	; 0x2e
 8012642:	d10c      	bne.n	801265e <_vfiprintf_r+0x176>
 8012644:	7863      	ldrb	r3, [r4, #1]
 8012646:	2b2a      	cmp	r3, #42	; 0x2a
 8012648:	d135      	bne.n	80126b6 <_vfiprintf_r+0x1ce>
 801264a:	9b03      	ldr	r3, [sp, #12]
 801264c:	1d1a      	adds	r2, r3, #4
 801264e:	681b      	ldr	r3, [r3, #0]
 8012650:	9203      	str	r2, [sp, #12]
 8012652:	2b00      	cmp	r3, #0
 8012654:	bfb8      	it	lt
 8012656:	f04f 33ff 	movlt.w	r3, #4294967295
 801265a:	3402      	adds	r4, #2
 801265c:	9305      	str	r3, [sp, #20]
 801265e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8012744 <_vfiprintf_r+0x25c>
 8012662:	7821      	ldrb	r1, [r4, #0]
 8012664:	2203      	movs	r2, #3
 8012666:	4650      	mov	r0, sl
 8012668:	f7ed fdba 	bl	80001e0 <memchr>
 801266c:	b140      	cbz	r0, 8012680 <_vfiprintf_r+0x198>
 801266e:	2340      	movs	r3, #64	; 0x40
 8012670:	eba0 000a 	sub.w	r0, r0, sl
 8012674:	fa03 f000 	lsl.w	r0, r3, r0
 8012678:	9b04      	ldr	r3, [sp, #16]
 801267a:	4303      	orrs	r3, r0
 801267c:	3401      	adds	r4, #1
 801267e:	9304      	str	r3, [sp, #16]
 8012680:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012684:	482c      	ldr	r0, [pc, #176]	; (8012738 <_vfiprintf_r+0x250>)
 8012686:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801268a:	2206      	movs	r2, #6
 801268c:	f7ed fda8 	bl	80001e0 <memchr>
 8012690:	2800      	cmp	r0, #0
 8012692:	d03f      	beq.n	8012714 <_vfiprintf_r+0x22c>
 8012694:	4b29      	ldr	r3, [pc, #164]	; (801273c <_vfiprintf_r+0x254>)
 8012696:	bb1b      	cbnz	r3, 80126e0 <_vfiprintf_r+0x1f8>
 8012698:	9b03      	ldr	r3, [sp, #12]
 801269a:	3307      	adds	r3, #7
 801269c:	f023 0307 	bic.w	r3, r3, #7
 80126a0:	3308      	adds	r3, #8
 80126a2:	9303      	str	r3, [sp, #12]
 80126a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126a6:	443b      	add	r3, r7
 80126a8:	9309      	str	r3, [sp, #36]	; 0x24
 80126aa:	e767      	b.n	801257c <_vfiprintf_r+0x94>
 80126ac:	fb0c 3202 	mla	r2, ip, r2, r3
 80126b0:	460c      	mov	r4, r1
 80126b2:	2001      	movs	r0, #1
 80126b4:	e7a5      	b.n	8012602 <_vfiprintf_r+0x11a>
 80126b6:	2300      	movs	r3, #0
 80126b8:	3401      	adds	r4, #1
 80126ba:	9305      	str	r3, [sp, #20]
 80126bc:	4619      	mov	r1, r3
 80126be:	f04f 0c0a 	mov.w	ip, #10
 80126c2:	4620      	mov	r0, r4
 80126c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80126c8:	3a30      	subs	r2, #48	; 0x30
 80126ca:	2a09      	cmp	r2, #9
 80126cc:	d903      	bls.n	80126d6 <_vfiprintf_r+0x1ee>
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d0c5      	beq.n	801265e <_vfiprintf_r+0x176>
 80126d2:	9105      	str	r1, [sp, #20]
 80126d4:	e7c3      	b.n	801265e <_vfiprintf_r+0x176>
 80126d6:	fb0c 2101 	mla	r1, ip, r1, r2
 80126da:	4604      	mov	r4, r0
 80126dc:	2301      	movs	r3, #1
 80126de:	e7f0      	b.n	80126c2 <_vfiprintf_r+0x1da>
 80126e0:	ab03      	add	r3, sp, #12
 80126e2:	9300      	str	r3, [sp, #0]
 80126e4:	462a      	mov	r2, r5
 80126e6:	4b16      	ldr	r3, [pc, #88]	; (8012740 <_vfiprintf_r+0x258>)
 80126e8:	a904      	add	r1, sp, #16
 80126ea:	4630      	mov	r0, r6
 80126ec:	f7fd fde6 	bl	80102bc <_printf_float>
 80126f0:	4607      	mov	r7, r0
 80126f2:	1c78      	adds	r0, r7, #1
 80126f4:	d1d6      	bne.n	80126a4 <_vfiprintf_r+0x1bc>
 80126f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80126f8:	07d9      	lsls	r1, r3, #31
 80126fa:	d405      	bmi.n	8012708 <_vfiprintf_r+0x220>
 80126fc:	89ab      	ldrh	r3, [r5, #12]
 80126fe:	059a      	lsls	r2, r3, #22
 8012700:	d402      	bmi.n	8012708 <_vfiprintf_r+0x220>
 8012702:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012704:	f000 faaf 	bl	8012c66 <__retarget_lock_release_recursive>
 8012708:	89ab      	ldrh	r3, [r5, #12]
 801270a:	065b      	lsls	r3, r3, #25
 801270c:	f53f af12 	bmi.w	8012534 <_vfiprintf_r+0x4c>
 8012710:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012712:	e711      	b.n	8012538 <_vfiprintf_r+0x50>
 8012714:	ab03      	add	r3, sp, #12
 8012716:	9300      	str	r3, [sp, #0]
 8012718:	462a      	mov	r2, r5
 801271a:	4b09      	ldr	r3, [pc, #36]	; (8012740 <_vfiprintf_r+0x258>)
 801271c:	a904      	add	r1, sp, #16
 801271e:	4630      	mov	r0, r6
 8012720:	f7fe f870 	bl	8010804 <_printf_i>
 8012724:	e7e4      	b.n	80126f0 <_vfiprintf_r+0x208>
 8012726:	bf00      	nop
 8012728:	0801594c 	.word	0x0801594c
 801272c:	0801596c 	.word	0x0801596c
 8012730:	0801592c 	.word	0x0801592c
 8012734:	080157d4 	.word	0x080157d4
 8012738:	080157de 	.word	0x080157de
 801273c:	080102bd 	.word	0x080102bd
 8012740:	080124c5 	.word	0x080124c5
 8012744:	080157da 	.word	0x080157da

08012748 <__swbuf_r>:
 8012748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801274a:	460e      	mov	r6, r1
 801274c:	4614      	mov	r4, r2
 801274e:	4605      	mov	r5, r0
 8012750:	b118      	cbz	r0, 801275a <__swbuf_r+0x12>
 8012752:	6983      	ldr	r3, [r0, #24]
 8012754:	b90b      	cbnz	r3, 801275a <__swbuf_r+0x12>
 8012756:	f000 f9e7 	bl	8012b28 <__sinit>
 801275a:	4b21      	ldr	r3, [pc, #132]	; (80127e0 <__swbuf_r+0x98>)
 801275c:	429c      	cmp	r4, r3
 801275e:	d12b      	bne.n	80127b8 <__swbuf_r+0x70>
 8012760:	686c      	ldr	r4, [r5, #4]
 8012762:	69a3      	ldr	r3, [r4, #24]
 8012764:	60a3      	str	r3, [r4, #8]
 8012766:	89a3      	ldrh	r3, [r4, #12]
 8012768:	071a      	lsls	r2, r3, #28
 801276a:	d52f      	bpl.n	80127cc <__swbuf_r+0x84>
 801276c:	6923      	ldr	r3, [r4, #16]
 801276e:	b36b      	cbz	r3, 80127cc <__swbuf_r+0x84>
 8012770:	6923      	ldr	r3, [r4, #16]
 8012772:	6820      	ldr	r0, [r4, #0]
 8012774:	1ac0      	subs	r0, r0, r3
 8012776:	6963      	ldr	r3, [r4, #20]
 8012778:	b2f6      	uxtb	r6, r6
 801277a:	4283      	cmp	r3, r0
 801277c:	4637      	mov	r7, r6
 801277e:	dc04      	bgt.n	801278a <__swbuf_r+0x42>
 8012780:	4621      	mov	r1, r4
 8012782:	4628      	mov	r0, r5
 8012784:	f000 f93c 	bl	8012a00 <_fflush_r>
 8012788:	bb30      	cbnz	r0, 80127d8 <__swbuf_r+0x90>
 801278a:	68a3      	ldr	r3, [r4, #8]
 801278c:	3b01      	subs	r3, #1
 801278e:	60a3      	str	r3, [r4, #8]
 8012790:	6823      	ldr	r3, [r4, #0]
 8012792:	1c5a      	adds	r2, r3, #1
 8012794:	6022      	str	r2, [r4, #0]
 8012796:	701e      	strb	r6, [r3, #0]
 8012798:	6963      	ldr	r3, [r4, #20]
 801279a:	3001      	adds	r0, #1
 801279c:	4283      	cmp	r3, r0
 801279e:	d004      	beq.n	80127aa <__swbuf_r+0x62>
 80127a0:	89a3      	ldrh	r3, [r4, #12]
 80127a2:	07db      	lsls	r3, r3, #31
 80127a4:	d506      	bpl.n	80127b4 <__swbuf_r+0x6c>
 80127a6:	2e0a      	cmp	r6, #10
 80127a8:	d104      	bne.n	80127b4 <__swbuf_r+0x6c>
 80127aa:	4621      	mov	r1, r4
 80127ac:	4628      	mov	r0, r5
 80127ae:	f000 f927 	bl	8012a00 <_fflush_r>
 80127b2:	b988      	cbnz	r0, 80127d8 <__swbuf_r+0x90>
 80127b4:	4638      	mov	r0, r7
 80127b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80127b8:	4b0a      	ldr	r3, [pc, #40]	; (80127e4 <__swbuf_r+0x9c>)
 80127ba:	429c      	cmp	r4, r3
 80127bc:	d101      	bne.n	80127c2 <__swbuf_r+0x7a>
 80127be:	68ac      	ldr	r4, [r5, #8]
 80127c0:	e7cf      	b.n	8012762 <__swbuf_r+0x1a>
 80127c2:	4b09      	ldr	r3, [pc, #36]	; (80127e8 <__swbuf_r+0xa0>)
 80127c4:	429c      	cmp	r4, r3
 80127c6:	bf08      	it	eq
 80127c8:	68ec      	ldreq	r4, [r5, #12]
 80127ca:	e7ca      	b.n	8012762 <__swbuf_r+0x1a>
 80127cc:	4621      	mov	r1, r4
 80127ce:	4628      	mov	r0, r5
 80127d0:	f000 f81a 	bl	8012808 <__swsetup_r>
 80127d4:	2800      	cmp	r0, #0
 80127d6:	d0cb      	beq.n	8012770 <__swbuf_r+0x28>
 80127d8:	f04f 37ff 	mov.w	r7, #4294967295
 80127dc:	e7ea      	b.n	80127b4 <__swbuf_r+0x6c>
 80127de:	bf00      	nop
 80127e0:	0801594c 	.word	0x0801594c
 80127e4:	0801596c 	.word	0x0801596c
 80127e8:	0801592c 	.word	0x0801592c

080127ec <__ascii_wctomb>:
 80127ec:	b149      	cbz	r1, 8012802 <__ascii_wctomb+0x16>
 80127ee:	2aff      	cmp	r2, #255	; 0xff
 80127f0:	bf85      	ittet	hi
 80127f2:	238a      	movhi	r3, #138	; 0x8a
 80127f4:	6003      	strhi	r3, [r0, #0]
 80127f6:	700a      	strbls	r2, [r1, #0]
 80127f8:	f04f 30ff 	movhi.w	r0, #4294967295
 80127fc:	bf98      	it	ls
 80127fe:	2001      	movls	r0, #1
 8012800:	4770      	bx	lr
 8012802:	4608      	mov	r0, r1
 8012804:	4770      	bx	lr
	...

08012808 <__swsetup_r>:
 8012808:	4b32      	ldr	r3, [pc, #200]	; (80128d4 <__swsetup_r+0xcc>)
 801280a:	b570      	push	{r4, r5, r6, lr}
 801280c:	681d      	ldr	r5, [r3, #0]
 801280e:	4606      	mov	r6, r0
 8012810:	460c      	mov	r4, r1
 8012812:	b125      	cbz	r5, 801281e <__swsetup_r+0x16>
 8012814:	69ab      	ldr	r3, [r5, #24]
 8012816:	b913      	cbnz	r3, 801281e <__swsetup_r+0x16>
 8012818:	4628      	mov	r0, r5
 801281a:	f000 f985 	bl	8012b28 <__sinit>
 801281e:	4b2e      	ldr	r3, [pc, #184]	; (80128d8 <__swsetup_r+0xd0>)
 8012820:	429c      	cmp	r4, r3
 8012822:	d10f      	bne.n	8012844 <__swsetup_r+0x3c>
 8012824:	686c      	ldr	r4, [r5, #4]
 8012826:	89a3      	ldrh	r3, [r4, #12]
 8012828:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801282c:	0719      	lsls	r1, r3, #28
 801282e:	d42c      	bmi.n	801288a <__swsetup_r+0x82>
 8012830:	06dd      	lsls	r5, r3, #27
 8012832:	d411      	bmi.n	8012858 <__swsetup_r+0x50>
 8012834:	2309      	movs	r3, #9
 8012836:	6033      	str	r3, [r6, #0]
 8012838:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801283c:	81a3      	strh	r3, [r4, #12]
 801283e:	f04f 30ff 	mov.w	r0, #4294967295
 8012842:	e03e      	b.n	80128c2 <__swsetup_r+0xba>
 8012844:	4b25      	ldr	r3, [pc, #148]	; (80128dc <__swsetup_r+0xd4>)
 8012846:	429c      	cmp	r4, r3
 8012848:	d101      	bne.n	801284e <__swsetup_r+0x46>
 801284a:	68ac      	ldr	r4, [r5, #8]
 801284c:	e7eb      	b.n	8012826 <__swsetup_r+0x1e>
 801284e:	4b24      	ldr	r3, [pc, #144]	; (80128e0 <__swsetup_r+0xd8>)
 8012850:	429c      	cmp	r4, r3
 8012852:	bf08      	it	eq
 8012854:	68ec      	ldreq	r4, [r5, #12]
 8012856:	e7e6      	b.n	8012826 <__swsetup_r+0x1e>
 8012858:	0758      	lsls	r0, r3, #29
 801285a:	d512      	bpl.n	8012882 <__swsetup_r+0x7a>
 801285c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801285e:	b141      	cbz	r1, 8012872 <__swsetup_r+0x6a>
 8012860:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012864:	4299      	cmp	r1, r3
 8012866:	d002      	beq.n	801286e <__swsetup_r+0x66>
 8012868:	4630      	mov	r0, r6
 801286a:	f7ff fb31 	bl	8011ed0 <_free_r>
 801286e:	2300      	movs	r3, #0
 8012870:	6363      	str	r3, [r4, #52]	; 0x34
 8012872:	89a3      	ldrh	r3, [r4, #12]
 8012874:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012878:	81a3      	strh	r3, [r4, #12]
 801287a:	2300      	movs	r3, #0
 801287c:	6063      	str	r3, [r4, #4]
 801287e:	6923      	ldr	r3, [r4, #16]
 8012880:	6023      	str	r3, [r4, #0]
 8012882:	89a3      	ldrh	r3, [r4, #12]
 8012884:	f043 0308 	orr.w	r3, r3, #8
 8012888:	81a3      	strh	r3, [r4, #12]
 801288a:	6923      	ldr	r3, [r4, #16]
 801288c:	b94b      	cbnz	r3, 80128a2 <__swsetup_r+0x9a>
 801288e:	89a3      	ldrh	r3, [r4, #12]
 8012890:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012894:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012898:	d003      	beq.n	80128a2 <__swsetup_r+0x9a>
 801289a:	4621      	mov	r1, r4
 801289c:	4630      	mov	r0, r6
 801289e:	f000 fa09 	bl	8012cb4 <__smakebuf_r>
 80128a2:	89a0      	ldrh	r0, [r4, #12]
 80128a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80128a8:	f010 0301 	ands.w	r3, r0, #1
 80128ac:	d00a      	beq.n	80128c4 <__swsetup_r+0xbc>
 80128ae:	2300      	movs	r3, #0
 80128b0:	60a3      	str	r3, [r4, #8]
 80128b2:	6963      	ldr	r3, [r4, #20]
 80128b4:	425b      	negs	r3, r3
 80128b6:	61a3      	str	r3, [r4, #24]
 80128b8:	6923      	ldr	r3, [r4, #16]
 80128ba:	b943      	cbnz	r3, 80128ce <__swsetup_r+0xc6>
 80128bc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80128c0:	d1ba      	bne.n	8012838 <__swsetup_r+0x30>
 80128c2:	bd70      	pop	{r4, r5, r6, pc}
 80128c4:	0781      	lsls	r1, r0, #30
 80128c6:	bf58      	it	pl
 80128c8:	6963      	ldrpl	r3, [r4, #20]
 80128ca:	60a3      	str	r3, [r4, #8]
 80128cc:	e7f4      	b.n	80128b8 <__swsetup_r+0xb0>
 80128ce:	2000      	movs	r0, #0
 80128d0:	e7f7      	b.n	80128c2 <__swsetup_r+0xba>
 80128d2:	bf00      	nop
 80128d4:	2000001c 	.word	0x2000001c
 80128d8:	0801594c 	.word	0x0801594c
 80128dc:	0801596c 	.word	0x0801596c
 80128e0:	0801592c 	.word	0x0801592c

080128e4 <abort>:
 80128e4:	b508      	push	{r3, lr}
 80128e6:	2006      	movs	r0, #6
 80128e8:	f000 fa54 	bl	8012d94 <raise>
 80128ec:	2001      	movs	r0, #1
 80128ee:	f7f1 fcd9 	bl	80042a4 <_exit>
	...

080128f4 <__sflush_r>:
 80128f4:	898a      	ldrh	r2, [r1, #12]
 80128f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128fa:	4605      	mov	r5, r0
 80128fc:	0710      	lsls	r0, r2, #28
 80128fe:	460c      	mov	r4, r1
 8012900:	d458      	bmi.n	80129b4 <__sflush_r+0xc0>
 8012902:	684b      	ldr	r3, [r1, #4]
 8012904:	2b00      	cmp	r3, #0
 8012906:	dc05      	bgt.n	8012914 <__sflush_r+0x20>
 8012908:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801290a:	2b00      	cmp	r3, #0
 801290c:	dc02      	bgt.n	8012914 <__sflush_r+0x20>
 801290e:	2000      	movs	r0, #0
 8012910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012914:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012916:	2e00      	cmp	r6, #0
 8012918:	d0f9      	beq.n	801290e <__sflush_r+0x1a>
 801291a:	2300      	movs	r3, #0
 801291c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012920:	682f      	ldr	r7, [r5, #0]
 8012922:	602b      	str	r3, [r5, #0]
 8012924:	d032      	beq.n	801298c <__sflush_r+0x98>
 8012926:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8012928:	89a3      	ldrh	r3, [r4, #12]
 801292a:	075a      	lsls	r2, r3, #29
 801292c:	d505      	bpl.n	801293a <__sflush_r+0x46>
 801292e:	6863      	ldr	r3, [r4, #4]
 8012930:	1ac0      	subs	r0, r0, r3
 8012932:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012934:	b10b      	cbz	r3, 801293a <__sflush_r+0x46>
 8012936:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8012938:	1ac0      	subs	r0, r0, r3
 801293a:	2300      	movs	r3, #0
 801293c:	4602      	mov	r2, r0
 801293e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012940:	6a21      	ldr	r1, [r4, #32]
 8012942:	4628      	mov	r0, r5
 8012944:	47b0      	blx	r6
 8012946:	1c43      	adds	r3, r0, #1
 8012948:	89a3      	ldrh	r3, [r4, #12]
 801294a:	d106      	bne.n	801295a <__sflush_r+0x66>
 801294c:	6829      	ldr	r1, [r5, #0]
 801294e:	291d      	cmp	r1, #29
 8012950:	d82c      	bhi.n	80129ac <__sflush_r+0xb8>
 8012952:	4a2a      	ldr	r2, [pc, #168]	; (80129fc <__sflush_r+0x108>)
 8012954:	40ca      	lsrs	r2, r1
 8012956:	07d6      	lsls	r6, r2, #31
 8012958:	d528      	bpl.n	80129ac <__sflush_r+0xb8>
 801295a:	2200      	movs	r2, #0
 801295c:	6062      	str	r2, [r4, #4]
 801295e:	04d9      	lsls	r1, r3, #19
 8012960:	6922      	ldr	r2, [r4, #16]
 8012962:	6022      	str	r2, [r4, #0]
 8012964:	d504      	bpl.n	8012970 <__sflush_r+0x7c>
 8012966:	1c42      	adds	r2, r0, #1
 8012968:	d101      	bne.n	801296e <__sflush_r+0x7a>
 801296a:	682b      	ldr	r3, [r5, #0]
 801296c:	b903      	cbnz	r3, 8012970 <__sflush_r+0x7c>
 801296e:	6560      	str	r0, [r4, #84]	; 0x54
 8012970:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012972:	602f      	str	r7, [r5, #0]
 8012974:	2900      	cmp	r1, #0
 8012976:	d0ca      	beq.n	801290e <__sflush_r+0x1a>
 8012978:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801297c:	4299      	cmp	r1, r3
 801297e:	d002      	beq.n	8012986 <__sflush_r+0x92>
 8012980:	4628      	mov	r0, r5
 8012982:	f7ff faa5 	bl	8011ed0 <_free_r>
 8012986:	2000      	movs	r0, #0
 8012988:	6360      	str	r0, [r4, #52]	; 0x34
 801298a:	e7c1      	b.n	8012910 <__sflush_r+0x1c>
 801298c:	6a21      	ldr	r1, [r4, #32]
 801298e:	2301      	movs	r3, #1
 8012990:	4628      	mov	r0, r5
 8012992:	47b0      	blx	r6
 8012994:	1c41      	adds	r1, r0, #1
 8012996:	d1c7      	bne.n	8012928 <__sflush_r+0x34>
 8012998:	682b      	ldr	r3, [r5, #0]
 801299a:	2b00      	cmp	r3, #0
 801299c:	d0c4      	beq.n	8012928 <__sflush_r+0x34>
 801299e:	2b1d      	cmp	r3, #29
 80129a0:	d001      	beq.n	80129a6 <__sflush_r+0xb2>
 80129a2:	2b16      	cmp	r3, #22
 80129a4:	d101      	bne.n	80129aa <__sflush_r+0xb6>
 80129a6:	602f      	str	r7, [r5, #0]
 80129a8:	e7b1      	b.n	801290e <__sflush_r+0x1a>
 80129aa:	89a3      	ldrh	r3, [r4, #12]
 80129ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80129b0:	81a3      	strh	r3, [r4, #12]
 80129b2:	e7ad      	b.n	8012910 <__sflush_r+0x1c>
 80129b4:	690f      	ldr	r7, [r1, #16]
 80129b6:	2f00      	cmp	r7, #0
 80129b8:	d0a9      	beq.n	801290e <__sflush_r+0x1a>
 80129ba:	0793      	lsls	r3, r2, #30
 80129bc:	680e      	ldr	r6, [r1, #0]
 80129be:	bf08      	it	eq
 80129c0:	694b      	ldreq	r3, [r1, #20]
 80129c2:	600f      	str	r7, [r1, #0]
 80129c4:	bf18      	it	ne
 80129c6:	2300      	movne	r3, #0
 80129c8:	eba6 0807 	sub.w	r8, r6, r7
 80129cc:	608b      	str	r3, [r1, #8]
 80129ce:	f1b8 0f00 	cmp.w	r8, #0
 80129d2:	dd9c      	ble.n	801290e <__sflush_r+0x1a>
 80129d4:	6a21      	ldr	r1, [r4, #32]
 80129d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80129d8:	4643      	mov	r3, r8
 80129da:	463a      	mov	r2, r7
 80129dc:	4628      	mov	r0, r5
 80129de:	47b0      	blx	r6
 80129e0:	2800      	cmp	r0, #0
 80129e2:	dc06      	bgt.n	80129f2 <__sflush_r+0xfe>
 80129e4:	89a3      	ldrh	r3, [r4, #12]
 80129e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80129ea:	81a3      	strh	r3, [r4, #12]
 80129ec:	f04f 30ff 	mov.w	r0, #4294967295
 80129f0:	e78e      	b.n	8012910 <__sflush_r+0x1c>
 80129f2:	4407      	add	r7, r0
 80129f4:	eba8 0800 	sub.w	r8, r8, r0
 80129f8:	e7e9      	b.n	80129ce <__sflush_r+0xda>
 80129fa:	bf00      	nop
 80129fc:	20400001 	.word	0x20400001

08012a00 <_fflush_r>:
 8012a00:	b538      	push	{r3, r4, r5, lr}
 8012a02:	690b      	ldr	r3, [r1, #16]
 8012a04:	4605      	mov	r5, r0
 8012a06:	460c      	mov	r4, r1
 8012a08:	b913      	cbnz	r3, 8012a10 <_fflush_r+0x10>
 8012a0a:	2500      	movs	r5, #0
 8012a0c:	4628      	mov	r0, r5
 8012a0e:	bd38      	pop	{r3, r4, r5, pc}
 8012a10:	b118      	cbz	r0, 8012a1a <_fflush_r+0x1a>
 8012a12:	6983      	ldr	r3, [r0, #24]
 8012a14:	b90b      	cbnz	r3, 8012a1a <_fflush_r+0x1a>
 8012a16:	f000 f887 	bl	8012b28 <__sinit>
 8012a1a:	4b14      	ldr	r3, [pc, #80]	; (8012a6c <_fflush_r+0x6c>)
 8012a1c:	429c      	cmp	r4, r3
 8012a1e:	d11b      	bne.n	8012a58 <_fflush_r+0x58>
 8012a20:	686c      	ldr	r4, [r5, #4]
 8012a22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a26:	2b00      	cmp	r3, #0
 8012a28:	d0ef      	beq.n	8012a0a <_fflush_r+0xa>
 8012a2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012a2c:	07d0      	lsls	r0, r2, #31
 8012a2e:	d404      	bmi.n	8012a3a <_fflush_r+0x3a>
 8012a30:	0599      	lsls	r1, r3, #22
 8012a32:	d402      	bmi.n	8012a3a <_fflush_r+0x3a>
 8012a34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012a36:	f000 f915 	bl	8012c64 <__retarget_lock_acquire_recursive>
 8012a3a:	4628      	mov	r0, r5
 8012a3c:	4621      	mov	r1, r4
 8012a3e:	f7ff ff59 	bl	80128f4 <__sflush_r>
 8012a42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012a44:	07da      	lsls	r2, r3, #31
 8012a46:	4605      	mov	r5, r0
 8012a48:	d4e0      	bmi.n	8012a0c <_fflush_r+0xc>
 8012a4a:	89a3      	ldrh	r3, [r4, #12]
 8012a4c:	059b      	lsls	r3, r3, #22
 8012a4e:	d4dd      	bmi.n	8012a0c <_fflush_r+0xc>
 8012a50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012a52:	f000 f908 	bl	8012c66 <__retarget_lock_release_recursive>
 8012a56:	e7d9      	b.n	8012a0c <_fflush_r+0xc>
 8012a58:	4b05      	ldr	r3, [pc, #20]	; (8012a70 <_fflush_r+0x70>)
 8012a5a:	429c      	cmp	r4, r3
 8012a5c:	d101      	bne.n	8012a62 <_fflush_r+0x62>
 8012a5e:	68ac      	ldr	r4, [r5, #8]
 8012a60:	e7df      	b.n	8012a22 <_fflush_r+0x22>
 8012a62:	4b04      	ldr	r3, [pc, #16]	; (8012a74 <_fflush_r+0x74>)
 8012a64:	429c      	cmp	r4, r3
 8012a66:	bf08      	it	eq
 8012a68:	68ec      	ldreq	r4, [r5, #12]
 8012a6a:	e7da      	b.n	8012a22 <_fflush_r+0x22>
 8012a6c:	0801594c 	.word	0x0801594c
 8012a70:	0801596c 	.word	0x0801596c
 8012a74:	0801592c 	.word	0x0801592c

08012a78 <std>:
 8012a78:	2300      	movs	r3, #0
 8012a7a:	b510      	push	{r4, lr}
 8012a7c:	4604      	mov	r4, r0
 8012a7e:	e9c0 3300 	strd	r3, r3, [r0]
 8012a82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012a86:	6083      	str	r3, [r0, #8]
 8012a88:	8181      	strh	r1, [r0, #12]
 8012a8a:	6643      	str	r3, [r0, #100]	; 0x64
 8012a8c:	81c2      	strh	r2, [r0, #14]
 8012a8e:	6183      	str	r3, [r0, #24]
 8012a90:	4619      	mov	r1, r3
 8012a92:	2208      	movs	r2, #8
 8012a94:	305c      	adds	r0, #92	; 0x5c
 8012a96:	f7fd fb69 	bl	801016c <memset>
 8012a9a:	4b05      	ldr	r3, [pc, #20]	; (8012ab0 <std+0x38>)
 8012a9c:	6263      	str	r3, [r4, #36]	; 0x24
 8012a9e:	4b05      	ldr	r3, [pc, #20]	; (8012ab4 <std+0x3c>)
 8012aa0:	62a3      	str	r3, [r4, #40]	; 0x28
 8012aa2:	4b05      	ldr	r3, [pc, #20]	; (8012ab8 <std+0x40>)
 8012aa4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012aa6:	4b05      	ldr	r3, [pc, #20]	; (8012abc <std+0x44>)
 8012aa8:	6224      	str	r4, [r4, #32]
 8012aaa:	6323      	str	r3, [r4, #48]	; 0x30
 8012aac:	bd10      	pop	{r4, pc}
 8012aae:	bf00      	nop
 8012ab0:	08012dcd 	.word	0x08012dcd
 8012ab4:	08012def 	.word	0x08012def
 8012ab8:	08012e27 	.word	0x08012e27
 8012abc:	08012e4b 	.word	0x08012e4b

08012ac0 <_cleanup_r>:
 8012ac0:	4901      	ldr	r1, [pc, #4]	; (8012ac8 <_cleanup_r+0x8>)
 8012ac2:	f000 b8af 	b.w	8012c24 <_fwalk_reent>
 8012ac6:	bf00      	nop
 8012ac8:	08012a01 	.word	0x08012a01

08012acc <__sfmoreglue>:
 8012acc:	b570      	push	{r4, r5, r6, lr}
 8012ace:	2268      	movs	r2, #104	; 0x68
 8012ad0:	1e4d      	subs	r5, r1, #1
 8012ad2:	4355      	muls	r5, r2
 8012ad4:	460e      	mov	r6, r1
 8012ad6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012ada:	f7ff fa65 	bl	8011fa8 <_malloc_r>
 8012ade:	4604      	mov	r4, r0
 8012ae0:	b140      	cbz	r0, 8012af4 <__sfmoreglue+0x28>
 8012ae2:	2100      	movs	r1, #0
 8012ae4:	e9c0 1600 	strd	r1, r6, [r0]
 8012ae8:	300c      	adds	r0, #12
 8012aea:	60a0      	str	r0, [r4, #8]
 8012aec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8012af0:	f7fd fb3c 	bl	801016c <memset>
 8012af4:	4620      	mov	r0, r4
 8012af6:	bd70      	pop	{r4, r5, r6, pc}

08012af8 <__sfp_lock_acquire>:
 8012af8:	4801      	ldr	r0, [pc, #4]	; (8012b00 <__sfp_lock_acquire+0x8>)
 8012afa:	f000 b8b3 	b.w	8012c64 <__retarget_lock_acquire_recursive>
 8012afe:	bf00      	nop
 8012b00:	200068c5 	.word	0x200068c5

08012b04 <__sfp_lock_release>:
 8012b04:	4801      	ldr	r0, [pc, #4]	; (8012b0c <__sfp_lock_release+0x8>)
 8012b06:	f000 b8ae 	b.w	8012c66 <__retarget_lock_release_recursive>
 8012b0a:	bf00      	nop
 8012b0c:	200068c5 	.word	0x200068c5

08012b10 <__sinit_lock_acquire>:
 8012b10:	4801      	ldr	r0, [pc, #4]	; (8012b18 <__sinit_lock_acquire+0x8>)
 8012b12:	f000 b8a7 	b.w	8012c64 <__retarget_lock_acquire_recursive>
 8012b16:	bf00      	nop
 8012b18:	200068c6 	.word	0x200068c6

08012b1c <__sinit_lock_release>:
 8012b1c:	4801      	ldr	r0, [pc, #4]	; (8012b24 <__sinit_lock_release+0x8>)
 8012b1e:	f000 b8a2 	b.w	8012c66 <__retarget_lock_release_recursive>
 8012b22:	bf00      	nop
 8012b24:	200068c6 	.word	0x200068c6

08012b28 <__sinit>:
 8012b28:	b510      	push	{r4, lr}
 8012b2a:	4604      	mov	r4, r0
 8012b2c:	f7ff fff0 	bl	8012b10 <__sinit_lock_acquire>
 8012b30:	69a3      	ldr	r3, [r4, #24]
 8012b32:	b11b      	cbz	r3, 8012b3c <__sinit+0x14>
 8012b34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b38:	f7ff bff0 	b.w	8012b1c <__sinit_lock_release>
 8012b3c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8012b40:	6523      	str	r3, [r4, #80]	; 0x50
 8012b42:	4b13      	ldr	r3, [pc, #76]	; (8012b90 <__sinit+0x68>)
 8012b44:	4a13      	ldr	r2, [pc, #76]	; (8012b94 <__sinit+0x6c>)
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	62a2      	str	r2, [r4, #40]	; 0x28
 8012b4a:	42a3      	cmp	r3, r4
 8012b4c:	bf04      	itt	eq
 8012b4e:	2301      	moveq	r3, #1
 8012b50:	61a3      	streq	r3, [r4, #24]
 8012b52:	4620      	mov	r0, r4
 8012b54:	f000 f820 	bl	8012b98 <__sfp>
 8012b58:	6060      	str	r0, [r4, #4]
 8012b5a:	4620      	mov	r0, r4
 8012b5c:	f000 f81c 	bl	8012b98 <__sfp>
 8012b60:	60a0      	str	r0, [r4, #8]
 8012b62:	4620      	mov	r0, r4
 8012b64:	f000 f818 	bl	8012b98 <__sfp>
 8012b68:	2200      	movs	r2, #0
 8012b6a:	60e0      	str	r0, [r4, #12]
 8012b6c:	2104      	movs	r1, #4
 8012b6e:	6860      	ldr	r0, [r4, #4]
 8012b70:	f7ff ff82 	bl	8012a78 <std>
 8012b74:	68a0      	ldr	r0, [r4, #8]
 8012b76:	2201      	movs	r2, #1
 8012b78:	2109      	movs	r1, #9
 8012b7a:	f7ff ff7d 	bl	8012a78 <std>
 8012b7e:	68e0      	ldr	r0, [r4, #12]
 8012b80:	2202      	movs	r2, #2
 8012b82:	2112      	movs	r1, #18
 8012b84:	f7ff ff78 	bl	8012a78 <std>
 8012b88:	2301      	movs	r3, #1
 8012b8a:	61a3      	str	r3, [r4, #24]
 8012b8c:	e7d2      	b.n	8012b34 <__sinit+0xc>
 8012b8e:	bf00      	nop
 8012b90:	080155b0 	.word	0x080155b0
 8012b94:	08012ac1 	.word	0x08012ac1

08012b98 <__sfp>:
 8012b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b9a:	4607      	mov	r7, r0
 8012b9c:	f7ff ffac 	bl	8012af8 <__sfp_lock_acquire>
 8012ba0:	4b1e      	ldr	r3, [pc, #120]	; (8012c1c <__sfp+0x84>)
 8012ba2:	681e      	ldr	r6, [r3, #0]
 8012ba4:	69b3      	ldr	r3, [r6, #24]
 8012ba6:	b913      	cbnz	r3, 8012bae <__sfp+0x16>
 8012ba8:	4630      	mov	r0, r6
 8012baa:	f7ff ffbd 	bl	8012b28 <__sinit>
 8012bae:	3648      	adds	r6, #72	; 0x48
 8012bb0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012bb4:	3b01      	subs	r3, #1
 8012bb6:	d503      	bpl.n	8012bc0 <__sfp+0x28>
 8012bb8:	6833      	ldr	r3, [r6, #0]
 8012bba:	b30b      	cbz	r3, 8012c00 <__sfp+0x68>
 8012bbc:	6836      	ldr	r6, [r6, #0]
 8012bbe:	e7f7      	b.n	8012bb0 <__sfp+0x18>
 8012bc0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012bc4:	b9d5      	cbnz	r5, 8012bfc <__sfp+0x64>
 8012bc6:	4b16      	ldr	r3, [pc, #88]	; (8012c20 <__sfp+0x88>)
 8012bc8:	60e3      	str	r3, [r4, #12]
 8012bca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012bce:	6665      	str	r5, [r4, #100]	; 0x64
 8012bd0:	f000 f847 	bl	8012c62 <__retarget_lock_init_recursive>
 8012bd4:	f7ff ff96 	bl	8012b04 <__sfp_lock_release>
 8012bd8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012bdc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012be0:	6025      	str	r5, [r4, #0]
 8012be2:	61a5      	str	r5, [r4, #24]
 8012be4:	2208      	movs	r2, #8
 8012be6:	4629      	mov	r1, r5
 8012be8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012bec:	f7fd fabe 	bl	801016c <memset>
 8012bf0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012bf4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012bf8:	4620      	mov	r0, r4
 8012bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012bfc:	3468      	adds	r4, #104	; 0x68
 8012bfe:	e7d9      	b.n	8012bb4 <__sfp+0x1c>
 8012c00:	2104      	movs	r1, #4
 8012c02:	4638      	mov	r0, r7
 8012c04:	f7ff ff62 	bl	8012acc <__sfmoreglue>
 8012c08:	4604      	mov	r4, r0
 8012c0a:	6030      	str	r0, [r6, #0]
 8012c0c:	2800      	cmp	r0, #0
 8012c0e:	d1d5      	bne.n	8012bbc <__sfp+0x24>
 8012c10:	f7ff ff78 	bl	8012b04 <__sfp_lock_release>
 8012c14:	230c      	movs	r3, #12
 8012c16:	603b      	str	r3, [r7, #0]
 8012c18:	e7ee      	b.n	8012bf8 <__sfp+0x60>
 8012c1a:	bf00      	nop
 8012c1c:	080155b0 	.word	0x080155b0
 8012c20:	ffff0001 	.word	0xffff0001

08012c24 <_fwalk_reent>:
 8012c24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012c28:	4606      	mov	r6, r0
 8012c2a:	4688      	mov	r8, r1
 8012c2c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012c30:	2700      	movs	r7, #0
 8012c32:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012c36:	f1b9 0901 	subs.w	r9, r9, #1
 8012c3a:	d505      	bpl.n	8012c48 <_fwalk_reent+0x24>
 8012c3c:	6824      	ldr	r4, [r4, #0]
 8012c3e:	2c00      	cmp	r4, #0
 8012c40:	d1f7      	bne.n	8012c32 <_fwalk_reent+0xe>
 8012c42:	4638      	mov	r0, r7
 8012c44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012c48:	89ab      	ldrh	r3, [r5, #12]
 8012c4a:	2b01      	cmp	r3, #1
 8012c4c:	d907      	bls.n	8012c5e <_fwalk_reent+0x3a>
 8012c4e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012c52:	3301      	adds	r3, #1
 8012c54:	d003      	beq.n	8012c5e <_fwalk_reent+0x3a>
 8012c56:	4629      	mov	r1, r5
 8012c58:	4630      	mov	r0, r6
 8012c5a:	47c0      	blx	r8
 8012c5c:	4307      	orrs	r7, r0
 8012c5e:	3568      	adds	r5, #104	; 0x68
 8012c60:	e7e9      	b.n	8012c36 <_fwalk_reent+0x12>

08012c62 <__retarget_lock_init_recursive>:
 8012c62:	4770      	bx	lr

08012c64 <__retarget_lock_acquire_recursive>:
 8012c64:	4770      	bx	lr

08012c66 <__retarget_lock_release_recursive>:
 8012c66:	4770      	bx	lr

08012c68 <__swhatbuf_r>:
 8012c68:	b570      	push	{r4, r5, r6, lr}
 8012c6a:	460e      	mov	r6, r1
 8012c6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c70:	2900      	cmp	r1, #0
 8012c72:	b096      	sub	sp, #88	; 0x58
 8012c74:	4614      	mov	r4, r2
 8012c76:	461d      	mov	r5, r3
 8012c78:	da08      	bge.n	8012c8c <__swhatbuf_r+0x24>
 8012c7a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8012c7e:	2200      	movs	r2, #0
 8012c80:	602a      	str	r2, [r5, #0]
 8012c82:	061a      	lsls	r2, r3, #24
 8012c84:	d410      	bmi.n	8012ca8 <__swhatbuf_r+0x40>
 8012c86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012c8a:	e00e      	b.n	8012caa <__swhatbuf_r+0x42>
 8012c8c:	466a      	mov	r2, sp
 8012c8e:	f000 f903 	bl	8012e98 <_fstat_r>
 8012c92:	2800      	cmp	r0, #0
 8012c94:	dbf1      	blt.n	8012c7a <__swhatbuf_r+0x12>
 8012c96:	9a01      	ldr	r2, [sp, #4]
 8012c98:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012c9c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012ca0:	425a      	negs	r2, r3
 8012ca2:	415a      	adcs	r2, r3
 8012ca4:	602a      	str	r2, [r5, #0]
 8012ca6:	e7ee      	b.n	8012c86 <__swhatbuf_r+0x1e>
 8012ca8:	2340      	movs	r3, #64	; 0x40
 8012caa:	2000      	movs	r0, #0
 8012cac:	6023      	str	r3, [r4, #0]
 8012cae:	b016      	add	sp, #88	; 0x58
 8012cb0:	bd70      	pop	{r4, r5, r6, pc}
	...

08012cb4 <__smakebuf_r>:
 8012cb4:	898b      	ldrh	r3, [r1, #12]
 8012cb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012cb8:	079d      	lsls	r5, r3, #30
 8012cba:	4606      	mov	r6, r0
 8012cbc:	460c      	mov	r4, r1
 8012cbe:	d507      	bpl.n	8012cd0 <__smakebuf_r+0x1c>
 8012cc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012cc4:	6023      	str	r3, [r4, #0]
 8012cc6:	6123      	str	r3, [r4, #16]
 8012cc8:	2301      	movs	r3, #1
 8012cca:	6163      	str	r3, [r4, #20]
 8012ccc:	b002      	add	sp, #8
 8012cce:	bd70      	pop	{r4, r5, r6, pc}
 8012cd0:	ab01      	add	r3, sp, #4
 8012cd2:	466a      	mov	r2, sp
 8012cd4:	f7ff ffc8 	bl	8012c68 <__swhatbuf_r>
 8012cd8:	9900      	ldr	r1, [sp, #0]
 8012cda:	4605      	mov	r5, r0
 8012cdc:	4630      	mov	r0, r6
 8012cde:	f7ff f963 	bl	8011fa8 <_malloc_r>
 8012ce2:	b948      	cbnz	r0, 8012cf8 <__smakebuf_r+0x44>
 8012ce4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ce8:	059a      	lsls	r2, r3, #22
 8012cea:	d4ef      	bmi.n	8012ccc <__smakebuf_r+0x18>
 8012cec:	f023 0303 	bic.w	r3, r3, #3
 8012cf0:	f043 0302 	orr.w	r3, r3, #2
 8012cf4:	81a3      	strh	r3, [r4, #12]
 8012cf6:	e7e3      	b.n	8012cc0 <__smakebuf_r+0xc>
 8012cf8:	4b0d      	ldr	r3, [pc, #52]	; (8012d30 <__smakebuf_r+0x7c>)
 8012cfa:	62b3      	str	r3, [r6, #40]	; 0x28
 8012cfc:	89a3      	ldrh	r3, [r4, #12]
 8012cfe:	6020      	str	r0, [r4, #0]
 8012d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012d04:	81a3      	strh	r3, [r4, #12]
 8012d06:	9b00      	ldr	r3, [sp, #0]
 8012d08:	6163      	str	r3, [r4, #20]
 8012d0a:	9b01      	ldr	r3, [sp, #4]
 8012d0c:	6120      	str	r0, [r4, #16]
 8012d0e:	b15b      	cbz	r3, 8012d28 <__smakebuf_r+0x74>
 8012d10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012d14:	4630      	mov	r0, r6
 8012d16:	f000 f8d1 	bl	8012ebc <_isatty_r>
 8012d1a:	b128      	cbz	r0, 8012d28 <__smakebuf_r+0x74>
 8012d1c:	89a3      	ldrh	r3, [r4, #12]
 8012d1e:	f023 0303 	bic.w	r3, r3, #3
 8012d22:	f043 0301 	orr.w	r3, r3, #1
 8012d26:	81a3      	strh	r3, [r4, #12]
 8012d28:	89a0      	ldrh	r0, [r4, #12]
 8012d2a:	4305      	orrs	r5, r0
 8012d2c:	81a5      	strh	r5, [r4, #12]
 8012d2e:	e7cd      	b.n	8012ccc <__smakebuf_r+0x18>
 8012d30:	08012ac1 	.word	0x08012ac1

08012d34 <_malloc_usable_size_r>:
 8012d34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d38:	1f18      	subs	r0, r3, #4
 8012d3a:	2b00      	cmp	r3, #0
 8012d3c:	bfbc      	itt	lt
 8012d3e:	580b      	ldrlt	r3, [r1, r0]
 8012d40:	18c0      	addlt	r0, r0, r3
 8012d42:	4770      	bx	lr

08012d44 <_raise_r>:
 8012d44:	291f      	cmp	r1, #31
 8012d46:	b538      	push	{r3, r4, r5, lr}
 8012d48:	4604      	mov	r4, r0
 8012d4a:	460d      	mov	r5, r1
 8012d4c:	d904      	bls.n	8012d58 <_raise_r+0x14>
 8012d4e:	2316      	movs	r3, #22
 8012d50:	6003      	str	r3, [r0, #0]
 8012d52:	f04f 30ff 	mov.w	r0, #4294967295
 8012d56:	bd38      	pop	{r3, r4, r5, pc}
 8012d58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012d5a:	b112      	cbz	r2, 8012d62 <_raise_r+0x1e>
 8012d5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012d60:	b94b      	cbnz	r3, 8012d76 <_raise_r+0x32>
 8012d62:	4620      	mov	r0, r4
 8012d64:	f000 f830 	bl	8012dc8 <_getpid_r>
 8012d68:	462a      	mov	r2, r5
 8012d6a:	4601      	mov	r1, r0
 8012d6c:	4620      	mov	r0, r4
 8012d6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012d72:	f000 b817 	b.w	8012da4 <_kill_r>
 8012d76:	2b01      	cmp	r3, #1
 8012d78:	d00a      	beq.n	8012d90 <_raise_r+0x4c>
 8012d7a:	1c59      	adds	r1, r3, #1
 8012d7c:	d103      	bne.n	8012d86 <_raise_r+0x42>
 8012d7e:	2316      	movs	r3, #22
 8012d80:	6003      	str	r3, [r0, #0]
 8012d82:	2001      	movs	r0, #1
 8012d84:	e7e7      	b.n	8012d56 <_raise_r+0x12>
 8012d86:	2400      	movs	r4, #0
 8012d88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012d8c:	4628      	mov	r0, r5
 8012d8e:	4798      	blx	r3
 8012d90:	2000      	movs	r0, #0
 8012d92:	e7e0      	b.n	8012d56 <_raise_r+0x12>

08012d94 <raise>:
 8012d94:	4b02      	ldr	r3, [pc, #8]	; (8012da0 <raise+0xc>)
 8012d96:	4601      	mov	r1, r0
 8012d98:	6818      	ldr	r0, [r3, #0]
 8012d9a:	f7ff bfd3 	b.w	8012d44 <_raise_r>
 8012d9e:	bf00      	nop
 8012da0:	2000001c 	.word	0x2000001c

08012da4 <_kill_r>:
 8012da4:	b538      	push	{r3, r4, r5, lr}
 8012da6:	4d07      	ldr	r5, [pc, #28]	; (8012dc4 <_kill_r+0x20>)
 8012da8:	2300      	movs	r3, #0
 8012daa:	4604      	mov	r4, r0
 8012dac:	4608      	mov	r0, r1
 8012dae:	4611      	mov	r1, r2
 8012db0:	602b      	str	r3, [r5, #0]
 8012db2:	f7f1 fa67 	bl	8004284 <_kill>
 8012db6:	1c43      	adds	r3, r0, #1
 8012db8:	d102      	bne.n	8012dc0 <_kill_r+0x1c>
 8012dba:	682b      	ldr	r3, [r5, #0]
 8012dbc:	b103      	cbz	r3, 8012dc0 <_kill_r+0x1c>
 8012dbe:	6023      	str	r3, [r4, #0]
 8012dc0:	bd38      	pop	{r3, r4, r5, pc}
 8012dc2:	bf00      	nop
 8012dc4:	200068c0 	.word	0x200068c0

08012dc8 <_getpid_r>:
 8012dc8:	f7f1 ba54 	b.w	8004274 <_getpid>

08012dcc <__sread>:
 8012dcc:	b510      	push	{r4, lr}
 8012dce:	460c      	mov	r4, r1
 8012dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012dd4:	f000 f894 	bl	8012f00 <_read_r>
 8012dd8:	2800      	cmp	r0, #0
 8012dda:	bfab      	itete	ge
 8012ddc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012dde:	89a3      	ldrhlt	r3, [r4, #12]
 8012de0:	181b      	addge	r3, r3, r0
 8012de2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012de6:	bfac      	ite	ge
 8012de8:	6563      	strge	r3, [r4, #84]	; 0x54
 8012dea:	81a3      	strhlt	r3, [r4, #12]
 8012dec:	bd10      	pop	{r4, pc}

08012dee <__swrite>:
 8012dee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012df2:	461f      	mov	r7, r3
 8012df4:	898b      	ldrh	r3, [r1, #12]
 8012df6:	05db      	lsls	r3, r3, #23
 8012df8:	4605      	mov	r5, r0
 8012dfa:	460c      	mov	r4, r1
 8012dfc:	4616      	mov	r6, r2
 8012dfe:	d505      	bpl.n	8012e0c <__swrite+0x1e>
 8012e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e04:	2302      	movs	r3, #2
 8012e06:	2200      	movs	r2, #0
 8012e08:	f000 f868 	bl	8012edc <_lseek_r>
 8012e0c:	89a3      	ldrh	r3, [r4, #12]
 8012e0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012e12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012e16:	81a3      	strh	r3, [r4, #12]
 8012e18:	4632      	mov	r2, r6
 8012e1a:	463b      	mov	r3, r7
 8012e1c:	4628      	mov	r0, r5
 8012e1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012e22:	f000 b817 	b.w	8012e54 <_write_r>

08012e26 <__sseek>:
 8012e26:	b510      	push	{r4, lr}
 8012e28:	460c      	mov	r4, r1
 8012e2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e2e:	f000 f855 	bl	8012edc <_lseek_r>
 8012e32:	1c43      	adds	r3, r0, #1
 8012e34:	89a3      	ldrh	r3, [r4, #12]
 8012e36:	bf15      	itete	ne
 8012e38:	6560      	strne	r0, [r4, #84]	; 0x54
 8012e3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012e3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012e42:	81a3      	strheq	r3, [r4, #12]
 8012e44:	bf18      	it	ne
 8012e46:	81a3      	strhne	r3, [r4, #12]
 8012e48:	bd10      	pop	{r4, pc}

08012e4a <__sclose>:
 8012e4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012e4e:	f000 b813 	b.w	8012e78 <_close_r>
	...

08012e54 <_write_r>:
 8012e54:	b538      	push	{r3, r4, r5, lr}
 8012e56:	4d07      	ldr	r5, [pc, #28]	; (8012e74 <_write_r+0x20>)
 8012e58:	4604      	mov	r4, r0
 8012e5a:	4608      	mov	r0, r1
 8012e5c:	4611      	mov	r1, r2
 8012e5e:	2200      	movs	r2, #0
 8012e60:	602a      	str	r2, [r5, #0]
 8012e62:	461a      	mov	r2, r3
 8012e64:	f7f1 fa45 	bl	80042f2 <_write>
 8012e68:	1c43      	adds	r3, r0, #1
 8012e6a:	d102      	bne.n	8012e72 <_write_r+0x1e>
 8012e6c:	682b      	ldr	r3, [r5, #0]
 8012e6e:	b103      	cbz	r3, 8012e72 <_write_r+0x1e>
 8012e70:	6023      	str	r3, [r4, #0]
 8012e72:	bd38      	pop	{r3, r4, r5, pc}
 8012e74:	200068c0 	.word	0x200068c0

08012e78 <_close_r>:
 8012e78:	b538      	push	{r3, r4, r5, lr}
 8012e7a:	4d06      	ldr	r5, [pc, #24]	; (8012e94 <_close_r+0x1c>)
 8012e7c:	2300      	movs	r3, #0
 8012e7e:	4604      	mov	r4, r0
 8012e80:	4608      	mov	r0, r1
 8012e82:	602b      	str	r3, [r5, #0]
 8012e84:	f7f1 fa51 	bl	800432a <_close>
 8012e88:	1c43      	adds	r3, r0, #1
 8012e8a:	d102      	bne.n	8012e92 <_close_r+0x1a>
 8012e8c:	682b      	ldr	r3, [r5, #0]
 8012e8e:	b103      	cbz	r3, 8012e92 <_close_r+0x1a>
 8012e90:	6023      	str	r3, [r4, #0]
 8012e92:	bd38      	pop	{r3, r4, r5, pc}
 8012e94:	200068c0 	.word	0x200068c0

08012e98 <_fstat_r>:
 8012e98:	b538      	push	{r3, r4, r5, lr}
 8012e9a:	4d07      	ldr	r5, [pc, #28]	; (8012eb8 <_fstat_r+0x20>)
 8012e9c:	2300      	movs	r3, #0
 8012e9e:	4604      	mov	r4, r0
 8012ea0:	4608      	mov	r0, r1
 8012ea2:	4611      	mov	r1, r2
 8012ea4:	602b      	str	r3, [r5, #0]
 8012ea6:	f7f1 fa4c 	bl	8004342 <_fstat>
 8012eaa:	1c43      	adds	r3, r0, #1
 8012eac:	d102      	bne.n	8012eb4 <_fstat_r+0x1c>
 8012eae:	682b      	ldr	r3, [r5, #0]
 8012eb0:	b103      	cbz	r3, 8012eb4 <_fstat_r+0x1c>
 8012eb2:	6023      	str	r3, [r4, #0]
 8012eb4:	bd38      	pop	{r3, r4, r5, pc}
 8012eb6:	bf00      	nop
 8012eb8:	200068c0 	.word	0x200068c0

08012ebc <_isatty_r>:
 8012ebc:	b538      	push	{r3, r4, r5, lr}
 8012ebe:	4d06      	ldr	r5, [pc, #24]	; (8012ed8 <_isatty_r+0x1c>)
 8012ec0:	2300      	movs	r3, #0
 8012ec2:	4604      	mov	r4, r0
 8012ec4:	4608      	mov	r0, r1
 8012ec6:	602b      	str	r3, [r5, #0]
 8012ec8:	f7f1 fa4b 	bl	8004362 <_isatty>
 8012ecc:	1c43      	adds	r3, r0, #1
 8012ece:	d102      	bne.n	8012ed6 <_isatty_r+0x1a>
 8012ed0:	682b      	ldr	r3, [r5, #0]
 8012ed2:	b103      	cbz	r3, 8012ed6 <_isatty_r+0x1a>
 8012ed4:	6023      	str	r3, [r4, #0]
 8012ed6:	bd38      	pop	{r3, r4, r5, pc}
 8012ed8:	200068c0 	.word	0x200068c0

08012edc <_lseek_r>:
 8012edc:	b538      	push	{r3, r4, r5, lr}
 8012ede:	4d07      	ldr	r5, [pc, #28]	; (8012efc <_lseek_r+0x20>)
 8012ee0:	4604      	mov	r4, r0
 8012ee2:	4608      	mov	r0, r1
 8012ee4:	4611      	mov	r1, r2
 8012ee6:	2200      	movs	r2, #0
 8012ee8:	602a      	str	r2, [r5, #0]
 8012eea:	461a      	mov	r2, r3
 8012eec:	f7f1 fa44 	bl	8004378 <_lseek>
 8012ef0:	1c43      	adds	r3, r0, #1
 8012ef2:	d102      	bne.n	8012efa <_lseek_r+0x1e>
 8012ef4:	682b      	ldr	r3, [r5, #0]
 8012ef6:	b103      	cbz	r3, 8012efa <_lseek_r+0x1e>
 8012ef8:	6023      	str	r3, [r4, #0]
 8012efa:	bd38      	pop	{r3, r4, r5, pc}
 8012efc:	200068c0 	.word	0x200068c0

08012f00 <_read_r>:
 8012f00:	b538      	push	{r3, r4, r5, lr}
 8012f02:	4d07      	ldr	r5, [pc, #28]	; (8012f20 <_read_r+0x20>)
 8012f04:	4604      	mov	r4, r0
 8012f06:	4608      	mov	r0, r1
 8012f08:	4611      	mov	r1, r2
 8012f0a:	2200      	movs	r2, #0
 8012f0c:	602a      	str	r2, [r5, #0]
 8012f0e:	461a      	mov	r2, r3
 8012f10:	f7f1 f9d2 	bl	80042b8 <_read>
 8012f14:	1c43      	adds	r3, r0, #1
 8012f16:	d102      	bne.n	8012f1e <_read_r+0x1e>
 8012f18:	682b      	ldr	r3, [r5, #0]
 8012f1a:	b103      	cbz	r3, 8012f1e <_read_r+0x1e>
 8012f1c:	6023      	str	r3, [r4, #0]
 8012f1e:	bd38      	pop	{r3, r4, r5, pc}
 8012f20:	200068c0 	.word	0x200068c0

08012f24 <sinf>:
 8012f24:	ee10 3a10 	vmov	r3, s0
 8012f28:	b507      	push	{r0, r1, r2, lr}
 8012f2a:	4a1f      	ldr	r2, [pc, #124]	; (8012fa8 <sinf+0x84>)
 8012f2c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012f30:	4293      	cmp	r3, r2
 8012f32:	dc07      	bgt.n	8012f44 <sinf+0x20>
 8012f34:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8012fac <sinf+0x88>
 8012f38:	2000      	movs	r0, #0
 8012f3a:	b003      	add	sp, #12
 8012f3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012f40:	f001 bf78 	b.w	8014e34 <__kernel_sinf>
 8012f44:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8012f48:	db04      	blt.n	8012f54 <sinf+0x30>
 8012f4a:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012f4e:	b003      	add	sp, #12
 8012f50:	f85d fb04 	ldr.w	pc, [sp], #4
 8012f54:	4668      	mov	r0, sp
 8012f56:	f001 fb57 	bl	8014608 <__ieee754_rem_pio2f>
 8012f5a:	f000 0003 	and.w	r0, r0, #3
 8012f5e:	2801      	cmp	r0, #1
 8012f60:	d00a      	beq.n	8012f78 <sinf+0x54>
 8012f62:	2802      	cmp	r0, #2
 8012f64:	d00f      	beq.n	8012f86 <sinf+0x62>
 8012f66:	b9c0      	cbnz	r0, 8012f9a <sinf+0x76>
 8012f68:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f6c:	ed9d 0a00 	vldr	s0, [sp]
 8012f70:	2001      	movs	r0, #1
 8012f72:	f001 ff5f 	bl	8014e34 <__kernel_sinf>
 8012f76:	e7ea      	b.n	8012f4e <sinf+0x2a>
 8012f78:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f7c:	ed9d 0a00 	vldr	s0, [sp]
 8012f80:	f001 fc82 	bl	8014888 <__kernel_cosf>
 8012f84:	e7e3      	b.n	8012f4e <sinf+0x2a>
 8012f86:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f8a:	ed9d 0a00 	vldr	s0, [sp]
 8012f8e:	2001      	movs	r0, #1
 8012f90:	f001 ff50 	bl	8014e34 <__kernel_sinf>
 8012f94:	eeb1 0a40 	vneg.f32	s0, s0
 8012f98:	e7d9      	b.n	8012f4e <sinf+0x2a>
 8012f9a:	eddd 0a01 	vldr	s1, [sp, #4]
 8012f9e:	ed9d 0a00 	vldr	s0, [sp]
 8012fa2:	f001 fc71 	bl	8014888 <__kernel_cosf>
 8012fa6:	e7f5      	b.n	8012f94 <sinf+0x70>
 8012fa8:	3f490fd8 	.word	0x3f490fd8
 8012fac:	00000000 	.word	0x00000000

08012fb0 <pow>:
 8012fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fb2:	ed2d 8b02 	vpush	{d8}
 8012fb6:	eeb0 8a40 	vmov.f32	s16, s0
 8012fba:	eef0 8a60 	vmov.f32	s17, s1
 8012fbe:	ec55 4b11 	vmov	r4, r5, d1
 8012fc2:	f000 f8ed 	bl	80131a0 <__ieee754_pow>
 8012fc6:	4622      	mov	r2, r4
 8012fc8:	462b      	mov	r3, r5
 8012fca:	4620      	mov	r0, r4
 8012fcc:	4629      	mov	r1, r5
 8012fce:	ec57 6b10 	vmov	r6, r7, d0
 8012fd2:	f7ed fdab 	bl	8000b2c <__aeabi_dcmpun>
 8012fd6:	2800      	cmp	r0, #0
 8012fd8:	d13b      	bne.n	8013052 <pow+0xa2>
 8012fda:	ec51 0b18 	vmov	r0, r1, d8
 8012fde:	2200      	movs	r2, #0
 8012fe0:	2300      	movs	r3, #0
 8012fe2:	f7ed fd71 	bl	8000ac8 <__aeabi_dcmpeq>
 8012fe6:	b1b8      	cbz	r0, 8013018 <pow+0x68>
 8012fe8:	2200      	movs	r2, #0
 8012fea:	2300      	movs	r3, #0
 8012fec:	4620      	mov	r0, r4
 8012fee:	4629      	mov	r1, r5
 8012ff0:	f7ed fd6a 	bl	8000ac8 <__aeabi_dcmpeq>
 8012ff4:	2800      	cmp	r0, #0
 8012ff6:	d146      	bne.n	8013086 <pow+0xd6>
 8012ff8:	ec45 4b10 	vmov	d0, r4, r5
 8012ffc:	f001 ffbd 	bl	8014f7a <finite>
 8013000:	b338      	cbz	r0, 8013052 <pow+0xa2>
 8013002:	2200      	movs	r2, #0
 8013004:	2300      	movs	r3, #0
 8013006:	4620      	mov	r0, r4
 8013008:	4629      	mov	r1, r5
 801300a:	f7ed fd67 	bl	8000adc <__aeabi_dcmplt>
 801300e:	b300      	cbz	r0, 8013052 <pow+0xa2>
 8013010:	f7fd f874 	bl	80100fc <__errno>
 8013014:	2322      	movs	r3, #34	; 0x22
 8013016:	e01b      	b.n	8013050 <pow+0xa0>
 8013018:	ec47 6b10 	vmov	d0, r6, r7
 801301c:	f001 ffad 	bl	8014f7a <finite>
 8013020:	b9e0      	cbnz	r0, 801305c <pow+0xac>
 8013022:	eeb0 0a48 	vmov.f32	s0, s16
 8013026:	eef0 0a68 	vmov.f32	s1, s17
 801302a:	f001 ffa6 	bl	8014f7a <finite>
 801302e:	b1a8      	cbz	r0, 801305c <pow+0xac>
 8013030:	ec45 4b10 	vmov	d0, r4, r5
 8013034:	f001 ffa1 	bl	8014f7a <finite>
 8013038:	b180      	cbz	r0, 801305c <pow+0xac>
 801303a:	4632      	mov	r2, r6
 801303c:	463b      	mov	r3, r7
 801303e:	4630      	mov	r0, r6
 8013040:	4639      	mov	r1, r7
 8013042:	f7ed fd73 	bl	8000b2c <__aeabi_dcmpun>
 8013046:	2800      	cmp	r0, #0
 8013048:	d0e2      	beq.n	8013010 <pow+0x60>
 801304a:	f7fd f857 	bl	80100fc <__errno>
 801304e:	2321      	movs	r3, #33	; 0x21
 8013050:	6003      	str	r3, [r0, #0]
 8013052:	ecbd 8b02 	vpop	{d8}
 8013056:	ec47 6b10 	vmov	d0, r6, r7
 801305a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801305c:	2200      	movs	r2, #0
 801305e:	2300      	movs	r3, #0
 8013060:	4630      	mov	r0, r6
 8013062:	4639      	mov	r1, r7
 8013064:	f7ed fd30 	bl	8000ac8 <__aeabi_dcmpeq>
 8013068:	2800      	cmp	r0, #0
 801306a:	d0f2      	beq.n	8013052 <pow+0xa2>
 801306c:	eeb0 0a48 	vmov.f32	s0, s16
 8013070:	eef0 0a68 	vmov.f32	s1, s17
 8013074:	f001 ff81 	bl	8014f7a <finite>
 8013078:	2800      	cmp	r0, #0
 801307a:	d0ea      	beq.n	8013052 <pow+0xa2>
 801307c:	ec45 4b10 	vmov	d0, r4, r5
 8013080:	f001 ff7b 	bl	8014f7a <finite>
 8013084:	e7c3      	b.n	801300e <pow+0x5e>
 8013086:	4f01      	ldr	r7, [pc, #4]	; (801308c <pow+0xdc>)
 8013088:	2600      	movs	r6, #0
 801308a:	e7e2      	b.n	8013052 <pow+0xa2>
 801308c:	3ff00000 	.word	0x3ff00000

08013090 <asinf>:
 8013090:	b508      	push	{r3, lr}
 8013092:	ed2d 8b02 	vpush	{d8}
 8013096:	eeb0 8a40 	vmov.f32	s16, s0
 801309a:	f000 fe61 	bl	8013d60 <__ieee754_asinf>
 801309e:	eeb4 8a48 	vcmp.f32	s16, s16
 80130a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130a6:	eef0 8a40 	vmov.f32	s17, s0
 80130aa:	d615      	bvs.n	80130d8 <asinf+0x48>
 80130ac:	eeb0 0a48 	vmov.f32	s0, s16
 80130b0:	f002 f8c8 	bl	8015244 <fabsf>
 80130b4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80130b8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80130bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130c0:	dd0a      	ble.n	80130d8 <asinf+0x48>
 80130c2:	f7fd f81b 	bl	80100fc <__errno>
 80130c6:	ecbd 8b02 	vpop	{d8}
 80130ca:	2321      	movs	r3, #33	; 0x21
 80130cc:	6003      	str	r3, [r0, #0]
 80130ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80130d2:	4804      	ldr	r0, [pc, #16]	; (80130e4 <asinf+0x54>)
 80130d4:	f002 b90c 	b.w	80152f0 <nanf>
 80130d8:	eeb0 0a68 	vmov.f32	s0, s17
 80130dc:	ecbd 8b02 	vpop	{d8}
 80130e0:	bd08      	pop	{r3, pc}
 80130e2:	bf00      	nop
 80130e4:	08015820 	.word	0x08015820

080130e8 <atan2f>:
 80130e8:	f000 bf20 	b.w	8013f2c <__ieee754_atan2f>

080130ec <powf>:
 80130ec:	b508      	push	{r3, lr}
 80130ee:	ed2d 8b04 	vpush	{d8-d9}
 80130f2:	eeb0 8a60 	vmov.f32	s16, s1
 80130f6:	eeb0 9a40 	vmov.f32	s18, s0
 80130fa:	f000 ffb7 	bl	801406c <__ieee754_powf>
 80130fe:	eeb4 8a48 	vcmp.f32	s16, s16
 8013102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013106:	eef0 8a40 	vmov.f32	s17, s0
 801310a:	d63e      	bvs.n	801318a <powf+0x9e>
 801310c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8013110:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013114:	d112      	bne.n	801313c <powf+0x50>
 8013116:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801311a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801311e:	d039      	beq.n	8013194 <powf+0xa8>
 8013120:	eeb0 0a48 	vmov.f32	s0, s16
 8013124:	f002 f895 	bl	8015252 <finitef>
 8013128:	b378      	cbz	r0, 801318a <powf+0x9e>
 801312a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801312e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013132:	d52a      	bpl.n	801318a <powf+0x9e>
 8013134:	f7fc ffe2 	bl	80100fc <__errno>
 8013138:	2322      	movs	r3, #34	; 0x22
 801313a:	e014      	b.n	8013166 <powf+0x7a>
 801313c:	f002 f889 	bl	8015252 <finitef>
 8013140:	b998      	cbnz	r0, 801316a <powf+0x7e>
 8013142:	eeb0 0a49 	vmov.f32	s0, s18
 8013146:	f002 f884 	bl	8015252 <finitef>
 801314a:	b170      	cbz	r0, 801316a <powf+0x7e>
 801314c:	eeb0 0a48 	vmov.f32	s0, s16
 8013150:	f002 f87f 	bl	8015252 <finitef>
 8013154:	b148      	cbz	r0, 801316a <powf+0x7e>
 8013156:	eef4 8a68 	vcmp.f32	s17, s17
 801315a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801315e:	d7e9      	bvc.n	8013134 <powf+0x48>
 8013160:	f7fc ffcc 	bl	80100fc <__errno>
 8013164:	2321      	movs	r3, #33	; 0x21
 8013166:	6003      	str	r3, [r0, #0]
 8013168:	e00f      	b.n	801318a <powf+0x9e>
 801316a:	eef5 8a40 	vcmp.f32	s17, #0.0
 801316e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013172:	d10a      	bne.n	801318a <powf+0x9e>
 8013174:	eeb0 0a49 	vmov.f32	s0, s18
 8013178:	f002 f86b 	bl	8015252 <finitef>
 801317c:	b128      	cbz	r0, 801318a <powf+0x9e>
 801317e:	eeb0 0a48 	vmov.f32	s0, s16
 8013182:	f002 f866 	bl	8015252 <finitef>
 8013186:	2800      	cmp	r0, #0
 8013188:	d1d4      	bne.n	8013134 <powf+0x48>
 801318a:	eeb0 0a68 	vmov.f32	s0, s17
 801318e:	ecbd 8b04 	vpop	{d8-d9}
 8013192:	bd08      	pop	{r3, pc}
 8013194:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8013198:	e7f7      	b.n	801318a <powf+0x9e>
 801319a:	0000      	movs	r0, r0
 801319c:	0000      	movs	r0, r0
	...

080131a0 <__ieee754_pow>:
 80131a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131a4:	ed2d 8b06 	vpush	{d8-d10}
 80131a8:	b089      	sub	sp, #36	; 0x24
 80131aa:	ed8d 1b00 	vstr	d1, [sp]
 80131ae:	e9dd 2900 	ldrd	r2, r9, [sp]
 80131b2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80131b6:	ea58 0102 	orrs.w	r1, r8, r2
 80131ba:	ec57 6b10 	vmov	r6, r7, d0
 80131be:	d115      	bne.n	80131ec <__ieee754_pow+0x4c>
 80131c0:	19b3      	adds	r3, r6, r6
 80131c2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80131c6:	4152      	adcs	r2, r2
 80131c8:	4299      	cmp	r1, r3
 80131ca:	4b89      	ldr	r3, [pc, #548]	; (80133f0 <__ieee754_pow+0x250>)
 80131cc:	4193      	sbcs	r3, r2
 80131ce:	f080 84d2 	bcs.w	8013b76 <__ieee754_pow+0x9d6>
 80131d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80131d6:	4630      	mov	r0, r6
 80131d8:	4639      	mov	r1, r7
 80131da:	f7ed f857 	bl	800028c <__adddf3>
 80131de:	ec41 0b10 	vmov	d0, r0, r1
 80131e2:	b009      	add	sp, #36	; 0x24
 80131e4:	ecbd 8b06 	vpop	{d8-d10}
 80131e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131ec:	4b81      	ldr	r3, [pc, #516]	; (80133f4 <__ieee754_pow+0x254>)
 80131ee:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80131f2:	429c      	cmp	r4, r3
 80131f4:	ee10 aa10 	vmov	sl, s0
 80131f8:	463d      	mov	r5, r7
 80131fa:	dc06      	bgt.n	801320a <__ieee754_pow+0x6a>
 80131fc:	d101      	bne.n	8013202 <__ieee754_pow+0x62>
 80131fe:	2e00      	cmp	r6, #0
 8013200:	d1e7      	bne.n	80131d2 <__ieee754_pow+0x32>
 8013202:	4598      	cmp	r8, r3
 8013204:	dc01      	bgt.n	801320a <__ieee754_pow+0x6a>
 8013206:	d10f      	bne.n	8013228 <__ieee754_pow+0x88>
 8013208:	b172      	cbz	r2, 8013228 <__ieee754_pow+0x88>
 801320a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 801320e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8013212:	ea55 050a 	orrs.w	r5, r5, sl
 8013216:	d1dc      	bne.n	80131d2 <__ieee754_pow+0x32>
 8013218:	e9dd 3200 	ldrd	r3, r2, [sp]
 801321c:	18db      	adds	r3, r3, r3
 801321e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8013222:	4152      	adcs	r2, r2
 8013224:	429d      	cmp	r5, r3
 8013226:	e7d0      	b.n	80131ca <__ieee754_pow+0x2a>
 8013228:	2d00      	cmp	r5, #0
 801322a:	da3b      	bge.n	80132a4 <__ieee754_pow+0x104>
 801322c:	4b72      	ldr	r3, [pc, #456]	; (80133f8 <__ieee754_pow+0x258>)
 801322e:	4598      	cmp	r8, r3
 8013230:	dc51      	bgt.n	80132d6 <__ieee754_pow+0x136>
 8013232:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8013236:	4598      	cmp	r8, r3
 8013238:	f340 84ac 	ble.w	8013b94 <__ieee754_pow+0x9f4>
 801323c:	ea4f 5328 	mov.w	r3, r8, asr #20
 8013240:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8013244:	2b14      	cmp	r3, #20
 8013246:	dd0f      	ble.n	8013268 <__ieee754_pow+0xc8>
 8013248:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801324c:	fa22 f103 	lsr.w	r1, r2, r3
 8013250:	fa01 f303 	lsl.w	r3, r1, r3
 8013254:	4293      	cmp	r3, r2
 8013256:	f040 849d 	bne.w	8013b94 <__ieee754_pow+0x9f4>
 801325a:	f001 0101 	and.w	r1, r1, #1
 801325e:	f1c1 0302 	rsb	r3, r1, #2
 8013262:	9304      	str	r3, [sp, #16]
 8013264:	b182      	cbz	r2, 8013288 <__ieee754_pow+0xe8>
 8013266:	e05f      	b.n	8013328 <__ieee754_pow+0x188>
 8013268:	2a00      	cmp	r2, #0
 801326a:	d15b      	bne.n	8013324 <__ieee754_pow+0x184>
 801326c:	f1c3 0314 	rsb	r3, r3, #20
 8013270:	fa48 f103 	asr.w	r1, r8, r3
 8013274:	fa01 f303 	lsl.w	r3, r1, r3
 8013278:	4543      	cmp	r3, r8
 801327a:	f040 8488 	bne.w	8013b8e <__ieee754_pow+0x9ee>
 801327e:	f001 0101 	and.w	r1, r1, #1
 8013282:	f1c1 0302 	rsb	r3, r1, #2
 8013286:	9304      	str	r3, [sp, #16]
 8013288:	4b5c      	ldr	r3, [pc, #368]	; (80133fc <__ieee754_pow+0x25c>)
 801328a:	4598      	cmp	r8, r3
 801328c:	d132      	bne.n	80132f4 <__ieee754_pow+0x154>
 801328e:	f1b9 0f00 	cmp.w	r9, #0
 8013292:	f280 8478 	bge.w	8013b86 <__ieee754_pow+0x9e6>
 8013296:	4959      	ldr	r1, [pc, #356]	; (80133fc <__ieee754_pow+0x25c>)
 8013298:	4632      	mov	r2, r6
 801329a:	463b      	mov	r3, r7
 801329c:	2000      	movs	r0, #0
 801329e:	f7ed fad5 	bl	800084c <__aeabi_ddiv>
 80132a2:	e79c      	b.n	80131de <__ieee754_pow+0x3e>
 80132a4:	2300      	movs	r3, #0
 80132a6:	9304      	str	r3, [sp, #16]
 80132a8:	2a00      	cmp	r2, #0
 80132aa:	d13d      	bne.n	8013328 <__ieee754_pow+0x188>
 80132ac:	4b51      	ldr	r3, [pc, #324]	; (80133f4 <__ieee754_pow+0x254>)
 80132ae:	4598      	cmp	r8, r3
 80132b0:	d1ea      	bne.n	8013288 <__ieee754_pow+0xe8>
 80132b2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80132b6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80132ba:	ea53 030a 	orrs.w	r3, r3, sl
 80132be:	f000 845a 	beq.w	8013b76 <__ieee754_pow+0x9d6>
 80132c2:	4b4f      	ldr	r3, [pc, #316]	; (8013400 <__ieee754_pow+0x260>)
 80132c4:	429c      	cmp	r4, r3
 80132c6:	dd08      	ble.n	80132da <__ieee754_pow+0x13a>
 80132c8:	f1b9 0f00 	cmp.w	r9, #0
 80132cc:	f2c0 8457 	blt.w	8013b7e <__ieee754_pow+0x9de>
 80132d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80132d4:	e783      	b.n	80131de <__ieee754_pow+0x3e>
 80132d6:	2302      	movs	r3, #2
 80132d8:	e7e5      	b.n	80132a6 <__ieee754_pow+0x106>
 80132da:	f1b9 0f00 	cmp.w	r9, #0
 80132de:	f04f 0000 	mov.w	r0, #0
 80132e2:	f04f 0100 	mov.w	r1, #0
 80132e6:	f6bf af7a 	bge.w	80131de <__ieee754_pow+0x3e>
 80132ea:	e9dd 0300 	ldrd	r0, r3, [sp]
 80132ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80132f2:	e774      	b.n	80131de <__ieee754_pow+0x3e>
 80132f4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80132f8:	d106      	bne.n	8013308 <__ieee754_pow+0x168>
 80132fa:	4632      	mov	r2, r6
 80132fc:	463b      	mov	r3, r7
 80132fe:	4630      	mov	r0, r6
 8013300:	4639      	mov	r1, r7
 8013302:	f7ed f979 	bl	80005f8 <__aeabi_dmul>
 8013306:	e76a      	b.n	80131de <__ieee754_pow+0x3e>
 8013308:	4b3e      	ldr	r3, [pc, #248]	; (8013404 <__ieee754_pow+0x264>)
 801330a:	4599      	cmp	r9, r3
 801330c:	d10c      	bne.n	8013328 <__ieee754_pow+0x188>
 801330e:	2d00      	cmp	r5, #0
 8013310:	db0a      	blt.n	8013328 <__ieee754_pow+0x188>
 8013312:	ec47 6b10 	vmov	d0, r6, r7
 8013316:	b009      	add	sp, #36	; 0x24
 8013318:	ecbd 8b06 	vpop	{d8-d10}
 801331c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013320:	f000 bc6c 	b.w	8013bfc <__ieee754_sqrt>
 8013324:	2300      	movs	r3, #0
 8013326:	9304      	str	r3, [sp, #16]
 8013328:	ec47 6b10 	vmov	d0, r6, r7
 801332c:	f001 fe1c 	bl	8014f68 <fabs>
 8013330:	ec51 0b10 	vmov	r0, r1, d0
 8013334:	f1ba 0f00 	cmp.w	sl, #0
 8013338:	d129      	bne.n	801338e <__ieee754_pow+0x1ee>
 801333a:	b124      	cbz	r4, 8013346 <__ieee754_pow+0x1a6>
 801333c:	4b2f      	ldr	r3, [pc, #188]	; (80133fc <__ieee754_pow+0x25c>)
 801333e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8013342:	429a      	cmp	r2, r3
 8013344:	d123      	bne.n	801338e <__ieee754_pow+0x1ee>
 8013346:	f1b9 0f00 	cmp.w	r9, #0
 801334a:	da05      	bge.n	8013358 <__ieee754_pow+0x1b8>
 801334c:	4602      	mov	r2, r0
 801334e:	460b      	mov	r3, r1
 8013350:	2000      	movs	r0, #0
 8013352:	492a      	ldr	r1, [pc, #168]	; (80133fc <__ieee754_pow+0x25c>)
 8013354:	f7ed fa7a 	bl	800084c <__aeabi_ddiv>
 8013358:	2d00      	cmp	r5, #0
 801335a:	f6bf af40 	bge.w	80131de <__ieee754_pow+0x3e>
 801335e:	9b04      	ldr	r3, [sp, #16]
 8013360:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8013364:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8013368:	4323      	orrs	r3, r4
 801336a:	d108      	bne.n	801337e <__ieee754_pow+0x1de>
 801336c:	4602      	mov	r2, r0
 801336e:	460b      	mov	r3, r1
 8013370:	4610      	mov	r0, r2
 8013372:	4619      	mov	r1, r3
 8013374:	f7ec ff88 	bl	8000288 <__aeabi_dsub>
 8013378:	4602      	mov	r2, r0
 801337a:	460b      	mov	r3, r1
 801337c:	e78f      	b.n	801329e <__ieee754_pow+0xfe>
 801337e:	9b04      	ldr	r3, [sp, #16]
 8013380:	2b01      	cmp	r3, #1
 8013382:	f47f af2c 	bne.w	80131de <__ieee754_pow+0x3e>
 8013386:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801338a:	4619      	mov	r1, r3
 801338c:	e727      	b.n	80131de <__ieee754_pow+0x3e>
 801338e:	0feb      	lsrs	r3, r5, #31
 8013390:	3b01      	subs	r3, #1
 8013392:	9306      	str	r3, [sp, #24]
 8013394:	9a06      	ldr	r2, [sp, #24]
 8013396:	9b04      	ldr	r3, [sp, #16]
 8013398:	4313      	orrs	r3, r2
 801339a:	d102      	bne.n	80133a2 <__ieee754_pow+0x202>
 801339c:	4632      	mov	r2, r6
 801339e:	463b      	mov	r3, r7
 80133a0:	e7e6      	b.n	8013370 <__ieee754_pow+0x1d0>
 80133a2:	4b19      	ldr	r3, [pc, #100]	; (8013408 <__ieee754_pow+0x268>)
 80133a4:	4598      	cmp	r8, r3
 80133a6:	f340 80fb 	ble.w	80135a0 <__ieee754_pow+0x400>
 80133aa:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80133ae:	4598      	cmp	r8, r3
 80133b0:	4b13      	ldr	r3, [pc, #76]	; (8013400 <__ieee754_pow+0x260>)
 80133b2:	dd0c      	ble.n	80133ce <__ieee754_pow+0x22e>
 80133b4:	429c      	cmp	r4, r3
 80133b6:	dc0f      	bgt.n	80133d8 <__ieee754_pow+0x238>
 80133b8:	f1b9 0f00 	cmp.w	r9, #0
 80133bc:	da0f      	bge.n	80133de <__ieee754_pow+0x23e>
 80133be:	2000      	movs	r0, #0
 80133c0:	b009      	add	sp, #36	; 0x24
 80133c2:	ecbd 8b06 	vpop	{d8-d10}
 80133c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133ca:	f001 bda2 	b.w	8014f12 <__math_oflow>
 80133ce:	429c      	cmp	r4, r3
 80133d0:	dbf2      	blt.n	80133b8 <__ieee754_pow+0x218>
 80133d2:	4b0a      	ldr	r3, [pc, #40]	; (80133fc <__ieee754_pow+0x25c>)
 80133d4:	429c      	cmp	r4, r3
 80133d6:	dd19      	ble.n	801340c <__ieee754_pow+0x26c>
 80133d8:	f1b9 0f00 	cmp.w	r9, #0
 80133dc:	dcef      	bgt.n	80133be <__ieee754_pow+0x21e>
 80133de:	2000      	movs	r0, #0
 80133e0:	b009      	add	sp, #36	; 0x24
 80133e2:	ecbd 8b06 	vpop	{d8-d10}
 80133e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133ea:	f001 bd89 	b.w	8014f00 <__math_uflow>
 80133ee:	bf00      	nop
 80133f0:	fff00000 	.word	0xfff00000
 80133f4:	7ff00000 	.word	0x7ff00000
 80133f8:	433fffff 	.word	0x433fffff
 80133fc:	3ff00000 	.word	0x3ff00000
 8013400:	3fefffff 	.word	0x3fefffff
 8013404:	3fe00000 	.word	0x3fe00000
 8013408:	41e00000 	.word	0x41e00000
 801340c:	4b60      	ldr	r3, [pc, #384]	; (8013590 <__ieee754_pow+0x3f0>)
 801340e:	2200      	movs	r2, #0
 8013410:	f7ec ff3a 	bl	8000288 <__aeabi_dsub>
 8013414:	a354      	add	r3, pc, #336	; (adr r3, 8013568 <__ieee754_pow+0x3c8>)
 8013416:	e9d3 2300 	ldrd	r2, r3, [r3]
 801341a:	4604      	mov	r4, r0
 801341c:	460d      	mov	r5, r1
 801341e:	f7ed f8eb 	bl	80005f8 <__aeabi_dmul>
 8013422:	a353      	add	r3, pc, #332	; (adr r3, 8013570 <__ieee754_pow+0x3d0>)
 8013424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013428:	4606      	mov	r6, r0
 801342a:	460f      	mov	r7, r1
 801342c:	4620      	mov	r0, r4
 801342e:	4629      	mov	r1, r5
 8013430:	f7ed f8e2 	bl	80005f8 <__aeabi_dmul>
 8013434:	4b57      	ldr	r3, [pc, #348]	; (8013594 <__ieee754_pow+0x3f4>)
 8013436:	4682      	mov	sl, r0
 8013438:	468b      	mov	fp, r1
 801343a:	2200      	movs	r2, #0
 801343c:	4620      	mov	r0, r4
 801343e:	4629      	mov	r1, r5
 8013440:	f7ed f8da 	bl	80005f8 <__aeabi_dmul>
 8013444:	4602      	mov	r2, r0
 8013446:	460b      	mov	r3, r1
 8013448:	a14b      	add	r1, pc, #300	; (adr r1, 8013578 <__ieee754_pow+0x3d8>)
 801344a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801344e:	f7ec ff1b 	bl	8000288 <__aeabi_dsub>
 8013452:	4622      	mov	r2, r4
 8013454:	462b      	mov	r3, r5
 8013456:	f7ed f8cf 	bl	80005f8 <__aeabi_dmul>
 801345a:	4602      	mov	r2, r0
 801345c:	460b      	mov	r3, r1
 801345e:	2000      	movs	r0, #0
 8013460:	494d      	ldr	r1, [pc, #308]	; (8013598 <__ieee754_pow+0x3f8>)
 8013462:	f7ec ff11 	bl	8000288 <__aeabi_dsub>
 8013466:	4622      	mov	r2, r4
 8013468:	4680      	mov	r8, r0
 801346a:	4689      	mov	r9, r1
 801346c:	462b      	mov	r3, r5
 801346e:	4620      	mov	r0, r4
 8013470:	4629      	mov	r1, r5
 8013472:	f7ed f8c1 	bl	80005f8 <__aeabi_dmul>
 8013476:	4602      	mov	r2, r0
 8013478:	460b      	mov	r3, r1
 801347a:	4640      	mov	r0, r8
 801347c:	4649      	mov	r1, r9
 801347e:	f7ed f8bb 	bl	80005f8 <__aeabi_dmul>
 8013482:	a33f      	add	r3, pc, #252	; (adr r3, 8013580 <__ieee754_pow+0x3e0>)
 8013484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013488:	f7ed f8b6 	bl	80005f8 <__aeabi_dmul>
 801348c:	4602      	mov	r2, r0
 801348e:	460b      	mov	r3, r1
 8013490:	4650      	mov	r0, sl
 8013492:	4659      	mov	r1, fp
 8013494:	f7ec fef8 	bl	8000288 <__aeabi_dsub>
 8013498:	4602      	mov	r2, r0
 801349a:	460b      	mov	r3, r1
 801349c:	4680      	mov	r8, r0
 801349e:	4689      	mov	r9, r1
 80134a0:	4630      	mov	r0, r6
 80134a2:	4639      	mov	r1, r7
 80134a4:	f7ec fef2 	bl	800028c <__adddf3>
 80134a8:	2000      	movs	r0, #0
 80134aa:	4632      	mov	r2, r6
 80134ac:	463b      	mov	r3, r7
 80134ae:	4604      	mov	r4, r0
 80134b0:	460d      	mov	r5, r1
 80134b2:	f7ec fee9 	bl	8000288 <__aeabi_dsub>
 80134b6:	4602      	mov	r2, r0
 80134b8:	460b      	mov	r3, r1
 80134ba:	4640      	mov	r0, r8
 80134bc:	4649      	mov	r1, r9
 80134be:	f7ec fee3 	bl	8000288 <__aeabi_dsub>
 80134c2:	9b04      	ldr	r3, [sp, #16]
 80134c4:	9a06      	ldr	r2, [sp, #24]
 80134c6:	3b01      	subs	r3, #1
 80134c8:	4313      	orrs	r3, r2
 80134ca:	4682      	mov	sl, r0
 80134cc:	468b      	mov	fp, r1
 80134ce:	f040 81e7 	bne.w	80138a0 <__ieee754_pow+0x700>
 80134d2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8013588 <__ieee754_pow+0x3e8>
 80134d6:	eeb0 8a47 	vmov.f32	s16, s14
 80134da:	eef0 8a67 	vmov.f32	s17, s15
 80134de:	e9dd 6700 	ldrd	r6, r7, [sp]
 80134e2:	2600      	movs	r6, #0
 80134e4:	4632      	mov	r2, r6
 80134e6:	463b      	mov	r3, r7
 80134e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80134ec:	f7ec fecc 	bl	8000288 <__aeabi_dsub>
 80134f0:	4622      	mov	r2, r4
 80134f2:	462b      	mov	r3, r5
 80134f4:	f7ed f880 	bl	80005f8 <__aeabi_dmul>
 80134f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80134fc:	4680      	mov	r8, r0
 80134fe:	4689      	mov	r9, r1
 8013500:	4650      	mov	r0, sl
 8013502:	4659      	mov	r1, fp
 8013504:	f7ed f878 	bl	80005f8 <__aeabi_dmul>
 8013508:	4602      	mov	r2, r0
 801350a:	460b      	mov	r3, r1
 801350c:	4640      	mov	r0, r8
 801350e:	4649      	mov	r1, r9
 8013510:	f7ec febc 	bl	800028c <__adddf3>
 8013514:	4632      	mov	r2, r6
 8013516:	463b      	mov	r3, r7
 8013518:	4680      	mov	r8, r0
 801351a:	4689      	mov	r9, r1
 801351c:	4620      	mov	r0, r4
 801351e:	4629      	mov	r1, r5
 8013520:	f7ed f86a 	bl	80005f8 <__aeabi_dmul>
 8013524:	460b      	mov	r3, r1
 8013526:	4604      	mov	r4, r0
 8013528:	460d      	mov	r5, r1
 801352a:	4602      	mov	r2, r0
 801352c:	4649      	mov	r1, r9
 801352e:	4640      	mov	r0, r8
 8013530:	f7ec feac 	bl	800028c <__adddf3>
 8013534:	4b19      	ldr	r3, [pc, #100]	; (801359c <__ieee754_pow+0x3fc>)
 8013536:	4299      	cmp	r1, r3
 8013538:	ec45 4b19 	vmov	d9, r4, r5
 801353c:	4606      	mov	r6, r0
 801353e:	460f      	mov	r7, r1
 8013540:	468b      	mov	fp, r1
 8013542:	f340 82f1 	ble.w	8013b28 <__ieee754_pow+0x988>
 8013546:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801354a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801354e:	4303      	orrs	r3, r0
 8013550:	f000 81e4 	beq.w	801391c <__ieee754_pow+0x77c>
 8013554:	ec51 0b18 	vmov	r0, r1, d8
 8013558:	2200      	movs	r2, #0
 801355a:	2300      	movs	r3, #0
 801355c:	f7ed fabe 	bl	8000adc <__aeabi_dcmplt>
 8013560:	3800      	subs	r0, #0
 8013562:	bf18      	it	ne
 8013564:	2001      	movne	r0, #1
 8013566:	e72b      	b.n	80133c0 <__ieee754_pow+0x220>
 8013568:	60000000 	.word	0x60000000
 801356c:	3ff71547 	.word	0x3ff71547
 8013570:	f85ddf44 	.word	0xf85ddf44
 8013574:	3e54ae0b 	.word	0x3e54ae0b
 8013578:	55555555 	.word	0x55555555
 801357c:	3fd55555 	.word	0x3fd55555
 8013580:	652b82fe 	.word	0x652b82fe
 8013584:	3ff71547 	.word	0x3ff71547
 8013588:	00000000 	.word	0x00000000
 801358c:	bff00000 	.word	0xbff00000
 8013590:	3ff00000 	.word	0x3ff00000
 8013594:	3fd00000 	.word	0x3fd00000
 8013598:	3fe00000 	.word	0x3fe00000
 801359c:	408fffff 	.word	0x408fffff
 80135a0:	4bd5      	ldr	r3, [pc, #852]	; (80138f8 <__ieee754_pow+0x758>)
 80135a2:	402b      	ands	r3, r5
 80135a4:	2200      	movs	r2, #0
 80135a6:	b92b      	cbnz	r3, 80135b4 <__ieee754_pow+0x414>
 80135a8:	4bd4      	ldr	r3, [pc, #848]	; (80138fc <__ieee754_pow+0x75c>)
 80135aa:	f7ed f825 	bl	80005f8 <__aeabi_dmul>
 80135ae:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80135b2:	460c      	mov	r4, r1
 80135b4:	1523      	asrs	r3, r4, #20
 80135b6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80135ba:	4413      	add	r3, r2
 80135bc:	9305      	str	r3, [sp, #20]
 80135be:	4bd0      	ldr	r3, [pc, #832]	; (8013900 <__ieee754_pow+0x760>)
 80135c0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80135c4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80135c8:	429c      	cmp	r4, r3
 80135ca:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80135ce:	dd08      	ble.n	80135e2 <__ieee754_pow+0x442>
 80135d0:	4bcc      	ldr	r3, [pc, #816]	; (8013904 <__ieee754_pow+0x764>)
 80135d2:	429c      	cmp	r4, r3
 80135d4:	f340 8162 	ble.w	801389c <__ieee754_pow+0x6fc>
 80135d8:	9b05      	ldr	r3, [sp, #20]
 80135da:	3301      	adds	r3, #1
 80135dc:	9305      	str	r3, [sp, #20]
 80135de:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80135e2:	2400      	movs	r4, #0
 80135e4:	00e3      	lsls	r3, r4, #3
 80135e6:	9307      	str	r3, [sp, #28]
 80135e8:	4bc7      	ldr	r3, [pc, #796]	; (8013908 <__ieee754_pow+0x768>)
 80135ea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80135ee:	ed93 7b00 	vldr	d7, [r3]
 80135f2:	4629      	mov	r1, r5
 80135f4:	ec53 2b17 	vmov	r2, r3, d7
 80135f8:	eeb0 9a47 	vmov.f32	s18, s14
 80135fc:	eef0 9a67 	vmov.f32	s19, s15
 8013600:	4682      	mov	sl, r0
 8013602:	f7ec fe41 	bl	8000288 <__aeabi_dsub>
 8013606:	4652      	mov	r2, sl
 8013608:	4606      	mov	r6, r0
 801360a:	460f      	mov	r7, r1
 801360c:	462b      	mov	r3, r5
 801360e:	ec51 0b19 	vmov	r0, r1, d9
 8013612:	f7ec fe3b 	bl	800028c <__adddf3>
 8013616:	4602      	mov	r2, r0
 8013618:	460b      	mov	r3, r1
 801361a:	2000      	movs	r0, #0
 801361c:	49bb      	ldr	r1, [pc, #748]	; (801390c <__ieee754_pow+0x76c>)
 801361e:	f7ed f915 	bl	800084c <__aeabi_ddiv>
 8013622:	ec41 0b1a 	vmov	d10, r0, r1
 8013626:	4602      	mov	r2, r0
 8013628:	460b      	mov	r3, r1
 801362a:	4630      	mov	r0, r6
 801362c:	4639      	mov	r1, r7
 801362e:	f7ec ffe3 	bl	80005f8 <__aeabi_dmul>
 8013632:	2300      	movs	r3, #0
 8013634:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013638:	9302      	str	r3, [sp, #8]
 801363a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801363e:	46ab      	mov	fp, r5
 8013640:	106d      	asrs	r5, r5, #1
 8013642:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8013646:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801364a:	ec41 0b18 	vmov	d8, r0, r1
 801364e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8013652:	2200      	movs	r2, #0
 8013654:	4640      	mov	r0, r8
 8013656:	4649      	mov	r1, r9
 8013658:	4614      	mov	r4, r2
 801365a:	461d      	mov	r5, r3
 801365c:	f7ec ffcc 	bl	80005f8 <__aeabi_dmul>
 8013660:	4602      	mov	r2, r0
 8013662:	460b      	mov	r3, r1
 8013664:	4630      	mov	r0, r6
 8013666:	4639      	mov	r1, r7
 8013668:	f7ec fe0e 	bl	8000288 <__aeabi_dsub>
 801366c:	ec53 2b19 	vmov	r2, r3, d9
 8013670:	4606      	mov	r6, r0
 8013672:	460f      	mov	r7, r1
 8013674:	4620      	mov	r0, r4
 8013676:	4629      	mov	r1, r5
 8013678:	f7ec fe06 	bl	8000288 <__aeabi_dsub>
 801367c:	4602      	mov	r2, r0
 801367e:	460b      	mov	r3, r1
 8013680:	4650      	mov	r0, sl
 8013682:	4659      	mov	r1, fp
 8013684:	f7ec fe00 	bl	8000288 <__aeabi_dsub>
 8013688:	4642      	mov	r2, r8
 801368a:	464b      	mov	r3, r9
 801368c:	f7ec ffb4 	bl	80005f8 <__aeabi_dmul>
 8013690:	4602      	mov	r2, r0
 8013692:	460b      	mov	r3, r1
 8013694:	4630      	mov	r0, r6
 8013696:	4639      	mov	r1, r7
 8013698:	f7ec fdf6 	bl	8000288 <__aeabi_dsub>
 801369c:	ec53 2b1a 	vmov	r2, r3, d10
 80136a0:	f7ec ffaa 	bl	80005f8 <__aeabi_dmul>
 80136a4:	ec53 2b18 	vmov	r2, r3, d8
 80136a8:	ec41 0b19 	vmov	d9, r0, r1
 80136ac:	ec51 0b18 	vmov	r0, r1, d8
 80136b0:	f7ec ffa2 	bl	80005f8 <__aeabi_dmul>
 80136b4:	a37c      	add	r3, pc, #496	; (adr r3, 80138a8 <__ieee754_pow+0x708>)
 80136b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136ba:	4604      	mov	r4, r0
 80136bc:	460d      	mov	r5, r1
 80136be:	f7ec ff9b 	bl	80005f8 <__aeabi_dmul>
 80136c2:	a37b      	add	r3, pc, #492	; (adr r3, 80138b0 <__ieee754_pow+0x710>)
 80136c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136c8:	f7ec fde0 	bl	800028c <__adddf3>
 80136cc:	4622      	mov	r2, r4
 80136ce:	462b      	mov	r3, r5
 80136d0:	f7ec ff92 	bl	80005f8 <__aeabi_dmul>
 80136d4:	a378      	add	r3, pc, #480	; (adr r3, 80138b8 <__ieee754_pow+0x718>)
 80136d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136da:	f7ec fdd7 	bl	800028c <__adddf3>
 80136de:	4622      	mov	r2, r4
 80136e0:	462b      	mov	r3, r5
 80136e2:	f7ec ff89 	bl	80005f8 <__aeabi_dmul>
 80136e6:	a376      	add	r3, pc, #472	; (adr r3, 80138c0 <__ieee754_pow+0x720>)
 80136e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136ec:	f7ec fdce 	bl	800028c <__adddf3>
 80136f0:	4622      	mov	r2, r4
 80136f2:	462b      	mov	r3, r5
 80136f4:	f7ec ff80 	bl	80005f8 <__aeabi_dmul>
 80136f8:	a373      	add	r3, pc, #460	; (adr r3, 80138c8 <__ieee754_pow+0x728>)
 80136fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136fe:	f7ec fdc5 	bl	800028c <__adddf3>
 8013702:	4622      	mov	r2, r4
 8013704:	462b      	mov	r3, r5
 8013706:	f7ec ff77 	bl	80005f8 <__aeabi_dmul>
 801370a:	a371      	add	r3, pc, #452	; (adr r3, 80138d0 <__ieee754_pow+0x730>)
 801370c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013710:	f7ec fdbc 	bl	800028c <__adddf3>
 8013714:	4622      	mov	r2, r4
 8013716:	4606      	mov	r6, r0
 8013718:	460f      	mov	r7, r1
 801371a:	462b      	mov	r3, r5
 801371c:	4620      	mov	r0, r4
 801371e:	4629      	mov	r1, r5
 8013720:	f7ec ff6a 	bl	80005f8 <__aeabi_dmul>
 8013724:	4602      	mov	r2, r0
 8013726:	460b      	mov	r3, r1
 8013728:	4630      	mov	r0, r6
 801372a:	4639      	mov	r1, r7
 801372c:	f7ec ff64 	bl	80005f8 <__aeabi_dmul>
 8013730:	4642      	mov	r2, r8
 8013732:	4604      	mov	r4, r0
 8013734:	460d      	mov	r5, r1
 8013736:	464b      	mov	r3, r9
 8013738:	ec51 0b18 	vmov	r0, r1, d8
 801373c:	f7ec fda6 	bl	800028c <__adddf3>
 8013740:	ec53 2b19 	vmov	r2, r3, d9
 8013744:	f7ec ff58 	bl	80005f8 <__aeabi_dmul>
 8013748:	4622      	mov	r2, r4
 801374a:	462b      	mov	r3, r5
 801374c:	f7ec fd9e 	bl	800028c <__adddf3>
 8013750:	4642      	mov	r2, r8
 8013752:	4682      	mov	sl, r0
 8013754:	468b      	mov	fp, r1
 8013756:	464b      	mov	r3, r9
 8013758:	4640      	mov	r0, r8
 801375a:	4649      	mov	r1, r9
 801375c:	f7ec ff4c 	bl	80005f8 <__aeabi_dmul>
 8013760:	4b6b      	ldr	r3, [pc, #428]	; (8013910 <__ieee754_pow+0x770>)
 8013762:	2200      	movs	r2, #0
 8013764:	4606      	mov	r6, r0
 8013766:	460f      	mov	r7, r1
 8013768:	f7ec fd90 	bl	800028c <__adddf3>
 801376c:	4652      	mov	r2, sl
 801376e:	465b      	mov	r3, fp
 8013770:	f7ec fd8c 	bl	800028c <__adddf3>
 8013774:	2000      	movs	r0, #0
 8013776:	4604      	mov	r4, r0
 8013778:	460d      	mov	r5, r1
 801377a:	4602      	mov	r2, r0
 801377c:	460b      	mov	r3, r1
 801377e:	4640      	mov	r0, r8
 8013780:	4649      	mov	r1, r9
 8013782:	f7ec ff39 	bl	80005f8 <__aeabi_dmul>
 8013786:	4b62      	ldr	r3, [pc, #392]	; (8013910 <__ieee754_pow+0x770>)
 8013788:	4680      	mov	r8, r0
 801378a:	4689      	mov	r9, r1
 801378c:	2200      	movs	r2, #0
 801378e:	4620      	mov	r0, r4
 8013790:	4629      	mov	r1, r5
 8013792:	f7ec fd79 	bl	8000288 <__aeabi_dsub>
 8013796:	4632      	mov	r2, r6
 8013798:	463b      	mov	r3, r7
 801379a:	f7ec fd75 	bl	8000288 <__aeabi_dsub>
 801379e:	4602      	mov	r2, r0
 80137a0:	460b      	mov	r3, r1
 80137a2:	4650      	mov	r0, sl
 80137a4:	4659      	mov	r1, fp
 80137a6:	f7ec fd6f 	bl	8000288 <__aeabi_dsub>
 80137aa:	ec53 2b18 	vmov	r2, r3, d8
 80137ae:	f7ec ff23 	bl	80005f8 <__aeabi_dmul>
 80137b2:	4622      	mov	r2, r4
 80137b4:	4606      	mov	r6, r0
 80137b6:	460f      	mov	r7, r1
 80137b8:	462b      	mov	r3, r5
 80137ba:	ec51 0b19 	vmov	r0, r1, d9
 80137be:	f7ec ff1b 	bl	80005f8 <__aeabi_dmul>
 80137c2:	4602      	mov	r2, r0
 80137c4:	460b      	mov	r3, r1
 80137c6:	4630      	mov	r0, r6
 80137c8:	4639      	mov	r1, r7
 80137ca:	f7ec fd5f 	bl	800028c <__adddf3>
 80137ce:	4606      	mov	r6, r0
 80137d0:	460f      	mov	r7, r1
 80137d2:	4602      	mov	r2, r0
 80137d4:	460b      	mov	r3, r1
 80137d6:	4640      	mov	r0, r8
 80137d8:	4649      	mov	r1, r9
 80137da:	f7ec fd57 	bl	800028c <__adddf3>
 80137de:	a33e      	add	r3, pc, #248	; (adr r3, 80138d8 <__ieee754_pow+0x738>)
 80137e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137e4:	2000      	movs	r0, #0
 80137e6:	4604      	mov	r4, r0
 80137e8:	460d      	mov	r5, r1
 80137ea:	f7ec ff05 	bl	80005f8 <__aeabi_dmul>
 80137ee:	4642      	mov	r2, r8
 80137f0:	ec41 0b18 	vmov	d8, r0, r1
 80137f4:	464b      	mov	r3, r9
 80137f6:	4620      	mov	r0, r4
 80137f8:	4629      	mov	r1, r5
 80137fa:	f7ec fd45 	bl	8000288 <__aeabi_dsub>
 80137fe:	4602      	mov	r2, r0
 8013800:	460b      	mov	r3, r1
 8013802:	4630      	mov	r0, r6
 8013804:	4639      	mov	r1, r7
 8013806:	f7ec fd3f 	bl	8000288 <__aeabi_dsub>
 801380a:	a335      	add	r3, pc, #212	; (adr r3, 80138e0 <__ieee754_pow+0x740>)
 801380c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013810:	f7ec fef2 	bl	80005f8 <__aeabi_dmul>
 8013814:	a334      	add	r3, pc, #208	; (adr r3, 80138e8 <__ieee754_pow+0x748>)
 8013816:	e9d3 2300 	ldrd	r2, r3, [r3]
 801381a:	4606      	mov	r6, r0
 801381c:	460f      	mov	r7, r1
 801381e:	4620      	mov	r0, r4
 8013820:	4629      	mov	r1, r5
 8013822:	f7ec fee9 	bl	80005f8 <__aeabi_dmul>
 8013826:	4602      	mov	r2, r0
 8013828:	460b      	mov	r3, r1
 801382a:	4630      	mov	r0, r6
 801382c:	4639      	mov	r1, r7
 801382e:	f7ec fd2d 	bl	800028c <__adddf3>
 8013832:	9a07      	ldr	r2, [sp, #28]
 8013834:	4b37      	ldr	r3, [pc, #220]	; (8013914 <__ieee754_pow+0x774>)
 8013836:	4413      	add	r3, r2
 8013838:	e9d3 2300 	ldrd	r2, r3, [r3]
 801383c:	f7ec fd26 	bl	800028c <__adddf3>
 8013840:	4682      	mov	sl, r0
 8013842:	9805      	ldr	r0, [sp, #20]
 8013844:	468b      	mov	fp, r1
 8013846:	f7ec fe6d 	bl	8000524 <__aeabi_i2d>
 801384a:	9a07      	ldr	r2, [sp, #28]
 801384c:	4b32      	ldr	r3, [pc, #200]	; (8013918 <__ieee754_pow+0x778>)
 801384e:	4413      	add	r3, r2
 8013850:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013854:	4606      	mov	r6, r0
 8013856:	460f      	mov	r7, r1
 8013858:	4652      	mov	r2, sl
 801385a:	465b      	mov	r3, fp
 801385c:	ec51 0b18 	vmov	r0, r1, d8
 8013860:	f7ec fd14 	bl	800028c <__adddf3>
 8013864:	4642      	mov	r2, r8
 8013866:	464b      	mov	r3, r9
 8013868:	f7ec fd10 	bl	800028c <__adddf3>
 801386c:	4632      	mov	r2, r6
 801386e:	463b      	mov	r3, r7
 8013870:	f7ec fd0c 	bl	800028c <__adddf3>
 8013874:	2000      	movs	r0, #0
 8013876:	4632      	mov	r2, r6
 8013878:	463b      	mov	r3, r7
 801387a:	4604      	mov	r4, r0
 801387c:	460d      	mov	r5, r1
 801387e:	f7ec fd03 	bl	8000288 <__aeabi_dsub>
 8013882:	4642      	mov	r2, r8
 8013884:	464b      	mov	r3, r9
 8013886:	f7ec fcff 	bl	8000288 <__aeabi_dsub>
 801388a:	ec53 2b18 	vmov	r2, r3, d8
 801388e:	f7ec fcfb 	bl	8000288 <__aeabi_dsub>
 8013892:	4602      	mov	r2, r0
 8013894:	460b      	mov	r3, r1
 8013896:	4650      	mov	r0, sl
 8013898:	4659      	mov	r1, fp
 801389a:	e610      	b.n	80134be <__ieee754_pow+0x31e>
 801389c:	2401      	movs	r4, #1
 801389e:	e6a1      	b.n	80135e4 <__ieee754_pow+0x444>
 80138a0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80138f0 <__ieee754_pow+0x750>
 80138a4:	e617      	b.n	80134d6 <__ieee754_pow+0x336>
 80138a6:	bf00      	nop
 80138a8:	4a454eef 	.word	0x4a454eef
 80138ac:	3fca7e28 	.word	0x3fca7e28
 80138b0:	93c9db65 	.word	0x93c9db65
 80138b4:	3fcd864a 	.word	0x3fcd864a
 80138b8:	a91d4101 	.word	0xa91d4101
 80138bc:	3fd17460 	.word	0x3fd17460
 80138c0:	518f264d 	.word	0x518f264d
 80138c4:	3fd55555 	.word	0x3fd55555
 80138c8:	db6fabff 	.word	0xdb6fabff
 80138cc:	3fdb6db6 	.word	0x3fdb6db6
 80138d0:	33333303 	.word	0x33333303
 80138d4:	3fe33333 	.word	0x3fe33333
 80138d8:	e0000000 	.word	0xe0000000
 80138dc:	3feec709 	.word	0x3feec709
 80138e0:	dc3a03fd 	.word	0xdc3a03fd
 80138e4:	3feec709 	.word	0x3feec709
 80138e8:	145b01f5 	.word	0x145b01f5
 80138ec:	be3e2fe0 	.word	0xbe3e2fe0
 80138f0:	00000000 	.word	0x00000000
 80138f4:	3ff00000 	.word	0x3ff00000
 80138f8:	7ff00000 	.word	0x7ff00000
 80138fc:	43400000 	.word	0x43400000
 8013900:	0003988e 	.word	0x0003988e
 8013904:	000bb679 	.word	0x000bb679
 8013908:	08015990 	.word	0x08015990
 801390c:	3ff00000 	.word	0x3ff00000
 8013910:	40080000 	.word	0x40080000
 8013914:	080159b0 	.word	0x080159b0
 8013918:	080159a0 	.word	0x080159a0
 801391c:	a3b5      	add	r3, pc, #724	; (adr r3, 8013bf4 <__ieee754_pow+0xa54>)
 801391e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013922:	4640      	mov	r0, r8
 8013924:	4649      	mov	r1, r9
 8013926:	f7ec fcb1 	bl	800028c <__adddf3>
 801392a:	4622      	mov	r2, r4
 801392c:	ec41 0b1a 	vmov	d10, r0, r1
 8013930:	462b      	mov	r3, r5
 8013932:	4630      	mov	r0, r6
 8013934:	4639      	mov	r1, r7
 8013936:	f7ec fca7 	bl	8000288 <__aeabi_dsub>
 801393a:	4602      	mov	r2, r0
 801393c:	460b      	mov	r3, r1
 801393e:	ec51 0b1a 	vmov	r0, r1, d10
 8013942:	f7ed f8e9 	bl	8000b18 <__aeabi_dcmpgt>
 8013946:	2800      	cmp	r0, #0
 8013948:	f47f ae04 	bne.w	8013554 <__ieee754_pow+0x3b4>
 801394c:	4aa4      	ldr	r2, [pc, #656]	; (8013be0 <__ieee754_pow+0xa40>)
 801394e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013952:	4293      	cmp	r3, r2
 8013954:	f340 8108 	ble.w	8013b68 <__ieee754_pow+0x9c8>
 8013958:	151b      	asrs	r3, r3, #20
 801395a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801395e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8013962:	fa4a f303 	asr.w	r3, sl, r3
 8013966:	445b      	add	r3, fp
 8013968:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801396c:	4e9d      	ldr	r6, [pc, #628]	; (8013be4 <__ieee754_pow+0xa44>)
 801396e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8013972:	4116      	asrs	r6, r2
 8013974:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8013978:	2000      	movs	r0, #0
 801397a:	ea23 0106 	bic.w	r1, r3, r6
 801397e:	f1c2 0214 	rsb	r2, r2, #20
 8013982:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8013986:	fa4a fa02 	asr.w	sl, sl, r2
 801398a:	f1bb 0f00 	cmp.w	fp, #0
 801398e:	4602      	mov	r2, r0
 8013990:	460b      	mov	r3, r1
 8013992:	4620      	mov	r0, r4
 8013994:	4629      	mov	r1, r5
 8013996:	bfb8      	it	lt
 8013998:	f1ca 0a00 	rsblt	sl, sl, #0
 801399c:	f7ec fc74 	bl	8000288 <__aeabi_dsub>
 80139a0:	ec41 0b19 	vmov	d9, r0, r1
 80139a4:	4642      	mov	r2, r8
 80139a6:	464b      	mov	r3, r9
 80139a8:	ec51 0b19 	vmov	r0, r1, d9
 80139ac:	f7ec fc6e 	bl	800028c <__adddf3>
 80139b0:	a37b      	add	r3, pc, #492	; (adr r3, 8013ba0 <__ieee754_pow+0xa00>)
 80139b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139b6:	2000      	movs	r0, #0
 80139b8:	4604      	mov	r4, r0
 80139ba:	460d      	mov	r5, r1
 80139bc:	f7ec fe1c 	bl	80005f8 <__aeabi_dmul>
 80139c0:	ec53 2b19 	vmov	r2, r3, d9
 80139c4:	4606      	mov	r6, r0
 80139c6:	460f      	mov	r7, r1
 80139c8:	4620      	mov	r0, r4
 80139ca:	4629      	mov	r1, r5
 80139cc:	f7ec fc5c 	bl	8000288 <__aeabi_dsub>
 80139d0:	4602      	mov	r2, r0
 80139d2:	460b      	mov	r3, r1
 80139d4:	4640      	mov	r0, r8
 80139d6:	4649      	mov	r1, r9
 80139d8:	f7ec fc56 	bl	8000288 <__aeabi_dsub>
 80139dc:	a372      	add	r3, pc, #456	; (adr r3, 8013ba8 <__ieee754_pow+0xa08>)
 80139de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139e2:	f7ec fe09 	bl	80005f8 <__aeabi_dmul>
 80139e6:	a372      	add	r3, pc, #456	; (adr r3, 8013bb0 <__ieee754_pow+0xa10>)
 80139e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80139ec:	4680      	mov	r8, r0
 80139ee:	4689      	mov	r9, r1
 80139f0:	4620      	mov	r0, r4
 80139f2:	4629      	mov	r1, r5
 80139f4:	f7ec fe00 	bl	80005f8 <__aeabi_dmul>
 80139f8:	4602      	mov	r2, r0
 80139fa:	460b      	mov	r3, r1
 80139fc:	4640      	mov	r0, r8
 80139fe:	4649      	mov	r1, r9
 8013a00:	f7ec fc44 	bl	800028c <__adddf3>
 8013a04:	4604      	mov	r4, r0
 8013a06:	460d      	mov	r5, r1
 8013a08:	4602      	mov	r2, r0
 8013a0a:	460b      	mov	r3, r1
 8013a0c:	4630      	mov	r0, r6
 8013a0e:	4639      	mov	r1, r7
 8013a10:	f7ec fc3c 	bl	800028c <__adddf3>
 8013a14:	4632      	mov	r2, r6
 8013a16:	463b      	mov	r3, r7
 8013a18:	4680      	mov	r8, r0
 8013a1a:	4689      	mov	r9, r1
 8013a1c:	f7ec fc34 	bl	8000288 <__aeabi_dsub>
 8013a20:	4602      	mov	r2, r0
 8013a22:	460b      	mov	r3, r1
 8013a24:	4620      	mov	r0, r4
 8013a26:	4629      	mov	r1, r5
 8013a28:	f7ec fc2e 	bl	8000288 <__aeabi_dsub>
 8013a2c:	4642      	mov	r2, r8
 8013a2e:	4606      	mov	r6, r0
 8013a30:	460f      	mov	r7, r1
 8013a32:	464b      	mov	r3, r9
 8013a34:	4640      	mov	r0, r8
 8013a36:	4649      	mov	r1, r9
 8013a38:	f7ec fdde 	bl	80005f8 <__aeabi_dmul>
 8013a3c:	a35e      	add	r3, pc, #376	; (adr r3, 8013bb8 <__ieee754_pow+0xa18>)
 8013a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a42:	4604      	mov	r4, r0
 8013a44:	460d      	mov	r5, r1
 8013a46:	f7ec fdd7 	bl	80005f8 <__aeabi_dmul>
 8013a4a:	a35d      	add	r3, pc, #372	; (adr r3, 8013bc0 <__ieee754_pow+0xa20>)
 8013a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a50:	f7ec fc1a 	bl	8000288 <__aeabi_dsub>
 8013a54:	4622      	mov	r2, r4
 8013a56:	462b      	mov	r3, r5
 8013a58:	f7ec fdce 	bl	80005f8 <__aeabi_dmul>
 8013a5c:	a35a      	add	r3, pc, #360	; (adr r3, 8013bc8 <__ieee754_pow+0xa28>)
 8013a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a62:	f7ec fc13 	bl	800028c <__adddf3>
 8013a66:	4622      	mov	r2, r4
 8013a68:	462b      	mov	r3, r5
 8013a6a:	f7ec fdc5 	bl	80005f8 <__aeabi_dmul>
 8013a6e:	a358      	add	r3, pc, #352	; (adr r3, 8013bd0 <__ieee754_pow+0xa30>)
 8013a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a74:	f7ec fc08 	bl	8000288 <__aeabi_dsub>
 8013a78:	4622      	mov	r2, r4
 8013a7a:	462b      	mov	r3, r5
 8013a7c:	f7ec fdbc 	bl	80005f8 <__aeabi_dmul>
 8013a80:	a355      	add	r3, pc, #340	; (adr r3, 8013bd8 <__ieee754_pow+0xa38>)
 8013a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013a86:	f7ec fc01 	bl	800028c <__adddf3>
 8013a8a:	4622      	mov	r2, r4
 8013a8c:	462b      	mov	r3, r5
 8013a8e:	f7ec fdb3 	bl	80005f8 <__aeabi_dmul>
 8013a92:	4602      	mov	r2, r0
 8013a94:	460b      	mov	r3, r1
 8013a96:	4640      	mov	r0, r8
 8013a98:	4649      	mov	r1, r9
 8013a9a:	f7ec fbf5 	bl	8000288 <__aeabi_dsub>
 8013a9e:	4604      	mov	r4, r0
 8013aa0:	460d      	mov	r5, r1
 8013aa2:	4602      	mov	r2, r0
 8013aa4:	460b      	mov	r3, r1
 8013aa6:	4640      	mov	r0, r8
 8013aa8:	4649      	mov	r1, r9
 8013aaa:	f7ec fda5 	bl	80005f8 <__aeabi_dmul>
 8013aae:	2200      	movs	r2, #0
 8013ab0:	ec41 0b19 	vmov	d9, r0, r1
 8013ab4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013ab8:	4620      	mov	r0, r4
 8013aba:	4629      	mov	r1, r5
 8013abc:	f7ec fbe4 	bl	8000288 <__aeabi_dsub>
 8013ac0:	4602      	mov	r2, r0
 8013ac2:	460b      	mov	r3, r1
 8013ac4:	ec51 0b19 	vmov	r0, r1, d9
 8013ac8:	f7ec fec0 	bl	800084c <__aeabi_ddiv>
 8013acc:	4632      	mov	r2, r6
 8013ace:	4604      	mov	r4, r0
 8013ad0:	460d      	mov	r5, r1
 8013ad2:	463b      	mov	r3, r7
 8013ad4:	4640      	mov	r0, r8
 8013ad6:	4649      	mov	r1, r9
 8013ad8:	f7ec fd8e 	bl	80005f8 <__aeabi_dmul>
 8013adc:	4632      	mov	r2, r6
 8013ade:	463b      	mov	r3, r7
 8013ae0:	f7ec fbd4 	bl	800028c <__adddf3>
 8013ae4:	4602      	mov	r2, r0
 8013ae6:	460b      	mov	r3, r1
 8013ae8:	4620      	mov	r0, r4
 8013aea:	4629      	mov	r1, r5
 8013aec:	f7ec fbcc 	bl	8000288 <__aeabi_dsub>
 8013af0:	4642      	mov	r2, r8
 8013af2:	464b      	mov	r3, r9
 8013af4:	f7ec fbc8 	bl	8000288 <__aeabi_dsub>
 8013af8:	460b      	mov	r3, r1
 8013afa:	4602      	mov	r2, r0
 8013afc:	493a      	ldr	r1, [pc, #232]	; (8013be8 <__ieee754_pow+0xa48>)
 8013afe:	2000      	movs	r0, #0
 8013b00:	f7ec fbc2 	bl	8000288 <__aeabi_dsub>
 8013b04:	ec41 0b10 	vmov	d0, r0, r1
 8013b08:	ee10 3a90 	vmov	r3, s1
 8013b0c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8013b10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8013b14:	da2b      	bge.n	8013b6e <__ieee754_pow+0x9ce>
 8013b16:	4650      	mov	r0, sl
 8013b18:	f001 fa3a 	bl	8014f90 <scalbn>
 8013b1c:	ec51 0b10 	vmov	r0, r1, d0
 8013b20:	ec53 2b18 	vmov	r2, r3, d8
 8013b24:	f7ff bbed 	b.w	8013302 <__ieee754_pow+0x162>
 8013b28:	4b30      	ldr	r3, [pc, #192]	; (8013bec <__ieee754_pow+0xa4c>)
 8013b2a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8013b2e:	429e      	cmp	r6, r3
 8013b30:	f77f af0c 	ble.w	801394c <__ieee754_pow+0x7ac>
 8013b34:	4b2e      	ldr	r3, [pc, #184]	; (8013bf0 <__ieee754_pow+0xa50>)
 8013b36:	440b      	add	r3, r1
 8013b38:	4303      	orrs	r3, r0
 8013b3a:	d009      	beq.n	8013b50 <__ieee754_pow+0x9b0>
 8013b3c:	ec51 0b18 	vmov	r0, r1, d8
 8013b40:	2200      	movs	r2, #0
 8013b42:	2300      	movs	r3, #0
 8013b44:	f7ec ffca 	bl	8000adc <__aeabi_dcmplt>
 8013b48:	3800      	subs	r0, #0
 8013b4a:	bf18      	it	ne
 8013b4c:	2001      	movne	r0, #1
 8013b4e:	e447      	b.n	80133e0 <__ieee754_pow+0x240>
 8013b50:	4622      	mov	r2, r4
 8013b52:	462b      	mov	r3, r5
 8013b54:	f7ec fb98 	bl	8000288 <__aeabi_dsub>
 8013b58:	4642      	mov	r2, r8
 8013b5a:	464b      	mov	r3, r9
 8013b5c:	f7ec ffd2 	bl	8000b04 <__aeabi_dcmpge>
 8013b60:	2800      	cmp	r0, #0
 8013b62:	f43f aef3 	beq.w	801394c <__ieee754_pow+0x7ac>
 8013b66:	e7e9      	b.n	8013b3c <__ieee754_pow+0x99c>
 8013b68:	f04f 0a00 	mov.w	sl, #0
 8013b6c:	e71a      	b.n	80139a4 <__ieee754_pow+0x804>
 8013b6e:	ec51 0b10 	vmov	r0, r1, d0
 8013b72:	4619      	mov	r1, r3
 8013b74:	e7d4      	b.n	8013b20 <__ieee754_pow+0x980>
 8013b76:	491c      	ldr	r1, [pc, #112]	; (8013be8 <__ieee754_pow+0xa48>)
 8013b78:	2000      	movs	r0, #0
 8013b7a:	f7ff bb30 	b.w	80131de <__ieee754_pow+0x3e>
 8013b7e:	2000      	movs	r0, #0
 8013b80:	2100      	movs	r1, #0
 8013b82:	f7ff bb2c 	b.w	80131de <__ieee754_pow+0x3e>
 8013b86:	4630      	mov	r0, r6
 8013b88:	4639      	mov	r1, r7
 8013b8a:	f7ff bb28 	b.w	80131de <__ieee754_pow+0x3e>
 8013b8e:	9204      	str	r2, [sp, #16]
 8013b90:	f7ff bb7a 	b.w	8013288 <__ieee754_pow+0xe8>
 8013b94:	2300      	movs	r3, #0
 8013b96:	f7ff bb64 	b.w	8013262 <__ieee754_pow+0xc2>
 8013b9a:	bf00      	nop
 8013b9c:	f3af 8000 	nop.w
 8013ba0:	00000000 	.word	0x00000000
 8013ba4:	3fe62e43 	.word	0x3fe62e43
 8013ba8:	fefa39ef 	.word	0xfefa39ef
 8013bac:	3fe62e42 	.word	0x3fe62e42
 8013bb0:	0ca86c39 	.word	0x0ca86c39
 8013bb4:	be205c61 	.word	0xbe205c61
 8013bb8:	72bea4d0 	.word	0x72bea4d0
 8013bbc:	3e663769 	.word	0x3e663769
 8013bc0:	c5d26bf1 	.word	0xc5d26bf1
 8013bc4:	3ebbbd41 	.word	0x3ebbbd41
 8013bc8:	af25de2c 	.word	0xaf25de2c
 8013bcc:	3f11566a 	.word	0x3f11566a
 8013bd0:	16bebd93 	.word	0x16bebd93
 8013bd4:	3f66c16c 	.word	0x3f66c16c
 8013bd8:	5555553e 	.word	0x5555553e
 8013bdc:	3fc55555 	.word	0x3fc55555
 8013be0:	3fe00000 	.word	0x3fe00000
 8013be4:	000fffff 	.word	0x000fffff
 8013be8:	3ff00000 	.word	0x3ff00000
 8013bec:	4090cbff 	.word	0x4090cbff
 8013bf0:	3f6f3400 	.word	0x3f6f3400
 8013bf4:	652b82fe 	.word	0x652b82fe
 8013bf8:	3c971547 	.word	0x3c971547

08013bfc <__ieee754_sqrt>:
 8013bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c00:	ec55 4b10 	vmov	r4, r5, d0
 8013c04:	4e55      	ldr	r6, [pc, #340]	; (8013d5c <__ieee754_sqrt+0x160>)
 8013c06:	43ae      	bics	r6, r5
 8013c08:	ee10 0a10 	vmov	r0, s0
 8013c0c:	ee10 3a10 	vmov	r3, s0
 8013c10:	462a      	mov	r2, r5
 8013c12:	4629      	mov	r1, r5
 8013c14:	d110      	bne.n	8013c38 <__ieee754_sqrt+0x3c>
 8013c16:	ee10 2a10 	vmov	r2, s0
 8013c1a:	462b      	mov	r3, r5
 8013c1c:	f7ec fcec 	bl	80005f8 <__aeabi_dmul>
 8013c20:	4602      	mov	r2, r0
 8013c22:	460b      	mov	r3, r1
 8013c24:	4620      	mov	r0, r4
 8013c26:	4629      	mov	r1, r5
 8013c28:	f7ec fb30 	bl	800028c <__adddf3>
 8013c2c:	4604      	mov	r4, r0
 8013c2e:	460d      	mov	r5, r1
 8013c30:	ec45 4b10 	vmov	d0, r4, r5
 8013c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c38:	2d00      	cmp	r5, #0
 8013c3a:	dc10      	bgt.n	8013c5e <__ieee754_sqrt+0x62>
 8013c3c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8013c40:	4330      	orrs	r0, r6
 8013c42:	d0f5      	beq.n	8013c30 <__ieee754_sqrt+0x34>
 8013c44:	b15d      	cbz	r5, 8013c5e <__ieee754_sqrt+0x62>
 8013c46:	ee10 2a10 	vmov	r2, s0
 8013c4a:	462b      	mov	r3, r5
 8013c4c:	ee10 0a10 	vmov	r0, s0
 8013c50:	f7ec fb1a 	bl	8000288 <__aeabi_dsub>
 8013c54:	4602      	mov	r2, r0
 8013c56:	460b      	mov	r3, r1
 8013c58:	f7ec fdf8 	bl	800084c <__aeabi_ddiv>
 8013c5c:	e7e6      	b.n	8013c2c <__ieee754_sqrt+0x30>
 8013c5e:	1512      	asrs	r2, r2, #20
 8013c60:	d074      	beq.n	8013d4c <__ieee754_sqrt+0x150>
 8013c62:	07d4      	lsls	r4, r2, #31
 8013c64:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8013c68:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8013c6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8013c70:	bf5e      	ittt	pl
 8013c72:	0fda      	lsrpl	r2, r3, #31
 8013c74:	005b      	lslpl	r3, r3, #1
 8013c76:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8013c7a:	2400      	movs	r4, #0
 8013c7c:	0fda      	lsrs	r2, r3, #31
 8013c7e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8013c82:	107f      	asrs	r7, r7, #1
 8013c84:	005b      	lsls	r3, r3, #1
 8013c86:	2516      	movs	r5, #22
 8013c88:	4620      	mov	r0, r4
 8013c8a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8013c8e:	1886      	adds	r6, r0, r2
 8013c90:	428e      	cmp	r6, r1
 8013c92:	bfde      	ittt	le
 8013c94:	1b89      	suble	r1, r1, r6
 8013c96:	18b0      	addle	r0, r6, r2
 8013c98:	18a4      	addle	r4, r4, r2
 8013c9a:	0049      	lsls	r1, r1, #1
 8013c9c:	3d01      	subs	r5, #1
 8013c9e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8013ca2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8013ca6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013caa:	d1f0      	bne.n	8013c8e <__ieee754_sqrt+0x92>
 8013cac:	462a      	mov	r2, r5
 8013cae:	f04f 0e20 	mov.w	lr, #32
 8013cb2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8013cb6:	4281      	cmp	r1, r0
 8013cb8:	eb06 0c05 	add.w	ip, r6, r5
 8013cbc:	dc02      	bgt.n	8013cc4 <__ieee754_sqrt+0xc8>
 8013cbe:	d113      	bne.n	8013ce8 <__ieee754_sqrt+0xec>
 8013cc0:	459c      	cmp	ip, r3
 8013cc2:	d811      	bhi.n	8013ce8 <__ieee754_sqrt+0xec>
 8013cc4:	f1bc 0f00 	cmp.w	ip, #0
 8013cc8:	eb0c 0506 	add.w	r5, ip, r6
 8013ccc:	da43      	bge.n	8013d56 <__ieee754_sqrt+0x15a>
 8013cce:	2d00      	cmp	r5, #0
 8013cd0:	db41      	blt.n	8013d56 <__ieee754_sqrt+0x15a>
 8013cd2:	f100 0801 	add.w	r8, r0, #1
 8013cd6:	1a09      	subs	r1, r1, r0
 8013cd8:	459c      	cmp	ip, r3
 8013cda:	bf88      	it	hi
 8013cdc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8013ce0:	eba3 030c 	sub.w	r3, r3, ip
 8013ce4:	4432      	add	r2, r6
 8013ce6:	4640      	mov	r0, r8
 8013ce8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8013cec:	f1be 0e01 	subs.w	lr, lr, #1
 8013cf0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8013cf4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8013cf8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8013cfc:	d1db      	bne.n	8013cb6 <__ieee754_sqrt+0xba>
 8013cfe:	430b      	orrs	r3, r1
 8013d00:	d006      	beq.n	8013d10 <__ieee754_sqrt+0x114>
 8013d02:	1c50      	adds	r0, r2, #1
 8013d04:	bf13      	iteet	ne
 8013d06:	3201      	addne	r2, #1
 8013d08:	3401      	addeq	r4, #1
 8013d0a:	4672      	moveq	r2, lr
 8013d0c:	f022 0201 	bicne.w	r2, r2, #1
 8013d10:	1063      	asrs	r3, r4, #1
 8013d12:	0852      	lsrs	r2, r2, #1
 8013d14:	07e1      	lsls	r1, r4, #31
 8013d16:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8013d1a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8013d1e:	bf48      	it	mi
 8013d20:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8013d24:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8013d28:	4614      	mov	r4, r2
 8013d2a:	e781      	b.n	8013c30 <__ieee754_sqrt+0x34>
 8013d2c:	0ad9      	lsrs	r1, r3, #11
 8013d2e:	3815      	subs	r0, #21
 8013d30:	055b      	lsls	r3, r3, #21
 8013d32:	2900      	cmp	r1, #0
 8013d34:	d0fa      	beq.n	8013d2c <__ieee754_sqrt+0x130>
 8013d36:	02cd      	lsls	r5, r1, #11
 8013d38:	d50a      	bpl.n	8013d50 <__ieee754_sqrt+0x154>
 8013d3a:	f1c2 0420 	rsb	r4, r2, #32
 8013d3e:	fa23 f404 	lsr.w	r4, r3, r4
 8013d42:	1e55      	subs	r5, r2, #1
 8013d44:	4093      	lsls	r3, r2
 8013d46:	4321      	orrs	r1, r4
 8013d48:	1b42      	subs	r2, r0, r5
 8013d4a:	e78a      	b.n	8013c62 <__ieee754_sqrt+0x66>
 8013d4c:	4610      	mov	r0, r2
 8013d4e:	e7f0      	b.n	8013d32 <__ieee754_sqrt+0x136>
 8013d50:	0049      	lsls	r1, r1, #1
 8013d52:	3201      	adds	r2, #1
 8013d54:	e7ef      	b.n	8013d36 <__ieee754_sqrt+0x13a>
 8013d56:	4680      	mov	r8, r0
 8013d58:	e7bd      	b.n	8013cd6 <__ieee754_sqrt+0xda>
 8013d5a:	bf00      	nop
 8013d5c:	7ff00000 	.word	0x7ff00000

08013d60 <__ieee754_asinf>:
 8013d60:	b538      	push	{r3, r4, r5, lr}
 8013d62:	ee10 5a10 	vmov	r5, s0
 8013d66:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8013d6a:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8013d6e:	ed2d 8b04 	vpush	{d8-d9}
 8013d72:	d10c      	bne.n	8013d8e <__ieee754_asinf+0x2e>
 8013d74:	eddf 7a5d 	vldr	s15, [pc, #372]	; 8013eec <__ieee754_asinf+0x18c>
 8013d78:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8013ef0 <__ieee754_asinf+0x190>
 8013d7c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013d80:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013d84:	eeb0 0a67 	vmov.f32	s0, s15
 8013d88:	ecbd 8b04 	vpop	{d8-d9}
 8013d8c:	bd38      	pop	{r3, r4, r5, pc}
 8013d8e:	dd04      	ble.n	8013d9a <__ieee754_asinf+0x3a>
 8013d90:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013d94:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013d98:	e7f6      	b.n	8013d88 <__ieee754_asinf+0x28>
 8013d9a:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8013d9e:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8013da2:	da0b      	bge.n	8013dbc <__ieee754_asinf+0x5c>
 8013da4:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8013da8:	da52      	bge.n	8013e50 <__ieee754_asinf+0xf0>
 8013daa:	eddf 7a52 	vldr	s15, [pc, #328]	; 8013ef4 <__ieee754_asinf+0x194>
 8013dae:	ee70 7a27 	vadd.f32	s15, s0, s15
 8013db2:	eef4 7ae8 	vcmpe.f32	s15, s17
 8013db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013dba:	dce5      	bgt.n	8013d88 <__ieee754_asinf+0x28>
 8013dbc:	f001 fa42 	bl	8015244 <fabsf>
 8013dc0:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8013dc4:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8013dc8:	ee20 8a08 	vmul.f32	s16, s0, s16
 8013dcc:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8013ef8 <__ieee754_asinf+0x198>
 8013dd0:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8013efc <__ieee754_asinf+0x19c>
 8013dd4:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 8013f00 <__ieee754_asinf+0x1a0>
 8013dd8:	eea8 7a27 	vfma.f32	s14, s16, s15
 8013ddc:	eddf 7a49 	vldr	s15, [pc, #292]	; 8013f04 <__ieee754_asinf+0x1a4>
 8013de0:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013de4:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8013f08 <__ieee754_asinf+0x1a8>
 8013de8:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013dec:	eddf 7a47 	vldr	s15, [pc, #284]	; 8013f0c <__ieee754_asinf+0x1ac>
 8013df0:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013df4:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8013f10 <__ieee754_asinf+0x1b0>
 8013df8:	eea7 9a88 	vfma.f32	s18, s15, s16
 8013dfc:	eddf 7a45 	vldr	s15, [pc, #276]	; 8013f14 <__ieee754_asinf+0x1b4>
 8013e00:	eee8 7a07 	vfma.f32	s15, s16, s14
 8013e04:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8013f18 <__ieee754_asinf+0x1b8>
 8013e08:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013e0c:	eddf 7a43 	vldr	s15, [pc, #268]	; 8013f1c <__ieee754_asinf+0x1bc>
 8013e10:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013e14:	eeb0 0a48 	vmov.f32	s0, s16
 8013e18:	eee7 8a88 	vfma.f32	s17, s15, s16
 8013e1c:	f000 fd30 	bl	8014880 <__ieee754_sqrtf>
 8013e20:	4b3f      	ldr	r3, [pc, #252]	; (8013f20 <__ieee754_asinf+0x1c0>)
 8013e22:	ee29 9a08 	vmul.f32	s18, s18, s16
 8013e26:	429c      	cmp	r4, r3
 8013e28:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8013e2c:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8013e30:	dd3d      	ble.n	8013eae <__ieee754_asinf+0x14e>
 8013e32:	eea0 0a06 	vfma.f32	s0, s0, s12
 8013e36:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8013f24 <__ieee754_asinf+0x1c4>
 8013e3a:	eee0 7a26 	vfma.f32	s15, s0, s13
 8013e3e:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8013ef0 <__ieee754_asinf+0x190>
 8013e42:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013e46:	2d00      	cmp	r5, #0
 8013e48:	bfd8      	it	le
 8013e4a:	eeb1 0a40 	vnegle.f32	s0, s0
 8013e4e:	e79b      	b.n	8013d88 <__ieee754_asinf+0x28>
 8013e50:	ee60 7a00 	vmul.f32	s15, s0, s0
 8013e54:	eddf 6a28 	vldr	s13, [pc, #160]	; 8013ef8 <__ieee754_asinf+0x198>
 8013e58:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8013efc <__ieee754_asinf+0x19c>
 8013e5c:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 8013f10 <__ieee754_asinf+0x1b0>
 8013e60:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8013e64:	eddf 6a27 	vldr	s13, [pc, #156]	; 8013f04 <__ieee754_asinf+0x1a4>
 8013e68:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013e6c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8013f08 <__ieee754_asinf+0x1a8>
 8013e70:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013e74:	eddf 6a25 	vldr	s13, [pc, #148]	; 8013f0c <__ieee754_asinf+0x1ac>
 8013e78:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013e7c:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8013f00 <__ieee754_asinf+0x1a0>
 8013e80:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013e84:	eddf 6a23 	vldr	s13, [pc, #140]	; 8013f14 <__ieee754_asinf+0x1b4>
 8013e88:	eee7 6a86 	vfma.f32	s13, s15, s12
 8013e8c:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8013f18 <__ieee754_asinf+0x1b8>
 8013e90:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8013e94:	eddf 6a21 	vldr	s13, [pc, #132]	; 8013f1c <__ieee754_asinf+0x1bc>
 8013e98:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013e9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013ea0:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8013ea4:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8013ea8:	eea0 0a27 	vfma.f32	s0, s0, s15
 8013eac:	e76c      	b.n	8013d88 <__ieee754_asinf+0x28>
 8013eae:	ee10 3a10 	vmov	r3, s0
 8013eb2:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8013eb6:	f023 030f 	bic.w	r3, r3, #15
 8013eba:	ee07 3a10 	vmov	s14, r3
 8013ebe:	eea7 8a47 	vfms.f32	s16, s14, s14
 8013ec2:	ee70 7a07 	vadd.f32	s15, s0, s14
 8013ec6:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013eca:	eec8 5a27 	vdiv.f32	s11, s16, s15
 8013ece:	eddf 7a07 	vldr	s15, [pc, #28]	; 8013eec <__ieee754_asinf+0x18c>
 8013ed2:	eee5 7ae6 	vfms.f32	s15, s11, s13
 8013ed6:	eed0 7a06 	vfnms.f32	s15, s0, s12
 8013eda:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8013f28 <__ieee754_asinf+0x1c8>
 8013ede:	eeb0 6a40 	vmov.f32	s12, s0
 8013ee2:	eea7 6a66 	vfms.f32	s12, s14, s13
 8013ee6:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8013eea:	e7aa      	b.n	8013e42 <__ieee754_asinf+0xe2>
 8013eec:	b33bbd2e 	.word	0xb33bbd2e
 8013ef0:	3fc90fdb 	.word	0x3fc90fdb
 8013ef4:	7149f2ca 	.word	0x7149f2ca
 8013ef8:	3811ef08 	.word	0x3811ef08
 8013efc:	3a4f7f04 	.word	0x3a4f7f04
 8013f00:	3e2aaaab 	.word	0x3e2aaaab
 8013f04:	bd241146 	.word	0xbd241146
 8013f08:	3e4e0aa8 	.word	0x3e4e0aa8
 8013f0c:	bea6b090 	.word	0xbea6b090
 8013f10:	3d9dc62e 	.word	0x3d9dc62e
 8013f14:	bf303361 	.word	0xbf303361
 8013f18:	4001572d 	.word	0x4001572d
 8013f1c:	c019d139 	.word	0xc019d139
 8013f20:	3f799999 	.word	0x3f799999
 8013f24:	333bbd2e 	.word	0x333bbd2e
 8013f28:	3f490fdb 	.word	0x3f490fdb

08013f2c <__ieee754_atan2f>:
 8013f2c:	ee10 2a90 	vmov	r2, s1
 8013f30:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8013f34:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013f38:	b510      	push	{r4, lr}
 8013f3a:	eef0 7a40 	vmov.f32	s15, s0
 8013f3e:	dc06      	bgt.n	8013f4e <__ieee754_atan2f+0x22>
 8013f40:	ee10 0a10 	vmov	r0, s0
 8013f44:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8013f48:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013f4c:	dd04      	ble.n	8013f58 <__ieee754_atan2f+0x2c>
 8013f4e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8013f52:	eeb0 0a67 	vmov.f32	s0, s15
 8013f56:	bd10      	pop	{r4, pc}
 8013f58:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8013f5c:	d103      	bne.n	8013f66 <__ieee754_atan2f+0x3a>
 8013f5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013f62:	f001 b89b 	b.w	801509c <atanf>
 8013f66:	1794      	asrs	r4, r2, #30
 8013f68:	f004 0402 	and.w	r4, r4, #2
 8013f6c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8013f70:	b943      	cbnz	r3, 8013f84 <__ieee754_atan2f+0x58>
 8013f72:	2c02      	cmp	r4, #2
 8013f74:	d05e      	beq.n	8014034 <__ieee754_atan2f+0x108>
 8013f76:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8014048 <__ieee754_atan2f+0x11c>
 8013f7a:	2c03      	cmp	r4, #3
 8013f7c:	bf08      	it	eq
 8013f7e:	eef0 7a47 	vmoveq.f32	s15, s14
 8013f82:	e7e6      	b.n	8013f52 <__ieee754_atan2f+0x26>
 8013f84:	b941      	cbnz	r1, 8013f98 <__ieee754_atan2f+0x6c>
 8013f86:	eddf 7a31 	vldr	s15, [pc, #196]	; 801404c <__ieee754_atan2f+0x120>
 8013f8a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8014050 <__ieee754_atan2f+0x124>
 8013f8e:	2800      	cmp	r0, #0
 8013f90:	bfb8      	it	lt
 8013f92:	eef0 7a40 	vmovlt.f32	s15, s0
 8013f96:	e7dc      	b.n	8013f52 <__ieee754_atan2f+0x26>
 8013f98:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013f9c:	d110      	bne.n	8013fc0 <__ieee754_atan2f+0x94>
 8013f9e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013fa2:	f104 34ff 	add.w	r4, r4, #4294967295
 8013fa6:	d107      	bne.n	8013fb8 <__ieee754_atan2f+0x8c>
 8013fa8:	2c02      	cmp	r4, #2
 8013faa:	d846      	bhi.n	801403a <__ieee754_atan2f+0x10e>
 8013fac:	4b29      	ldr	r3, [pc, #164]	; (8014054 <__ieee754_atan2f+0x128>)
 8013fae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013fb2:	edd4 7a00 	vldr	s15, [r4]
 8013fb6:	e7cc      	b.n	8013f52 <__ieee754_atan2f+0x26>
 8013fb8:	2c02      	cmp	r4, #2
 8013fba:	d841      	bhi.n	8014040 <__ieee754_atan2f+0x114>
 8013fbc:	4b26      	ldr	r3, [pc, #152]	; (8014058 <__ieee754_atan2f+0x12c>)
 8013fbe:	e7f6      	b.n	8013fae <__ieee754_atan2f+0x82>
 8013fc0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013fc4:	d0df      	beq.n	8013f86 <__ieee754_atan2f+0x5a>
 8013fc6:	1a5b      	subs	r3, r3, r1
 8013fc8:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8013fcc:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8013fd0:	da1a      	bge.n	8014008 <__ieee754_atan2f+0xdc>
 8013fd2:	2a00      	cmp	r2, #0
 8013fd4:	da01      	bge.n	8013fda <__ieee754_atan2f+0xae>
 8013fd6:	313c      	adds	r1, #60	; 0x3c
 8013fd8:	db19      	blt.n	801400e <__ieee754_atan2f+0xe2>
 8013fda:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8013fde:	f001 f931 	bl	8015244 <fabsf>
 8013fe2:	f001 f85b 	bl	801509c <atanf>
 8013fe6:	eef0 7a40 	vmov.f32	s15, s0
 8013fea:	2c01      	cmp	r4, #1
 8013fec:	d012      	beq.n	8014014 <__ieee754_atan2f+0xe8>
 8013fee:	2c02      	cmp	r4, #2
 8013ff0:	d017      	beq.n	8014022 <__ieee754_atan2f+0xf6>
 8013ff2:	2c00      	cmp	r4, #0
 8013ff4:	d0ad      	beq.n	8013f52 <__ieee754_atan2f+0x26>
 8013ff6:	ed9f 0a19 	vldr	s0, [pc, #100]	; 801405c <__ieee754_atan2f+0x130>
 8013ffa:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013ffe:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8014060 <__ieee754_atan2f+0x134>
 8014002:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8014006:	e7a4      	b.n	8013f52 <__ieee754_atan2f+0x26>
 8014008:	eddf 7a10 	vldr	s15, [pc, #64]	; 801404c <__ieee754_atan2f+0x120>
 801400c:	e7ed      	b.n	8013fea <__ieee754_atan2f+0xbe>
 801400e:	eddf 7a15 	vldr	s15, [pc, #84]	; 8014064 <__ieee754_atan2f+0x138>
 8014012:	e7ea      	b.n	8013fea <__ieee754_atan2f+0xbe>
 8014014:	ee17 3a90 	vmov	r3, s15
 8014018:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801401c:	ee07 3a90 	vmov	s15, r3
 8014020:	e797      	b.n	8013f52 <__ieee754_atan2f+0x26>
 8014022:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 801405c <__ieee754_atan2f+0x130>
 8014026:	ee77 7a80 	vadd.f32	s15, s15, s0
 801402a:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8014060 <__ieee754_atan2f+0x134>
 801402e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014032:	e78e      	b.n	8013f52 <__ieee754_atan2f+0x26>
 8014034:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8014060 <__ieee754_atan2f+0x134>
 8014038:	e78b      	b.n	8013f52 <__ieee754_atan2f+0x26>
 801403a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8014068 <__ieee754_atan2f+0x13c>
 801403e:	e788      	b.n	8013f52 <__ieee754_atan2f+0x26>
 8014040:	eddf 7a08 	vldr	s15, [pc, #32]	; 8014064 <__ieee754_atan2f+0x138>
 8014044:	e785      	b.n	8013f52 <__ieee754_atan2f+0x26>
 8014046:	bf00      	nop
 8014048:	c0490fdb 	.word	0xc0490fdb
 801404c:	3fc90fdb 	.word	0x3fc90fdb
 8014050:	bfc90fdb 	.word	0xbfc90fdb
 8014054:	080159c0 	.word	0x080159c0
 8014058:	080159cc 	.word	0x080159cc
 801405c:	33bbbd2e 	.word	0x33bbbd2e
 8014060:	40490fdb 	.word	0x40490fdb
 8014064:	00000000 	.word	0x00000000
 8014068:	3f490fdb 	.word	0x3f490fdb

0801406c <__ieee754_powf>:
 801406c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014070:	ee10 4a90 	vmov	r4, s1
 8014074:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8014078:	ed2d 8b02 	vpush	{d8}
 801407c:	ee10 6a10 	vmov	r6, s0
 8014080:	eeb0 8a40 	vmov.f32	s16, s0
 8014084:	eef0 8a60 	vmov.f32	s17, s1
 8014088:	d10c      	bne.n	80140a4 <__ieee754_powf+0x38>
 801408a:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 801408e:	0076      	lsls	r6, r6, #1
 8014090:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 8014094:	f240 8296 	bls.w	80145c4 <__ieee754_powf+0x558>
 8014098:	ee38 0a28 	vadd.f32	s0, s16, s17
 801409c:	ecbd 8b02 	vpop	{d8}
 80140a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80140a4:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80140a8:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80140ac:	dcf4      	bgt.n	8014098 <__ieee754_powf+0x2c>
 80140ae:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 80140b2:	dd08      	ble.n	80140c6 <__ieee754_powf+0x5a>
 80140b4:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 80140b8:	d1ee      	bne.n	8014098 <__ieee754_powf+0x2c>
 80140ba:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 80140be:	0064      	lsls	r4, r4, #1
 80140c0:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 80140c4:	e7e6      	b.n	8014094 <__ieee754_powf+0x28>
 80140c6:	2e00      	cmp	r6, #0
 80140c8:	da20      	bge.n	801410c <__ieee754_powf+0xa0>
 80140ca:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 80140ce:	da2d      	bge.n	801412c <__ieee754_powf+0xc0>
 80140d0:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 80140d4:	f2c0 827f 	blt.w	80145d6 <__ieee754_powf+0x56a>
 80140d8:	ea4f 53e8 	mov.w	r3, r8, asr #23
 80140dc:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80140e0:	fa48 f703 	asr.w	r7, r8, r3
 80140e4:	fa07 f303 	lsl.w	r3, r7, r3
 80140e8:	4543      	cmp	r3, r8
 80140ea:	f040 8274 	bne.w	80145d6 <__ieee754_powf+0x56a>
 80140ee:	f007 0701 	and.w	r7, r7, #1
 80140f2:	f1c7 0702 	rsb	r7, r7, #2
 80140f6:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 80140fa:	d11f      	bne.n	801413c <__ieee754_powf+0xd0>
 80140fc:	2c00      	cmp	r4, #0
 80140fe:	f280 8267 	bge.w	80145d0 <__ieee754_powf+0x564>
 8014102:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8014106:	ee87 0a88 	vdiv.f32	s0, s15, s16
 801410a:	e7c7      	b.n	801409c <__ieee754_powf+0x30>
 801410c:	2700      	movs	r7, #0
 801410e:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 8014112:	d1f0      	bne.n	80140f6 <__ieee754_powf+0x8a>
 8014114:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 8014118:	f000 8254 	beq.w	80145c4 <__ieee754_powf+0x558>
 801411c:	dd08      	ble.n	8014130 <__ieee754_powf+0xc4>
 801411e:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 8014428 <__ieee754_powf+0x3bc>
 8014122:	2c00      	cmp	r4, #0
 8014124:	bfa8      	it	ge
 8014126:	eeb0 0a68 	vmovge.f32	s0, s17
 801412a:	e7b7      	b.n	801409c <__ieee754_powf+0x30>
 801412c:	2702      	movs	r7, #2
 801412e:	e7ee      	b.n	801410e <__ieee754_powf+0xa2>
 8014130:	2c00      	cmp	r4, #0
 8014132:	f280 824a 	bge.w	80145ca <__ieee754_powf+0x55e>
 8014136:	eeb1 0a68 	vneg.f32	s0, s17
 801413a:	e7af      	b.n	801409c <__ieee754_powf+0x30>
 801413c:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8014140:	d102      	bne.n	8014148 <__ieee754_powf+0xdc>
 8014142:	ee28 0a08 	vmul.f32	s0, s16, s16
 8014146:	e7a9      	b.n	801409c <__ieee754_powf+0x30>
 8014148:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 801414c:	eeb0 0a48 	vmov.f32	s0, s16
 8014150:	d107      	bne.n	8014162 <__ieee754_powf+0xf6>
 8014152:	2e00      	cmp	r6, #0
 8014154:	db05      	blt.n	8014162 <__ieee754_powf+0xf6>
 8014156:	ecbd 8b02 	vpop	{d8}
 801415a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801415e:	f000 bb8f 	b.w	8014880 <__ieee754_sqrtf>
 8014162:	f001 f86f 	bl	8015244 <fabsf>
 8014166:	b125      	cbz	r5, 8014172 <__ieee754_powf+0x106>
 8014168:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 801416c:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8014170:	d116      	bne.n	80141a0 <__ieee754_powf+0x134>
 8014172:	2c00      	cmp	r4, #0
 8014174:	bfbc      	itt	lt
 8014176:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 801417a:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 801417e:	2e00      	cmp	r6, #0
 8014180:	da8c      	bge.n	801409c <__ieee754_powf+0x30>
 8014182:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 8014186:	ea55 0307 	orrs.w	r3, r5, r7
 801418a:	d104      	bne.n	8014196 <__ieee754_powf+0x12a>
 801418c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014190:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8014194:	e782      	b.n	801409c <__ieee754_powf+0x30>
 8014196:	2f01      	cmp	r7, #1
 8014198:	d180      	bne.n	801409c <__ieee754_powf+0x30>
 801419a:	eeb1 0a40 	vneg.f32	s0, s0
 801419e:	e77d      	b.n	801409c <__ieee754_powf+0x30>
 80141a0:	0ff0      	lsrs	r0, r6, #31
 80141a2:	3801      	subs	r0, #1
 80141a4:	ea57 0300 	orrs.w	r3, r7, r0
 80141a8:	d104      	bne.n	80141b4 <__ieee754_powf+0x148>
 80141aa:	ee38 8a48 	vsub.f32	s16, s16, s16
 80141ae:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80141b2:	e773      	b.n	801409c <__ieee754_powf+0x30>
 80141b4:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 80141b8:	dd74      	ble.n	80142a4 <__ieee754_powf+0x238>
 80141ba:	4b9c      	ldr	r3, [pc, #624]	; (801442c <__ieee754_powf+0x3c0>)
 80141bc:	429d      	cmp	r5, r3
 80141be:	dc08      	bgt.n	80141d2 <__ieee754_powf+0x166>
 80141c0:	2c00      	cmp	r4, #0
 80141c2:	da0b      	bge.n	80141dc <__ieee754_powf+0x170>
 80141c4:	2000      	movs	r0, #0
 80141c6:	ecbd 8b02 	vpop	{d8}
 80141ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80141ce:	f000 bec5 	b.w	8014f5c <__math_oflowf>
 80141d2:	4b97      	ldr	r3, [pc, #604]	; (8014430 <__ieee754_powf+0x3c4>)
 80141d4:	429d      	cmp	r5, r3
 80141d6:	dd08      	ble.n	80141ea <__ieee754_powf+0x17e>
 80141d8:	2c00      	cmp	r4, #0
 80141da:	dcf3      	bgt.n	80141c4 <__ieee754_powf+0x158>
 80141dc:	2000      	movs	r0, #0
 80141de:	ecbd 8b02 	vpop	{d8}
 80141e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80141e6:	f000 beb3 	b.w	8014f50 <__math_uflowf>
 80141ea:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80141ee:	ee30 0a67 	vsub.f32	s0, s0, s15
 80141f2:	eddf 6a90 	vldr	s13, [pc, #576]	; 8014434 <__ieee754_powf+0x3c8>
 80141f6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80141fa:	eee0 6a67 	vfms.f32	s13, s0, s15
 80141fe:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8014202:	eee6 7ac0 	vfms.f32	s15, s13, s0
 8014206:	ee20 7a00 	vmul.f32	s14, s0, s0
 801420a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801420e:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8014438 <__ieee754_powf+0x3cc>
 8014212:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8014216:	ed9f 7a89 	vldr	s14, [pc, #548]	; 801443c <__ieee754_powf+0x3d0>
 801421a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801421e:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8014440 <__ieee754_powf+0x3d4>
 8014222:	eef0 6a67 	vmov.f32	s13, s15
 8014226:	eee0 6a07 	vfma.f32	s13, s0, s14
 801422a:	ee16 3a90 	vmov	r3, s13
 801422e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8014232:	f023 030f 	bic.w	r3, r3, #15
 8014236:	ee00 3a90 	vmov	s1, r3
 801423a:	eee0 0a47 	vfms.f32	s1, s0, s14
 801423e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014242:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8014246:	f024 040f 	bic.w	r4, r4, #15
 801424a:	ee07 4a10 	vmov	s14, r4
 801424e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8014252:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8014256:	ee07 3a90 	vmov	s15, r3
 801425a:	eee7 0a27 	vfma.f32	s1, s14, s15
 801425e:	3f01      	subs	r7, #1
 8014260:	ea57 0200 	orrs.w	r2, r7, r0
 8014264:	ee07 4a10 	vmov	s14, r4
 8014268:	ee67 7a87 	vmul.f32	s15, s15, s14
 801426c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8014270:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8014274:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8014278:	ee17 4a10 	vmov	r4, s14
 801427c:	bf08      	it	eq
 801427e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8014282:	2c00      	cmp	r4, #0
 8014284:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8014288:	f340 817e 	ble.w	8014588 <__ieee754_powf+0x51c>
 801428c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8014290:	f340 80f8 	ble.w	8014484 <__ieee754_powf+0x418>
 8014294:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8014298:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801429c:	bf4c      	ite	mi
 801429e:	2001      	movmi	r0, #1
 80142a0:	2000      	movpl	r0, #0
 80142a2:	e790      	b.n	80141c6 <__ieee754_powf+0x15a>
 80142a4:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 80142a8:	bf01      	itttt	eq
 80142aa:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8014444 <__ieee754_powf+0x3d8>
 80142ae:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 80142b2:	f06f 0217 	mvneq.w	r2, #23
 80142b6:	ee17 5a90 	vmoveq	r5, s15
 80142ba:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80142be:	bf18      	it	ne
 80142c0:	2200      	movne	r2, #0
 80142c2:	3b7f      	subs	r3, #127	; 0x7f
 80142c4:	4413      	add	r3, r2
 80142c6:	4a60      	ldr	r2, [pc, #384]	; (8014448 <__ieee754_powf+0x3dc>)
 80142c8:	f3c5 0516 	ubfx	r5, r5, #0, #23
 80142cc:	4295      	cmp	r5, r2
 80142ce:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 80142d2:	dd06      	ble.n	80142e2 <__ieee754_powf+0x276>
 80142d4:	4a5d      	ldr	r2, [pc, #372]	; (801444c <__ieee754_powf+0x3e0>)
 80142d6:	4295      	cmp	r5, r2
 80142d8:	f340 80a4 	ble.w	8014424 <__ieee754_powf+0x3b8>
 80142dc:	3301      	adds	r3, #1
 80142de:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80142e2:	2500      	movs	r5, #0
 80142e4:	4a5a      	ldr	r2, [pc, #360]	; (8014450 <__ieee754_powf+0x3e4>)
 80142e6:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 80142ea:	ee07 1a90 	vmov	s15, r1
 80142ee:	ed92 7a00 	vldr	s14, [r2]
 80142f2:	4a58      	ldr	r2, [pc, #352]	; (8014454 <__ieee754_powf+0x3e8>)
 80142f4:	ee37 6a27 	vadd.f32	s12, s14, s15
 80142f8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80142fc:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8014300:	1049      	asrs	r1, r1, #1
 8014302:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 8014306:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 801430a:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 801430e:	ee37 5ac7 	vsub.f32	s10, s15, s14
 8014312:	ee06 1a10 	vmov	s12, r1
 8014316:	ee65 4a26 	vmul.f32	s9, s10, s13
 801431a:	ee36 7a47 	vsub.f32	s14, s12, s14
 801431e:	ee14 6a90 	vmov	r6, s9
 8014322:	4016      	ands	r6, r2
 8014324:	ee05 6a90 	vmov	s11, r6
 8014328:	eea5 5ac6 	vfms.f32	s10, s11, s12
 801432c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014330:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8014458 <__ieee754_powf+0x3ec>
 8014334:	eea5 5ae7 	vfms.f32	s10, s11, s15
 8014338:	ee64 7aa4 	vmul.f32	s15, s9, s9
 801433c:	ee25 6a26 	vmul.f32	s12, s10, s13
 8014340:	eddf 6a46 	vldr	s13, [pc, #280]	; 801445c <__ieee754_powf+0x3f0>
 8014344:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014348:	eddf 6a45 	vldr	s13, [pc, #276]	; 8014460 <__ieee754_powf+0x3f4>
 801434c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014350:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8014434 <__ieee754_powf+0x3c8>
 8014354:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014358:	eddf 6a42 	vldr	s13, [pc, #264]	; 8014464 <__ieee754_powf+0x3f8>
 801435c:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014360:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8014468 <__ieee754_powf+0x3fc>
 8014364:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014368:	ee74 6aa5 	vadd.f32	s13, s9, s11
 801436c:	ee27 5aa7 	vmul.f32	s10, s15, s15
 8014370:	ee66 6a86 	vmul.f32	s13, s13, s12
 8014374:	eee5 6a07 	vfma.f32	s13, s10, s14
 8014378:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 801437c:	eef0 7a45 	vmov.f32	s15, s10
 8014380:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8014384:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014388:	ee17 1a90 	vmov	r1, s15
 801438c:	4011      	ands	r1, r2
 801438e:	ee07 1a90 	vmov	s15, r1
 8014392:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8014396:	eea5 7ae5 	vfms.f32	s14, s11, s11
 801439a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 801439e:	ee27 7a24 	vmul.f32	s14, s14, s9
 80143a2:	eea6 7a27 	vfma.f32	s14, s12, s15
 80143a6:	eeb0 6a47 	vmov.f32	s12, s14
 80143aa:	eea5 6aa7 	vfma.f32	s12, s11, s15
 80143ae:	ee16 1a10 	vmov	r1, s12
 80143b2:	4011      	ands	r1, r2
 80143b4:	ee06 1a90 	vmov	s13, r1
 80143b8:	eee5 6ae7 	vfms.f32	s13, s11, s15
 80143bc:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801446c <__ieee754_powf+0x400>
 80143c0:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8014470 <__ieee754_powf+0x404>
 80143c4:	ee37 7a66 	vsub.f32	s14, s14, s13
 80143c8:	ee06 1a10 	vmov	s12, r1
 80143cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80143d0:	eddf 7a28 	vldr	s15, [pc, #160]	; 8014474 <__ieee754_powf+0x408>
 80143d4:	4928      	ldr	r1, [pc, #160]	; (8014478 <__ieee754_powf+0x40c>)
 80143d6:	eea6 7a27 	vfma.f32	s14, s12, s15
 80143da:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 80143de:	edd1 7a00 	vldr	s15, [r1]
 80143e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80143e6:	ee07 3a90 	vmov	s15, r3
 80143ea:	4b24      	ldr	r3, [pc, #144]	; (801447c <__ieee754_powf+0x410>)
 80143ec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80143f0:	eef0 7a47 	vmov.f32	s15, s14
 80143f4:	eee6 7a25 	vfma.f32	s15, s12, s11
 80143f8:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 80143fc:	edd5 0a00 	vldr	s1, [r5]
 8014400:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8014404:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014408:	ee17 3a90 	vmov	r3, s15
 801440c:	4013      	ands	r3, r2
 801440e:	ee07 3a90 	vmov	s15, r3
 8014412:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8014416:	ee76 6ae0 	vsub.f32	s13, s13, s1
 801441a:	eee6 6a65 	vfms.f32	s13, s12, s11
 801441e:	ee77 7a66 	vsub.f32	s15, s14, s13
 8014422:	e70e      	b.n	8014242 <__ieee754_powf+0x1d6>
 8014424:	2501      	movs	r5, #1
 8014426:	e75d      	b.n	80142e4 <__ieee754_powf+0x278>
 8014428:	00000000 	.word	0x00000000
 801442c:	3f7ffff3 	.word	0x3f7ffff3
 8014430:	3f800007 	.word	0x3f800007
 8014434:	3eaaaaab 	.word	0x3eaaaaab
 8014438:	3fb8aa3b 	.word	0x3fb8aa3b
 801443c:	36eca570 	.word	0x36eca570
 8014440:	3fb8aa00 	.word	0x3fb8aa00
 8014444:	4b800000 	.word	0x4b800000
 8014448:	001cc471 	.word	0x001cc471
 801444c:	005db3d6 	.word	0x005db3d6
 8014450:	080159d8 	.word	0x080159d8
 8014454:	fffff000 	.word	0xfffff000
 8014458:	3e6c3255 	.word	0x3e6c3255
 801445c:	3e53f142 	.word	0x3e53f142
 8014460:	3e8ba305 	.word	0x3e8ba305
 8014464:	3edb6db7 	.word	0x3edb6db7
 8014468:	3f19999a 	.word	0x3f19999a
 801446c:	3f76384f 	.word	0x3f76384f
 8014470:	3f763800 	.word	0x3f763800
 8014474:	369dc3a0 	.word	0x369dc3a0
 8014478:	080159e8 	.word	0x080159e8
 801447c:	080159e0 	.word	0x080159e0
 8014480:	3338aa3c 	.word	0x3338aa3c
 8014484:	f040 8095 	bne.w	80145b2 <__ieee754_powf+0x546>
 8014488:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8014480 <__ieee754_powf+0x414>
 801448c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8014490:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8014494:	eef4 6ac7 	vcmpe.f32	s13, s14
 8014498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801449c:	f73f aefa 	bgt.w	8014294 <__ieee754_powf+0x228>
 80144a0:	15db      	asrs	r3, r3, #23
 80144a2:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 80144a6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80144aa:	4103      	asrs	r3, r0
 80144ac:	4423      	add	r3, r4
 80144ae:	494b      	ldr	r1, [pc, #300]	; (80145dc <__ieee754_powf+0x570>)
 80144b0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80144b4:	3a7f      	subs	r2, #127	; 0x7f
 80144b6:	4111      	asrs	r1, r2
 80144b8:	ea23 0101 	bic.w	r1, r3, r1
 80144bc:	ee07 1a10 	vmov	s14, r1
 80144c0:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80144c4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80144c8:	f1c2 0217 	rsb	r2, r2, #23
 80144cc:	4110      	asrs	r0, r2
 80144ce:	2c00      	cmp	r4, #0
 80144d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80144d4:	bfb8      	it	lt
 80144d6:	4240      	neglt	r0, r0
 80144d8:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80144dc:	ed9f 0a40 	vldr	s0, [pc, #256]	; 80145e0 <__ieee754_powf+0x574>
 80144e0:	eddf 6a40 	vldr	s13, [pc, #256]	; 80145e4 <__ieee754_powf+0x578>
 80144e4:	ee17 3a10 	vmov	r3, s14
 80144e8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80144ec:	f023 030f 	bic.w	r3, r3, #15
 80144f0:	ee07 3a10 	vmov	s14, r3
 80144f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80144f8:	ee27 0a00 	vmul.f32	s0, s14, s0
 80144fc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8014500:	eddf 7a39 	vldr	s15, [pc, #228]	; 80145e8 <__ieee754_powf+0x57c>
 8014504:	eea0 0aa7 	vfma.f32	s0, s1, s15
 8014508:	eef0 7a40 	vmov.f32	s15, s0
 801450c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8014510:	eeb0 6a67 	vmov.f32	s12, s15
 8014514:	eea7 6a66 	vfms.f32	s12, s14, s13
 8014518:	ee27 7aa7 	vmul.f32	s14, s15, s15
 801451c:	ee30 0a46 	vsub.f32	s0, s0, s12
 8014520:	eddf 6a32 	vldr	s13, [pc, #200]	; 80145ec <__ieee754_powf+0x580>
 8014524:	ed9f 6a32 	vldr	s12, [pc, #200]	; 80145f0 <__ieee754_powf+0x584>
 8014528:	eee7 6a06 	vfma.f32	s13, s14, s12
 801452c:	ed9f 6a31 	vldr	s12, [pc, #196]	; 80145f4 <__ieee754_powf+0x588>
 8014530:	eea6 6a87 	vfma.f32	s12, s13, s14
 8014534:	eddf 6a30 	vldr	s13, [pc, #192]	; 80145f8 <__ieee754_powf+0x58c>
 8014538:	eee6 6a07 	vfma.f32	s13, s12, s14
 801453c:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 80145fc <__ieee754_powf+0x590>
 8014540:	eea6 6a87 	vfma.f32	s12, s13, s14
 8014544:	eef0 6a67 	vmov.f32	s13, s15
 8014548:	eee6 6a47 	vfms.f32	s13, s12, s14
 801454c:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8014550:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8014554:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8014558:	eea7 0a80 	vfma.f32	s0, s15, s0
 801455c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8014560:	ee37 0a40 	vsub.f32	s0, s14, s0
 8014564:	ee70 7a67 	vsub.f32	s15, s0, s15
 8014568:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801456c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014570:	ee10 3a10 	vmov	r3, s0
 8014574:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8014578:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 801457c:	da1f      	bge.n	80145be <__ieee754_powf+0x552>
 801457e:	f000 febd 	bl	80152fc <scalbnf>
 8014582:	ee20 0a08 	vmul.f32	s0, s0, s16
 8014586:	e589      	b.n	801409c <__ieee754_powf+0x30>
 8014588:	4a1d      	ldr	r2, [pc, #116]	; (8014600 <__ieee754_powf+0x594>)
 801458a:	4293      	cmp	r3, r2
 801458c:	dd07      	ble.n	801459e <__ieee754_powf+0x532>
 801458e:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8014592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014596:	bf4c      	ite	mi
 8014598:	2001      	movmi	r0, #1
 801459a:	2000      	movpl	r0, #0
 801459c:	e61f      	b.n	80141de <__ieee754_powf+0x172>
 801459e:	d108      	bne.n	80145b2 <__ieee754_powf+0x546>
 80145a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80145a4:	eeb4 7ae0 	vcmpe.f32	s14, s1
 80145a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80145ac:	f6ff af78 	blt.w	80144a0 <__ieee754_powf+0x434>
 80145b0:	e7ed      	b.n	801458e <__ieee754_powf+0x522>
 80145b2:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 80145b6:	f73f af73 	bgt.w	80144a0 <__ieee754_powf+0x434>
 80145ba:	2000      	movs	r0, #0
 80145bc:	e78c      	b.n	80144d8 <__ieee754_powf+0x46c>
 80145be:	ee00 3a10 	vmov	s0, r3
 80145c2:	e7de      	b.n	8014582 <__ieee754_powf+0x516>
 80145c4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80145c8:	e568      	b.n	801409c <__ieee754_powf+0x30>
 80145ca:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8014604 <__ieee754_powf+0x598>
 80145ce:	e565      	b.n	801409c <__ieee754_powf+0x30>
 80145d0:	eeb0 0a48 	vmov.f32	s0, s16
 80145d4:	e562      	b.n	801409c <__ieee754_powf+0x30>
 80145d6:	2700      	movs	r7, #0
 80145d8:	e58d      	b.n	80140f6 <__ieee754_powf+0x8a>
 80145da:	bf00      	nop
 80145dc:	007fffff 	.word	0x007fffff
 80145e0:	35bfbe8c 	.word	0x35bfbe8c
 80145e4:	3f317200 	.word	0x3f317200
 80145e8:	3f317218 	.word	0x3f317218
 80145ec:	b5ddea0e 	.word	0xb5ddea0e
 80145f0:	3331bb4c 	.word	0x3331bb4c
 80145f4:	388ab355 	.word	0x388ab355
 80145f8:	bb360b61 	.word	0xbb360b61
 80145fc:	3e2aaaab 	.word	0x3e2aaaab
 8014600:	43160000 	.word	0x43160000
 8014604:	00000000 	.word	0x00000000

08014608 <__ieee754_rem_pio2f>:
 8014608:	b5f0      	push	{r4, r5, r6, r7, lr}
 801460a:	ee10 6a10 	vmov	r6, s0
 801460e:	4b8e      	ldr	r3, [pc, #568]	; (8014848 <__ieee754_rem_pio2f+0x240>)
 8014610:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8014614:	429d      	cmp	r5, r3
 8014616:	b087      	sub	sp, #28
 8014618:	eef0 7a40 	vmov.f32	s15, s0
 801461c:	4604      	mov	r4, r0
 801461e:	dc05      	bgt.n	801462c <__ieee754_rem_pio2f+0x24>
 8014620:	2300      	movs	r3, #0
 8014622:	ed80 0a00 	vstr	s0, [r0]
 8014626:	6043      	str	r3, [r0, #4]
 8014628:	2000      	movs	r0, #0
 801462a:	e01a      	b.n	8014662 <__ieee754_rem_pio2f+0x5a>
 801462c:	4b87      	ldr	r3, [pc, #540]	; (801484c <__ieee754_rem_pio2f+0x244>)
 801462e:	429d      	cmp	r5, r3
 8014630:	dc46      	bgt.n	80146c0 <__ieee754_rem_pio2f+0xb8>
 8014632:	2e00      	cmp	r6, #0
 8014634:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8014850 <__ieee754_rem_pio2f+0x248>
 8014638:	4b86      	ldr	r3, [pc, #536]	; (8014854 <__ieee754_rem_pio2f+0x24c>)
 801463a:	f025 050f 	bic.w	r5, r5, #15
 801463e:	dd1f      	ble.n	8014680 <__ieee754_rem_pio2f+0x78>
 8014640:	429d      	cmp	r5, r3
 8014642:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8014646:	d00e      	beq.n	8014666 <__ieee754_rem_pio2f+0x5e>
 8014648:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8014858 <__ieee754_rem_pio2f+0x250>
 801464c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8014650:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8014654:	ed80 0a00 	vstr	s0, [r0]
 8014658:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801465c:	2001      	movs	r0, #1
 801465e:	edc4 7a01 	vstr	s15, [r4, #4]
 8014662:	b007      	add	sp, #28
 8014664:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014666:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 801485c <__ieee754_rem_pio2f+0x254>
 801466a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8014860 <__ieee754_rem_pio2f+0x258>
 801466e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8014672:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8014676:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801467a:	edc0 6a00 	vstr	s13, [r0]
 801467e:	e7eb      	b.n	8014658 <__ieee754_rem_pio2f+0x50>
 8014680:	429d      	cmp	r5, r3
 8014682:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014686:	d00e      	beq.n	80146a6 <__ieee754_rem_pio2f+0x9e>
 8014688:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8014858 <__ieee754_rem_pio2f+0x250>
 801468c:	ee37 0a87 	vadd.f32	s0, s15, s14
 8014690:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8014694:	ed80 0a00 	vstr	s0, [r0]
 8014698:	ee77 7a87 	vadd.f32	s15, s15, s14
 801469c:	f04f 30ff 	mov.w	r0, #4294967295
 80146a0:	edc4 7a01 	vstr	s15, [r4, #4]
 80146a4:	e7dd      	b.n	8014662 <__ieee754_rem_pio2f+0x5a>
 80146a6:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 801485c <__ieee754_rem_pio2f+0x254>
 80146aa:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8014860 <__ieee754_rem_pio2f+0x258>
 80146ae:	ee77 7a80 	vadd.f32	s15, s15, s0
 80146b2:	ee77 6a87 	vadd.f32	s13, s15, s14
 80146b6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80146ba:	edc0 6a00 	vstr	s13, [r0]
 80146be:	e7eb      	b.n	8014698 <__ieee754_rem_pio2f+0x90>
 80146c0:	4b68      	ldr	r3, [pc, #416]	; (8014864 <__ieee754_rem_pio2f+0x25c>)
 80146c2:	429d      	cmp	r5, r3
 80146c4:	dc72      	bgt.n	80147ac <__ieee754_rem_pio2f+0x1a4>
 80146c6:	f000 fdbd 	bl	8015244 <fabsf>
 80146ca:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8014868 <__ieee754_rem_pio2f+0x260>
 80146ce:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80146d2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80146d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80146da:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80146de:	ee17 0a90 	vmov	r0, s15
 80146e2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8014850 <__ieee754_rem_pio2f+0x248>
 80146e6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80146ea:	281f      	cmp	r0, #31
 80146ec:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8014858 <__ieee754_rem_pio2f+0x250>
 80146f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80146f4:	eeb1 6a47 	vneg.f32	s12, s14
 80146f8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80146fc:	ee16 2a90 	vmov	r2, s13
 8014700:	dc1c      	bgt.n	801473c <__ieee754_rem_pio2f+0x134>
 8014702:	495a      	ldr	r1, [pc, #360]	; (801486c <__ieee754_rem_pio2f+0x264>)
 8014704:	1e47      	subs	r7, r0, #1
 8014706:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 801470a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 801470e:	428b      	cmp	r3, r1
 8014710:	d014      	beq.n	801473c <__ieee754_rem_pio2f+0x134>
 8014712:	6022      	str	r2, [r4, #0]
 8014714:	ed94 7a00 	vldr	s14, [r4]
 8014718:	ee30 0a47 	vsub.f32	s0, s0, s14
 801471c:	2e00      	cmp	r6, #0
 801471e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014722:	ed84 0a01 	vstr	s0, [r4, #4]
 8014726:	da9c      	bge.n	8014662 <__ieee754_rem_pio2f+0x5a>
 8014728:	eeb1 7a47 	vneg.f32	s14, s14
 801472c:	eeb1 0a40 	vneg.f32	s0, s0
 8014730:	ed84 7a00 	vstr	s14, [r4]
 8014734:	ed84 0a01 	vstr	s0, [r4, #4]
 8014738:	4240      	negs	r0, r0
 801473a:	e792      	b.n	8014662 <__ieee754_rem_pio2f+0x5a>
 801473c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8014740:	15eb      	asrs	r3, r5, #23
 8014742:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8014746:	2d08      	cmp	r5, #8
 8014748:	dde3      	ble.n	8014712 <__ieee754_rem_pio2f+0x10a>
 801474a:	eddf 7a44 	vldr	s15, [pc, #272]	; 801485c <__ieee754_rem_pio2f+0x254>
 801474e:	eddf 5a44 	vldr	s11, [pc, #272]	; 8014860 <__ieee754_rem_pio2f+0x258>
 8014752:	eef0 6a40 	vmov.f32	s13, s0
 8014756:	eee6 6a27 	vfma.f32	s13, s12, s15
 801475a:	ee30 0a66 	vsub.f32	s0, s0, s13
 801475e:	eea6 0a27 	vfma.f32	s0, s12, s15
 8014762:	eef0 7a40 	vmov.f32	s15, s0
 8014766:	eed7 7a25 	vfnms.f32	s15, s14, s11
 801476a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801476e:	ee15 2a90 	vmov	r2, s11
 8014772:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8014776:	1a5b      	subs	r3, r3, r1
 8014778:	2b19      	cmp	r3, #25
 801477a:	dc04      	bgt.n	8014786 <__ieee754_rem_pio2f+0x17e>
 801477c:	edc4 5a00 	vstr	s11, [r4]
 8014780:	eeb0 0a66 	vmov.f32	s0, s13
 8014784:	e7c6      	b.n	8014714 <__ieee754_rem_pio2f+0x10c>
 8014786:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8014870 <__ieee754_rem_pio2f+0x268>
 801478a:	eeb0 0a66 	vmov.f32	s0, s13
 801478e:	eea6 0a25 	vfma.f32	s0, s12, s11
 8014792:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8014796:	eddf 6a37 	vldr	s13, [pc, #220]	; 8014874 <__ieee754_rem_pio2f+0x26c>
 801479a:	eee6 7a25 	vfma.f32	s15, s12, s11
 801479e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80147a2:	ee30 7a67 	vsub.f32	s14, s0, s15
 80147a6:	ed84 7a00 	vstr	s14, [r4]
 80147aa:	e7b3      	b.n	8014714 <__ieee754_rem_pio2f+0x10c>
 80147ac:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80147b0:	db06      	blt.n	80147c0 <__ieee754_rem_pio2f+0x1b8>
 80147b2:	ee70 7a40 	vsub.f32	s15, s0, s0
 80147b6:	edc0 7a01 	vstr	s15, [r0, #4]
 80147ba:	edc0 7a00 	vstr	s15, [r0]
 80147be:	e733      	b.n	8014628 <__ieee754_rem_pio2f+0x20>
 80147c0:	15ea      	asrs	r2, r5, #23
 80147c2:	3a86      	subs	r2, #134	; 0x86
 80147c4:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80147c8:	ee07 3a90 	vmov	s15, r3
 80147cc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80147d0:	eddf 6a29 	vldr	s13, [pc, #164]	; 8014878 <__ieee754_rem_pio2f+0x270>
 80147d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80147d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80147dc:	ed8d 7a03 	vstr	s14, [sp, #12]
 80147e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80147e4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80147e8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80147ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80147f0:	ed8d 7a04 	vstr	s14, [sp, #16]
 80147f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80147f8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80147fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014800:	edcd 7a05 	vstr	s15, [sp, #20]
 8014804:	d11e      	bne.n	8014844 <__ieee754_rem_pio2f+0x23c>
 8014806:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801480a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801480e:	bf14      	ite	ne
 8014810:	2302      	movne	r3, #2
 8014812:	2301      	moveq	r3, #1
 8014814:	4919      	ldr	r1, [pc, #100]	; (801487c <__ieee754_rem_pio2f+0x274>)
 8014816:	9101      	str	r1, [sp, #4]
 8014818:	2102      	movs	r1, #2
 801481a:	9100      	str	r1, [sp, #0]
 801481c:	a803      	add	r0, sp, #12
 801481e:	4621      	mov	r1, r4
 8014820:	f000 f892 	bl	8014948 <__kernel_rem_pio2f>
 8014824:	2e00      	cmp	r6, #0
 8014826:	f6bf af1c 	bge.w	8014662 <__ieee754_rem_pio2f+0x5a>
 801482a:	edd4 7a00 	vldr	s15, [r4]
 801482e:	eef1 7a67 	vneg.f32	s15, s15
 8014832:	edc4 7a00 	vstr	s15, [r4]
 8014836:	edd4 7a01 	vldr	s15, [r4, #4]
 801483a:	eef1 7a67 	vneg.f32	s15, s15
 801483e:	edc4 7a01 	vstr	s15, [r4, #4]
 8014842:	e779      	b.n	8014738 <__ieee754_rem_pio2f+0x130>
 8014844:	2303      	movs	r3, #3
 8014846:	e7e5      	b.n	8014814 <__ieee754_rem_pio2f+0x20c>
 8014848:	3f490fd8 	.word	0x3f490fd8
 801484c:	4016cbe3 	.word	0x4016cbe3
 8014850:	3fc90f80 	.word	0x3fc90f80
 8014854:	3fc90fd0 	.word	0x3fc90fd0
 8014858:	37354443 	.word	0x37354443
 801485c:	37354400 	.word	0x37354400
 8014860:	2e85a308 	.word	0x2e85a308
 8014864:	43490f80 	.word	0x43490f80
 8014868:	3f22f984 	.word	0x3f22f984
 801486c:	080159f0 	.word	0x080159f0
 8014870:	2e85a300 	.word	0x2e85a300
 8014874:	248d3132 	.word	0x248d3132
 8014878:	43800000 	.word	0x43800000
 801487c:	08015a70 	.word	0x08015a70

08014880 <__ieee754_sqrtf>:
 8014880:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014884:	4770      	bx	lr
	...

08014888 <__kernel_cosf>:
 8014888:	ee10 3a10 	vmov	r3, s0
 801488c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014890:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8014894:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8014898:	da05      	bge.n	80148a6 <__kernel_cosf+0x1e>
 801489a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801489e:	ee17 2a90 	vmov	r2, s15
 80148a2:	2a00      	cmp	r2, #0
 80148a4:	d03d      	beq.n	8014922 <__kernel_cosf+0x9a>
 80148a6:	ee60 5a00 	vmul.f32	s11, s0, s0
 80148aa:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8014928 <__kernel_cosf+0xa0>
 80148ae:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801492c <__kernel_cosf+0xa4>
 80148b2:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8014930 <__kernel_cosf+0xa8>
 80148b6:	4a1f      	ldr	r2, [pc, #124]	; (8014934 <__kernel_cosf+0xac>)
 80148b8:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80148bc:	4293      	cmp	r3, r2
 80148be:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8014938 <__kernel_cosf+0xb0>
 80148c2:	eee7 7a25 	vfma.f32	s15, s14, s11
 80148c6:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 801493c <__kernel_cosf+0xb4>
 80148ca:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80148ce:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8014940 <__kernel_cosf+0xb8>
 80148d2:	eee7 7a25 	vfma.f32	s15, s14, s11
 80148d6:	eeb0 7a66 	vmov.f32	s14, s13
 80148da:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80148de:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80148e2:	ee65 7aa6 	vmul.f32	s15, s11, s13
 80148e6:	ee67 6a25 	vmul.f32	s13, s14, s11
 80148ea:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 80148ee:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80148f2:	dc04      	bgt.n	80148fe <__kernel_cosf+0x76>
 80148f4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80148f8:	ee36 0a47 	vsub.f32	s0, s12, s14
 80148fc:	4770      	bx	lr
 80148fe:	4a11      	ldr	r2, [pc, #68]	; (8014944 <__kernel_cosf+0xbc>)
 8014900:	4293      	cmp	r3, r2
 8014902:	bfda      	itte	le
 8014904:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8014908:	ee06 3a90 	vmovle	s13, r3
 801490c:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8014910:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014914:	ee36 0a66 	vsub.f32	s0, s12, s13
 8014918:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801491c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014920:	4770      	bx	lr
 8014922:	eeb0 0a46 	vmov.f32	s0, s12
 8014926:	4770      	bx	lr
 8014928:	ad47d74e 	.word	0xad47d74e
 801492c:	310f74f6 	.word	0x310f74f6
 8014930:	3d2aaaab 	.word	0x3d2aaaab
 8014934:	3e999999 	.word	0x3e999999
 8014938:	b493f27c 	.word	0xb493f27c
 801493c:	37d00d01 	.word	0x37d00d01
 8014940:	bab60b61 	.word	0xbab60b61
 8014944:	3f480000 	.word	0x3f480000

08014948 <__kernel_rem_pio2f>:
 8014948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801494c:	ed2d 8b04 	vpush	{d8-d9}
 8014950:	b0d9      	sub	sp, #356	; 0x164
 8014952:	4688      	mov	r8, r1
 8014954:	9002      	str	r0, [sp, #8]
 8014956:	49bb      	ldr	r1, [pc, #748]	; (8014c44 <__kernel_rem_pio2f+0x2fc>)
 8014958:	9866      	ldr	r0, [sp, #408]	; 0x198
 801495a:	9301      	str	r3, [sp, #4]
 801495c:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8014960:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8014964:	1e59      	subs	r1, r3, #1
 8014966:	1d13      	adds	r3, r2, #4
 8014968:	db27      	blt.n	80149ba <__kernel_rem_pio2f+0x72>
 801496a:	f1b2 0b03 	subs.w	fp, r2, #3
 801496e:	bf48      	it	mi
 8014970:	f102 0b04 	addmi.w	fp, r2, #4
 8014974:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8014978:	1c45      	adds	r5, r0, #1
 801497a:	00ec      	lsls	r4, r5, #3
 801497c:	1a47      	subs	r7, r0, r1
 801497e:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8014c54 <__kernel_rem_pio2f+0x30c>
 8014982:	9403      	str	r4, [sp, #12]
 8014984:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8014988:	eb0a 0c01 	add.w	ip, sl, r1
 801498c:	ae1c      	add	r6, sp, #112	; 0x70
 801498e:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8014992:	2400      	movs	r4, #0
 8014994:	4564      	cmp	r4, ip
 8014996:	dd12      	ble.n	80149be <__kernel_rem_pio2f+0x76>
 8014998:	9b01      	ldr	r3, [sp, #4]
 801499a:	ac1c      	add	r4, sp, #112	; 0x70
 801499c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80149a0:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 80149a4:	f04f 0c00 	mov.w	ip, #0
 80149a8:	45d4      	cmp	ip, sl
 80149aa:	dc27      	bgt.n	80149fc <__kernel_rem_pio2f+0xb4>
 80149ac:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80149b0:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8014c54 <__kernel_rem_pio2f+0x30c>
 80149b4:	4627      	mov	r7, r4
 80149b6:	2600      	movs	r6, #0
 80149b8:	e016      	b.n	80149e8 <__kernel_rem_pio2f+0xa0>
 80149ba:	2000      	movs	r0, #0
 80149bc:	e7dc      	b.n	8014978 <__kernel_rem_pio2f+0x30>
 80149be:	42e7      	cmn	r7, r4
 80149c0:	bf5d      	ittte	pl
 80149c2:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 80149c6:	ee07 3a90 	vmovpl	s15, r3
 80149ca:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80149ce:	eef0 7a47 	vmovmi.f32	s15, s14
 80149d2:	ece6 7a01 	vstmia	r6!, {s15}
 80149d6:	3401      	adds	r4, #1
 80149d8:	e7dc      	b.n	8014994 <__kernel_rem_pio2f+0x4c>
 80149da:	ecf9 6a01 	vldmia	r9!, {s13}
 80149de:	ed97 7a00 	vldr	s14, [r7]
 80149e2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80149e6:	3601      	adds	r6, #1
 80149e8:	428e      	cmp	r6, r1
 80149ea:	f1a7 0704 	sub.w	r7, r7, #4
 80149ee:	ddf4      	ble.n	80149da <__kernel_rem_pio2f+0x92>
 80149f0:	eceb 7a01 	vstmia	fp!, {s15}
 80149f4:	f10c 0c01 	add.w	ip, ip, #1
 80149f8:	3404      	adds	r4, #4
 80149fa:	e7d5      	b.n	80149a8 <__kernel_rem_pio2f+0x60>
 80149fc:	ab08      	add	r3, sp, #32
 80149fe:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8014a02:	eddf 8a93 	vldr	s17, [pc, #588]	; 8014c50 <__kernel_rem_pio2f+0x308>
 8014a06:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8014c4c <__kernel_rem_pio2f+0x304>
 8014a0a:	9304      	str	r3, [sp, #16]
 8014a0c:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8014a10:	4656      	mov	r6, sl
 8014a12:	00b3      	lsls	r3, r6, #2
 8014a14:	9305      	str	r3, [sp, #20]
 8014a16:	ab58      	add	r3, sp, #352	; 0x160
 8014a18:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8014a1c:	ac08      	add	r4, sp, #32
 8014a1e:	ab44      	add	r3, sp, #272	; 0x110
 8014a20:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8014a24:	46a4      	mov	ip, r4
 8014a26:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8014a2a:	4637      	mov	r7, r6
 8014a2c:	2f00      	cmp	r7, #0
 8014a2e:	f1a0 0004 	sub.w	r0, r0, #4
 8014a32:	dc4f      	bgt.n	8014ad4 <__kernel_rem_pio2f+0x18c>
 8014a34:	4628      	mov	r0, r5
 8014a36:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8014a3a:	f000 fc5f 	bl	80152fc <scalbnf>
 8014a3e:	eeb0 8a40 	vmov.f32	s16, s0
 8014a42:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8014a46:	ee28 0a00 	vmul.f32	s0, s16, s0
 8014a4a:	f000 fc0f 	bl	801526c <floorf>
 8014a4e:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8014a52:	eea0 8a67 	vfms.f32	s16, s0, s15
 8014a56:	2d00      	cmp	r5, #0
 8014a58:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8014a5c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8014a60:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8014a64:	ee17 9a90 	vmov	r9, s15
 8014a68:	ee38 8a40 	vsub.f32	s16, s16, s0
 8014a6c:	dd44      	ble.n	8014af8 <__kernel_rem_pio2f+0x1b0>
 8014a6e:	f106 3cff 	add.w	ip, r6, #4294967295
 8014a72:	ab08      	add	r3, sp, #32
 8014a74:	f1c5 0e08 	rsb	lr, r5, #8
 8014a78:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8014a7c:	fa47 f00e 	asr.w	r0, r7, lr
 8014a80:	4481      	add	r9, r0
 8014a82:	fa00 f00e 	lsl.w	r0, r0, lr
 8014a86:	1a3f      	subs	r7, r7, r0
 8014a88:	f1c5 0007 	rsb	r0, r5, #7
 8014a8c:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8014a90:	4107      	asrs	r7, r0
 8014a92:	2f00      	cmp	r7, #0
 8014a94:	dd3f      	ble.n	8014b16 <__kernel_rem_pio2f+0x1ce>
 8014a96:	f04f 0e00 	mov.w	lr, #0
 8014a9a:	f109 0901 	add.w	r9, r9, #1
 8014a9e:	4673      	mov	r3, lr
 8014aa0:	4576      	cmp	r6, lr
 8014aa2:	dc6b      	bgt.n	8014b7c <__kernel_rem_pio2f+0x234>
 8014aa4:	2d00      	cmp	r5, #0
 8014aa6:	dd04      	ble.n	8014ab2 <__kernel_rem_pio2f+0x16a>
 8014aa8:	2d01      	cmp	r5, #1
 8014aaa:	d078      	beq.n	8014b9e <__kernel_rem_pio2f+0x256>
 8014aac:	2d02      	cmp	r5, #2
 8014aae:	f000 8081 	beq.w	8014bb4 <__kernel_rem_pio2f+0x26c>
 8014ab2:	2f02      	cmp	r7, #2
 8014ab4:	d12f      	bne.n	8014b16 <__kernel_rem_pio2f+0x1ce>
 8014ab6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014aba:	ee30 8a48 	vsub.f32	s16, s0, s16
 8014abe:	b353      	cbz	r3, 8014b16 <__kernel_rem_pio2f+0x1ce>
 8014ac0:	4628      	mov	r0, r5
 8014ac2:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8014ac6:	f000 fc19 	bl	80152fc <scalbnf>
 8014aca:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8014ace:	ee38 8a40 	vsub.f32	s16, s16, s0
 8014ad2:	e020      	b.n	8014b16 <__kernel_rem_pio2f+0x1ce>
 8014ad4:	ee60 7a28 	vmul.f32	s15, s0, s17
 8014ad8:	3f01      	subs	r7, #1
 8014ada:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014ade:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014ae2:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8014ae6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014aea:	ecac 0a01 	vstmia	ip!, {s0}
 8014aee:	ed90 0a00 	vldr	s0, [r0]
 8014af2:	ee37 0a80 	vadd.f32	s0, s15, s0
 8014af6:	e799      	b.n	8014a2c <__kernel_rem_pio2f+0xe4>
 8014af8:	d105      	bne.n	8014b06 <__kernel_rem_pio2f+0x1be>
 8014afa:	1e70      	subs	r0, r6, #1
 8014afc:	ab08      	add	r3, sp, #32
 8014afe:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8014b02:	11ff      	asrs	r7, r7, #7
 8014b04:	e7c5      	b.n	8014a92 <__kernel_rem_pio2f+0x14a>
 8014b06:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8014b0a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8014b0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b12:	da31      	bge.n	8014b78 <__kernel_rem_pio2f+0x230>
 8014b14:	2700      	movs	r7, #0
 8014b16:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b1e:	f040 809b 	bne.w	8014c58 <__kernel_rem_pio2f+0x310>
 8014b22:	1e74      	subs	r4, r6, #1
 8014b24:	46a4      	mov	ip, r4
 8014b26:	2000      	movs	r0, #0
 8014b28:	45d4      	cmp	ip, sl
 8014b2a:	da4a      	bge.n	8014bc2 <__kernel_rem_pio2f+0x27a>
 8014b2c:	2800      	cmp	r0, #0
 8014b2e:	d07a      	beq.n	8014c26 <__kernel_rem_pio2f+0x2de>
 8014b30:	ab08      	add	r3, sp, #32
 8014b32:	3d08      	subs	r5, #8
 8014b34:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8014b38:	2b00      	cmp	r3, #0
 8014b3a:	f000 8081 	beq.w	8014c40 <__kernel_rem_pio2f+0x2f8>
 8014b3e:	4628      	mov	r0, r5
 8014b40:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014b44:	00a5      	lsls	r5, r4, #2
 8014b46:	f000 fbd9 	bl	80152fc <scalbnf>
 8014b4a:	aa44      	add	r2, sp, #272	; 0x110
 8014b4c:	1d2b      	adds	r3, r5, #4
 8014b4e:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8014c50 <__kernel_rem_pio2f+0x308>
 8014b52:	18d1      	adds	r1, r2, r3
 8014b54:	4622      	mov	r2, r4
 8014b56:	2a00      	cmp	r2, #0
 8014b58:	f280 80ae 	bge.w	8014cb8 <__kernel_rem_pio2f+0x370>
 8014b5c:	4622      	mov	r2, r4
 8014b5e:	2a00      	cmp	r2, #0
 8014b60:	f2c0 80cc 	blt.w	8014cfc <__kernel_rem_pio2f+0x3b4>
 8014b64:	a944      	add	r1, sp, #272	; 0x110
 8014b66:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8014b6a:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8014c48 <__kernel_rem_pio2f+0x300>
 8014b6e:	eddf 7a39 	vldr	s15, [pc, #228]	; 8014c54 <__kernel_rem_pio2f+0x30c>
 8014b72:	2000      	movs	r0, #0
 8014b74:	1aa1      	subs	r1, r4, r2
 8014b76:	e0b6      	b.n	8014ce6 <__kernel_rem_pio2f+0x39e>
 8014b78:	2702      	movs	r7, #2
 8014b7a:	e78c      	b.n	8014a96 <__kernel_rem_pio2f+0x14e>
 8014b7c:	6820      	ldr	r0, [r4, #0]
 8014b7e:	b94b      	cbnz	r3, 8014b94 <__kernel_rem_pio2f+0x24c>
 8014b80:	b118      	cbz	r0, 8014b8a <__kernel_rem_pio2f+0x242>
 8014b82:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8014b86:	6020      	str	r0, [r4, #0]
 8014b88:	2001      	movs	r0, #1
 8014b8a:	f10e 0e01 	add.w	lr, lr, #1
 8014b8e:	3404      	adds	r4, #4
 8014b90:	4603      	mov	r3, r0
 8014b92:	e785      	b.n	8014aa0 <__kernel_rem_pio2f+0x158>
 8014b94:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8014b98:	6020      	str	r0, [r4, #0]
 8014b9a:	4618      	mov	r0, r3
 8014b9c:	e7f5      	b.n	8014b8a <__kernel_rem_pio2f+0x242>
 8014b9e:	1e74      	subs	r4, r6, #1
 8014ba0:	a808      	add	r0, sp, #32
 8014ba2:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8014ba6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8014baa:	f10d 0c20 	add.w	ip, sp, #32
 8014bae:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8014bb2:	e77e      	b.n	8014ab2 <__kernel_rem_pio2f+0x16a>
 8014bb4:	1e74      	subs	r4, r6, #1
 8014bb6:	a808      	add	r0, sp, #32
 8014bb8:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8014bbc:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8014bc0:	e7f3      	b.n	8014baa <__kernel_rem_pio2f+0x262>
 8014bc2:	ab08      	add	r3, sp, #32
 8014bc4:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8014bc8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014bcc:	4318      	orrs	r0, r3
 8014bce:	e7ab      	b.n	8014b28 <__kernel_rem_pio2f+0x1e0>
 8014bd0:	f10c 0c01 	add.w	ip, ip, #1
 8014bd4:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8014bd8:	2c00      	cmp	r4, #0
 8014bda:	d0f9      	beq.n	8014bd0 <__kernel_rem_pio2f+0x288>
 8014bdc:	9b05      	ldr	r3, [sp, #20]
 8014bde:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8014be2:	eb0d 0003 	add.w	r0, sp, r3
 8014be6:	9b01      	ldr	r3, [sp, #4]
 8014be8:	18f4      	adds	r4, r6, r3
 8014bea:	ab1c      	add	r3, sp, #112	; 0x70
 8014bec:	1c77      	adds	r7, r6, #1
 8014bee:	384c      	subs	r0, #76	; 0x4c
 8014bf0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014bf4:	4466      	add	r6, ip
 8014bf6:	42be      	cmp	r6, r7
 8014bf8:	f6ff af0b 	blt.w	8014a12 <__kernel_rem_pio2f+0xca>
 8014bfc:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8014c00:	f8dd e008 	ldr.w	lr, [sp, #8]
 8014c04:	ee07 3a90 	vmov	s15, r3
 8014c08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014c0c:	f04f 0c00 	mov.w	ip, #0
 8014c10:	ece4 7a01 	vstmia	r4!, {s15}
 8014c14:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8014c54 <__kernel_rem_pio2f+0x30c>
 8014c18:	46a1      	mov	r9, r4
 8014c1a:	458c      	cmp	ip, r1
 8014c1c:	dd07      	ble.n	8014c2e <__kernel_rem_pio2f+0x2e6>
 8014c1e:	ece0 7a01 	vstmia	r0!, {s15}
 8014c22:	3701      	adds	r7, #1
 8014c24:	e7e7      	b.n	8014bf6 <__kernel_rem_pio2f+0x2ae>
 8014c26:	9804      	ldr	r0, [sp, #16]
 8014c28:	f04f 0c01 	mov.w	ip, #1
 8014c2c:	e7d2      	b.n	8014bd4 <__kernel_rem_pio2f+0x28c>
 8014c2e:	ecfe 6a01 	vldmia	lr!, {s13}
 8014c32:	ed39 7a01 	vldmdb	r9!, {s14}
 8014c36:	f10c 0c01 	add.w	ip, ip, #1
 8014c3a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014c3e:	e7ec      	b.n	8014c1a <__kernel_rem_pio2f+0x2d2>
 8014c40:	3c01      	subs	r4, #1
 8014c42:	e775      	b.n	8014b30 <__kernel_rem_pio2f+0x1e8>
 8014c44:	08015db4 	.word	0x08015db4
 8014c48:	08015d88 	.word	0x08015d88
 8014c4c:	43800000 	.word	0x43800000
 8014c50:	3b800000 	.word	0x3b800000
 8014c54:	00000000 	.word	0x00000000
 8014c58:	9b03      	ldr	r3, [sp, #12]
 8014c5a:	eeb0 0a48 	vmov.f32	s0, s16
 8014c5e:	1a98      	subs	r0, r3, r2
 8014c60:	f000 fb4c 	bl	80152fc <scalbnf>
 8014c64:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8014c4c <__kernel_rem_pio2f+0x304>
 8014c68:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8014c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c70:	db19      	blt.n	8014ca6 <__kernel_rem_pio2f+0x35e>
 8014c72:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8014c50 <__kernel_rem_pio2f+0x308>
 8014c76:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014c7a:	aa08      	add	r2, sp, #32
 8014c7c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014c80:	1c74      	adds	r4, r6, #1
 8014c82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014c86:	3508      	adds	r5, #8
 8014c88:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014c8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8014c90:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014c94:	ee10 3a10 	vmov	r3, s0
 8014c98:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8014c9c:	ee17 3a90 	vmov	r3, s15
 8014ca0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8014ca4:	e74b      	b.n	8014b3e <__kernel_rem_pio2f+0x1f6>
 8014ca6:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8014caa:	aa08      	add	r2, sp, #32
 8014cac:	ee10 3a10 	vmov	r3, s0
 8014cb0:	4634      	mov	r4, r6
 8014cb2:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8014cb6:	e742      	b.n	8014b3e <__kernel_rem_pio2f+0x1f6>
 8014cb8:	a808      	add	r0, sp, #32
 8014cba:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8014cbe:	9001      	str	r0, [sp, #4]
 8014cc0:	ee07 0a90 	vmov	s15, r0
 8014cc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8014cc8:	3a01      	subs	r2, #1
 8014cca:	ee67 7a80 	vmul.f32	s15, s15, s0
 8014cce:	ee20 0a07 	vmul.f32	s0, s0, s14
 8014cd2:	ed61 7a01 	vstmdb	r1!, {s15}
 8014cd6:	e73e      	b.n	8014b56 <__kernel_rem_pio2f+0x20e>
 8014cd8:	ecfc 6a01 	vldmia	ip!, {s13}
 8014cdc:	ecb6 7a01 	vldmia	r6!, {s14}
 8014ce0:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014ce4:	3001      	adds	r0, #1
 8014ce6:	4550      	cmp	r0, sl
 8014ce8:	dc01      	bgt.n	8014cee <__kernel_rem_pio2f+0x3a6>
 8014cea:	4288      	cmp	r0, r1
 8014cec:	ddf4      	ble.n	8014cd8 <__kernel_rem_pio2f+0x390>
 8014cee:	a858      	add	r0, sp, #352	; 0x160
 8014cf0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014cf4:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8014cf8:	3a01      	subs	r2, #1
 8014cfa:	e730      	b.n	8014b5e <__kernel_rem_pio2f+0x216>
 8014cfc:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8014cfe:	2a02      	cmp	r2, #2
 8014d00:	dc09      	bgt.n	8014d16 <__kernel_rem_pio2f+0x3ce>
 8014d02:	2a00      	cmp	r2, #0
 8014d04:	dc2a      	bgt.n	8014d5c <__kernel_rem_pio2f+0x414>
 8014d06:	d043      	beq.n	8014d90 <__kernel_rem_pio2f+0x448>
 8014d08:	f009 0007 	and.w	r0, r9, #7
 8014d0c:	b059      	add	sp, #356	; 0x164
 8014d0e:	ecbd 8b04 	vpop	{d8-d9}
 8014d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014d16:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8014d18:	2b03      	cmp	r3, #3
 8014d1a:	d1f5      	bne.n	8014d08 <__kernel_rem_pio2f+0x3c0>
 8014d1c:	ab30      	add	r3, sp, #192	; 0xc0
 8014d1e:	442b      	add	r3, r5
 8014d20:	461a      	mov	r2, r3
 8014d22:	4619      	mov	r1, r3
 8014d24:	4620      	mov	r0, r4
 8014d26:	2800      	cmp	r0, #0
 8014d28:	f1a1 0104 	sub.w	r1, r1, #4
 8014d2c:	dc51      	bgt.n	8014dd2 <__kernel_rem_pio2f+0x48a>
 8014d2e:	4621      	mov	r1, r4
 8014d30:	2901      	cmp	r1, #1
 8014d32:	f1a2 0204 	sub.w	r2, r2, #4
 8014d36:	dc5c      	bgt.n	8014df2 <__kernel_rem_pio2f+0x4aa>
 8014d38:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8014c54 <__kernel_rem_pio2f+0x30c>
 8014d3c:	3304      	adds	r3, #4
 8014d3e:	2c01      	cmp	r4, #1
 8014d40:	dc67      	bgt.n	8014e12 <__kernel_rem_pio2f+0x4ca>
 8014d42:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8014d46:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8014d4a:	2f00      	cmp	r7, #0
 8014d4c:	d167      	bne.n	8014e1e <__kernel_rem_pio2f+0x4d6>
 8014d4e:	edc8 6a00 	vstr	s13, [r8]
 8014d52:	ed88 7a01 	vstr	s14, [r8, #4]
 8014d56:	edc8 7a02 	vstr	s15, [r8, #8]
 8014d5a:	e7d5      	b.n	8014d08 <__kernel_rem_pio2f+0x3c0>
 8014d5c:	aa30      	add	r2, sp, #192	; 0xc0
 8014d5e:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8014c54 <__kernel_rem_pio2f+0x30c>
 8014d62:	4413      	add	r3, r2
 8014d64:	4622      	mov	r2, r4
 8014d66:	2a00      	cmp	r2, #0
 8014d68:	da24      	bge.n	8014db4 <__kernel_rem_pio2f+0x46c>
 8014d6a:	b34f      	cbz	r7, 8014dc0 <__kernel_rem_pio2f+0x478>
 8014d6c:	eef1 7a47 	vneg.f32	s15, s14
 8014d70:	edc8 7a00 	vstr	s15, [r8]
 8014d74:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8014d78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014d7c:	aa31      	add	r2, sp, #196	; 0xc4
 8014d7e:	2301      	movs	r3, #1
 8014d80:	429c      	cmp	r4, r3
 8014d82:	da20      	bge.n	8014dc6 <__kernel_rem_pio2f+0x47e>
 8014d84:	b10f      	cbz	r7, 8014d8a <__kernel_rem_pio2f+0x442>
 8014d86:	eef1 7a67 	vneg.f32	s15, s15
 8014d8a:	edc8 7a01 	vstr	s15, [r8, #4]
 8014d8e:	e7bb      	b.n	8014d08 <__kernel_rem_pio2f+0x3c0>
 8014d90:	aa30      	add	r2, sp, #192	; 0xc0
 8014d92:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8014c54 <__kernel_rem_pio2f+0x30c>
 8014d96:	4413      	add	r3, r2
 8014d98:	2c00      	cmp	r4, #0
 8014d9a:	da05      	bge.n	8014da8 <__kernel_rem_pio2f+0x460>
 8014d9c:	b10f      	cbz	r7, 8014da2 <__kernel_rem_pio2f+0x45a>
 8014d9e:	eef1 7a67 	vneg.f32	s15, s15
 8014da2:	edc8 7a00 	vstr	s15, [r8]
 8014da6:	e7af      	b.n	8014d08 <__kernel_rem_pio2f+0x3c0>
 8014da8:	ed33 7a01 	vldmdb	r3!, {s14}
 8014dac:	3c01      	subs	r4, #1
 8014dae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014db2:	e7f1      	b.n	8014d98 <__kernel_rem_pio2f+0x450>
 8014db4:	ed73 7a01 	vldmdb	r3!, {s15}
 8014db8:	3a01      	subs	r2, #1
 8014dba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8014dbe:	e7d2      	b.n	8014d66 <__kernel_rem_pio2f+0x41e>
 8014dc0:	eef0 7a47 	vmov.f32	s15, s14
 8014dc4:	e7d4      	b.n	8014d70 <__kernel_rem_pio2f+0x428>
 8014dc6:	ecb2 7a01 	vldmia	r2!, {s14}
 8014dca:	3301      	adds	r3, #1
 8014dcc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014dd0:	e7d6      	b.n	8014d80 <__kernel_rem_pio2f+0x438>
 8014dd2:	edd1 7a00 	vldr	s15, [r1]
 8014dd6:	edd1 6a01 	vldr	s13, [r1, #4]
 8014dda:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014dde:	3801      	subs	r0, #1
 8014de0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014de4:	ed81 7a00 	vstr	s14, [r1]
 8014de8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014dec:	edc1 7a01 	vstr	s15, [r1, #4]
 8014df0:	e799      	b.n	8014d26 <__kernel_rem_pio2f+0x3de>
 8014df2:	edd2 7a00 	vldr	s15, [r2]
 8014df6:	edd2 6a01 	vldr	s13, [r2, #4]
 8014dfa:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8014dfe:	3901      	subs	r1, #1
 8014e00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014e04:	ed82 7a00 	vstr	s14, [r2]
 8014e08:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014e0c:	edc2 7a01 	vstr	s15, [r2, #4]
 8014e10:	e78e      	b.n	8014d30 <__kernel_rem_pio2f+0x3e8>
 8014e12:	ed33 7a01 	vldmdb	r3!, {s14}
 8014e16:	3c01      	subs	r4, #1
 8014e18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8014e1c:	e78f      	b.n	8014d3e <__kernel_rem_pio2f+0x3f6>
 8014e1e:	eef1 6a66 	vneg.f32	s13, s13
 8014e22:	eeb1 7a47 	vneg.f32	s14, s14
 8014e26:	edc8 6a00 	vstr	s13, [r8]
 8014e2a:	ed88 7a01 	vstr	s14, [r8, #4]
 8014e2e:	eef1 7a67 	vneg.f32	s15, s15
 8014e32:	e790      	b.n	8014d56 <__kernel_rem_pio2f+0x40e>

08014e34 <__kernel_sinf>:
 8014e34:	ee10 3a10 	vmov	r3, s0
 8014e38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014e3c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8014e40:	da04      	bge.n	8014e4c <__kernel_sinf+0x18>
 8014e42:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8014e46:	ee17 3a90 	vmov	r3, s15
 8014e4a:	b35b      	cbz	r3, 8014ea4 <__kernel_sinf+0x70>
 8014e4c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8014e50:	eddf 7a15 	vldr	s15, [pc, #84]	; 8014ea8 <__kernel_sinf+0x74>
 8014e54:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8014eac <__kernel_sinf+0x78>
 8014e58:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014e5c:	eddf 7a14 	vldr	s15, [pc, #80]	; 8014eb0 <__kernel_sinf+0x7c>
 8014e60:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014e64:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8014eb4 <__kernel_sinf+0x80>
 8014e68:	eea7 6a87 	vfma.f32	s12, s15, s14
 8014e6c:	eddf 7a12 	vldr	s15, [pc, #72]	; 8014eb8 <__kernel_sinf+0x84>
 8014e70:	ee60 6a07 	vmul.f32	s13, s0, s14
 8014e74:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014e78:	b930      	cbnz	r0, 8014e88 <__kernel_sinf+0x54>
 8014e7a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8014ebc <__kernel_sinf+0x88>
 8014e7e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014e82:	eea6 0a26 	vfma.f32	s0, s12, s13
 8014e86:	4770      	bx	lr
 8014e88:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8014e8c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8014e90:	eee0 7a86 	vfma.f32	s15, s1, s12
 8014e94:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8014e98:	eddf 7a09 	vldr	s15, [pc, #36]	; 8014ec0 <__kernel_sinf+0x8c>
 8014e9c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8014ea0:	ee30 0a60 	vsub.f32	s0, s0, s1
 8014ea4:	4770      	bx	lr
 8014ea6:	bf00      	nop
 8014ea8:	2f2ec9d3 	.word	0x2f2ec9d3
 8014eac:	b2d72f34 	.word	0xb2d72f34
 8014eb0:	3638ef1b 	.word	0x3638ef1b
 8014eb4:	b9500d01 	.word	0xb9500d01
 8014eb8:	3c088889 	.word	0x3c088889
 8014ebc:	be2aaaab 	.word	0xbe2aaaab
 8014ec0:	3e2aaaab 	.word	0x3e2aaaab

08014ec4 <with_errno>:
 8014ec4:	b570      	push	{r4, r5, r6, lr}
 8014ec6:	4604      	mov	r4, r0
 8014ec8:	460d      	mov	r5, r1
 8014eca:	4616      	mov	r6, r2
 8014ecc:	f7fb f916 	bl	80100fc <__errno>
 8014ed0:	4629      	mov	r1, r5
 8014ed2:	6006      	str	r6, [r0, #0]
 8014ed4:	4620      	mov	r0, r4
 8014ed6:	bd70      	pop	{r4, r5, r6, pc}

08014ed8 <xflow>:
 8014ed8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014eda:	4614      	mov	r4, r2
 8014edc:	461d      	mov	r5, r3
 8014ede:	b108      	cbz	r0, 8014ee4 <xflow+0xc>
 8014ee0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014ee4:	e9cd 2300 	strd	r2, r3, [sp]
 8014ee8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014eec:	4620      	mov	r0, r4
 8014eee:	4629      	mov	r1, r5
 8014ef0:	f7eb fb82 	bl	80005f8 <__aeabi_dmul>
 8014ef4:	2222      	movs	r2, #34	; 0x22
 8014ef6:	b003      	add	sp, #12
 8014ef8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014efc:	f7ff bfe2 	b.w	8014ec4 <with_errno>

08014f00 <__math_uflow>:
 8014f00:	b508      	push	{r3, lr}
 8014f02:	2200      	movs	r2, #0
 8014f04:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8014f08:	f7ff ffe6 	bl	8014ed8 <xflow>
 8014f0c:	ec41 0b10 	vmov	d0, r0, r1
 8014f10:	bd08      	pop	{r3, pc}

08014f12 <__math_oflow>:
 8014f12:	b508      	push	{r3, lr}
 8014f14:	2200      	movs	r2, #0
 8014f16:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8014f1a:	f7ff ffdd 	bl	8014ed8 <xflow>
 8014f1e:	ec41 0b10 	vmov	d0, r0, r1
 8014f22:	bd08      	pop	{r3, pc}

08014f24 <with_errnof>:
 8014f24:	b513      	push	{r0, r1, r4, lr}
 8014f26:	4604      	mov	r4, r0
 8014f28:	ed8d 0a01 	vstr	s0, [sp, #4]
 8014f2c:	f7fb f8e6 	bl	80100fc <__errno>
 8014f30:	ed9d 0a01 	vldr	s0, [sp, #4]
 8014f34:	6004      	str	r4, [r0, #0]
 8014f36:	b002      	add	sp, #8
 8014f38:	bd10      	pop	{r4, pc}

08014f3a <xflowf>:
 8014f3a:	b130      	cbz	r0, 8014f4a <xflowf+0x10>
 8014f3c:	eef1 7a40 	vneg.f32	s15, s0
 8014f40:	ee27 0a80 	vmul.f32	s0, s15, s0
 8014f44:	2022      	movs	r0, #34	; 0x22
 8014f46:	f7ff bfed 	b.w	8014f24 <with_errnof>
 8014f4a:	eef0 7a40 	vmov.f32	s15, s0
 8014f4e:	e7f7      	b.n	8014f40 <xflowf+0x6>

08014f50 <__math_uflowf>:
 8014f50:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014f58 <__math_uflowf+0x8>
 8014f54:	f7ff bff1 	b.w	8014f3a <xflowf>
 8014f58:	10000000 	.word	0x10000000

08014f5c <__math_oflowf>:
 8014f5c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014f64 <__math_oflowf+0x8>
 8014f60:	f7ff bfeb 	b.w	8014f3a <xflowf>
 8014f64:	70000000 	.word	0x70000000

08014f68 <fabs>:
 8014f68:	ec51 0b10 	vmov	r0, r1, d0
 8014f6c:	ee10 2a10 	vmov	r2, s0
 8014f70:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014f74:	ec43 2b10 	vmov	d0, r2, r3
 8014f78:	4770      	bx	lr

08014f7a <finite>:
 8014f7a:	b082      	sub	sp, #8
 8014f7c:	ed8d 0b00 	vstr	d0, [sp]
 8014f80:	9801      	ldr	r0, [sp, #4]
 8014f82:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8014f86:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8014f8a:	0fc0      	lsrs	r0, r0, #31
 8014f8c:	b002      	add	sp, #8
 8014f8e:	4770      	bx	lr

08014f90 <scalbn>:
 8014f90:	b570      	push	{r4, r5, r6, lr}
 8014f92:	ec55 4b10 	vmov	r4, r5, d0
 8014f96:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8014f9a:	4606      	mov	r6, r0
 8014f9c:	462b      	mov	r3, r5
 8014f9e:	b99a      	cbnz	r2, 8014fc8 <scalbn+0x38>
 8014fa0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8014fa4:	4323      	orrs	r3, r4
 8014fa6:	d036      	beq.n	8015016 <scalbn+0x86>
 8014fa8:	4b39      	ldr	r3, [pc, #228]	; (8015090 <scalbn+0x100>)
 8014faa:	4629      	mov	r1, r5
 8014fac:	ee10 0a10 	vmov	r0, s0
 8014fb0:	2200      	movs	r2, #0
 8014fb2:	f7eb fb21 	bl	80005f8 <__aeabi_dmul>
 8014fb6:	4b37      	ldr	r3, [pc, #220]	; (8015094 <scalbn+0x104>)
 8014fb8:	429e      	cmp	r6, r3
 8014fba:	4604      	mov	r4, r0
 8014fbc:	460d      	mov	r5, r1
 8014fbe:	da10      	bge.n	8014fe2 <scalbn+0x52>
 8014fc0:	a32b      	add	r3, pc, #172	; (adr r3, 8015070 <scalbn+0xe0>)
 8014fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fc6:	e03a      	b.n	801503e <scalbn+0xae>
 8014fc8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8014fcc:	428a      	cmp	r2, r1
 8014fce:	d10c      	bne.n	8014fea <scalbn+0x5a>
 8014fd0:	ee10 2a10 	vmov	r2, s0
 8014fd4:	4620      	mov	r0, r4
 8014fd6:	4629      	mov	r1, r5
 8014fd8:	f7eb f958 	bl	800028c <__adddf3>
 8014fdc:	4604      	mov	r4, r0
 8014fde:	460d      	mov	r5, r1
 8014fe0:	e019      	b.n	8015016 <scalbn+0x86>
 8014fe2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8014fe6:	460b      	mov	r3, r1
 8014fe8:	3a36      	subs	r2, #54	; 0x36
 8014fea:	4432      	add	r2, r6
 8014fec:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8014ff0:	428a      	cmp	r2, r1
 8014ff2:	dd08      	ble.n	8015006 <scalbn+0x76>
 8014ff4:	2d00      	cmp	r5, #0
 8014ff6:	a120      	add	r1, pc, #128	; (adr r1, 8015078 <scalbn+0xe8>)
 8014ff8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014ffc:	da1c      	bge.n	8015038 <scalbn+0xa8>
 8014ffe:	a120      	add	r1, pc, #128	; (adr r1, 8015080 <scalbn+0xf0>)
 8015000:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015004:	e018      	b.n	8015038 <scalbn+0xa8>
 8015006:	2a00      	cmp	r2, #0
 8015008:	dd08      	ble.n	801501c <scalbn+0x8c>
 801500a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801500e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015012:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015016:	ec45 4b10 	vmov	d0, r4, r5
 801501a:	bd70      	pop	{r4, r5, r6, pc}
 801501c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8015020:	da19      	bge.n	8015056 <scalbn+0xc6>
 8015022:	f24c 3350 	movw	r3, #50000	; 0xc350
 8015026:	429e      	cmp	r6, r3
 8015028:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801502c:	dd0a      	ble.n	8015044 <scalbn+0xb4>
 801502e:	a112      	add	r1, pc, #72	; (adr r1, 8015078 <scalbn+0xe8>)
 8015030:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015034:	2b00      	cmp	r3, #0
 8015036:	d1e2      	bne.n	8014ffe <scalbn+0x6e>
 8015038:	a30f      	add	r3, pc, #60	; (adr r3, 8015078 <scalbn+0xe8>)
 801503a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801503e:	f7eb fadb 	bl	80005f8 <__aeabi_dmul>
 8015042:	e7cb      	b.n	8014fdc <scalbn+0x4c>
 8015044:	a10a      	add	r1, pc, #40	; (adr r1, 8015070 <scalbn+0xe0>)
 8015046:	e9d1 0100 	ldrd	r0, r1, [r1]
 801504a:	2b00      	cmp	r3, #0
 801504c:	d0b8      	beq.n	8014fc0 <scalbn+0x30>
 801504e:	a10e      	add	r1, pc, #56	; (adr r1, 8015088 <scalbn+0xf8>)
 8015050:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015054:	e7b4      	b.n	8014fc0 <scalbn+0x30>
 8015056:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801505a:	3236      	adds	r2, #54	; 0x36
 801505c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015060:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8015064:	4620      	mov	r0, r4
 8015066:	4b0c      	ldr	r3, [pc, #48]	; (8015098 <scalbn+0x108>)
 8015068:	2200      	movs	r2, #0
 801506a:	e7e8      	b.n	801503e <scalbn+0xae>
 801506c:	f3af 8000 	nop.w
 8015070:	c2f8f359 	.word	0xc2f8f359
 8015074:	01a56e1f 	.word	0x01a56e1f
 8015078:	8800759c 	.word	0x8800759c
 801507c:	7e37e43c 	.word	0x7e37e43c
 8015080:	8800759c 	.word	0x8800759c
 8015084:	fe37e43c 	.word	0xfe37e43c
 8015088:	c2f8f359 	.word	0xc2f8f359
 801508c:	81a56e1f 	.word	0x81a56e1f
 8015090:	43500000 	.word	0x43500000
 8015094:	ffff3cb0 	.word	0xffff3cb0
 8015098:	3c900000 	.word	0x3c900000

0801509c <atanf>:
 801509c:	b538      	push	{r3, r4, r5, lr}
 801509e:	ee10 5a10 	vmov	r5, s0
 80150a2:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80150a6:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80150aa:	eef0 7a40 	vmov.f32	s15, s0
 80150ae:	db10      	blt.n	80150d2 <atanf+0x36>
 80150b0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80150b4:	dd04      	ble.n	80150c0 <atanf+0x24>
 80150b6:	ee70 7a00 	vadd.f32	s15, s0, s0
 80150ba:	eeb0 0a67 	vmov.f32	s0, s15
 80150be:	bd38      	pop	{r3, r4, r5, pc}
 80150c0:	eddf 7a4d 	vldr	s15, [pc, #308]	; 80151f8 <atanf+0x15c>
 80150c4:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 80151fc <atanf+0x160>
 80150c8:	2d00      	cmp	r5, #0
 80150ca:	bfd8      	it	le
 80150cc:	eef0 7a40 	vmovle.f32	s15, s0
 80150d0:	e7f3      	b.n	80150ba <atanf+0x1e>
 80150d2:	4b4b      	ldr	r3, [pc, #300]	; (8015200 <atanf+0x164>)
 80150d4:	429c      	cmp	r4, r3
 80150d6:	dc10      	bgt.n	80150fa <atanf+0x5e>
 80150d8:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 80150dc:	da0a      	bge.n	80150f4 <atanf+0x58>
 80150de:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8015204 <atanf+0x168>
 80150e2:	ee30 7a07 	vadd.f32	s14, s0, s14
 80150e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80150ea:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80150ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150f2:	dce2      	bgt.n	80150ba <atanf+0x1e>
 80150f4:	f04f 33ff 	mov.w	r3, #4294967295
 80150f8:	e013      	b.n	8015122 <atanf+0x86>
 80150fa:	f000 f8a3 	bl	8015244 <fabsf>
 80150fe:	4b42      	ldr	r3, [pc, #264]	; (8015208 <atanf+0x16c>)
 8015100:	429c      	cmp	r4, r3
 8015102:	dc4f      	bgt.n	80151a4 <atanf+0x108>
 8015104:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8015108:	429c      	cmp	r4, r3
 801510a:	dc41      	bgt.n	8015190 <atanf+0xf4>
 801510c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8015110:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8015114:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015118:	2300      	movs	r3, #0
 801511a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801511e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015122:	1c5a      	adds	r2, r3, #1
 8015124:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8015128:	ed9f 7a38 	vldr	s14, [pc, #224]	; 801520c <atanf+0x170>
 801512c:	eddf 5a38 	vldr	s11, [pc, #224]	; 8015210 <atanf+0x174>
 8015130:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8015214 <atanf+0x178>
 8015134:	ee66 6a06 	vmul.f32	s13, s12, s12
 8015138:	eee6 5a87 	vfma.f32	s11, s13, s14
 801513c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8015218 <atanf+0x17c>
 8015140:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015144:	eddf 5a35 	vldr	s11, [pc, #212]	; 801521c <atanf+0x180>
 8015148:	eee7 5a26 	vfma.f32	s11, s14, s13
 801514c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8015220 <atanf+0x184>
 8015150:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015154:	eddf 5a33 	vldr	s11, [pc, #204]	; 8015224 <atanf+0x188>
 8015158:	eee7 5a26 	vfma.f32	s11, s14, s13
 801515c:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8015228 <atanf+0x18c>
 8015160:	eea6 5a87 	vfma.f32	s10, s13, s14
 8015164:	ed9f 7a31 	vldr	s14, [pc, #196]	; 801522c <atanf+0x190>
 8015168:	eea5 7a26 	vfma.f32	s14, s10, s13
 801516c:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8015230 <atanf+0x194>
 8015170:	eea7 5a26 	vfma.f32	s10, s14, s13
 8015174:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8015234 <atanf+0x198>
 8015178:	eea5 7a26 	vfma.f32	s14, s10, s13
 801517c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8015180:	eea5 7a86 	vfma.f32	s14, s11, s12
 8015184:	ee27 7a87 	vmul.f32	s14, s15, s14
 8015188:	d121      	bne.n	80151ce <atanf+0x132>
 801518a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801518e:	e794      	b.n	80150ba <atanf+0x1e>
 8015190:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8015194:	ee30 7a67 	vsub.f32	s14, s0, s15
 8015198:	ee30 0a27 	vadd.f32	s0, s0, s15
 801519c:	2301      	movs	r3, #1
 801519e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80151a2:	e7be      	b.n	8015122 <atanf+0x86>
 80151a4:	4b24      	ldr	r3, [pc, #144]	; (8015238 <atanf+0x19c>)
 80151a6:	429c      	cmp	r4, r3
 80151a8:	dc0b      	bgt.n	80151c2 <atanf+0x126>
 80151aa:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 80151ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80151b2:	eea0 7a27 	vfma.f32	s14, s0, s15
 80151b6:	2302      	movs	r3, #2
 80151b8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80151bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80151c0:	e7af      	b.n	8015122 <atanf+0x86>
 80151c2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80151c6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80151ca:	2303      	movs	r3, #3
 80151cc:	e7a9      	b.n	8015122 <atanf+0x86>
 80151ce:	4a1b      	ldr	r2, [pc, #108]	; (801523c <atanf+0x1a0>)
 80151d0:	491b      	ldr	r1, [pc, #108]	; (8015240 <atanf+0x1a4>)
 80151d2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80151d6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80151da:	ed93 0a00 	vldr	s0, [r3]
 80151de:	ee37 7a40 	vsub.f32	s14, s14, s0
 80151e2:	ed92 0a00 	vldr	s0, [r2]
 80151e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80151ea:	2d00      	cmp	r5, #0
 80151ec:	ee70 7a67 	vsub.f32	s15, s0, s15
 80151f0:	bfb8      	it	lt
 80151f2:	eef1 7a67 	vneglt.f32	s15, s15
 80151f6:	e760      	b.n	80150ba <atanf+0x1e>
 80151f8:	3fc90fdb 	.word	0x3fc90fdb
 80151fc:	bfc90fdb 	.word	0xbfc90fdb
 8015200:	3edfffff 	.word	0x3edfffff
 8015204:	7149f2ca 	.word	0x7149f2ca
 8015208:	3f97ffff 	.word	0x3f97ffff
 801520c:	3c8569d7 	.word	0x3c8569d7
 8015210:	3d4bda59 	.word	0x3d4bda59
 8015214:	bd6ef16b 	.word	0xbd6ef16b
 8015218:	3d886b35 	.word	0x3d886b35
 801521c:	3dba2e6e 	.word	0x3dba2e6e
 8015220:	3e124925 	.word	0x3e124925
 8015224:	3eaaaaab 	.word	0x3eaaaaab
 8015228:	bd15a221 	.word	0xbd15a221
 801522c:	bd9d8795 	.word	0xbd9d8795
 8015230:	bde38e38 	.word	0xbde38e38
 8015234:	be4ccccd 	.word	0xbe4ccccd
 8015238:	401bffff 	.word	0x401bffff
 801523c:	08015dc0 	.word	0x08015dc0
 8015240:	08015dd0 	.word	0x08015dd0

08015244 <fabsf>:
 8015244:	ee10 3a10 	vmov	r3, s0
 8015248:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801524c:	ee00 3a10 	vmov	s0, r3
 8015250:	4770      	bx	lr

08015252 <finitef>:
 8015252:	b082      	sub	sp, #8
 8015254:	ed8d 0a01 	vstr	s0, [sp, #4]
 8015258:	9801      	ldr	r0, [sp, #4]
 801525a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801525e:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8015262:	bfac      	ite	ge
 8015264:	2000      	movge	r0, #0
 8015266:	2001      	movlt	r0, #1
 8015268:	b002      	add	sp, #8
 801526a:	4770      	bx	lr

0801526c <floorf>:
 801526c:	ee10 3a10 	vmov	r3, s0
 8015270:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015274:	3a7f      	subs	r2, #127	; 0x7f
 8015276:	2a16      	cmp	r2, #22
 8015278:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801527c:	dc2a      	bgt.n	80152d4 <floorf+0x68>
 801527e:	2a00      	cmp	r2, #0
 8015280:	da11      	bge.n	80152a6 <floorf+0x3a>
 8015282:	eddf 7a18 	vldr	s15, [pc, #96]	; 80152e4 <floorf+0x78>
 8015286:	ee30 0a27 	vadd.f32	s0, s0, s15
 801528a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801528e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015292:	dd05      	ble.n	80152a0 <floorf+0x34>
 8015294:	2b00      	cmp	r3, #0
 8015296:	da23      	bge.n	80152e0 <floorf+0x74>
 8015298:	4a13      	ldr	r2, [pc, #76]	; (80152e8 <floorf+0x7c>)
 801529a:	2900      	cmp	r1, #0
 801529c:	bf18      	it	ne
 801529e:	4613      	movne	r3, r2
 80152a0:	ee00 3a10 	vmov	s0, r3
 80152a4:	4770      	bx	lr
 80152a6:	4911      	ldr	r1, [pc, #68]	; (80152ec <floorf+0x80>)
 80152a8:	4111      	asrs	r1, r2
 80152aa:	420b      	tst	r3, r1
 80152ac:	d0fa      	beq.n	80152a4 <floorf+0x38>
 80152ae:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80152e4 <floorf+0x78>
 80152b2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80152b6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80152ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80152be:	ddef      	ble.n	80152a0 <floorf+0x34>
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	bfbe      	ittt	lt
 80152c4:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80152c8:	fa40 f202 	asrlt.w	r2, r0, r2
 80152cc:	189b      	addlt	r3, r3, r2
 80152ce:	ea23 0301 	bic.w	r3, r3, r1
 80152d2:	e7e5      	b.n	80152a0 <floorf+0x34>
 80152d4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80152d8:	d3e4      	bcc.n	80152a4 <floorf+0x38>
 80152da:	ee30 0a00 	vadd.f32	s0, s0, s0
 80152de:	4770      	bx	lr
 80152e0:	2300      	movs	r3, #0
 80152e2:	e7dd      	b.n	80152a0 <floorf+0x34>
 80152e4:	7149f2ca 	.word	0x7149f2ca
 80152e8:	bf800000 	.word	0xbf800000
 80152ec:	007fffff 	.word	0x007fffff

080152f0 <nanf>:
 80152f0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80152f8 <nanf+0x8>
 80152f4:	4770      	bx	lr
 80152f6:	bf00      	nop
 80152f8:	7fc00000 	.word	0x7fc00000

080152fc <scalbnf>:
 80152fc:	ee10 3a10 	vmov	r3, s0
 8015300:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8015304:	d025      	beq.n	8015352 <scalbnf+0x56>
 8015306:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801530a:	d302      	bcc.n	8015312 <scalbnf+0x16>
 801530c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015310:	4770      	bx	lr
 8015312:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8015316:	d122      	bne.n	801535e <scalbnf+0x62>
 8015318:	4b2a      	ldr	r3, [pc, #168]	; (80153c4 <scalbnf+0xc8>)
 801531a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80153c8 <scalbnf+0xcc>
 801531e:	4298      	cmp	r0, r3
 8015320:	ee20 0a27 	vmul.f32	s0, s0, s15
 8015324:	db16      	blt.n	8015354 <scalbnf+0x58>
 8015326:	ee10 3a10 	vmov	r3, s0
 801532a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801532e:	3a19      	subs	r2, #25
 8015330:	4402      	add	r2, r0
 8015332:	2afe      	cmp	r2, #254	; 0xfe
 8015334:	dd15      	ble.n	8015362 <scalbnf+0x66>
 8015336:	ee10 3a10 	vmov	r3, s0
 801533a:	eddf 7a24 	vldr	s15, [pc, #144]	; 80153cc <scalbnf+0xd0>
 801533e:	eddf 6a24 	vldr	s13, [pc, #144]	; 80153d0 <scalbnf+0xd4>
 8015342:	2b00      	cmp	r3, #0
 8015344:	eeb0 7a67 	vmov.f32	s14, s15
 8015348:	bfb8      	it	lt
 801534a:	eef0 7a66 	vmovlt.f32	s15, s13
 801534e:	ee27 0a27 	vmul.f32	s0, s14, s15
 8015352:	4770      	bx	lr
 8015354:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80153d4 <scalbnf+0xd8>
 8015358:	ee20 0a27 	vmul.f32	s0, s0, s15
 801535c:	4770      	bx	lr
 801535e:	0dd2      	lsrs	r2, r2, #23
 8015360:	e7e6      	b.n	8015330 <scalbnf+0x34>
 8015362:	2a00      	cmp	r2, #0
 8015364:	dd06      	ble.n	8015374 <scalbnf+0x78>
 8015366:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801536a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801536e:	ee00 3a10 	vmov	s0, r3
 8015372:	4770      	bx	lr
 8015374:	f112 0f16 	cmn.w	r2, #22
 8015378:	da1a      	bge.n	80153b0 <scalbnf+0xb4>
 801537a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801537e:	4298      	cmp	r0, r3
 8015380:	ee10 3a10 	vmov	r3, s0
 8015384:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015388:	dd0a      	ble.n	80153a0 <scalbnf+0xa4>
 801538a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80153cc <scalbnf+0xd0>
 801538e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80153d0 <scalbnf+0xd4>
 8015392:	eef0 7a40 	vmov.f32	s15, s0
 8015396:	2b00      	cmp	r3, #0
 8015398:	bf18      	it	ne
 801539a:	eeb0 0a47 	vmovne.f32	s0, s14
 801539e:	e7db      	b.n	8015358 <scalbnf+0x5c>
 80153a0:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80153d4 <scalbnf+0xd8>
 80153a4:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80153d8 <scalbnf+0xdc>
 80153a8:	eef0 7a40 	vmov.f32	s15, s0
 80153ac:	2b00      	cmp	r3, #0
 80153ae:	e7f3      	b.n	8015398 <scalbnf+0x9c>
 80153b0:	3219      	adds	r2, #25
 80153b2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80153b6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80153ba:	eddf 7a08 	vldr	s15, [pc, #32]	; 80153dc <scalbnf+0xe0>
 80153be:	ee07 3a10 	vmov	s14, r3
 80153c2:	e7c4      	b.n	801534e <scalbnf+0x52>
 80153c4:	ffff3cb0 	.word	0xffff3cb0
 80153c8:	4c000000 	.word	0x4c000000
 80153cc:	7149f2ca 	.word	0x7149f2ca
 80153d0:	f149f2ca 	.word	0xf149f2ca
 80153d4:	0da24260 	.word	0x0da24260
 80153d8:	8da24260 	.word	0x8da24260
 80153dc:	33000000 	.word	0x33000000

080153e0 <_init>:
 80153e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80153e2:	bf00      	nop
 80153e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80153e6:	bc08      	pop	{r3}
 80153e8:	469e      	mov	lr, r3
 80153ea:	4770      	bx	lr

080153ec <_fini>:
 80153ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80153ee:	bf00      	nop
 80153f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80153f2:	bc08      	pop	{r3}
 80153f4:	469e      	mov	lr, r3
 80153f6:	4770      	bx	lr
