create_project vp "C:/Users/Dear User/logisim_evolution_workspace/schematic/main/sandbox//vp"
set_property part xc7a35tftg256-1 [current_project]
set_property target_language VHDL [current_project]
add_files "C:/Users/Dear User/logisim_evolution_workspace/schematic/main/verilog/arith/Adder.v"
add_files "C:/Users/Dear User/logisim_evolution_workspace/schematic/main/verilog/arith/Subtractor.v"
add_files "C:/Users/Dear User/logisim_evolution_workspace/schematic/main/verilog/circuit/main.v"
add_files "C:/Users/Dear User/logisim_evolution_workspace/schematic/main/verilog/plexers/Multiplexer_2.v"
add_files "C:/Users/Dear User/logisim_evolution_workspace/schematic/main/verilog/plexers/Multiplexer_bus_2.v"
add_files "C:/Users/Dear User/logisim_evolution_workspace/schematic/main/verilog/toplevel/logisimTopLevelShell.v"
add_files -fileset constrs_1 "C:/Users/Dear User/logisim_evolution_workspace/schematic/main/xdc/vivadoConstraints.xdc"
exit
