{"Source Block": ["hdl/projects/daq3/zc706/system_top.v@273:332@HdlStmProcess", "  wire            adc_valid_0;\n  wire            adc_valid_1;\n\n  // adc-dac data\n\n  always @(posedge dac_clk) begin\n    case ({dac_enable_1, dac_enable_0})\n      2'b11: begin\n        dac_drd <= dac_valid_0 & dac_valid_1;\n        dac_ddata_0[63:48] <= dac_ddata[111: 96];\n        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];\n        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];\n        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        dac_ddata_1[63:48] <= dac_ddata[127:112];\n        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];\n        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];\n        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];\n      end\n      2'b10: begin\n        dac_drd <= dac_valid_1 & ~dac_drd;\n        dac_ddata_0 <= 64'd0;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_1[63:48] <= dac_ddata[127:112];\n          dac_ddata_1[47:32] <= dac_ddata[111: 96];\n          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];\n        end\n      end\n      2'b01: begin\n        dac_drd <= dac_valid_0 & ~dac_drd;\n        if (dac_drd == 1'b1) begin\n          dac_ddata_0[63:48] <= dac_ddata[127:112];\n          dac_ddata_0[47:32] <= dac_ddata[111: 96];\n          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];\n          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];\n        end else begin\n          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];\n          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];\n          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];\n          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n        end\n        dac_ddata_1 <= 64'd0;\n      end\n      default: begin\n        dac_drd <= 1'b0;\n        dac_ddata_0 <= 64'd0;\n        dac_ddata_1 <= 64'd0;\n      end\n    endcase\n  end\n\n  always @(posedge adc_clk) begin\n    case ({adc_enable_1, adc_enable_0})\n      2'b11: begin\n        adc_dsync <= 1'b1;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[278, "  always @(posedge dac_clk) begin\n"], [279, "    case ({dac_enable_1, dac_enable_0})\n"], [280, "      2'b11: begin\n"], [281, "        dac_drd <= dac_valid_0 & dac_valid_1;\n"], [282, "        dac_ddata_0[63:48] <= dac_ddata[111: 96];\n"], [283, "        dac_ddata_0[47:32] <= dac_ddata[ 79: 64];\n"], [284, "        dac_ddata_0[31:16] <= dac_ddata[ 47: 32];\n"], [285, "        dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n"], [286, "        dac_ddata_1[63:48] <= dac_ddata[127:112];\n"], [287, "        dac_ddata_1[47:32] <= dac_ddata[ 95: 80];\n"], [288, "        dac_ddata_1[31:16] <= dac_ddata[ 63: 48];\n"], [289, "        dac_ddata_1[15: 0] <= dac_ddata[ 31: 16];\n"], [290, "      end\n"], [291, "      2'b10: begin\n"], [292, "        dac_drd <= dac_valid_1 & ~dac_drd;\n"], [293, "        dac_ddata_0 <= 64'd0;\n"], [294, "        if (dac_drd == 1'b1) begin\n"], [295, "          dac_ddata_1[63:48] <= dac_ddata[127:112];\n"], [296, "          dac_ddata_1[47:32] <= dac_ddata[111: 96];\n"], [297, "          dac_ddata_1[31:16] <= dac_ddata[ 95: 80];\n"], [298, "          dac_ddata_1[15: 0] <= dac_ddata[ 79: 64];\n"], [299, "        end else begin\n"], [300, "          dac_ddata_1[63:48] <= dac_ddata[ 63: 48];\n"], [301, "          dac_ddata_1[47:32] <= dac_ddata[ 47: 32];\n"], [302, "          dac_ddata_1[31:16] <= dac_ddata[ 31: 16];\n"], [303, "          dac_ddata_1[15: 0] <= dac_ddata[ 15:  0];\n"], [304, "        end\n"], [305, "      end\n"], [306, "      2'b01: begin\n"], [307, "        dac_drd <= dac_valid_0 & ~dac_drd;\n"], [308, "        if (dac_drd == 1'b1) begin\n"], [309, "          dac_ddata_0[63:48] <= dac_ddata[127:112];\n"], [310, "          dac_ddata_0[47:32] <= dac_ddata[111: 96];\n"], [311, "          dac_ddata_0[31:16] <= dac_ddata[ 95: 80];\n"], [312, "          dac_ddata_0[15: 0] <= dac_ddata[ 79: 64];\n"], [313, "        end else begin\n"], [314, "          dac_ddata_0[63:48] <= dac_ddata[ 63: 48];\n"], [315, "          dac_ddata_0[47:32] <= dac_ddata[ 47: 32];\n"], [316, "          dac_ddata_0[31:16] <= dac_ddata[ 31: 16];\n"], [317, "          dac_ddata_0[15: 0] <= dac_ddata[ 15:  0];\n"], [318, "        end\n"], [319, "        dac_ddata_1 <= 64'd0;\n"], [320, "      end\n"], [321, "      default: begin\n"], [322, "        dac_drd <= 1'b0;\n"], [323, "        dac_ddata_0 <= 64'd0;\n"], [324, "        dac_ddata_1 <= 64'd0;\n"], [325, "      end\n"], [326, "    endcase\n"], [327, "  end\n"]], "Add": []}}