$date
	Sat Oct 22 19:50:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1020097
b11100 !
1"
#1020098
b11100 &
b11100 %
1$
#1020099
0"
#1020102
b1110 &
b1110 %
#1020106
b111 &
b111 %
#1020110
b10110 &
b10110 %
#1020114
b1011 &
b1011 %
#1020118
b100010 &
b100010 %
#1020122
b10001 &
b10001 %
#1020126
b110100 &
b110100 %
#1020130
b11010 &
b11010 %
#1020134
b1101 &
b1101 %
#1020138
b101000 &
b101000 %
#1020142
b10100 &
b10100 %
#1020146
b1010 &
b1010 %
#1020150
b101 &
b101 %
#1020154
b10000 &
b10000 %
#1020158
b1000 &
b1000 %
#1020162
b100 &
b100 %
#1020166
b10 &
b10 %
#1020170
b1 &
b1 %
1#
#1020174
b0 &
0#
b0 %
0$
#1977255
b10 !
1"
#1977258
b10 &
b10 %
1$
#1977259
0"
#1977262
b1 &
1#
b1 %
#1977266
b0 &
b0 %
0#
0$
#2976373
b10110 !
1"
#2976374
b10110 &
b10110 %
1$
#2976375
0"
#2976378
b1011 &
b1011 %
#2976382
b100010 &
b100010 %
#2976386
b10001 &
b10001 %
#2976390
b110100 &
b110100 %
#2976394
b11010 &
b11010 %
#2976398
b1101 &
b1101 %
#2976402
b101000 &
b101000 %
#2976406
b10100 &
b10100 %
#2976410
b1010 &
b1010 %
#2976414
b101 &
b101 %
#2976418
b10000 &
b10000 %
#2976422
b1000 &
b1000 %
#2976426
b100 &
b100 %
#2976430
b10 &
b10 %
#2976434
b1 &
b1 %
1#
#2976438
b0 &
0#
b0 %
0$
#4500012
