msgid ""
msgstr ""
"Project-Id-Version: \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2022-06-28 20:09+0200\n"
"PO-Revision-Date: \n"
"Last-Translator: \n"
"Language-Team: \n"
"Language: es_ES\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"
"X-Generator: Poedit 2.3\n"
"Plural-Forms: nplurals=2; plural=(n != 1);\n"
"X-Poedit-Basepath: ..\n"
"X-Poedit-SearchPath-0: translation.js\n"

#: translation.js:10 translation.js:303
msgid "Old-DFFs"
msgstr ""

#: translation.js:11 translation.js:304
msgid "Old-Regs"
msgstr ""

#: translation.js:12
msgid "Old-SRegs-old"
msgstr ""

#: translation.js:13 translation.js:306
msgid "Regs"
msgstr ""

#: translation.js:14
msgid "SRegs"
msgstr ""

#: translation.js:15
msgid "SRegs-ld"
msgstr ""

#: translation.js:16 translation.js:133 translation.js:309 translation.js:536
msgid "03-bits"
msgstr ""

#: translation.js:17 translation.js:134 translation.js:310 translation.js:537
msgid "04-bits"
msgstr ""

#: translation.js:18 translation.js:135 translation.js:311 translation.js:538
msgid "05-bits"
msgstr ""

#: translation.js:19 translation.js:312
msgid "06-bits"
msgstr ""

#: translation.js:20 translation.js:313
msgid "07-bits"
msgstr ""

#: translation.js:21 translation.js:136 translation.js:314 translation.js:539
msgid "08-bits"
msgstr ""

#: translation.js:22 translation.js:315
msgid "12-bits"
msgstr ""

#: translation.js:23 translation.js:137 translation.js:316 translation.js:540
msgid "16-bits"
msgstr ""

#: translation.js:24 translation.js:317
msgid "20-bits"
msgstr ""

#: translation.js:25 translation.js:318
msgid "24-bits"
msgstr ""

#: translation.js:26 translation.js:319
msgid "28-bits"
msgstr ""

#: translation.js:27 translation.js:138 translation.js:320 translation.js:541
msgid "32-bits"
msgstr ""

#: translation.js:28
msgid "DFF-chain-ini-x03"
msgstr ""

#: translation.js:29
msgid ""
"DFF-chain-ini-x03: D Flip flops connected in serial. When ini=1, they are "
"initialized to its parameter"
msgstr ""

#: translation.js:30
msgid ""
"Init input: Active high  \n"
"When ini = 1, the DFFs are set to their  \n"
"initial value (given by the parameter)"
msgstr ""

#: translation.js:31
msgid "Data input"
msgstr ""

#: translation.js:32
msgid "System clock"
msgstr ""

#: translation.js:33
msgid ""
"Initial default  \n"
"value: 0"
msgstr ""

#: translation.js:34
msgid "DFF-chain-load-x03"
msgstr ""

#: translation.js:35
msgid ""
"DFF-chain-load: D Flip-flop with two input sources. When load=1 the paralell "
"data (pd) is loaded. When load=0 the sd is loaded"
msgstr ""

#: translation.js:36
msgid "Serial data"
msgstr ""

#: translation.js:37
msgid "Paralell data"
msgstr ""

#: translation.js:38
msgid ""
"Data loaded when  \n"
"load = 0"
msgstr ""

#: translation.js:39
msgid ""
"Data loaded when  \n"
"load = 1"
msgstr ""

#: translation.js:40
msgid ""
"the ini input is output  \n"
"again for easy connection  \n"
"of more flip-flops"
msgstr ""

#: translation.js:41
msgid "DFF-ini-x03"
msgstr ""

#: translation.js:42
msgid ""
"DFF-ini-x03: 3 Flip-flops in paralell with initialization  (verilog "
"implementation)"
msgstr ""

#: translation.js:43
msgid "Parameter: Initial value"
msgstr ""

#: translation.js:44
msgid "Input data"
msgstr ""

#: translation.js:45
msgid "Output"
msgstr ""

#: translation.js:46
msgid "DFF-rst-x03"
msgstr ""

#: translation.js:47
msgid "DFF-rst-x03: Three D flip-flops in paralell with reset"
msgstr ""

#: translation.js:48
msgid "Bus3-Split-all: Split the 3-bits bus into three wires"
msgstr ""

#: translation.js:49
msgid "Bus3-Join-all: Joint three wires into a 3-bits Bus"
msgstr ""

#: translation.js:50
msgid "DFF-rst-x01: D Flip flop with reset input. When rst=1, the DFF is 0"
msgstr ""

#: translation.js:51
msgid "NOT gate (Verilog implementation)"
msgstr ""

#: translation.js:52
msgid "Two bits input And gate"
msgstr ""

#: translation.js:53
msgid "D Flip-flop (verilog implementation)"
msgstr ""

#: translation.js:54
msgid ""
"Reset input: Active high  \n"
"When rst = 1, the DFF is reset to 0"
msgstr ""

#: translation.js:55
msgid "Input"
msgstr ""

#: translation.js:56
msgid ""
"# D Flip-Flop  \n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:57
msgid "DFF-x03"
msgstr ""

#: translation.js:58
msgid "DFF-03: Three D flip-flops in paralell"
msgstr ""

#: translation.js:59
msgid "DFF-chain-ini-x04"
msgstr ""

#: translation.js:60
msgid ""
"DFF-chain-ini-x04: D Flip flops connected in serial. When ini=1, they are "
"initialized to its parameter"
msgstr ""

#: translation.js:61
msgid "DFF-chain-load-x04"
msgstr ""

#: translation.js:62
msgid "DFF-ini-x04"
msgstr ""

#: translation.js:63
msgid ""
"DFF-ini-x04: 4 Flip-flops in paralell with initialization  (verilog "
"implementation)"
msgstr ""

#: translation.js:64
msgid "DFF-rst-x04"
msgstr ""

#: translation.js:65
msgid "DFF-rst-x04: Three D flip-flops in paralell with reset"
msgstr ""

#: translation.js:66
msgid "Bus4-Split-all: Split the 4-bits bus into its wires"
msgstr ""

#: translation.js:67
msgid "Bus4-Join-all: Join all the wires into a 4-bits Bus"
msgstr ""

#: translation.js:68
msgid "DFF-x04"
msgstr ""

#: translation.js:69
msgid "DFF-04: Three D flip-flops in paralell"
msgstr ""

#: translation.js:70
msgid "DFF-rst-x05"
msgstr ""

#: translation.js:71
msgid "DFF-rst-x05: Five D flip-flops in paralell with reset"
msgstr ""

#: translation.js:72
msgid "Bus5-Split-1-4: Split the 5-bits bus into two buses of 1 and 4 bits"
msgstr ""

#: translation.js:73
msgid "Bus5-Join-1-4: Join the two buses of 1 and 4 bits into a 5-bits Bus"
msgstr ""

#: translation.js:74
msgid "DFF-x05"
msgstr ""

#: translation.js:75
msgid "DFF-05: five D flip-flops in paralell"
msgstr ""

#: translation.js:76
msgid "DFF-rst-x06"
msgstr ""

#: translation.js:77
msgid "DFF-rst-x06: Six D flip-flops in paralell with reset"
msgstr ""

#: translation.js:78
msgid "Bus6-Split-2-4: Split the 6-bits bus into two buses of 2 and 4 wires"
msgstr ""

#: translation.js:79
msgid "Bus6-Join-2-4: Join all the two buses into a 6-bits Bus"
msgstr ""

#: translation.js:80
msgid "DFF-rst-x02: Two D flip-flops in paralell with reset"
msgstr ""

#: translation.js:81
msgid "Bus2-Split-all: Split the 2-bits bus into two wires"
msgstr ""

#: translation.js:82
msgid "Bus2-Join-all: Joint two wires into a 2-bits Bus"
msgstr ""

#: translation.js:83
msgid "DFF-rst-x07"
msgstr ""

#: translation.js:84
msgid "DFF-rst-x07: Seven D flip-flops in paralell with reset"
msgstr ""

#: translation.js:85
msgid "Bus7-Join-3-4: Join the two buses into a 7-bits Bus"
msgstr ""

#: translation.js:86
msgid "Bus7-Split-3-4: Split the 7-bits bus into two buses of 3 and 4 wires"
msgstr ""

#: translation.js:87 translation.js:462
msgid "DFF-chain-ini-x08"
msgstr ""

#: translation.js:88
msgid ""
"DFF-chain-ini-x08: D Flip flops connected in serial. When ini=1, they are "
"initialized to its parameter"
msgstr ""

#: translation.js:89
msgid "DFF-chain-load-x08"
msgstr ""

#: translation.js:90
msgid "DFF-ini-x08"
msgstr ""

#: translation.js:91
msgid ""
"DFF-ini-x08: 8 Flip-flops in paralell with initialization  (verilog "
"implementation)"
msgstr ""

#: translation.js:92
msgid "DFF-initp-x08"
msgstr ""

#: translation.js:93
msgid ""
"DFF-initp-x08. 8 D Flip-flops with init parameter (verilog implementation)"
msgstr ""

#: translation.js:94
msgid "DFF-rst-x08"
msgstr ""

#: translation.js:95
msgid "DFF-rst-x08: Eight D flip-flops in paralell with reset"
msgstr ""

#: translation.js:96
msgid "Bus8-Split-half: Split the 8-bits bus into two buses of the same size"
msgstr ""

#: translation.js:97
msgid "Bus8-Join-half: Join the two same halves into an 8-bits Bus"
msgstr ""

#: translation.js:98
msgid "DFF-x08"
msgstr ""

#: translation.js:99
msgid "DFF-08: Eigth D flip-flops in paralell"
msgstr ""

#: translation.js:100
msgid "Bus8-Split-all: Split the 8-bits bus into its wires"
msgstr ""

#: translation.js:101
msgid "Bus8-Join-all: Join all the wires into a 8-bits Bus"
msgstr ""

#: translation.js:102
msgid "DFF-rst-x12"
msgstr ""

#: translation.js:103
msgid "DFF-rst-x12: 12 D flip-flops in paralell with reset"
msgstr ""

#: translation.js:104
msgid ""
"Bus12-Split-one-third: Split the 12-bits bus into three buses of equal size"
msgstr ""

#: translation.js:105
msgid "Bus12-Join-one-third: Join the three buses into an 12-bits Bus"
msgstr ""

#: translation.js:106
msgid "DFF-ini-x16"
msgstr ""

#: translation.js:107
msgid ""
"DFF-ini-x16: 16 Flip-flops in paralell with initialization  (verilog "
"implementation)"
msgstr ""

#: translation.js:108
msgid "DFF-rst-x16"
msgstr ""

#: translation.js:109
msgid "DFF-rst-x16: 16 D flip-flops in paralell with reset"
msgstr ""

#: translation.js:110
msgid ""
"Bus16-Split-quarter: Split the 16-bits bus into four buses of the same size"
msgstr ""

#: translation.js:111
msgid "Bus16-Join-quarter: Join the four same buses into an 16-bits Bus"
msgstr ""

#: translation.js:112 translation.js:483
msgid "DFF-x16"
msgstr ""

#: translation.js:113
msgid "DFF-x16: 16 D flip-flops in paralell"
msgstr ""

#: translation.js:114
msgid "DFF-rst-x20"
msgstr ""

#: translation.js:115
msgid "DFF-rst-x20: 20 D flip-flops in paralell with reset"
msgstr ""

#: translation.js:116
msgid ""
"Bus20-Split-4-16: Split the 20-bits bus into two buses of 4 and 16 wires"
msgstr ""

#: translation.js:117
msgid "Bus20-Join-half: Join the two buses into an 20-bits Bus"
msgstr ""

#: translation.js:118
msgid "DFF-rst-x24"
msgstr ""

#: translation.js:119
msgid "DFF-rst-x24: 24 D flip-flops in paralell with reset"
msgstr ""

#: translation.js:120
msgid ""
"Bus24-Split-one-third: Split the 24-bits bus into three buses of  the same "
"size"
msgstr ""

#: translation.js:121
msgid "Bus24-Join-one-third: Join the three buses into an 24-bits Bus"
msgstr ""

#: translation.js:122
msgid "DFF-rst-x28"
msgstr ""

#: translation.js:123
msgid "DFF-rst-x28: 28 D flip-flops in paralell with reset"
msgstr ""

#: translation.js:124
msgid ""
"Bus28-Split-4-24: Split the 28-bits bus into two buses of 4 and 24 wires"
msgstr ""

#: translation.js:125
msgid "Bus28-Join-4-24: Join the two buses into an 28-bits Bus"
msgstr ""

#: translation.js:126
msgid "DFF-ini-x32"
msgstr ""

#: translation.js:127
msgid ""
"DFF-ini-x32: 32 Flip-flops in paralell with initialization  (verilog "
"implementation)"
msgstr ""

#: translation.js:128
msgid "DFF-rst-x32"
msgstr ""

#: translation.js:129
msgid "DFF-rst-x32: 32 D flip-flops in paralell with reset"
msgstr ""

#: translation.js:130
msgid "Bus32-Split-quarter: Split the 32-bits bus into four buses of 8 wires"
msgstr ""

#: translation.js:131
msgid "Bus32-Join-quarter: Join the four buses into an 32-bits Bus"
msgstr ""

#: translation.js:132
msgid "DFF-x32"
msgstr ""

#: translation.js:139 translation.js:150 translation.js:156 translation.js:179
#: translation.js:543 translation.js:554 translation.js:572 translation.js:626
msgid "Reg-rst"
msgstr ""

#: translation.js:140
msgid "Reg-x03-rst: 3-bits register with reset"
msgstr ""

#: translation.js:141
msgid "1-bit-Reg-rst: 1-Bit register with reset"
msgstr ""

#: translation.js:142
msgid "2-to-1 Multplexer (1-bit channels). Fippled version"
msgstr ""

#: translation.js:143
msgid "2-to-1 Multplexer (1-bit channels)"
msgstr ""

#: translation.js:144
msgid "OR2: Two bits input OR gate"
msgstr ""

#: translation.js:145
msgid "Mux 2-1"
msgstr ""

#: translation.js:146
msgid ""
"D Flip-flip\n"
"(System)"
msgstr ""

#: translation.js:147 translation.js:152 translation.js:154 translation.js:158
#: translation.js:160 translation.js:162 translation.js:187 translation.js:542
#: translation.js:553 translation.js:571 translation.js:625
msgid "Reg"
msgstr ""

#: translation.js:148
msgid "Reg-x03: 3-bits register"
msgstr ""

#: translation.js:149
msgid "Reg: 1-Bit register"
msgstr ""

#: translation.js:151
msgid "Reg-x04-rst: 4-bits register with rst"
msgstr ""

#: translation.js:153
msgid "Reg-x04: 4-bits register"
msgstr ""

#: translation.js:155
msgid "Reg-x05: 5-bits register"
msgstr ""

#: translation.js:157
msgid "Reg-x08-rst: 8-bits register with reset"
msgstr ""

#: translation.js:159
msgid "Reg-x08: 8-bits register"
msgstr ""

#: translation.js:161
msgid "Reg-x16: 16bits register"
msgstr ""

#: translation.js:163
msgid "Reg-x32: 32bits register"
msgstr ""

#: translation.js:164 translation.js:589
msgid "03-Bits"
msgstr ""

#: translation.js:165 translation.js:590
msgid "04-Bits"
msgstr ""

#: translation.js:166 translation.js:591
msgid "08-Bits"
msgstr ""

#: translation.js:167 translation.js:173 translation.js:592 translation.js:601
#: translation.js:619
msgid "SReg-right"
msgstr ""

#: translation.js:168
msgid "SReg-right-x3: 3 bits Shift register (to the right)"
msgstr ""

#: translation.js:169
msgid "SReg-left-sys"
msgstr ""

#: translation.js:170
msgid ""
"SReg-left-sys-x4:  Shift register to the left. It shifts the data to the "
"left on every clock cycle"
msgstr ""

#: translation.js:171
msgid "SL1: Shift  a 4-bit value one bit left. LSB is filled with "
msgstr ""

#: translation.js:172
msgid "Bus5-Join-4-1: Join the two buses of 4 and 1 bits into a 5-bits Bus"
msgstr ""

#: translation.js:174
msgid "SReg-right-x4: 4 bits Shift register (to the right)"
msgstr ""

#: translation.js:175
msgid "SRegs-right"
msgstr ""

#: translation.js:176
msgid "SReg-right-x8: 8 bits Shift register (to the right)"
msgstr ""

#: translation.js:177 translation.js:624
msgid "02-bits"
msgstr ""

#: translation.js:178 translation.js:205 translation.js:232 translation.js:253
#: translation.js:270
msgid "Verilog"
msgstr ""

#: translation.js:180
msgid "Reg-rst-02: Two bits Register with load and reset inputs"
msgstr ""

#: translation.js:181
msgid "2-to-1 Multplexer (2-bit channels)"
msgstr ""

#: translation.js:182
msgid "Sys-reg-rst-02: Two bits system register with reset"
msgstr ""

#: translation.js:183
msgid "Sys-reg-02: Two bits system register"
msgstr ""

#: translation.js:184
msgid "Generic: 2-bits generic constant (0,1,2,3)"
msgstr ""

#: translation.js:185
msgid "Channel A"
msgstr ""

#: translation.js:186
msgid "Channel B"
msgstr ""

#: translation.js:188
msgid "Reg-02: Two bits Register with load input"
msgstr ""

#: translation.js:189 translation.js:628
msgid "Sys-reg-dff"
msgstr ""

#: translation.js:190
msgid ""
"Sys-reg-dff-02: Two bits system register implemented directly from two D "
"Flip-Flops"
msgstr ""

#: translation.js:191
msgid "System - D Flip-flop. Capture data every system clock cycle"
msgstr ""

#: translation.js:192
msgid ""
"# D Flip-Flop  (system)\n"
"\n"
"It stores the input data that arrives at cycle n  \n"
"Its output is shown in the cycle n+1"
msgstr ""

#: translation.js:193 translation.js:629
msgid "Sys-reg-rst"
msgstr ""

#: translation.js:194 translation.js:627
msgid "Sys-reg"
msgstr ""

#: translation.js:195
msgid "Reg-rst-verilog"
msgstr ""

#: translation.js:196
msgid ""
"Reg-rst-02-verilog: Two bits Register with load and reset inputs. Verilog "
"implementation"
msgstr ""

#: translation.js:197
msgid "Reg-verilog"
msgstr ""

#: translation.js:198
msgid ""
"Reg-02-verilog: Two bits Register with load input. Verilog implementation"
msgstr ""

#: translation.js:199
msgid "Sys-reg-rst-verilog"
msgstr ""

#: translation.js:200
msgid ""
"Sys-reg-rst-02-verilog: Two bits system register with reset. Verilog "
"implementation"
msgstr ""

#: translation.js:201 translation.js:202 translation.js:675 translation.js:676
msgid "02-Bits"
msgstr ""

#: translation.js:203 translation.js:251 translation.js:677 translation.js:721
msgid "Left"
msgstr ""

#: translation.js:204 translation.js:252 translation.js:678 translation.js:722
msgid "Right"
msgstr ""

#: translation.js:206 translation.js:680
msgid "SregL-ld-rst"
msgstr ""

#: translation.js:207
msgid ""
"SregL-ld-rst-02: Two bits Shift register to the left with load and reset "
"inputs"
msgstr ""

#: translation.js:208
msgid "SL1: Shift  a 2-bit value one bit left. LSB is filled with "
msgstr ""

#: translation.js:209
msgid ""
"Combinational  \n"
"Shift-right"
msgstr ""

#: translation.js:210 translation.js:679
msgid "SregL-ld"
msgstr ""

#: translation.js:211
msgid "SregL-ld-02: Two bits Shift register to the left with load input"
msgstr ""

#: translation.js:212
msgid ""
"Combinational  \n"
"Shift-left"
msgstr ""

#: translation.js:213 translation.js:682
msgid "Sys-SregL-ld-rst"
msgstr ""

#: translation.js:214
msgid ""
"Sys-SregL-ld-rst-02: Two bits System Shift register to the left, with load "
"and reset"
msgstr ""

#: translation.js:215
msgid ""
"Data to load from the  \n"
"outside"
msgstr ""

#: translation.js:216
msgid "Shifted internal data"
msgstr ""

#: translation.js:217
msgid "Mux-2-1"
msgstr ""

#: translation.js:218
msgid ""
"Selects which data to load  \n"
"into the register:  \n"
"* load=0: Shifted data\n"
"* load=1: External data"
msgstr ""

#: translation.js:219
msgid "Load external data"
msgstr ""

#: translation.js:220
msgid "External data"
msgstr ""

#: translation.js:221
msgid "Serial input"
msgstr ""

#: translation.js:222 translation.js:681
msgid "Sys-SregL-ld"
msgstr ""

#: translation.js:223
msgid "Sys-SregL-ld-02: Two bits System Shift register to the left, with load"
msgstr ""

#: translation.js:224
msgid "SregL-ld-rst-verilog"
msgstr ""

#: translation.js:225
msgid ""
"SregL-ld-rst-02-verilog: Two bits Shift register to the left with load and "
"reset inputs. Verilog implementation"
msgstr ""

#: translation.js:226
msgid "SregL-ld-verilog"
msgstr ""

#: translation.js:227
msgid ""
"SregL-ld-02-verilog: Two bits Shift register to the left with load input. "
"Verilog implementation"
msgstr ""

#: translation.js:228
msgid "Sys-SregL-ld-rst-verilog"
msgstr ""

#: translation.js:229
msgid ""
"Sys-SregL-ld-02-verilog: Two bits System Shift register to the left, with "
"load and reset. Verilog implementation"
msgstr ""

#: translation.js:230
msgid "Sys-SregL-ld-verilog"
msgstr ""

#: translation.js:231
msgid ""
"Sys-SregL-ld-02-verilog: Two bits System Shift register to the left, with "
"load. Verilog implementation"
msgstr ""

#: translation.js:233 translation.js:701
msgid "SregR-ld-rst"
msgstr ""

#: translation.js:234
msgid ""
"SregR-ld-rst-02: Two bits Shift register to the right with load and reset "
"inputs"
msgstr ""

#: translation.js:235
msgid "SR1: Shift  a 2-bit value one bit right. MSB is filled with in"
msgstr ""

#: translation.js:236 translation.js:700
msgid "SregR-ld"
msgstr ""

#: translation.js:237
msgid "SregR-ld-02: Two bits Shift register to the right with load input"
msgstr ""

#: translation.js:238 translation.js:703
msgid "Sys-SregR-ld-rst"
msgstr ""

#: translation.js:239
msgid ""
"Sys-SregR-ld-rst-02: Two bits System Shift register to the right, with reset "
"and load"
msgstr ""

#: translation.js:240 translation.js:702
msgid "Sys-SregR-ld"
msgstr ""

#: translation.js:241
msgid "Sys-SregR-ld-02: Two bits System Shift register to the right, with load"
msgstr ""

#: translation.js:242
msgid "SregR-ld-rst-verilog"
msgstr ""

#: translation.js:243
msgid ""
"SregR-ld-rst-02-verilog: Two bits Shift register to the right with load and "
"reset inputs. Verilog implementation"
msgstr ""

#: translation.js:244
msgid "SregR-ld-verilog"
msgstr ""

#: translation.js:245
msgid ""
"SregR-ld-rst-02-verilog: Two bits Shift register to the right with load "
"input. Verilog implementation"
msgstr ""

#: translation.js:246 translation.js:250
msgid "Sys-SregR-ld-rst-verilog"
msgstr ""

#: translation.js:247
msgid ""
"Sys-SregR-ld-rst-02-verilog: Two bits System Shift register to the right, "
"with reset and load. Verilog implementation"
msgstr ""

#: translation.js:248
msgid "Sys-SregR-ld-verilog"
msgstr ""

#: translation.js:249
msgid ""
"Sys-SregR-ld-02-verilog: Two bits System Shift register to the right, with "
"load. Verilog implementation"
msgstr ""

#: translation.js:254 translation.js:724
msgid "SregL-rst"
msgstr ""

#: translation.js:255
msgid "SregL-rst-02: Two bits Shift register to the left, with reset"
msgstr ""

#: translation.js:256 translation.js:723
msgid "SregL"
msgstr ""

#: translation.js:257
msgid "SregL-02: Two bits Shift register to the left"
msgstr ""

#: translation.js:258
msgid "Sys-SregL-rst"
msgstr ""

#: translation.js:259
msgid ""
"Sys-SregL-rst-02: Two bits System Shift register to the left, with reset"
msgstr ""

#: translation.js:260
msgid "Sys-SregL"
msgstr ""

#: translation.js:261
msgid "Sys-SregL-02: Two bits System Shift register to the left"
msgstr ""

#: translation.js:262
msgid "SregL-rst-verilog"
msgstr ""

#: translation.js:263
msgid ""
"SregL-rst-02-verilog: Two bits Shift register to the left, with reset. "
"Verilog implementation"
msgstr ""

#: translation.js:264
msgid "SregL-verilog"
msgstr ""

#: translation.js:265
msgid ""
"SregL-02-verilog: Two bits Shift register to the left. Verilog iplementation"
msgstr ""

#: translation.js:266
msgid "Sys-SregL-rst-verilog"
msgstr ""

#: translation.js:267
msgid ""
"Sys-SregL-rst-02-verilog: Two bits System Shift register to the left, with "
"reset. Verilog implementation"
msgstr ""

#: translation.js:268
msgid "Sys-SregL-verilog"
msgstr ""

#: translation.js:269
msgid ""
"Sys-SregL-02: Two bits System Shift register to the left. Verilog "
"implementation"
msgstr ""

#: translation.js:271 translation.js:744
msgid "SregR-rst"
msgstr ""

#: translation.js:272
msgid "SregR-rst-02: Two bits Shift register to the right, with reset"
msgstr ""

#: translation.js:273 translation.js:743
msgid "SregR"
msgstr ""

#: translation.js:274
msgid "SregR-02: Two bits Shift register to the right"
msgstr ""

#: translation.js:275
msgid "Sys-SregR-rst"
msgstr ""

#: translation.js:276
msgid ""
"Sys-SregR-rst-02: Two bits System Shift register to the right, with reset"
msgstr ""

#: translation.js:277
msgid "Sys-SregR"
msgstr ""

#: translation.js:278
msgid "Sys-SregR-02: Two bits System Shift register to the right"
msgstr ""

#: translation.js:279
msgid "SregR-rst-verilog"
msgstr ""

#: translation.js:280
msgid ""
"SregR-rst-02-verilog: Two bits Shift register to the right, with reset. "
"Verilog implementation"
msgstr ""

#: translation.js:281
msgid "SregR-verilog"
msgstr ""

#: translation.js:282
msgid ""
"SregR-02-verilog: Two bits Shift register to the right. Verilog "
"implementation"
msgstr ""

#: translation.js:283
msgid "Sys-SregR-rst-verilog"
msgstr ""

#: translation.js:284
msgid ""
"Sys-SregR-rst-02-verilog: Two bits System Shift register to the right, with "
"reset. Verilog implementation"
msgstr ""

#: translation.js:285
msgid "Sys-SregR-verilog"
msgstr ""

#: translation.js:286
msgid ""
"Sys-SregR-02-verilog: Two bits System Shift register to the right. Verilog "
"implementation"
msgstr ""

#: translation.js:287
msgid "TESTs"
msgstr ""

#: translation.js:288 translation.js:761
msgid "00-Index"
msgstr ""

#: translation.js:289
msgid "# INDEX: IceRegs Collection"
msgstr ""

#: translation.js:290
msgid "## Regs"
msgstr ""

#: translation.js:291
msgid "### 2-bits"
msgstr ""

#: translation.js:292
msgid "## SRegs"
msgstr ""

#: translation.js:293
msgid "### 3-bits"
msgstr ""

#: translation.js:294
msgid "### 4-bits"
msgstr ""

#: translation.js:295
msgid "### 5-bits"
msgstr ""

#: translation.js:296
msgid "### 6-bits"
msgstr ""

#: translation.js:297
msgid "### 7-bits"
msgstr ""

#: translation.js:298
msgid "### 16-bits"
msgstr ""

#: translation.js:299
msgid "### 8-bits"
msgstr ""

#: translation.js:300
msgid "### 32-bits"
msgstr ""

#: translation.js:301
msgid ""
"Sys-reg-dff  \n"
"(Didactic purposes)"
msgstr ""

#: translation.js:302
msgid "## SRegs-ld"
msgstr ""

#: translation.js:305
msgid "Old-SRegs"
msgstr ""

#: translation.js:307
msgid "SReg"
msgstr ""

#: translation.js:308
msgid "SReg-ld"
msgstr ""

#: translation.js:321 translation.js:411 translation.js:432 translation.js:452
#: translation.js:524
msgid "DFF"
msgstr ""

#: translation.js:322 translation.js:412 translation.js:453
msgid "DFF-chain-ini"
msgstr ""

#: translation.js:323 translation.js:413 translation.js:454
msgid "DFF-chain-load"
msgstr ""

#: translation.js:324 translation.js:414 translation.js:455 translation.js:482
#: translation.js:525
msgid "DFF-ini"
msgstr ""

#: translation.js:325 translation.js:415 translation.js:433 translation.js:441
#: translation.js:446 translation.js:457
msgid "DFF-rst"
msgstr ""

#: translation.js:326 translation.js:327 translation.js:329 translation.js:362
#: translation.js:406 translation.js:416 translation.js:417 translation.js:419
#: translation.js:422 translation.js:427 translation.js:434 translation.js:435
#: translation.js:442 translation.js:447 translation.js:458 translation.js:459
#: translation.js:461 translation.js:464 translation.js:467 translation.js:469
#: translation.js:476 translation.js:481 translation.js:488 translation.js:491
#: translation.js:501 translation.js:515 translation.js:519 translation.js:523
#: translation.js:529 translation.js:530 translation.js:544 translation.js:545
#: translation.js:556 translation.js:557 translation.js:566 translation.js:573
#: translation.js:574 translation.js:580 translation.js:585 translation.js:593
#: translation.js:602 translation.js:616 translation.js:620 translation.js:630
#: translation.js:631 translation.js:653 translation.js:654 translation.js:667
#: translation.js:683 translation.js:684 translation.js:692 translation.js:693
#: translation.js:704 translation.js:705 translation.js:712 translation.js:713
#: translation.js:727 translation.js:728 translation.js:735 translation.js:736
#: translation.js:747 translation.js:748
msgid "Alhambra-II"
msgstr ""

#: translation.js:328 translation.js:330 translation.js:407 translation.js:418
#: translation.js:420 translation.js:460 translation.js:468 translation.js:632
#: translation.js:649 translation.js:650 translation.js:652 translation.js:655
#: translation.js:666 translation.js:668 translation.js:671 translation.js:672
#: translation.js:674 translation.js:685 translation.js:688 translation.js:689
#: translation.js:691 translation.js:694 translation.js:696 translation.js:697
#: translation.js:699 translation.js:706 translation.js:708 translation.js:709
#: translation.js:711 translation.js:714 translation.js:717 translation.js:718
#: translation.js:720 translation.js:729 translation.js:731 translation.js:732
#: translation.js:734 translation.js:737 translation.js:739 translation.js:740
#: translation.js:742 translation.js:749 translation.js:751 translation.js:752
#: translation.js:754 translation.js:755 translation.js:757 translation.js:759
#: translation.js:760
msgid "01-manual-test"
msgstr ""

#: translation.js:331
msgid "Configurable button (pull-up on/off. Not on/off)"
msgstr ""

#: translation.js:332
msgid "FPGA internal pull-up configuration on the input port"
msgstr ""

#: translation.js:333
msgid "Sync 1-bit input with the system clock domain"
msgstr ""

#: translation.js:334
msgid ""
"Select positive or negative logic for the input (0=positive, 1=negative)"
msgstr ""

#: translation.js:335
msgid ""
"Valor genérico constante, de 1 bits. Su valor se introduce como parámetro. "
"Por defecto vale 0"
msgstr ""

#: translation.js:336
msgid "Puerta XOR"
msgstr ""

#: translation.js:337
msgid "Remove the rebound on a mechanical switch"
msgstr ""

#: translation.js:338
msgid "1bit register (implemented in verilog)"
msgstr ""

#: translation.js:339
msgid "Contador módulo M, ascendente, de 16 bits, con reset "
msgstr ""

#: translation.js:340
msgid "Un bit constante a 1"
msgstr ""

#: translation.js:341
msgid "Generic: 3-bits generic constant (0-7)"
msgstr ""

#: translation.js:342
msgid ""
"Internal pull-up  \n"
"* 0: OFF\n"
"* 1: ON"
msgstr ""

#: translation.js:343
msgid "Synchronization stage"
msgstr ""

#: translation.js:344
msgid ""
"Normalization stage\n"
"\n"
"* 0: Wire\n"
"* 1: signal inverted"
msgstr ""

#: translation.js:345
msgid "Debouncing stage"
msgstr ""

#: translation.js:346
msgid ""
"### Pull-up parameter:\n"
"\n"
"0: No pull-up  \n"
"1: Pull-up activated"
msgstr ""

#: translation.js:347
msgid ""
"Only an FPGA pin can  \n"
"be connected here!!!"
msgstr ""

#: translation.js:348
msgid ""
"The pull-up is connected  \n"
"by default"
msgstr ""

#: translation.js:349
msgid ""
"When k=0, it works like a wire  \n"
"(The output is equal to the input)  \n"
"When k=1, it act as a not gate\n"
"(The output is the inverse of the input)"
msgstr ""

#: translation.js:350
msgid ""
"### Truth table for XOR\n"
"\n"
"| k | input | output | function |\n"
"|---|-------|--------|----------|\n"
"| 0 | 0     |  0     | wire     |\n"
"| 0 | 1     |  1     | wire     |\n"
"| 1 | 0     |  1     | Not      |\n"
"| 1 | 1     |  0     | Not      |"
msgstr ""

#: translation.js:351
msgid ""
"Previous input  \n"
"value"
msgstr ""

#: translation.js:352
msgid ""
"Current input  \n"
"value"
msgstr ""

#: translation.js:353
msgid ""
"There is a change  \n"
"on the input"
msgstr ""

#: translation.js:354
msgid ""
"Whenever there is a change in  \n"
"the input, the counter is started"
msgstr ""

#: translation.js:355
msgid ""
"If the counter reaches it maximum  \n"
"value, the input is considered stable  \n"
"and it is captured"
msgstr ""

#: translation.js:356
msgid ""
"### Time calculation\n"
"\n"
"For CLK=12MHZ, a 16-bit counter reaches its  \n"
"maximum every 2 ** 16 * 1/F = 5.5ms aprox  \n"
"IF more time is needed for debouncing,  \n"
"use a counter with more bits (17, 18...)"
msgstr ""

#: translation.js:357
msgid ""
"## Debouncer  \n"
"\n"
"A value is considered stable when  \n"
"there is no changes during 5.5ms  \n"
"aprox. When a value is stable it is  \n"
"captured on the output flip-flop"
msgstr ""

#: translation.js:358
msgid "Stable output"
msgstr ""

#: translation.js:359
msgid "Counter"
msgstr ""

#: translation.js:360
msgid "Initial value"
msgstr ""

#: translation.js:361
msgid "**Parámetro**: Módulo del contador"
msgstr ""

#: translation.js:363 translation.js:409 translation.js:423 translation.js:428
#: translation.js:430 translation.js:436 translation.js:438 translation.js:443
#: translation.js:448 translation.js:465 translation.js:470 translation.js:474
#: translation.js:477 translation.js:484 translation.js:489 translation.js:492
#: translation.js:502 translation.js:516 translation.js:520 translation.js:526
#: translation.js:531 translation.js:534
msgid "01-manual-testing"
msgstr ""

#: translation.js:364
msgid ""
"Data Ledoscope. 2 samples of 8bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:365
msgid "System TFF: It toogles its output on every system cycle"
msgstr ""

#: translation.js:366
msgid "RS-FF-set. RS Flip-flop with priority set"
msgstr ""

#: translation.js:367
msgid "Constant bit 1"
msgstr ""

#: translation.js:368
msgid "Constant bit 0"
msgstr ""

#: translation.js:369
msgid "2-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:370
msgid "2-to-1 Multplexer (4-bit channels)"
msgstr ""

#: translation.js:371
msgid "Button-tic: Configurable button that emits a tic when it is pressed"
msgstr ""

#: translation.js:372
msgid ""
"Rising-edge detector. It generates a 1-period pulse (tic) when a rising edge "
"is detected on the input"
msgstr ""

#: translation.js:373
msgid ""
"Biestable de datos (Tipo D). Cuando se recibe un tic por load se captura el "
"dato"
msgstr ""

#: translation.js:374
msgid "Puerta NOT"
msgstr ""

#: translation.js:375
msgid "Puerta AND"
msgstr ""

#: translation.js:376
msgid "UINT8-3bits:  Extend a 3-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:377
msgid "Bus8-Join-5-3: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:378
msgid "5bits constant value: 0"
msgstr ""

#: translation.js:379
msgid "Generic: 5-bits generic constant (0-31)"
msgstr ""

#: translation.js:380
msgid ""
"# DFF-ini-x03: Manual testing\n"
"\n"
"The value of the register is shown on the LEDscope"
msgstr ""

#: translation.js:381
msgid "Value at cycle 0"
msgstr ""

#: translation.js:382
msgid "Value at cycle 1"
msgstr ""

#: translation.js:383
msgid ""
"Select which sample is shown  \n"
"on the LEDs"
msgstr ""

#: translation.js:384
msgid "Sample 0"
msgstr ""

#: translation.js:385
msgid "Sample 1"
msgstr ""

#: translation.js:386
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 and 1)"
msgstr ""

#: translation.js:387
msgid "Enable the capture "
msgstr ""

#: translation.js:388
msgid "This signal is 1 initially"
msgstr ""

#: translation.js:389
msgid "RS-flip-flop"
msgstr ""

#: translation.js:390
msgid "T flip-flop"
msgstr ""

#: translation.js:391
msgid "Cycle number: 0 and 1"
msgstr ""

#: translation.js:392
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 1"
msgstr ""

#: translation.js:393
msgid "2-cycles with pulse"
msgstr ""

#: translation.js:394
msgid "Priority for the set"
msgstr ""

#: translation.js:395
msgid "Button state signal"
msgstr ""

#: translation.js:396
msgid "Tic: button pressed"
msgstr ""

#: translation.js:397
msgid "Rising edge detector"
msgstr ""

#: translation.js:398
msgid "Pull up on/off"
msgstr ""

#: translation.js:399
msgid "Not on/off"
msgstr ""

#: translation.js:400
msgid ""
"## Rising edge detector\n"
"\n"
"It generates a 1-period pulse (tic) when a rising edge is detected on the  \n"
"input signal"
msgstr ""

#: translation.js:401
msgid "Input signal"
msgstr ""

#: translation.js:402
msgid ""
"Current signal  \n"
"state"
msgstr ""

#: translation.js:403
msgid ""
"Signal state in the previous  \n"
"clock cycle"
msgstr ""

#: translation.js:404
msgid ""
"If the current signal is 1 and its value in  \n"
"the previous clock cycle was 0, it means  \n"
"that a rising edge has been detected!  \n"
"The output es 1\n"
"\n"
"In any other case the output is 0"
msgstr ""

#: translation.js:405
msgid ""
"**Delay**: 0 clock cycles \n"
"\n"
"There is no delay between the arrival of a rising edge  \n"
"and its detection"
msgstr ""

#: translation.js:408
msgid ""
"# DFF-rst-x03: Manual testing with two pushbutton and two LEDs\n"
"\n"
"The state of the pushbuttons is shown on the LEDs"
msgstr ""

#: translation.js:410
msgid ""
"# DFF-x03: Manual testing with two pushbutton and two LEDs\n"
"\n"
"The state of the pushbuttons is shown on the LEDs"
msgstr ""

#: translation.js:421
msgid "Generic: 4-bits generic constant (0-15)"
msgstr ""

#: translation.js:424
msgid "UINT8-4bits:  Extend a 4-bits unsigned integer to 8-bits "
msgstr ""

#: translation.js:425
msgid "4bits constant value: 0"
msgstr ""

#: translation.js:426
msgid ""
"# DFF-ini-x04: Manual testing\n"
"\n"
"The value of the register is shown on the LEDscope"
msgstr ""

#: translation.js:429
msgid ""
"# DFF-rst-x04: Manual testing with two pushbutton and two LEDs\n"
"\n"
"The state of the pushbuttons is shown on the LEDs"
msgstr ""

#: translation.js:431
msgid ""
"# DFF-x04: Manual testing with two pushbutton and two LEDs\n"
"\n"
"The state of the pushbuttons is shown on the LEDs"
msgstr ""

#: translation.js:437
msgid ""
"# DFF-rst-x05: Manual testing with two pushbutton and two LEDs\n"
"\n"
"The state of the pushbuttons is shown on the LEDs"
msgstr ""

#: translation.js:439
msgid "Bus5-Join-3-2: Join the two buses of 3 and 2 bits into a 5-bits Bus"
msgstr ""

#: translation.js:440
msgid ""
"# DFF-x05: Manual testing with two pushbutton and two LEDs\n"
"\n"
"The state of the pushbuttons is shown on the LEDs"
msgstr ""

#: translation.js:444
msgid "Bus6-Join-1-5: Join the two buses into a 6-bits Bus"
msgstr ""

#: translation.js:445
msgid ""
"# DFF-rst-x06: Manual testing\n"
"\n"
"The constant and the state of the button is shown on the LEDs "
msgstr ""

#: translation.js:449
msgid "Generic: 6-bits generic constant (0-63)"
msgstr ""

#: translation.js:450
msgid "Bus7-Join-1-4: Join the two buses into a 7-bits Bus"
msgstr ""

#: translation.js:451
msgid ""
"# DFF-rst-x07: Manual testing\n"
"\n"
"The constant and the state of the button is shown on the LEDs "
msgstr ""

#: translation.js:456
msgid "DFF-initp"
msgstr ""

#: translation.js:463
msgid "Generic: 8-bits generic constant (0-255)"
msgstr ""

#: translation.js:466
msgid ""
"# DFF-ini-x08: Manual testing\n"
"\n"
"The value of the register is shown on the LEDscope"
msgstr ""

#: translation.js:471
msgid "Generic: 7-bits generic constant (0-127)"
msgstr ""

#: translation.js:472
msgid "Bus7-Join-1-7: Join the two buses into an 8-bits Bus"
msgstr ""

#: translation.js:473
msgid ""
"# DFF-rst-x08: Manual testing\n"
"\n"
"The constant and the state of the button is shown on the LEDs "
msgstr ""

#: translation.js:475
msgid ""
"# DFF-x08: Manual testing with two pushbutton and two LEDs\n"
"\n"
"The state of the pushbuttons is shown on the LEDs"
msgstr ""

#: translation.js:478
msgid "Generic: 12-bits generic constant (0-4095)"
msgstr ""

#: translation.js:479
msgid "Bus12-Split-4-8: Split the 12-bits bus into two buses of 4 and 8 wires"
msgstr ""

#: translation.js:480
msgid ""
"# DFF-rst-x12: Manual testing\n"
"\n"
"The constant and the state of the button is shown on the LEDs "
msgstr ""

#: translation.js:485
msgid "Bus16-Split-half: Split the 16-bits bus into two buses of the same size"
msgstr ""

#: translation.js:486
msgid "Generic: 16-bits generic constant"
msgstr ""

#: translation.js:487
msgid ""
"# DFF-rst-x16: Manual testing\n"
"\n"
"The constant and the state of the button is shown on the LEDs "
msgstr ""

#: translation.js:490
msgid ""
"# DFF-x16: Manual testing\n"
"\n"
"The constant and the state of the button is shown on the LEDs "
msgstr ""

#: translation.js:493
msgid ""
"Data Ledoscope. 2 samples of 16bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:494
msgid "2-to-1 Multplexer (16-bit channels)"
msgstr ""

#: translation.js:495
msgid "Bus16-Join-half: Join the two same halves into an 16-bits Bus"
msgstr ""

#: translation.js:496
msgid "Counter-x01: 1-bit counter"
msgstr ""

#: translation.js:497
msgid ""
"Display16-8: Display a 16-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:498
msgid ""
"# DFF-ini-x16: Manual testing\n"
"\n"
"The value of the register is shown on the LEDscope"
msgstr ""

#: translation.js:499
msgid "Sample selection"
msgstr ""

#: translation.js:500
msgid "byte selection"
msgstr ""

#: translation.js:503
msgid "Generic: 20-bits generic constant"
msgstr ""

#: translation.js:504
msgid "4-to-1 Multplexer (8-bit channels)"
msgstr ""

#: translation.js:505
msgid "8bits constant value: 0"
msgstr ""

#: translation.js:506
msgid "Counter-x02: 2-bits counter"
msgstr ""

#: translation.js:507
msgid "Generic component with clk input"
msgstr ""

#: translation.js:508
msgid "Inc1-2bit: Increment a 2-bits number by one"
msgstr ""

#: translation.js:509
msgid "AdderK-2bit: Adder of 2-bit operand and 2-bit constant"
msgstr ""

#: translation.js:510
msgid "Adder-2bits: Adder of two operands of 2 bits"
msgstr ""

#: translation.js:511
msgid "Adder-1bit: Adder of two operands of 1 bit"
msgstr ""

#: translation.js:512
msgid "AdderC-1bit: Adder of two operands of 1 bit plus the carry in"
msgstr ""

#: translation.js:513
msgid "XOR gate: two bits input xor gate"
msgstr ""

#: translation.js:514
msgid ""
"# DFF-rst-x20: Manual testing\n"
"\n"
"The constant is captured and shown on the LEDs "
msgstr ""

#: translation.js:517
msgid "Generic: 24-bits generic constant"
msgstr ""

#: translation.js:518
msgid ""
"# DFF-rst-x24: Manual testing\n"
"\n"
"The constant is captured and shown on the LEDs "
msgstr ""

#: translation.js:521
msgid "Generic: 28-bits generic constant"
msgstr ""

#: translation.js:522
msgid ""
"# DFF-rst-x28: Manual testing\n"
"\n"
"The constant is captured and shown on the LEDs "
msgstr ""

#: translation.js:527
msgid "Generic: 32-bits generic constant"
msgstr ""

#: translation.js:528
msgid ""
"# DFF-rst-x32: Manual testing\n"
"\n"
"The constant is captured and shown on the LEDs "
msgstr ""

#: translation.js:532
msgid ""
"Display32-8: Display a 32-bits value on an  8-LEDs. The sel input selects "
"the byte to display "
msgstr ""

#: translation.js:533
msgid ""
"# DFF-ini-x32: Manual testing\n"
"\n"
"The constant is captured and shown on the LEDs "
msgstr ""

#: translation.js:535
msgid ""
"# DFF-x32: Manual testing\n"
"\n"
"The constant is captured and shown on the LEDs "
msgstr ""

#: translation.js:546 translation.js:550 translation.js:551 translation.js:552
#: translation.js:558 translation.js:562 translation.js:563 translation.js:565
#: translation.js:567 translation.js:570 translation.js:575 translation.js:577
#: translation.js:578 translation.js:579 translation.js:581 translation.js:584
#: translation.js:586 translation.js:588 translation.js:594 translation.js:603
#: translation.js:615 translation.js:617 translation.js:621
msgid "01-Manual-testing"
msgstr ""

#: translation.js:547
msgid "3bits constant value: 7"
msgstr ""

#: translation.js:548
msgid ""
"## Example 1: Manual testing with LEDs and one button\n"
"\n"
"When the button is pressed the constant 0x7 value is captured and shown  \n"
"on the LEDs"
msgstr ""

#: translation.js:549
msgid "3-bits register"
msgstr ""

#: translation.js:555 translation.js:600
msgid "SReg-left"
msgstr ""

#: translation.js:559
msgid "4bits constant value: 15"
msgstr ""

#: translation.js:560
msgid ""
"## Example 1: Manual testing with LEDs and one button\n"
"\n"
"When the button SW1 is pressed the constant 0xF value is captured and "
"shown  \n"
"on the LEDs. If the button SW2 is pressed, the register is reset to 0"
msgstr ""

#: translation.js:561
msgid "4-bits register"
msgstr ""

#: translation.js:564
msgid ""
"## Example 1: Manual testing with LEDs and one button\n"
"\n"
"When the button is pressed the constant 0xF value is captured and shown  \n"
"on the LEDs"
msgstr ""

#: translation.js:568
msgid ""
"## Reg-x5: Manual testing with LEDs and one button\n"
"\n"
"When the button is pressed the constant value is captured and shown  \n"
"on the LEDs"
msgstr ""

#: translation.js:569
msgid "5-bits register"
msgstr ""

#: translation.js:576
msgid "8-bits register"
msgstr ""

#: translation.js:582
msgid ""
"## Reg-x16: Manual testing with LEDs and one button\n"
"\n"
"When the button is pressed the constant 0xF value is captured and shown  \n"
"on the LEDs"
msgstr ""

#: translation.js:583
msgid "16-bits register"
msgstr ""

#: translation.js:587
msgid ""
"## Reg-x32: Manual testing with LEDs and one buttons\n"
"\n"
msgstr ""

#: translation.js:595
msgid "Input bit"
msgstr ""

#: translation.js:596
msgid "Set the input bit"
msgstr ""

#: translation.js:597
msgid "3-bits Shift register"
msgstr ""

#: translation.js:598
msgid "Shift to the right"
msgstr ""

#: translation.js:599
msgid ""
"## Example 1: SReg-rightx3: Manual testing  \n"
"\n"
"The sw1 button is used for setting the input bit  \n"
"(it is shown on LED7). When the sw2 button is pressed,  \n"
"the register is shifted to the right and the input bit is  \n"
"captured"
msgstr ""

#: translation.js:604
msgid ""
"Ledoscope. Capture the input signal during the first 4 cycles after circuit "
"initialization"
msgstr ""

#: translation.js:605
msgid "2-bits Syscounter"
msgstr ""

#: translation.js:606
msgid "DFF-02: Two D flip-flops in paralell"
msgstr ""

#: translation.js:607
msgid "# SReg-left-x04: Manual testing"
msgstr ""

#: translation.js:608
msgid "4-bits Shift register"
msgstr ""

#: translation.js:609
msgid ""
"The input channel is captured  \n"
"on the register. One bit per  \n"
"system clock"
msgstr ""

#: translation.js:610
msgid "RS FlipFlop initialized to 1"
msgstr ""

#: translation.js:611
msgid ""
"while 1, the shift register  \n"
"is capturing"
msgstr ""

#: translation.js:612
msgid "2-bits counter"
msgstr ""

#: translation.js:613
msgid ""
"After 4 cycles the Flip-Flop is  \n"
"reset and it stops capturing  \n"
"bits"
msgstr ""

#: translation.js:614
msgid ""
"As the 2-bits system counter is counting  \n"
"all the time, the done signal is only  \n"
"generated when the counter reaches the maximum  \n"
"value and the Ledoscope is on (busy)"
msgstr ""

#: translation.js:618
msgid ""
"## Example 1: SReg-rightx4: Manual testing  \n"
"\n"
"The sw1 button is used for setting the input bit  \n"
"(it is shown on LED7). When the sw2 button is pressed,  \n"
"the register is shifted to the right and the input bit is  \n"
"captured"
msgstr ""

#: translation.js:622
msgid "8-bits Shift register"
msgstr ""

#: translation.js:623
msgid ""
"## Example 1: SReg-rightx8: Manual testing  \n"
"\n"
"The sw1 button is used for setting the input bit  \n"
"(it is shown on LED7). When the sw2 button is pressed,  \n"
"the register is shifted to the right and the input bit is  \n"
"captured"
msgstr ""

#: translation.js:633
msgid "16-bits Syscounter with reset"
msgstr ""

#: translation.js:634
msgid "Inc1-16bit: Increment a 16-bits number by one"
msgstr ""

#: translation.js:635
msgid "AdderK-16bit: Adder of 16-bit operand and 16-bit constant"
msgstr ""

#: translation.js:636
msgid "Adder-16bits: Adder of two operands of 16 bits"
msgstr ""

#: translation.js:637
msgid "Adder-8bits: Adder of two operands of 8 bits"
msgstr ""

#: translation.js:638
msgid "Adder-4bits: Adder of two operands of 4 bits"
msgstr ""

#: translation.js:639
msgid "AdderC-4bits: Adder of two operands of 4 bits and Carry in"
msgstr ""

#: translation.js:640
msgid "AdderC-8bits: Adder of two operands of 8 bits and Carry in"
msgstr ""

#: translation.js:641
msgid ""
"Edges detector. It generates a 1-period pulse (tic) when either a rising "
"edge or a falling edge is detected on the input"
msgstr ""

#: translation.js:642
msgid "1-bit generic constant (0/1)"
msgstr ""

#: translation.js:643
msgid ""
"# TEST: 2-bits Reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:644
msgid "Next"
msgstr ""

#: translation.js:645
msgid "Edge detector"
msgstr ""

#: translation.js:646
msgid ""
"## Edges detector\n"
"\n"
"It generates a 1-period pulse (tic) when an edge (Rising or falling) is "
"detected on the  \n"
"input signal"
msgstr ""

#: translation.js:647
msgid ""
"The output is 1 if the current value is 1 and the  \n"
"previous 0, or if the current value is 0 and the  \n"
"previous 1\n"
msgstr ""

#: translation.js:648
msgid "In any other case the output is 0"
msgstr ""

#: translation.js:651
msgid ""
"# TEST: 2-bits Reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:656
msgid "2bits constant value: 0"
msgstr ""

#: translation.js:657
msgid ""
"Data Ledoscope. 2 samples of 2bits data are taken initially, at the system "
"clock rate"
msgstr ""

#: translation.js:658
msgid ""
"System TFF with toggle input: It toogles on every system cycle if the input "
"is active"
msgstr ""

#: translation.js:659
msgid ""
"# TEST: 2-bits Sys-reg-dff: Manual testing\n"
"\n"
msgstr ""

#: translation.js:660
msgid ""
"The first two samples on the  \n"
"channels are captured  \n"
"(Samples at cycles 0 to 1)"
msgstr ""

#: translation.js:661
msgid "Cycle number: 0-1"
msgstr ""

#: translation.js:662
msgid ""
"The Flip-flips is reset  \n"
"at the end of cycle 3"
msgstr ""

#: translation.js:663
msgid "4-cycles with pulse"
msgstr ""

#: translation.js:664
msgid ""
"Sample number currently  \n"
"displayed"
msgstr ""

#: translation.js:665
msgid "Priority on set"
msgstr ""

#: translation.js:669
msgid "2bits constant value: 3"
msgstr ""

#: translation.js:670
msgid ""
"# TEST: 2-bits Sys-reg-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:673
msgid ""
"# TEST: 2-bits Sys-reg: Manual testing\n"
"\n"
msgstr ""

#: translation.js:686
msgid ""
"Direct connection of a button. The button should not have any external "
"circuit"
msgstr ""

#: translation.js:687
msgid ""
"# TEST: 2-bits SRegL-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:690
msgid ""
"# TEST: 2-bits SRegL-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:695
msgid ""
"# TEST: 2-bits Sys-SRegL-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:698
msgid ""
"# TEST: 2-bits Sys-SRegL-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:707
msgid ""
"# TEST: 2-bits SRegR-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:710
msgid ""
"# TEST: 2-bits SRegR-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:715
msgid ""
"Sys-SregR-load-02: Two bits System Shift register to the right, with reset "
"and load"
msgstr ""

#: translation.js:716
msgid ""
"# TEST: 2-bits Sys-SRegR-ld-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:719
msgid ""
"# TEST: 2-bits Sys-SRegR-ld: Manual testing\n"
"\n"
msgstr ""

#: translation.js:725
msgid "Sys-sregL"
msgstr ""

#: translation.js:726
msgid "Sys-sregL-rst"
msgstr ""

#: translation.js:730
msgid ""
"# TEST: 2-bits SRegL-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:733
msgid ""
"# TEST: 2-bits SRegL: Manual testing\n"
"\n"
msgstr ""

#: translation.js:738
msgid ""
"# TEST: 2-bits Sys-SRegL-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:741
msgid ""
"# TEST: 2-bits Sys-SRegL: Manual testing\n"
"\n"
msgstr ""

#: translation.js:745
msgid "Sys-sregR"
msgstr ""

#: translation.js:746
msgid "Sys-sregR-rst"
msgstr ""

#: translation.js:750
msgid ""
"# TEST: 2-bits SRegR-rst: Manual testing\n"
"\n"
msgstr ""

#: translation.js:753
msgid ""
"# TEST: 2-bits SRegR: Manual testing\n"
"\n"
msgstr ""

#: translation.js:756
msgid ""
"# TEST: 2-bits Sys-SRegR: Manual testing\n"
"\n"
msgstr ""

#: translation.js:758
msgid ""
"# TEST: 2-bits Sys-SRegR-rst: Manual testing\n"
"\n"
msgstr ""
