// Seed: 3443976926
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri id_3,
    input tri0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    output supply0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    output wire id_10,
    output wire id_11,
    output wand id_12,
    output tri0 id_13,
    input supply0 id_14
    , id_26,
    input tri1 id_15,
    output wor id_16,
    input tri0 id_17,
    input supply1 id_18,
    output wor id_19,
    output tri1 id_20,
    output supply1 id_21,
    input wand id_22,
    input tri1 id_23,
    input supply0 id_24
);
  wire id_27;
  wire id_28;
  final begin
    id_5 = id_15 - id_9;
  end
  wire id_29 = id_22;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    input uwire id_3
);
  initial begin
    #1 id_1 = 1;
  end
  module_0(
      id_1,
      id_2,
      id_3,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_2
  );
endmodule
