// Seed: 537812605
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  assign module_1.id_3 = 0;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_6;
  wire  id_7;
endmodule
program module_1 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2,
    input wand id_3,
    input tri1 id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endprogram
module module_2 #(
    parameter id_2 = 32'd52
) (
    output uwire id_0,
    input supply1 id_1,
    input wor _id_2,
    output wor id_3
);
  assign id_0 = -1;
  wire id_5;
  wire [id_2 : -1 'h0] id_6;
  wire id_7;
  ;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_5,
      id_5,
      id_7
  );
endmodule
