// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
 */

#include <config.h>
#include <amlogic/media/vout/lcd/aml_lcd.h>
#include "DP_tx.h"
#include "../lcd_tablet.h"
#include "../../lcd_reg.h"
#include "../../lcd_common.h"
#include "env.h"

/* @note:
 * use_known invalid for eDP
 * use DP_cfg->last_good if use_known, else use 0
 */
int dptx_set_phy_config(struct aml_lcd_drv_s *pdrv, unsigned char use_known)
{
	unsigned char aux_data[4];
	unsigned int vswing[4], preem[4];
	int ret, i;
	struct edp_config_s *DP_cfg = &pdrv->config.control.edp_cfg;

	for (i = 0; i < 4; i++)	{
		//vswing[i] = use_known ? DP_cfg->last_good_vswing[i] : 0;
		//preem[i] = use_known ? DP_cfg->last_good_preem[i] : 0;
		vswing[i] = dptx_vswing_phy_to_std(DP_cfg->phy_vswing_preset);
		preem[i] = dptx_preem_phy_to_std(DP_cfg->phy_preem_preset);
	}

	dptx_reg_write(pdrv->index, EDP_TX_PHY_VOLTAGE_DIFF_LANE_0, vswing[0]);
	dptx_reg_write(pdrv->index, EDP_TX_PHY_VOLTAGE_DIFF_LANE_1, vswing[1]);
	dptx_reg_write(pdrv->index, EDP_TX_PHY_VOLTAGE_DIFF_LANE_2, vswing[2]);
	dptx_reg_write(pdrv->index, EDP_TX_PHY_VOLTAGE_DIFF_LANE_3, vswing[3]);
	dptx_reg_write(pdrv->index, EDP_TX_PHY_PRE_EMPHASIS_LANE_0, preem[0]);
	dptx_reg_write(pdrv->index, EDP_TX_PHY_PRE_EMPHASIS_LANE_1, preem[1]);
	dptx_reg_write(pdrv->index, EDP_TX_PHY_PRE_EMPHASIS_LANE_2, preem[2]);
	dptx_reg_write(pdrv->index, EDP_TX_PHY_PRE_EMPHASIS_LANE_3, preem[3]);

	//write the preset values to the sink device
	aux_data[0] = to_DPCD_LANESET(vswing[0], preem[0]);
	aux_data[1] = to_DPCD_LANESET(vswing[1], preem[1]);
	aux_data[2] = to_DPCD_LANESET(vswing[2], preem[2]);
	aux_data[3] = to_DPCD_LANESET(vswing[3], preem[3]);
	ret = dptx_aux_write(pdrv, DPCD_TRAINING_LANE0_SET, 4, aux_data);
	if (ret)
		LCDERR("[%d]: DP sink set phy failed.....\n", pdrv->index);

	return ret;
}

int dptx_set_lane_config(struct aml_lcd_drv_s *pdrv)
{
	unsigned int lane_cnt, link_rate, enhance_framing, ss_enable;
	unsigned char auxdata[2];
	int ret;

	lane_cnt = pdrv->config.control.edp_cfg.lane_count;
	link_rate = pdrv->config.control.edp_cfg.link_rate;
	ss_enable = pdrv->config.control.edp_cfg.down_ss;
	enhance_framing = pdrv->config.control.edp_cfg.enhanced_framing_en;

	LCDPR("[%d]: %s: %d lane, %u.%u GHz, ss_en: %d\n", pdrv->index, __func__,
		lane_cnt, (link_rate * 27) / 100, (link_rate * 27) % 100, ss_enable);

	// tx Link-rate and Lane_count
	dptx_reg_write(pdrv->index, EDP_TX_LINK_BW_SET, link_rate);
	dptx_reg_write(pdrv->index, EDP_TX_LINK_COUNT_SET, lane_cnt);
	dptx_reg_write(pdrv->index, EDP_TX_ENHANCED_FRAME_EN, enhance_framing);
	dptx_reg_write(pdrv->index, EDP_TX_PHY_POWER_DOWN, (0xf << lane_cnt) & 0xf);
	dptx_reg_write(pdrv->index, EDP_TX_DOWNSPREAD_CTRL, ss_enable);

	// sink Link-rate and Lane_count
	auxdata[0] = link_rate;  //DPCD_LINK_BANDWIDTH_SET
	auxdata[1] = lane_cnt | enhance_framing << 7; //DPCD_LANE_COUNT_SET
	ret = dptx_aux_write(pdrv, DPCD_LINK_BW_SET, 2, auxdata);
	if (ret)
		LCDERR("[%d]: edp sink set lane rate & count failed.....\n", pdrv->index);

	auxdata[0] = (ss_enable << 4);
	ret = dptx_aux_write(pdrv, DPCD_DOWNSPREAD_CONTROL, 1, auxdata);
	if (ret)
		LCDERR("[%d]: edp sink set downspread failed.....\n", pdrv->index);

	return ret;
}

void dptx_set_clk_config(struct aml_lcd_drv_s *pdrv)
{
	lcd_clk_generate_parameter(pdrv);
	lcd_set_clk(pdrv);
}

void dptx_set_msa(struct aml_lcd_drv_s *pdrv)
{
	struct lcd_config_s *pconf = &pdrv->config;
	unsigned int hactive, vactive, htotal, vtotal, hsw, hbp, vsw, vbp;
	unsigned int bpc, data_per_lane, misc0_data, bit_depth, sync_mode;
	unsigned int m_vid; /*pclk/1000 */
	unsigned int n_vid; /*162000, 270000, 540000 */
	unsigned int ppc = 1; /* 1 pix per clock pix0 only */
	unsigned int cfmt = 0; /* RGB */

	hactive = pconf->timing.act_timing.h_active;
	vactive = pconf->timing.act_timing.v_active;
	htotal = pconf->timing.act_timing.h_period;
	vtotal = pconf->timing.act_timing.v_period;
	hsw = pconf->timing.act_timing.hsync_width;
	hbp = pconf->timing.act_timing.hsync_bp;
	vsw = pconf->timing.act_timing.vsync_width;
	vbp = pconf->timing.act_timing.vsync_bp;

	m_vid = pconf->timing.act_timing.pixel_clk / 1000;
	if (pconf->control.edp_cfg.link_rate == DP_LINK_RATE_HBR)
		n_vid = 270000;
	else
		n_vid = 162000;

	/*18bit:0x0, 24bit:0x1, 30bit:0x2, 36bit:0x3 */
	if (pconf->timing.act_timing.lcd_bits == 18)
		bit_depth = 0x0;
	else if (pconf->timing.act_timing.lcd_bits == 30)
		bit_depth = 0x2;
	else if (pconf->timing.act_timing.lcd_bits == 36)
		bit_depth = 0x3;
	else if (pconf->timing.act_timing.lcd_bits == 48)
		bit_depth = 0x4;
	else
		bit_depth = 0x1;

	bpc = pconf->timing.act_timing.lcd_bits; /* bits per color */
	sync_mode = pconf->control.edp_cfg.sync_clk_mode;
	data_per_lane = ((hactive * bpc) + 15) / 16 - 1;

	/*bit[0] sync mode (1=sync 0=async) */
	misc0_data = (bit_depth << 5) | (cfmt << 1) | (sync_mode << 0);

	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_HTOTAL, htotal);
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_VTOTAL, vtotal);
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_POLARITY, (0 << 1) | (0 << 0));
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_HSWIDTH, hsw);
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_VSWIDTH, vsw);
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_HRES, hactive);
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_VRES, vactive);
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_HSTART, (hsw + hbp));
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_VSTART, (vsw + vbp));
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_MISC0, misc0_data);
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_MISC1, 0x00000000);
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_M_VID, m_vid); /*unit: 1kHz */
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_N_VID, n_vid); /*unit: 10kHz */
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_TRANSFER_UNIT_SIZE, 48);
		/*Temporary change to 48 */
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_DATA_COUNT_PER_LANE, data_per_lane);
	dptx_reg_write(pdrv->index, EDP_TX_MAIN_STREAM_USER_PIXEL_WIDTH, ppc);
}

void dptx_reset_part(struct aml_lcd_drv_s *pdrv, unsigned char part)
{
	unsigned int bit;

	if (part == 0)
		bit = pdrv->index ? 18 : 17; //combo dphy
	else if (part == 1)
		bit = pdrv->index ? 26 : 27; //eDP pipeline
	else
		bit = pdrv->index ? 20 : 19; //eDP ctrl

	lcd_reset_setb(RESETCTRL_RESET1_MASK, 0, bit, 1);
	lcd_reset_setb(RESETCTRL_RESET1_LEVEL, 0, bit, 1);
	udelay(1);
	lcd_reset_setb(RESETCTRL_RESET1_LEVEL, 1, bit, 1);
	udelay(5);
}

void dptx_reset(struct aml_lcd_drv_s *pdrv)
{
	dptx_reg_write(pdrv->index, EDP_TX_PHY_RESET, 0xf); //reset the PHY
	mdelay(1);

	dptx_reset_part(pdrv, 0);
	dptx_reset_part(pdrv, 1);
	dptx_reset_part(pdrv, 2);

	mdelay(2);

	// Set Aux channel clk-div: 24MHz
	dptx_reg_write(pdrv->index, EDP_TX_AUX_CLOCK_DIVIDER, 24);

	// Enable the transmitter
	// remove the reset on the PHY
	dptx_reg_write(pdrv->index, EDP_TX_PHY_RESET, 0);
}

int dptx_wait_phy_ready(struct aml_lcd_drv_s *pdrv)
{
	int index = pdrv->index;
	unsigned int data = 0;
	unsigned int done = 100;

	do {
		data = dptx_reg_read(index, EDP_TX_PHY_STATUS);
		if (done < 20) {
			LCDPR("dptx%d wait phy ready: reg_val=0x%x, wait_count=%u\n",
			      index, data, (100 - done));
		}
		done--;
		udelay(100);
	} while (((data & 0x7f) != 0x7f) && (done > 0));

	if ((data & 0x7f) == 0x7f)
		return 0;

	LCDERR("[%d]: edp tx phy error!\n", index);
	return -1;
}

int dptx_band_width_check(enum DP_link_rate_e link_rate, unsigned char lane_cnt,
					unsigned long pclk, unsigned char bit_per_pixel)
{
	unsigned int bw_req, bw_cal, bit_rate;

	switch (link_rate) {
	case DP_LINK_RATE_HBR3:
		bit_rate = 8100; //MHz
		break;
	case DP_LINK_RATE_HBR2:
		bit_rate = 5400; //MHz
		break;
	case DP_LINK_RATE_HBR:
		bit_rate = 2700; //MHz
		break;
	case DP_LINK_RATE_RBR:
	default:
		bit_rate = 1620; //MHz
		break;
	}

	bw_cal = bit_rate * lane_cnt * 8 / 10;
	bw_req = (pclk / 1000000 + 1) * bit_per_pixel; //Mbps
	if (bw_cal < bw_req) {
		LCDERR("%s: link BW %u MHz not enough, require %u MHz\n", __func__, bw_cal, bw_req);
		return 1;
	}
	return 0;
}

int DPCD_capability_detect(struct aml_lcd_drv_s *pdrv)
{
	uint8_t auxdata[8], sink_max_lkr;
	int ret = 0, i = 0;
	struct DP_dev_support_s sink_sp, *source_sp;
	struct edp_config_s *DP_cfg = &pdrv->config.control.edp_cfg;

	ret = dptx_aux_read(pdrv, DPCD_DPCD_REV, 8, auxdata);
	if (ret)
		return ret;
	//DPCD_REVISION: 0x0000
	sink_sp.DPCD_rev       = auxdata[0];
	//DPCD_MAX_LINK_RATE: 0x0001
	sink_max_lkr           = auxdata[1];
	sink_sp.link_rate      = (0xffffffff >> (31 - sink_max_lkr)) & 0xffffff80;
	//DPCD_MAX_LANE_COUNT: 0x0002
	sink_sp.line_cnt       = auxdata[2] & 0xf;
	sink_sp.TPS_support    = (auxdata[2] >> 6) & 0x1;
	sink_sp.enhanced_frame = (auxdata[2] >> 7) & 0x1;
	//DPCD_MAX_DOWNSPREAD: 0x0003
	sink_sp.down_spread    = auxdata[3] & 0x1;
	sink_sp.TPS_support   |= ((auxdata[3] >> 7) & 0x1) << 1;
	//MAIN_LINK_CHANNEL_CODING_CAP: 0x0006
	sink_sp.coding_support = auxdata[6] & 0x3;
	//DOWN_STREAM_PORT_COUNT: 0x0007
	sink_sp.msa_timing_par_ignored = (auxdata[7] >> 6) & 0x1;

	ret = dptx_aux_read(pdrv, DPCD_eDP_CONFIGURATION_CAP, 2, auxdata);
	if (ret)
		return ret;
	//eDP_CONFIGURATION_CAP: 0x000d
	sink_sp.DACP_support  = (auxdata[0] & 0x1) << 2; //eDP ASSR
	sink_sp.eDP_DPCD_reg  = (auxdata[0] >> 3) & 0x1;
	//8b/10b_TRAINING_AUX_RD_INTERVAL: 0x000e
	sink_sp.train_aux_rd_interval = auxdata[1] & 0x7f;
	sink_sp.extended_receiver_cap = (auxdata[1] >> 7) & 0x1;

	if (sink_sp.eDP_DPCD_reg) {
		ret = dptx_aux_read(pdrv, DPCD_EDP_DPCD_REV, 1, auxdata);
		if (ret)
			return ret;
		sink_sp.eDP_ver = auxdata[0] > 5 ? 0 : auxdata[0];
	}

	//limit to prevent out of bound
	sink_sp.train_aux_rd_interval = sink_sp.train_aux_rd_interval > 4 ?
		4 : sink_sp.train_aux_rd_interval;

	switch (pdrv->data->chip_type) {
	case LCD_CHIP_T7:
	default:
		source_sp = &source_support_T7;
		break;
	}

	if (!DP_cfg->max_lane_count)
		DP_cfg->max_lane_count = CAP_COMP(source_sp->line_cnt, sink_sp.line_cnt);
	if (!DP_cfg->max_link_rate) {
		while (((source_sp->link_rate & sink_sp.link_rate) >> i) != 0x01)
			i++;
		DP_cfg->max_link_rate = i;
	}
		// DP_cfg->max_link_rate = CAP_COMP(source_sp->link_rate, sink_sp.link_rate);
	DP_cfg->enhanced_framing_en = CAP_COMP(source_sp->enhanced_frame, sink_sp.enhanced_frame);
	DP_cfg->down_ss = CAP_COMP(source_sp->down_spread, sink_sp.down_spread);
	DP_cfg->TPS_support = source_sp->TPS_support & sink_sp.TPS_support;
	DP_cfg->coding_support = source_sp->coding_support & sink_sp.coding_support;
	DP_cfg->DACP_support = source_sp->DACP_support & sink_sp.DACP_support;
	DP_cfg->train_aux_rd_interval = sink_sp.train_aux_rd_interval;

	if (lcd_debug_print_flag & LCD_DBG_PR_NORMAL) {
		LCDPR("[%d]: %s:\n"
			" - DPCD reversion:  %01x.%01x\n"
			" - link capability: %u lane, %u.%u GHz\n"
			" - enhanced frame:  %u\n"
			" - TPS support:     [TPS3:%u, TPS4:%u]\n"
			" - down spread:     %u\n"
			" - coding support:  [8b/10b:%u, 128b/132b:%u]\n"
			" - MSA ignore:      %u\n"
			" - train aux rd:    %uus\n"
			" - HDCP:            %u\n"
			" - ext DPCD cap:    %u\n",
			pdrv->index, __func__, sink_sp.DPCD_rev >> 4, sink_sp.DPCD_rev & 0xf,
			sink_sp.line_cnt, (sink_max_lkr * 27) / 100, (sink_max_lkr * 27) % 100,
			sink_sp.enhanced_frame,
			sink_sp.TPS_support & 0x1, (sink_sp.TPS_support >> 1) & 0x1,
			sink_sp.down_spread,
			sink_sp.coding_support & 0x1, (sink_sp.coding_support >> 1) & 0x1,
			sink_sp.msa_timing_par_ignored,
			DP_training_rd_interval[sink_sp.train_aux_rd_interval],
			sink_sp.DACP_support & 0x1,
			sink_sp.extended_receiver_cap);
		if (sink_sp.eDP_DPCD_reg) {
			pr_info(" - eDP version:     %s\n"
				" - eDP ASSR:        %u\n"
				" - eDP DPCD:        %u\n",
				eDP_ver_str[sink_sp.eDP_ver],
				(sink_sp.DACP_support & 0x4) >> 2,
				sink_sp.eDP_DPCD_reg);
		}
	}
	return 0;
}

void dptx_update_ctrl_bootargs(struct aml_lcd_drv_s *pdrv)
{
	uint32_t val = 0;
	char env_str[12], ctrl_str[13];

	/*
	 *bit[13:10]: EDID timing index, 0 for non-edid or invalid
	 *bit[9:8]: lane count: 0:invalid, 1:1lane, 2:2lane, 3:4lane
	 *bit[7:0]: link rate
	 */
	val = pdrv->config.control.edp_cfg.link_rate & 0xff;

	if (pdrv->config.control.edp_cfg.lane_count == 1)
		val |= 1 << 8;
	else if (pdrv->config.control.edp_cfg.lane_count == 2)
		val |= 2 << 8;
	else if (pdrv->config.control.edp_cfg.lane_count == 4)
		val |= 3 << 8;
	else
		val |= 0 << 8;

	val |= (pdrv->config.control.edp_cfg.edid_en ?
		(pdrv->config.control.edp_cfg.timing_idx & 0x0f) : 0xf) << 10;

	sprintf(ctrl_str, "0x%08x", val);

	sprintf(env_str, "dptx%d_ctrl", pdrv->index);
	env_set(env_str, ctrl_str);
}
