-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2019.2 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use ieee.std_logic_arith.all;


entity gsnh_gsnh_add_11ns_11s_11_1_1_Adder_6 is
port (
    a: in std_logic_vector(10 downto 0);
    b: in std_logic_vector(10 downto 0);
    s: out std_logic_vector(10 downto 0));
end entity;

architecture behav of gsnh_gsnh_add_11ns_11s_11_1_1_Adder_6 is
    signal s_tmp : std_logic_vector(10 downto 0);
begin

s_tmp <= unsigned(a) + unsigned(b);
s <= std_logic_vector(s_tmp);

end architecture;
Library IEEE;
use IEEE.std_logic_1164.all;

entity gsnh_gsnh_add_11ns_11s_11_1_1 is
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER);
    port (
        din0 : IN STD_LOGIC_VECTOR(din0_WIDTH - 1 DOWNTO 0);
        din1 : IN STD_LOGIC_VECTOR(din1_WIDTH - 1 DOWNTO 0);
        dout : OUT STD_LOGIC_VECTOR(dout_WIDTH - 1 DOWNTO 0));
end entity;

architecture arch of gsnh_gsnh_add_11ns_11s_11_1_1 is
    component gsnh_gsnh_add_11ns_11s_11_1_1_Adder_6 is
        port (
            a : IN STD_LOGIC_VECTOR;
            b : IN STD_LOGIC_VECTOR;
            s : OUT STD_LOGIC_VECTOR);
    end component;



begin
    gsnh_gsnh_add_11ns_11s_11_1_1_Adder_6_U :  component gsnh_gsnh_add_11ns_11s_11_1_1_Adder_6
    port map (
        a => din0,
        b => din1,
        s => dout);

end architecture;


