

================================================================
== Vitis HLS Report for 'replicate_stream'
================================================================
* Date:           Tue Apr 15 09:07:20 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.140 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11|  36.663 ns|  36.663 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_rep_stream_1  |        9|        9|         3|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ii = alloca i32 1"   --->   Operation 6 'alloca' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %krnl_bp_u_copy_2_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %krnl_bp_u_copy_1_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %krnl_bp_u_copy_3_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %krnl_bp_u_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln653 = store i4 0, i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:653]   --->   Operation 11 'store' 'store_ln653' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln653 = br void %for.body" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:653]   --->   Operation 12 'br' 'br_ln653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ii_1 = load i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:653]   --->   Operation 13 'load' 'ii_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.65ns)   --->   "%icmp_ln653 = icmp_eq  i4 %ii_1, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:653]   --->   Operation 14 'icmp' 'icmp_ln653' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.70ns)   --->   "%ii_2 = add i4 %ii_1, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:653]   --->   Operation 16 'add' 'ii_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln653 = br i1 %icmp_ln653, void %for.body.split, void %for.end" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:653]   --->   Operation 17 'br' 'br_ln653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln653 = store i4 %ii_2, i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:653]   --->   Operation 18 'store' 'store_ln653' <Predicate = (!icmp_ln653)> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln653 = br void %for.body" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:653]   --->   Operation 19 'br' 'br_ln653' <Predicate = (!icmp_ln653)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln656 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:656]   --->   Operation 20 'specpipeline' 'specpipeline_ln656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln653 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:653]   --->   Operation 21 'specloopname' 'specloopname_ln653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %krnl_bp_u_stream, i32 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 22 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln657 = br i1 %tmp, void %for.inc, void %if.then" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:657]   --->   Operation 23 'br' 'br_ln657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.14ns)   --->   "%val = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_stream" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:659]   --->   Operation 24 'read' 'val' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln672 = ret" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:672]   --->   Operation 29 'ret' 'ret_ln672' <Predicate = (icmp_ln653)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 25 [1/1] (1.14ns)   --->   "%write_ln661 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_1_stream, i32 %val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:661]   --->   Operation 25 'write' 'write_ln661' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_3 : Operation 26 [1/1] (1.14ns)   --->   "%write_ln663 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_2_stream, i32 %val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:663]   --->   Operation 26 'write' 'write_ln663' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_3 : Operation 27 [1/1] (1.14ns)   --->   "%write_ln665 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %krnl_bp_u_copy_3_stream, i32 %val" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:665]   --->   Operation 27 'write' 'write_ln665' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln667 = br void %for.inc" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:667]   --->   Operation 28 'br' 'br_ln667' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ krnl_bp_u_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ krnl_bp_u_copy_1_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ krnl_bp_u_copy_2_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ krnl_bp_u_copy_3_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ii                 (alloca           ) [ 0100]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln653        (store            ) [ 0000]
br_ln653           (br               ) [ 0000]
ii_1               (load             ) [ 0000]
icmp_ln653         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
ii_2               (add              ) [ 0000]
br_ln653           (br               ) [ 0000]
store_ln653        (store            ) [ 0000]
br_ln653           (br               ) [ 0000]
specpipeline_ln656 (specpipeline     ) [ 0000]
specloopname_ln653 (specloopname     ) [ 0000]
tmp                (nbreadreq        ) [ 0111]
br_ln657           (br               ) [ 0000]
val                (read             ) [ 0101]
write_ln661        (write            ) [ 0000]
write_ln663        (write            ) [ 0000]
write_ln665        (write            ) [ 0000]
br_ln667           (br               ) [ 0000]
ret_ln672          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="krnl_bp_u_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_u_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="krnl_bp_u_copy_1_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_u_copy_1_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="krnl_bp_u_copy_2_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_u_copy_2_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="krnl_bp_u_copy_3_stream">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="krnl_bp_u_copy_3_stream"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="ii_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ii/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_nbreadreq_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="val_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln661_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="1"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln661/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="write_ln663_write_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="0" index="2" bw="32" slack="1"/>
<pin id="71" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln663/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln665_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="1"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln665/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln653_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="4" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln653/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ii_1_load_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ii_1/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="icmp_ln653_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln653/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="ii_2_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ii_2/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln653_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln653/1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="ii_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ii "/>
</bind>
</comp>

<comp id="113" class="1005" name="icmp_ln653_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln653 "/>
</bind>
</comp>

<comp id="117" class="1005" name="tmp_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="121" class="1005" name="val_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="36" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="58"><net_src comp="38" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="86" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="86" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="95" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="42" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="116"><net_src comp="89" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="46" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="54" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="126"><net_src comp="121" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="127"><net_src comp="121" pin="1"/><net_sink comp="74" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: krnl_bp_u_copy_1_stream | {3 }
	Port: krnl_bp_u_copy_2_stream | {3 }
	Port: krnl_bp_u_copy_3_stream | {3 }
 - Input state : 
	Port: replicate_stream : krnl_bp_u_stream | {2 }
  - Chain level:
	State 1
		store_ln653 : 1
		ii_1 : 1
		icmp_ln653 : 2
		ii_2 : 2
		br_ln653 : 3
		store_ln653 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |        ii_2_fu_95       |    0    |    12   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln653_fu_89    |    0    |    9    |
|----------|-------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_46   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   read   |      val_read_fu_54     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | write_ln661_write_fu_60 |    0    |    0    |
|   write  | write_ln663_write_fu_67 |    0    |    0    |
|          | write_ln665_write_fu_74 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    21   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|icmp_ln653_reg_113|    1   |
|    ii_reg_106    |    4   |
|    tmp_reg_117   |    1   |
|    val_reg_121   |   32   |
+------------------+--------+
|       Total      |   38   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   21   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   38   |    -   |
+-----------+--------+--------+
|   Total   |   38   |   21   |
+-----------+--------+--------+
