{"Source Block": ["oh/common/hdl/oh_fifo_generic.v@46:56@HdlStmAssign", "   reg [AW-1:0]    wr_count;\n\n   // fifo indicators\n   assign empty     = (rd_count[AW-1:0] == 'b0);\n   assign full      = (wr_count[AW-1:0] == DEPTH);\n   assign prog_full = (wr_count[AW-1:0] >= PROG_FULL);   \n\n   // write side state machine\n   always @ ( posedge wr_clk or negedge nreset) \n     if(!nreset) \n       begin\t   \n"], "Clone Blocks": [["oh/common/hdl/oh_fifo_generic.v@45:55", "   reg [AW-1:0]    rd_count;\n   reg [AW-1:0]    wr_count;\n\n   // fifo indicators\n   assign empty     = (rd_count[AW-1:0] == 'b0);\n   assign full      = (wr_count[AW-1:0] == DEPTH);\n   assign prog_full = (wr_count[AW-1:0] >= PROG_FULL);   \n\n   // write side state machine\n   always @ ( posedge wr_clk or negedge nreset) \n     if(!nreset) \n"], ["oh/common/hdl/oh_fifo_generic.v@44:54", "   reg [AW-1:0]    rd_addr;\n   reg [AW-1:0]    rd_count;\n   reg [AW-1:0]    wr_count;\n\n   // fifo indicators\n   assign empty     = (rd_count[AW-1:0] == 'b0);\n   assign full      = (wr_count[AW-1:0] == DEPTH);\n   assign prog_full = (wr_count[AW-1:0] >= PROG_FULL);   \n\n   // write side state machine\n   always @ ( posedge wr_clk or negedge nreset) \n"]], "Diff Content": {"Delete": [[51, "   assign prog_full = (wr_count[AW-1:0] >= PROG_FULL);   \n"]], "Add": [[51, "   assign empty    =  (rd_addr_gray[AW:0] == wr_addr_gray_sync[AW:0]);\n"], [51, "   assign full     =  (wr_addr[AW-1:0] == rd_addr_sync[AW-1:0]) &\n"], [51, "\t\t      (wr_addr[AW]     != rd_addr_sync[AW]);\n"], [51, "   assign prog_full = (wr_addr_ahead[AW-1:0] == rd_addr_sync[AW-1:0]) &\n"], [51, "\t\t      (wr_addr_ahead[AW]     != rd_addr_sync[AW]);\n"]]}}