=====
SETUP
-7.093
14.314
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.490
SPI_MCP3202/sample_counter_0_s3
13.492
14.314
SPI_MCP3202/sample_counter_0_s1
14.314
=====
SETUP
-6.596
13.818
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n304_s7
11.239
12.300
SPI_MCP3202/n304_s6
12.719
13.818
SPI_MCP3202/r_STATE_0_s2
13.818
=====
SETUP
-6.529
13.751
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n303_s7
11.239
12.300
SPI_MCP3202/n303_s6
12.719
13.751
SPI_MCP3202/r_STATE_1_s1
13.751
=====
SETUP
-6.127
13.705
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n302_s8
11.239
12.338
SPI_MCP3202/n302_s5
12.343
13.369
SPI_MCP3202/r_DV_s1
13.705
=====
SETUP
-6.090
13.668
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.452
SPI_MCP3202/sample_counter_4_s0
13.668
=====
SETUP
-6.090
13.668
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.452
SPI_MCP3202/sample_counter_5_s0
13.668
=====
SETUP
-6.090
13.668
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.452
SPI_MCP3202/sample_counter_6_s0
13.668
=====
SETUP
-6.090
13.668
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.452
SPI_MCP3202/sample_counter_7_s0
13.668
=====
SETUP
-6.004
13.582
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.452
SPI_MCP3202/sample_counter_11_s0
13.582
=====
SETUP
-6.004
13.582
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.452
SPI_MCP3202/sample_counter_10_s0
13.582
=====
SETUP
-5.679
13.257
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.452
SPI_MCP3202/sample_counter_1_s0
13.257
=====
SETUP
-5.679
13.257
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.452
SPI_MCP3202/sample_counter_2_s0
13.257
=====
SETUP
-5.679
13.257
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.452
SPI_MCP3202/sample_counter_9_s0
13.257
=====
SETUP
-5.669
13.247
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.452
SPI_MCP3202/sample_counter_8_s0
13.247
=====
SETUP
-5.621
13.199
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n32_s1
11.391
12.452
SPI_MCP3202/sample_counter_3_s0
13.199
=====
SETUP
-5.202
12.423
7.221
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
reset_n_w_s0
2.542
3.574
SPI_MCP3202/n256_s6
11.391
12.423
SPI_MCP3202/r_SCK_enable_s1
12.423
=====
SETUP
-4.386
11.964
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s15
4.165
4.791
SPI_MCP3202/n296_s7
6.432
7.058
SPI_MCP3202/n294_s6
8.213
9.312
SPI_MCP3202/n295_s5
9.322
10.348
SPI_MCP3202/r_DATA_6_s0
11.964
=====
SETUP
-3.984
11.562
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s15
4.165
4.791
SPI_MCP3202/n296_s7
6.432
7.058
SPI_MCP3202/n298_s6
7.878
8.910
SPI_MCP3202/n299_s5
8.921
9.947
SPI_MCP3202/r_DATA_2_s0
11.562
=====
SETUP
-3.709
11.287
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s15
4.165
4.791
SPI_MCP3202/n290_s6
6.740
7.772
SPI_MCP3202/n291_s5
8.917
9.719
SPI_MCP3202/r_DATA_10_s0
11.287
=====
SETUP
-3.557
11.135
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s15
4.165
4.791
SPI_MCP3202/n296_s7
6.432
7.058
SPI_MCP3202/n294_s6
8.213
9.312
SPI_MCP3202/n294_s5
9.322
10.348
SPI_MCP3202/r_DATA_7_s0
11.135
=====
SETUP
-3.470
11.048
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s15
4.165
4.791
SPI_MCP3202/n296_s7
6.432
7.058
SPI_MCP3202/n298_s6
7.878
8.910
SPI_MCP3202/n298_s5
9.720
10.345
SPI_MCP3202/r_DATA_3_s0
11.048
=====
SETUP
-3.175
10.753
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s15
4.165
4.791
SPI_MCP3202/n296_s7
6.432
7.058
SPI_MCP3202/n292_s6
8.213
9.312
SPI_MCP3202/n293_s9
9.322
10.383
SPI_MCP3202/r_DATA_8_s0
10.753
=====
SETUP
-3.078
10.656
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s15
4.165
4.791
SPI_MCP3202/n296_s7
6.432
7.058
SPI_MCP3202/n292_s6
8.213
9.274
SPI_MCP3202/n292_s5
9.694
10.319
SPI_MCP3202/r_DATA_9_s0
10.656
=====
SETUP
-2.941
10.519
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s15
4.165
4.791
SPI_MCP3202/n296_s7
6.432
7.058
SPI_MCP3202/n297_s5
7.878
8.904
SPI_MCP3202/r_DATA_4_s0
10.519
=====
SETUP
-2.510
10.088
7.578
clk_ibuf
0.000
0.982
pwr_on_r_s0
1.226
1.684
SPI_MCP3202/n257_s15
4.165
4.791
SPI_MCP3202/n296_s7
6.432
7.058
SPI_MCP3202/n296_s5
8.358
9.384
SPI_MCP3202/r_DATA_5_s0
10.088
=====
HOLD
-0.685
0.374
1.059
n367_s0
0.002
0.374
clk_audio_w_s0
0.374
=====
HOLD
0.029
1.088
1.059
sample_7_s0
0.185
0.518
audio_sample_word0[1]_7_s0
1.088
=====
HOLD
0.031
1.089
1.059
sample_12_s0
0.185
0.518
audio_sample_word0[1]_12_s0
1.089
=====
HOLD
0.119
1.940
1.822
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_1_s0
1.940
=====
HOLD
0.119
1.940
1.822
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_2_s0
1.940
=====
HOLD
0.282
1.341
1.059
csrn_108_r_s0
0.185
0.518
n187_s1
0.785
1.341
CpuReq_s0
1.341
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_VDP_GRAPHIC4567/FIFOIN_s1
1.029
1.362
u_v9958/U_VDP_GRAPHIC4567/U_FIFOMEM/blkram_blkram_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BO/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.286
1.362
1.076
clk_ibuf
0.000
0.844
u_v9958/U_SSG/U_HVCOUNTER/FF_V_CNT_IN_FRAME_1_s0
1.029
1.362
u_v9958/U_VDP_VGA/DBUF/U_BUF_BE/IMEM_IMEM_0_0_s
1.362
=====
HOLD
0.389
2.210
1.822
clk_ibuf
0.000
0.844
pwr_on_r_s0
1.029
1.362
gromtick_0_s0
2.210
=====
HOLD
0.392
1.451
1.059
sample_4_s0
0.185
0.518
audio_sample_word0[1]_4_s0
1.451
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.405
1.594
1.189
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_1_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.414
1.473
1.059
sample_6_s0
0.185
0.518
audio_sample_word0[1]_6_s0
1.473
=====
HOLD
0.414
1.473
1.059
sample_8_s0
0.185
0.518
audio_sample_word0[1]_8_s0
1.473
=====
HOLD
0.417
1.476
1.059
cswn_108_r_s0
0.185
0.518
cs_latch_0_s0
1.476
=====
HOLD
0.417
1.476
1.059
csrn_108_r_s0
0.185
0.518
cs_latch_1_s0
1.476
=====
HOLD
0.479
1.594
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.479
1.594
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.594
=====
HOLD
0.512
1.627
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.627
=====
HOLD
0.512
1.627
1.115
clk_ibuf
0.000
0.844
u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0
1.029
1.362
u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s
1.627
=====
HOLD
0.563
1.607
1.044
clk_ibuf
0.000
0.844
u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s8
1.029
1.362
u_v9958/U_VDP_COLORDEC/IVIDEOG_VDP_3_s2
1.607
=====
HOLD
0.563
1.607
1.044
clk_ibuf
0.000
0.844
u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s8
1.029
1.362
u_v9958/U_VDP_COLORDEC/IVIDEOB_VDP_3_s4
1.607
=====
HOLD
0.583
1.627
1.044
clk_ibuf
0.000
0.844
u_v9958/U_SPRITE/SPINFORAMCOLOR_IN_3_s0
1.029
1.362
u_v9958/U_SPRITE/ISPINFORAM/IMEM_IMEM_0_1_s
1.627
=====
HOLD
0.608
1.667
1.059
sample_5_s0
0.185
0.518
audio_sample_word0[1]_5_s0
1.667
