Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 18 19:19:50 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.833        0.000                      0                 1366        0.037        0.000                      0                 1366        2.000        0.000                       0                   499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.833        0.000                      0                 1366        0.037        0.000                      0                 1366        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.841        0.000                      0                 1366        0.037        0.000                      0                 1366        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.833ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.753ns  (logic 4.762ns (32.278%)  route 9.991ns (67.722%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.264    10.309    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.117    10.426 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156/O
                         net (fo=1, routed)           0.820    11.246    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156_n_0
    SLICE_X27Y13         LUT6 (Prop_lut6_I3_O)        0.348    11.594 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           1.011    12.605    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.605    
  -------------------------------------------------------------------
                         slack                                  4.833    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 4.545ns (31.520%)  route 9.874ns (68.480%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.152    12.271    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.350ns  (logic 4.545ns (31.672%)  route 9.805ns (68.328%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.083    12.202    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 4.545ns (31.732%)  route 9.778ns (68.268%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.056    12.175    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.973ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 4.545ns (31.732%)  route 9.778ns (68.268%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.056    12.175    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  4.973    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.612ns  (logic 4.762ns (32.590%)  route 9.850ns (67.410%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.264    10.309    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.117    10.426 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156/O
                         net (fo=1, routed)           0.820    11.246    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156_n_0
    SLICE_X27Y13         LUT6 (Prop_lut6_I3_O)        0.348    11.594 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           0.870    12.464    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.095ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.491ns  (logic 4.762ns (32.861%)  route 9.729ns (67.139%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.012    10.057    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.117    10.174 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_164/O
                         net (fo=1, routed)           0.848    11.022    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_164_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.348    11.370 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_31/O
                         net (fo=2, routed)           0.973    12.343    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[29]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.478ns  (logic 4.762ns (32.891%)  route 9.716ns (67.109%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.012    10.057    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.117    10.174 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_164/O
                         net (fo=1, routed)           0.848    11.022    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_164_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.348    11.370 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_31/O
                         net (fo=2, routed)           0.960    12.330    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[29]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    17.438    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.161ns  (logic 4.545ns (32.095%)  route 9.616ns (67.905%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.894    12.013    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.161ns  (logic 4.545ns (32.095%)  route 9.616ns (67.905%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.894    12.013    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.149    17.679    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.147    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  5.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.566    -0.443    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X13Y10         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.246    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIA0
    SLICE_X12Y10         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.834    -0.208    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y10         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.222    -0.430    
    SLICE_X12Y10         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.283    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/ram_3_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.745%)  route 0.121ns (46.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.564    -0.445    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X27Y8          FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  u_fwrisc_fpga_top/u_core/dwdata_reg[29]/Q
                         net (fo=2, routed)           0.121    -0.183    u_fwrisc_fpga_top/u_core_n_50
    RAMB36_X1Y1          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_3_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.874    -0.168    u_fwrisc_fpga_top/clk_out1
    RAMB36_X1Y1          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
                         clock pessimism             -0.219    -0.386    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.231    u_fwrisc_fpga_top/ram_3_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.566    -0.443    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X13Y11         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.068    -0.234    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/DIA0
    SLICE_X12Y11         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.834    -0.208    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y11         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.222    -0.430    
    SLICE_X12Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.283    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.823%)  route 0.238ns (59.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.561    -0.448    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X24Y8          FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.284 r  u_fwrisc_fpga_top/u_core/dwdata_reg[27]/Q
                         net (fo=2, routed)           0.238    -0.046    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_1[27]
    SLICE_X19Y8          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X19Y8          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[27]/C
                         clock pessimism              0.029    -0.181    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.070    -0.111    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[27]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y11    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y11    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.753ns  (logic 4.762ns (32.278%)  route 9.991ns (67.722%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.264    10.309    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.117    10.426 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156/O
                         net (fo=1, routed)           0.820    11.246    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156_n_0
    SLICE_X27Y13         LUT6 (Prop_lut6_I3_O)        0.348    11.594 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           1.011    12.605    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.605    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.419ns  (logic 4.545ns (31.520%)  route 9.874ns (68.480%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.152    12.271    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.155    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.952ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.350ns  (logic 4.545ns (31.672%)  route 9.805ns (68.328%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.083    12.202    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.155    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  4.952    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 4.545ns (31.732%)  route 9.778ns (68.268%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.056    12.175    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.155    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.980ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.323ns  (logic 4.545ns (31.732%)  route 9.778ns (68.268%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.056    12.175    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.155    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  4.980    

Slack (MET) :             4.982ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.612ns  (logic 4.762ns (32.590%)  route 9.850ns (67.410%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.264    10.309    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X28Y13         LUT3 (Prop_lut3_I0_O)        0.117    10.426 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156/O
                         net (fo=1, routed)           0.820    11.246    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_156_n_0
    SLICE_X27Y13         LUT6 (Prop_lut6_I3_O)        0.348    11.594 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_29/O
                         net (fo=2, routed)           0.870    12.464    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[31]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[15])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.464    
  -------------------------------------------------------------------
                         slack                                  4.982    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.491ns  (logic 4.762ns (32.861%)  route 9.729ns (67.139%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.012    10.057    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.117    10.174 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_164/O
                         net (fo=1, routed)           0.848    11.022    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_164_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.348    11.370 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_31/O
                         net (fo=2, routed)           0.973    12.343    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[29]
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.478ns  (logic 4.762ns (32.891%)  route 9.716ns (67.109%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 f  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          1.012    10.057    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X24Y11         LUT3 (Prop_lut3_I0_O)        0.117    10.174 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_164/O
                         net (fo=1, routed)           0.848    11.022    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_164_n_0
    SLICE_X24Y11         LUT6 (Prop_lut6_I3_O)        0.348    11.370 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_31/O
                         net (fo=2, routed)           0.960    12.330    u_fwrisc_fpga_top/u_core/u_regfile/rd_wdata[29]
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                     -0.241    17.446    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.446    
                         arrival time                         -12.330    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.161ns  (logic 4.545ns (32.095%)  route 9.616ns (67.905%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.894    12.013    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.155    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.161ns  (logic 4.545ns (32.095%)  route 9.616ns (67.905%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.804ns = ( 18.196 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.148ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.718    -2.148    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     0.306 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[2]
                         net (fo=6, routed)           1.941     2.247    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[2]
    SLICE_X21Y3          LUT2 (Prop_lut2_I0_O)        0.150     2.397 r  u_fwrisc_fpga_top/u_core/u_regfile/dwdata[2]_i_1/O
                         net (fo=8, routed)           1.230     3.626    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2_0[2]
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.326     3.952 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_3/O
                         net (fo=2, routed)           0.534     4.486    u_fwrisc_fpga_top/u_core/u_comp/DI[1]
    SLICE_X32Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     5.006 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.006    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.123 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.123    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__0_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.240 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.240    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__1_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.357 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.116     6.473    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__1/i__carry__2_n_0
    SLICE_X27Y7          LUT5 (Prop_lut5_I0_O)        0.124     6.597 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_9/O
                         net (fo=2, routed)           0.707     7.305    u_fwrisc_fpga_top/u_core/u_comp/instr_reg[13]
    SLICE_X25Y4          LUT4 (Prop_lut4_I1_O)        0.124     7.429 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_4/O
                         net (fo=31, routed)          0.808     8.237    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[11]
    SLICE_X27Y2          LUT6 (Prop_lut6_I5_O)        0.124     8.361 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74/O
                         net (fo=3, routed)           0.560     8.921    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_74_n_0
    SLICE_X23Y3          LUT6 (Prop_lut6_I1_O)        0.124     9.045 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52/O
                         net (fo=82, routed)          0.861     9.906    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_52_n_0
    SLICE_X26Y1          LUT6 (Prop_lut6_I1_O)        0.124    10.030 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_7/O
                         net (fo=3, routed)           0.965    10.995    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[5]
    SLICE_X26Y4          LUT6 (Prop_lut6_I3_O)        0.124    11.119 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.894    12.013    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.546    18.196    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X2Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.828    
                         clock uncertainty           -0.141    17.687    
    RAMB18_X2Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.155    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.155    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  5.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.566    -0.443    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X13Y10         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.246    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/DIA0
    SLICE_X12Y10         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.834    -0.208    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y10         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.222    -0.430    
    SLICE_X12Y10         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.283    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/ram_3_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.745%)  route 0.121ns (46.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.168ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.564    -0.445    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X27Y8          FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.304 r  u_fwrisc_fpga_top/u_core/dwdata_reg[29]/Q
                         net (fo=2, routed)           0.121    -0.183    u_fwrisc_fpga_top/u_core_n_50
    RAMB36_X1Y1          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_3_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.874    -0.168    u_fwrisc_fpga_top/clk_out1
    RAMB36_X1Y1          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
                         clock pessimism             -0.219    -0.386    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155    -0.231    u_fwrisc_fpga_top/ram_3_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.566    -0.443    u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/clk_out1
    SLICE_X13Y11         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/rx_data_reg[6]/Q
                         net (fo=2, routed)           0.068    -0.234    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/DIA0
    SLICE_X12Y11         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.834    -0.208    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/WCLK
    SLICE_X12Y11         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.222    -0.430    
    SLICE_X12Y11         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.283    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.823%)  route 0.238ns (59.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.448ns
    Clock Pessimism Removal (CPR):    -0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.561    -0.448    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X24Y8          FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.164    -0.284 r  u_fwrisc_fpga_top/u_core/dwdata_reg[27]/Q
                         net (fo=2, routed)           0.238    -0.046    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[31]_1[27]
    SLICE_X19Y8          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/clk_out1
    SLICE_X19Y8          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[27]/C
                         clock pessimism              0.029    -0.181    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.070    -0.111    u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Baudrate_Div_reg[27]
  -------------------------------------------------------------------
                         required time                          0.111    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.112%)  route 0.272ns (65.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.206ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.568    -0.441    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/clk_out1
    SLICE_X11Y5          FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/addra_reg[0]/Q
                         net (fo=22, routed)          0.272    -0.028    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.836    -0.206    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y5          RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.219    -0.425    
    SLICE_X12Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.115    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_tx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0     u_fwrisc_fpga_top/ram_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1     u_fwrisc_fpga_top/ram_3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y2     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y11    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y11    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y10    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



