#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Nov 18 09:59:59 2022
# Process ID: 5116
# Current directory: U:/DigMe/Oscilloscope/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16408 U:\DigMe\Oscilloscope\project\Oscilloscope.xpr
# Log file: U:/DigMe/Oscilloscope/project/vivado.log
# Journal file: U:/DigMe/Oscilloscope/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project U:/DigMe/Oscilloscope/project/Oscilloscope.xpr
create_bd_design "oscilloscope_bd"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
add_files {U:/DigMe/Oscilloscope/modules/trigger/trigger.vhd U:/DigMe/Oscilloscope/modules/channel/channel.vhd U:/DigMe/Oscilloscope/modules/osci/osci.vhd U:/DigMe/Oscilloscope/modules/ctrlunit/ctrlunit.vhd U:/DigMe/Oscilloscope/modules/ram/ram.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 {U:/DigMe/Oscilloscope/testbench/ram/ram_tb.vhd U:/DigMe/Oscilloscope/testbench/channel/channel_tb.vhd U:/DigMe/Oscilloscope/testbench/ctrlunit/ctrlunit_tb.vhd U:/DigMe/Oscilloscope/testbench/osci/osci_tb.vhd U:/DigMe/Oscilloscope/testbench/trigger/trigger_tb.vhd}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files U:/DigMe/Oscilloscope/modules/channel/channel.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files U:/DigMe/Oscilloscope/modules/ctrlunit/ctrlunit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files U:/DigMe/Oscilloscope/modules/osci/osci.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files U:/DigMe/Oscilloscope/modules/ram/ram.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files U:/DigMe/Oscilloscope/modules/trigger/trigger.vhd] -no_script -reset -force -quiet
remove_files  {U:/DigMe/Oscilloscope/modules/channel/channel.vhd U:/DigMe/Oscilloscope/modules/ctrlunit/ctrlunit.vhd U:/DigMe/Oscilloscope/modules/osci/osci.vhd U:/DigMe/Oscilloscope/modules/ram/ram.vhd U:/DigMe/Oscilloscope/modules/trigger/trigger.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
open_project U:/DigMe/Labs/lab08/vorgabe/project/cam2hdmi.xpr
current_project Oscilloscope
export_ip_user_files -of_objects  [get_files U:/DigMe/Oscilloscope/project/Oscilloscope.srcs/sources_1/bd/oscilloscope_bd/oscilloscope_bd.bd] -no_script -reset -force -quiet
remove_files  U:/DigMe/Oscilloscope/project/Oscilloscope.srcs/sources_1/bd/oscilloscope_bd/oscilloscope_bd.bd
file delete -force U:/DigMe/Oscilloscope/project/Oscilloscope.srcs/sources_1/bd/oscilloscope_bd
file delete -force u:/DigMe/Oscilloscope/project/Oscilloscope.gen/sources_1/bd/oscilloscope_bd
export_ip_user_files -of_objects  [get_files U:/DigMe/Oscilloscope/testbench/channel/channel_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files U:/DigMe/Oscilloscope/testbench/ctrlunit/ctrlunit_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files U:/DigMe/Oscilloscope/testbench/osci/osci_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files U:/DigMe/Oscilloscope/testbench/ram/ram_tb.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files U:/DigMe/Oscilloscope/testbench/trigger/trigger_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {U:/DigMe/Oscilloscope/testbench/channel/channel_tb.vhd U:/DigMe/Oscilloscope/testbench/ctrlunit/ctrlunit_tb.vhd U:/DigMe/Oscilloscope/testbench/osci/osci_tb.vhd U:/DigMe/Oscilloscope/testbench/ram/ram_tb.vhd U:/DigMe/Oscilloscope/testbench/trigger/trigger_tb.vhd}
current_project cam2hdmi
current_project Oscilloscope
add_files {U:/DigMe/Oscilloscope/modules/trigger/trigger.vhd U:/DigMe/Oscilloscope/modules/channel/channel.vhd U:/DigMe/Oscilloscope/modules/osci/osci.vhd U:/DigMe/Oscilloscope/modules/ctrlunit/ctrlunit.vhd U:/DigMe/Oscilloscope/modules/ram/ram.vhd}
update_compile_order -fileset sources_1
create_bd_design "oscilloscope_bd"
update_compile_order -fileset sources_1
create_bd_cell -type module -reference channel channel_0
create_bd_cell -type module -reference ctrlunit ctrlunit_0
create_bd_cell -type module -reference osci osci_0
create_bd_cell -type module -reference trigger trigger_0
create_fileset -simset channel
set_property SOURCE_SET sources_1 [get_filesets channel]
add_files -fileset channel U:/DigMe/Oscilloscope/testbench/channel/channel_tb.vhd
update_compile_order -fileset channel
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0
endgroup
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top channel_tb [get_filesets channel]
set_property top_lib xil_defaultlib [get_filesets channel]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset channel
open_bd_design {U:/DigMe/Oscilloscope/project/Oscilloscope.srcs/sources_1/bd/oscilloscope_bd/oscilloscope_bd.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
delete_bd_objs [get_bd_cells processing_system7_0]
current_project cam2hdmi
open_bd_design {U:/DigMe/Labs/lab08/vorgabe/project/cam2hdmi.srcs/sources_1/bd/cam2hdmi_bd/cam2hdmi_bd.bd}
current_project Oscilloscope
create_bd_port -dir I -type clk -freq_hz 100000000 clk_100MHz
current_project cam2hdmi
startgroup
current_project Oscilloscope
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
create_bd_port -dir I -type rst reset
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports reset]
current_project cam2hdmi
current_project Oscilloscope
connect_bd_net [get_bd_ports clk_100MHz] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_ports reset] [get_bd_pins clk_wiz_0/reset]
current_project cam2hdmi
current_project Oscilloscope
delete_bd_objs [get_bd_cells trigger_0]
delete_bd_objs [get_bd_cells ctrlunit_0]
delete_bd_objs [get_bd_cells channel_0]
create_peripheral ost.ch user cpuToOsci 1.0 -dir U:/DigMe/Oscilloscope/ip
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core ost.ch:user:cpuToOsci:1.0]
generate_peripheral -driver -bfm_example_design -enable_interrupt -debug_hw_example_design [ipx::find_open_core ost.ch:user:cpuToOsci:1.0]
write_peripheral [ipx::find_open_core ost.ch:user:cpuToOsci:1.0]
set_property  ip_repo_paths  U:/DigMe/Oscilloscope/ip/cpuToOsci_1.0 [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv ost.ch:user:cpuToOsci:1.0 cpuToOsci_0
endgroup
set_property location {2 446 -212} [get_bd_cells cpuToOsci_0]
ipx::edit_ip_in_project -upgrade true -name cpuToOsci_v1_0_project -directory U:/DigMe/Oscilloscope/project/Oscilloscope.tmp/cpuToOsci_v1_0_project u:/DigMe/Oscilloscope/ip/cpuToOsci_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
set_property  ip_repo_paths  {u:/DigMe/Oscilloscope/ip/cpuToOsci_1.0 u:/DigMe/Labs/lab08/vorgabe/ip/cpuToCtrl_1.0} [current_project]
update_ip_catalog
current_project Oscilloscope
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project cam2hdmi
current_project Oscilloscope
upgrade_ip [get_ips  oscilloscope_bd_cpuToOsci_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips oscilloscope_bd_cpuToOsci_0_0] -no_script -sync -force -quiet
generate_target all [get_files  U:/DigMe/Oscilloscope/project/Oscilloscope.srcs/sources_1/bd/oscilloscope_bd/oscilloscope_bd.bd]
set_property location {2 489 69} [get_bd_cells osci_0]
set_property location {2.5 744 -96} [get_bd_cells osci_0]
set_property location {3 772 -103} [get_bd_cells osci_0]
set_property location {3.5 1017 -118} [get_bd_cells osci_0]
set_property location {2.5 798 -210} [get_bd_cells cpuToOsci_0]
set_property location {1.5 517 73} [get_bd_cells xadc_wiz_0]
report_ip_status -name ip_status 
set_property -dict [list CONFIG.INTERFACE_SELECTION {Enable_AXI} CONFIG.XADC_STARUP_SELECTION {single_channel} CONFIG.ENABLE_AXI4STREAM {true} CONFIG.ACQUISITION_TIME {4} CONFIG.DCLK_FREQUENCY {100} CONFIG.ADC_CONVERSION_RATE {1000} CONFIG.OT_ALARM {false} CONFIG.USER_TEMP_ALARM {false} CONFIG.VCCINT_ALARM {false} CONFIG.VCCAUX_ALARM {false} CONFIG.ENABLE_VCCPINT_ALARM {false} CONFIG.ENABLE_VCCPAUX_ALARM {false} CONFIG.ENABLE_VCCDDRO_ALARM {false} CONFIG.SINGLE_CHANNEL_ACQUISITION_TIME {false} CONFIG.ADC_OFFSET_CALIBRATION {false} CONFIG.ADC_OFFSET_AND_GAIN_CALIBRATION {true} CONFIG.FIFO_DEPTH {8} CONFIG.SEQUENCER_MODE {Off} CONFIG.ENABLE_RESET {false} CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} CONFIG.SINGLE_CHANNEL_SELECTION {VP_VN} CONFIG.CHANNEL_ENABLE_VP_VN {false}] [get_bd_cells xadc_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
current_project cam2hdmi
current_project Oscilloscope
create_bd_port -dir O -type data DDR
delete_bd_objs [get_bd_ports DDR]
current_project cam2hdmi
startgroup
current_project Oscilloscope
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
current_project cam2hdmi
current_project Oscilloscope
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins cpuToOsci_0/S00_AXI]
set_property location {4.5 1510 -129} [get_bd_cells osci_0]
set_property location {3.5 1245 -238} [get_bd_cells cpuToOsci_0]
set_property location {3 1209 96} [get_bd_cells xadc_wiz_0]
set_property location {2.5 867 -51} [get_bd_cells axi_interconnect_0]
set_property location {2 501 -57} [get_bd_cells processing_system7_0]
current_project cam2hdmi
current_project Oscilloscope
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins axi_interconnect_0/ACLK]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
set_property location {1.5 315 -90} [get_bd_cells processing_system7_0]
set_property location {2.5 531 -104} [get_bd_cells processing_system7_0]
set_property location {1.5 86 -76} [get_bd_cells processing_system7_0]
set_property location {2.5 408 -76} [get_bd_cells processing_system7_0]
current_project cam2hdmi
current_project Oscilloscope
set_property location {5.5 1645 -134} [get_bd_cells osci_0]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
current_project cam2hdmi
current_project Oscilloscope
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR
connect_bd_intf_net [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
set_property location {1713 -408} [get_bd_intf_ports DDR]
set_property location {1716 -353} [get_bd_intf_ports DDR]
current_project cam2hdmi
current_project Oscilloscope
startgroup
set_property -dict [list CONFIG.INTERFACE_SELECTION {ENABLE_DRP} CONFIG.ENABLE_RESET {true}] [get_bd_cells xadc_wiz_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI]
endgroup
set_property -dict [list CONFIG.ENABLE_AXI4STREAM {false}] [get_bd_cells xadc_wiz_0]
set_property -dict [list CONFIG.INTERFACE_SELECTION {ENABLE_DRP} CONFIG.ENABLE_AXI4STREAM {false} CONFIG.ENABLE_CALIBRATION_AVERAGING {false} CONFIG.ADC_OFFSET_AND_GAIN_CALIBRATION {false} CONFIG.SENSOR_OFFSET_AND_GAIN_CALIBRATION {false}] [get_bd_cells xadc_wiz_0]
save_bd_design
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_CORE0_IRQ_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
current_project cam2hdmi
close_project
save_bd_design
connect_bd_net [get_bd_pins xadc_wiz_0/dclk_in] [get_bd_pins clk_wiz_0/clk_out1]
save_bd_design
