Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Mon Mar 25 12:03:30 2024
| Host         : LAPTOP-54TG6O0D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RAM_timing_summary_routed.rpt -pb RAM_timing_summary_routed.pb -rpx RAM_timing_summary_routed.rpx -warn_on_violation
| Design       : RAM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  75          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (43)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   78          inf        0.000                      0                   78        7.424        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     7.424        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y13    ram_reg/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.899ns  (logic 5.102ns (51.544%)  route 4.797ns (48.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.756     5.358    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.812 r  ram_reg/DOADO[0]
                         net (fo=1, routed)           4.797    12.609    dout_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648    15.257 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.257    dout[0]
    R10                                                               r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.839ns  (logic 5.094ns (51.779%)  route 4.744ns (48.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.756     5.358    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.454     7.812 r  ram_reg/DOADO[25]
                         net (fo=1, routed)           4.744    12.557    dout_OBUF[25]
    R17                  OBUF (Prop_obuf_I_O)         2.640    15.197 r  dout_OBUF[25]_inst/O
                         net (fo=0)                   0.000    15.197    dout[25]
    R17                                                               r  dout[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.785ns  (logic 5.100ns (52.124%)  route 4.685ns (47.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.756     5.358    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.812 r  ram_reg/DOADO[3]
                         net (fo=1, routed)           4.685    12.497    dout_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.646    15.143 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.143    dout[3]
    U13                                                               r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.770ns  (logic 5.068ns (51.873%)  route 4.702ns (48.127%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.756     5.358    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454     7.812 r  ram_reg/DOADO[30]
                         net (fo=1, routed)           4.702    12.514    dout_OBUF[30]
    M16                  OBUF (Prop_obuf_I_O)         2.614    15.128 r  dout_OBUF[30]_inst/O
                         net (fo=0)                   0.000    15.128    dout[30]
    M16                                                               r  dout[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.733ns  (logic 5.116ns (52.565%)  route 4.617ns (47.435%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.756     5.358    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.812 r  ram_reg/DOADO[7]
                         net (fo=1, routed)           4.617    12.429    dout_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.662    15.091 r  dout_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.091    dout[7]
    V11                                                               r  dout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.721ns  (logic 5.104ns (52.506%)  route 4.617ns (47.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.756     5.358    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     7.812 r  ram_reg/DOADO[4]
                         net (fo=1, routed)           4.617    12.429    dout_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.650    15.079 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.079    dout[4]
    T13                                                               r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.717ns  (logic 5.117ns (52.662%)  route 4.600ns (47.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.756     5.358    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.812 r  ram_reg/DOADO[9]
                         net (fo=1, routed)           4.600    12.412    dout_OBUF[9]
    V12                  OBUF (Prop_obuf_I_O)         2.663    15.075 r  dout_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.075    dout[9]
    V12                                                               r  dout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.665ns  (logic 5.071ns (52.464%)  route 4.595ns (47.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.756     5.358    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      2.454     7.812 r  ram_reg/DOADO[27]
                         net (fo=1, routed)           4.595    12.407    dout_OBUF[27]
    N16                  OBUF (Prop_obuf_I_O)         2.617    15.023 r  dout_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.023    dout[27]
    N16                                                               r  dout[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.648ns  (logic 5.099ns (52.845%)  route 4.550ns (47.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.756     5.358    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     7.812 r  ram_reg/DOADO[22]
                         net (fo=1, routed)           4.550    12.362    dout_OBUF[22]
    T14                  OBUF (Prop_obuf_I_O)         2.645    15.006 r  dout_OBUF[22]_inst/O
                         net (fo=0)                   0.000    15.006    dout[22]
    T14                                                               r  dout[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.645ns  (logic 5.081ns (52.676%)  route 4.564ns (47.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.756     5.358    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[24])
                                                      2.454     7.812 r  ram_reg/DOADO[24]
                         net (fo=1, routed)           4.564    12.377    dout_OBUF[24]
    P15                  OBUF (Prop_obuf_I_O)         2.627    15.003 r  dout_OBUF[24]_inst/O
                         net (fo=0)                   0.000    15.003    dout[24]
    P15                                                               r  dout[24] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.911ns  (logic 1.744ns (59.905%)  route 1.167ns (40.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.637     1.557    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.585     2.142 r  ram_reg/DOADO[15]
                         net (fo=1, routed)           1.167     3.309    dout_OBUF[15]
    U18                  OBUF (Prop_obuf_I_O)         1.159     4.467 r  dout_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.467    dout[15]
    U18                                                               r  dout[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.922ns  (logic 1.755ns (60.065%)  route 1.167ns (39.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.637     1.557    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.585     2.142 r  ram_reg/DOADO[12]
                         net (fo=1, routed)           1.167     3.309    dout_OBUF[12]
    T11                  OBUF (Prop_obuf_I_O)         1.170     4.479 r  dout_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.479    dout[12]
    T11                                                               r  dout[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.985ns  (logic 1.747ns (58.534%)  route 1.238ns (41.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.637     1.557    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.585     2.142 r  ram_reg/DOADO[6]
                         net (fo=1, routed)           1.238     3.379    dout_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.162     4.542 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.542    dout[6]
    U14                                                               r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.771ns (56.380%)  route 1.371ns (43.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.637     1.557    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.142 r  ram_reg/DOADO[1]
                         net (fo=1, routed)           1.371     3.512    dout_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.186     4.699 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.699    dout[1]
    T10                                                               r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.298ns  (logic 1.726ns (52.347%)  route 1.571ns (47.653%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.637     1.557    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      0.585     2.142 r  ram_reg/DOADO[19]
                         net (fo=1, routed)           1.571     3.713    dout_OBUF[19]
    T16                  OBUF (Prop_obuf_I_O)         1.141     4.854 r  dout_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.854    dout[19]
    T16                                                               r  dout[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.321ns  (logic 1.750ns (52.683%)  route 1.571ns (47.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.637     1.557    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      0.585     2.142 r  ram_reg/DOADO[16]
                         net (fo=1, routed)           1.571     3.713    dout_OBUF[16]
    U17                  OBUF (Prop_obuf_I_O)         1.165     4.878 r  dout_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.878    dout[16]
    U17                                                               r  dout[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.323ns  (logic 1.742ns (52.426%)  route 1.581ns (47.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.637     1.557    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      0.585     2.142 r  ram_reg/DOADO[17]
                         net (fo=1, routed)           1.581     3.723    dout_OBUF[17]
    V16                  OBUF (Prop_obuf_I_O)         1.157     4.880 r  dout_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.880    dout[17]
    V16                                                               r  dout[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.343ns  (logic 1.746ns (52.247%)  route 1.596ns (47.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.637     1.557    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      0.585     2.142 r  ram_reg/DOADO[18]
                         net (fo=1, routed)           1.596     3.738    dout_OBUF[18]
    V15                  OBUF (Prop_obuf_I_O)         1.161     4.899 r  dout_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.899    dout[18]
    V15                                                               r  dout[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.345ns  (logic 1.749ns (52.283%)  route 1.596ns (47.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.637     1.557    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[21])
                                                      0.585     2.142 r  ram_reg/DOADO[21]
                         net (fo=1, routed)           1.596     3.738    dout_OBUF[21]
    T15                  OBUF (Prop_obuf_I_O)         1.164     4.902 r  dout_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.902    dout[21]
    T15                                                               r  dout[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dout[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.372ns  (logic 1.727ns (51.207%)  route 1.645ns (48.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.637     1.557    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[23])
                                                      0.585     2.142 r  ram_reg/DOADO[23]
                         net (fo=1, routed)           1.645     3.787    dout_OBUF[23]
    R15                  OBUF (Prop_obuf_I_O)         1.142     4.929 r  dout_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.929    dout[23]
    R15                                                               r  dout[23] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[9]
                            (input port)
  Destination:            ram_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.047ns  (logic 0.962ns (31.565%)  route 2.085ns (68.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  addr[9] (IN)
                         net (fo=0)                   0.000     0.000    addr[9]
    M2                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  addr_IBUF[9]_inst/O
                         net (fo=1, routed)           2.085     3.047    addr_IBUF[9]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.636     5.058    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 addr[6]
                            (input port)
  Destination:            ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 0.953ns (32.480%)  route 1.981ns (67.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  addr[6] (IN)
                         net (fo=0)                   0.000     0.000    addr[6]
    L6                   IBUF (Prop_ibuf_I_O)         0.953     0.953 r  addr_IBUF[6]_inst/O
                         net (fo=1, routed)           1.981     2.934    addr_IBUF[6]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.636     5.058    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 addr[8]
                            (input port)
  Destination:            ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.932ns  (logic 0.942ns (32.126%)  route 1.990ns (67.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  addr[8] (IN)
                         net (fo=0)                   0.000     0.000    addr[8]
    K5                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  addr_IBUF[8]_inst/O
                         net (fo=1, routed)           1.990     2.932    addr_IBUF[8]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.636     5.058    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 addr[4]
                            (input port)
  Destination:            ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.906ns  (logic 0.992ns (34.141%)  route 1.914ns (65.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  addr[4] (IN)
                         net (fo=0)                   0.000     0.000    addr[4]
    U1                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  addr_IBUF[4]_inst/O
                         net (fo=1, routed)           1.914     2.906    addr_IBUF[4]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.636     5.058    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            ram_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.894ns  (logic 0.957ns (33.076%)  route 1.937ns (66.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we
    M3                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  we_IBUF_inst/O
                         net (fo=4, routed)           1.937     2.894    we_IBUF
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.636     5.058    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            ram_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.894ns  (logic 0.957ns (33.076%)  route 1.937ns (66.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we
    M3                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  we_IBUF_inst/O
                         net (fo=4, routed)           1.937     2.894    we_IBUF
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.636     5.058    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            ram_reg/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.894ns  (logic 0.957ns (33.076%)  route 1.937ns (66.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we
    M3                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  we_IBUF_inst/O
                         net (fo=4, routed)           1.937     2.894    we_IBUF
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.636     5.058    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 we
                            (input port)
  Destination:            ram_reg/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.894ns  (logic 0.957ns (33.076%)  route 1.937ns (66.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  we (IN)
                         net (fo=0)                   0.000     0.000    we
    M3                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  we_IBUF_inst/O
                         net (fo=4, routed)           1.937     2.894    we_IBUF
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.636     5.058    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 addr[7]
                            (input port)
  Destination:            ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.879ns  (logic 0.954ns (33.141%)  route 1.925ns (66.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  addr[7] (IN)
                         net (fo=0)                   0.000     0.000    addr[7]
    L4                   IBUF (Prop_ibuf_I_O)         0.954     0.954 r  addr_IBUF[7]_inst/O
                         net (fo=1, routed)           1.925     2.879    addr_IBUF[7]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.636     5.058    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 addr[5]
                            (input port)
  Destination:            ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.863ns  (logic 0.940ns (32.846%)  route 1.923ns (67.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  addr[5] (IN)
                         net (fo=0)                   0.000     0.000    addr[5]
    L5                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  addr_IBUF[5]_inst/O
                         net (fo=1, routed)           1.923     2.863    addr_IBUF[5]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.636     5.058    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[19]
                            (input port)
  Destination:            ram_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.189ns (27.307%)  route 0.503ns (72.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  din[19] (IN)
                         net (fo=0)                   0.000     0.000    din[19]
    R2                   IBUF (Prop_ibuf_I_O)         0.189     0.189 r  din_IBUF[19]_inst/O
                         net (fo=1, routed)           0.503     0.692    din_IBUF[19]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.907     2.072    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[16]
                            (input port)
  Destination:            ram_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.190ns (27.385%)  route 0.503ns (72.615%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  din[16] (IN)
                         net (fo=0)                   0.000     0.000    din[16]
    R1                   IBUF (Prop_ibuf_I_O)         0.190     0.190 r  din_IBUF[16]_inst/O
                         net (fo=1, routed)           0.503     0.693    din_IBUF[16]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.907     2.072    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[18]
                            (input port)
  Destination:            ram_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.167ns (23.469%)  route 0.545ns (76.531%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  din[18] (IN)
                         net (fo=0)                   0.000     0.000    din[18]
    M4                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  din_IBUF[18]_inst/O
                         net (fo=1, routed)           0.545     0.713    din_IBUF[18]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.907     2.072    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[15]
                            (input port)
  Destination:            ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.191ns (26.612%)  route 0.527ns (73.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  din[15] (IN)
                         net (fo=0)                   0.000     0.000    din[15]
    T1                   IBUF (Prop_ibuf_I_O)         0.191     0.191 r  din_IBUF[15]_inst/O
                         net (fo=1, routed)           0.527     0.718    din_IBUF[15]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.907     2.072    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[20]
                            (input port)
  Destination:            ram_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.192ns (26.605%)  route 0.530ns (73.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  din[20] (IN)
                         net (fo=0)                   0.000     0.000    din[20]
    P2                   IBUF (Prop_ibuf_I_O)         0.192     0.192 r  din_IBUF[20]_inst/O
                         net (fo=1, routed)           0.530     0.722    din_IBUF[20]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.907     2.072    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[21]
                            (input port)
  Destination:            ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.398%)  route 0.545ns (74.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  din[21] (IN)
                         net (fo=0)                   0.000     0.000    din[21]
    P3                   IBUF (Prop_ibuf_I_O)         0.186     0.186 r  din_IBUF[21]_inst/O
                         net (fo=1, routed)           0.545     0.731    din_IBUF[21]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.907     2.072    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[17]
                            (input port)
  Destination:            ram_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.178ns (24.389%)  route 0.553ns (75.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  din[17] (IN)
                         net (fo=0)                   0.000     0.000    din[17]
    N4                   IBUF (Prop_ibuf_I_O)         0.178     0.178 r  din_IBUF[17]_inst/O
                         net (fo=1, routed)           0.553     0.731    din_IBUF[17]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.907     2.072    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[24]
                            (input port)
  Destination:            ram_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.191ns (25.751%)  route 0.549ns (74.249%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  din[24] (IN)
                         net (fo=0)                   0.000     0.000    din[24]
    N5                   IBUF (Prop_ibuf_I_O)         0.191     0.191 r  din_IBUF[24]_inst/O
                         net (fo=1, routed)           0.549     0.740    din_IBUF[24]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.907     2.072    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[12]
                            (input port)
  Destination:            ram_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.209ns (28.131%)  route 0.534ns (71.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  din[12] (IN)
                         net (fo=0)                   0.000     0.000    din[12]
    R6                   IBUF (Prop_ibuf_I_O)         0.209     0.209 r  din_IBUF[12]_inst/O
                         net (fo=1, routed)           0.534     0.743    din_IBUF[12]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.907     2.072    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 din[14]
                            (input port)
  Destination:            ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.190ns (25.137%)  route 0.566ns (74.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  din[14] (IN)
                         net (fo=0)                   0.000     0.000    din[14]
    M6                   IBUF (Prop_ibuf_I_O)         0.190     0.190 r  din_IBUF[14]_inst/O
                         net (fo=1, routed)           0.566     0.756    din_IBUF[14]
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.907     2.072    clk_IBUF_BUFG
    RAMB36_X3Y13         RAMB36E1                                     r  ram_reg/CLKARDCLK





