-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_bin_conv is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    nc : IN STD_LOGIC_VECTOR (15 downto 0);
    d_i_idx : IN STD_LOGIC_VECTOR (0 downto 0);
    d_o_idx : IN STD_LOGIC_VECTOR (0 downto 0);
    n_inputs : IN STD_LOGIC_VECTOR (15 downto 0);
    o_index : IN STD_LOGIC_VECTOR (14 downto 0);
    new_batch : IN STD_LOGIC_VECTOR (0 downto 0);
    width_mode : IN STD_LOGIC_VECTOR (1 downto 0);
    norm_mode : IN STD_LOGIC_VECTOR (1 downto 0);
    wt_mem_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    wt_mem_V_ce0 : OUT STD_LOGIC;
    wt_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    dmem_V_ce0 : OUT STD_LOGIC;
    dmem_V_we0 : OUT STD_LOGIC;
    dmem_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    dmem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of top_bin_conv is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state118 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state120 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state121 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state122 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state123 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state124 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state125 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state126 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state127 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state128 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state129 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state130 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state131 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state132 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state133 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state134 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state135 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state136 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state137 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state138 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state139 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state140 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state141 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state142 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state143 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state144 : STD_LOGIC_VECTOR (155 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state145 : STD_LOGIC_VECTOR (155 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state146 : STD_LOGIC_VECTOR (155 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state147 : STD_LOGIC_VECTOR (155 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state148 : STD_LOGIC_VECTOR (155 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state149 : STD_LOGIC_VECTOR (155 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state150 : STD_LOGIC_VECTOR (155 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state151 : STD_LOGIC_VECTOR (155 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state152 : STD_LOGIC_VECTOR (155 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state153 : STD_LOGIC_VECTOR (155 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state154 : STD_LOGIC_VECTOR (155 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state155 : STD_LOGIC_VECTOR (155 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state156 : STD_LOGIC_VECTOR (155 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_9B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_6A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101010";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_6D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101101";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv32_75 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110101";
    constant ap_const_lv32_76 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110110";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_79 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111001";
    constant ap_const_lv32_7A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111010";
    constant ap_const_lv32_7B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111011";
    constant ap_const_lv32_7C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv32_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000010";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_85 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000101";
    constant ap_const_lv32_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000110";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001011";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv32_8D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001101";
    constant ap_const_lv32_8E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001110";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_91 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010001";
    constant ap_const_lv32_92 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010010";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010100";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv13_800 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv11_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv11_6 : STD_LOGIC_VECTOR (10 downto 0) := "00000000110";
    constant ap_const_lv11_7 : STD_LOGIC_VECTOR (10 downto 0) := "00000000111";
    constant ap_const_lv11_8 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_const_lv11_9 : STD_LOGIC_VECTOR (10 downto 0) := "00000001001";
    constant ap_const_lv11_A : STD_LOGIC_VECTOR (10 downto 0) := "00000001010";
    constant ap_const_lv11_B : STD_LOGIC_VECTOR (10 downto 0) := "00000001011";
    constant ap_const_lv11_C : STD_LOGIC_VECTOR (10 downto 0) := "00000001100";
    constant ap_const_lv11_D : STD_LOGIC_VECTOR (10 downto 0) := "00000001101";
    constant ap_const_lv11_E : STD_LOGIC_VECTOR (10 downto 0) := "00000001110";
    constant ap_const_lv11_F : STD_LOGIC_VECTOR (10 downto 0) := "00000001111";
    constant ap_const_lv11_10 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_const_lv11_11 : STD_LOGIC_VECTOR (10 downto 0) := "00000010001";
    constant ap_const_lv11_12 : STD_LOGIC_VECTOR (10 downto 0) := "00000010010";
    constant ap_const_lv11_13 : STD_LOGIC_VECTOR (10 downto 0) := "00000010011";
    constant ap_const_lv11_14 : STD_LOGIC_VECTOR (10 downto 0) := "00000010100";
    constant ap_const_lv11_15 : STD_LOGIC_VECTOR (10 downto 0) := "00000010101";
    constant ap_const_lv11_16 : STD_LOGIC_VECTOR (10 downto 0) := "00000010110";
    constant ap_const_lv11_17 : STD_LOGIC_VECTOR (10 downto 0) := "00000010111";
    constant ap_const_lv11_18 : STD_LOGIC_VECTOR (10 downto 0) := "00000011000";
    constant ap_const_lv11_19 : STD_LOGIC_VECTOR (10 downto 0) := "00000011001";
    constant ap_const_lv11_1A : STD_LOGIC_VECTOR (10 downto 0) := "00000011010";
    constant ap_const_lv11_1B : STD_LOGIC_VECTOR (10 downto 0) := "00000011011";
    constant ap_const_lv11_1C : STD_LOGIC_VECTOR (10 downto 0) := "00000011100";
    constant ap_const_lv11_1D : STD_LOGIC_VECTOR (10 downto 0) := "00000011101";
    constant ap_const_lv11_1E : STD_LOGIC_VECTOR (10 downto 0) := "00000011110";
    constant ap_const_lv11_1F : STD_LOGIC_VECTOR (10 downto 0) := "00000011111";
    constant ap_const_lv11_20 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_const_lv11_21 : STD_LOGIC_VECTOR (10 downto 0) := "00000100001";
    constant ap_const_lv11_22 : STD_LOGIC_VECTOR (10 downto 0) := "00000100010";
    constant ap_const_lv11_23 : STD_LOGIC_VECTOR (10 downto 0) := "00000100011";
    constant ap_const_lv11_24 : STD_LOGIC_VECTOR (10 downto 0) := "00000100100";
    constant ap_const_lv11_25 : STD_LOGIC_VECTOR (10 downto 0) := "00000100101";
    constant ap_const_lv11_26 : STD_LOGIC_VECTOR (10 downto 0) := "00000100110";
    constant ap_const_lv11_27 : STD_LOGIC_VECTOR (10 downto 0) := "00000100111";
    constant ap_const_lv11_28 : STD_LOGIC_VECTOR (10 downto 0) := "00000101000";
    constant ap_const_lv11_29 : STD_LOGIC_VECTOR (10 downto 0) := "00000101001";
    constant ap_const_lv11_2A : STD_LOGIC_VECTOR (10 downto 0) := "00000101010";
    constant ap_const_lv11_2B : STD_LOGIC_VECTOR (10 downto 0) := "00000101011";
    constant ap_const_lv11_2C : STD_LOGIC_VECTOR (10 downto 0) := "00000101100";
    constant ap_const_lv11_2D : STD_LOGIC_VECTOR (10 downto 0) := "00000101101";
    constant ap_const_lv11_2E : STD_LOGIC_VECTOR (10 downto 0) := "00000101110";
    constant ap_const_lv11_2F : STD_LOGIC_VECTOR (10 downto 0) := "00000101111";
    constant ap_const_lv11_30 : STD_LOGIC_VECTOR (10 downto 0) := "00000110000";
    constant ap_const_lv11_31 : STD_LOGIC_VECTOR (10 downto 0) := "00000110001";
    constant ap_const_lv11_32 : STD_LOGIC_VECTOR (10 downto 0) := "00000110010";
    constant ap_const_lv11_33 : STD_LOGIC_VECTOR (10 downto 0) := "00000110011";
    constant ap_const_lv11_34 : STD_LOGIC_VECTOR (10 downto 0) := "00000110100";
    constant ap_const_lv11_35 : STD_LOGIC_VECTOR (10 downto 0) := "00000110101";
    constant ap_const_lv11_36 : STD_LOGIC_VECTOR (10 downto 0) := "00000110110";
    constant ap_const_lv11_37 : STD_LOGIC_VECTOR (10 downto 0) := "00000110111";
    constant ap_const_lv11_38 : STD_LOGIC_VECTOR (10 downto 0) := "00000111000";
    constant ap_const_lv11_39 : STD_LOGIC_VECTOR (10 downto 0) := "00000111001";
    constant ap_const_lv11_3A : STD_LOGIC_VECTOR (10 downto 0) := "00000111010";
    constant ap_const_lv11_3B : STD_LOGIC_VECTOR (10 downto 0) := "00000111011";
    constant ap_const_lv11_3C : STD_LOGIC_VECTOR (10 downto 0) := "00000111100";
    constant ap_const_lv11_3D : STD_LOGIC_VECTOR (10 downto 0) := "00000111101";
    constant ap_const_lv11_3E : STD_LOGIC_VECTOR (10 downto 0) := "00000111110";
    constant ap_const_lv11_3F : STD_LOGIC_VECTOR (10 downto 0) := "00000111111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (155 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal wt_addr_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal wt_offset_V : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal ret_V_30_fu_2242_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_30_reg_5221 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln186_fu_2246_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln186_reg_5226 : STD_LOGIC_VECTOR (2 downto 0);
    signal log_width_V_fu_2250_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal log_width_V_reg_5232 : STD_LOGIC_VECTOR (2 downto 0);
    signal words_per_image_V_fu_2274_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal words_per_image_V_reg_5237 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln_reg_5248 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln198_fu_2288_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln198_reg_5253 : STD_LOGIC_VECTOR (6 downto 0);
    signal images_per_phase_fu_2304_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal images_per_phase_reg_5269 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_reg_5282 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_2_fu_2413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_2_reg_5287 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_3_fu_2419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_3_reg_5292 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_4_fu_2439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_4_reg_5297 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_5_fu_2461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_5_reg_5302 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_6_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_6_reg_5307 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_7_fu_2493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_7_reg_5312 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_8_fu_2509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_8_reg_5317 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_9_fu_2525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_9_reg_5322 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_10_fu_2541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_10_reg_5327 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_11_fu_2547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_11_reg_5332 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_12_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_12_reg_5337 : STD_LOGIC_VECTOR (0 downto 0);
    signal fixed_buffer_V_addr_1_reg_5342 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal fixed_buffer_V_addr_2_reg_5347 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_3_reg_5352 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_4_reg_5357 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_5_reg_5362 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_6_reg_5367 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_7_reg_5372 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_8_reg_5377 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_9_reg_5382 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_10_reg_5387 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_11_reg_5392 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_12_reg_5397 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_13_reg_5402 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_14_reg_5407 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_15_reg_5412 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_16_reg_5417 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_17_reg_5422 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_18_reg_5427 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_19_reg_5432 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_20_reg_5437 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_21_reg_5442 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_22_reg_5447 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_23_reg_5452 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_24_reg_5457 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_25_reg_5462 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_26_reg_5467 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_27_reg_5472 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_28_reg_5477 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_29_reg_5482 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_30_reg_5487 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_31_reg_5492 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_32_reg_5497 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_33_reg_5502 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_34_reg_5507 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_35_reg_5512 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_36_reg_5517 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_37_reg_5522 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_38_reg_5527 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_39_reg_5532 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_40_reg_5537 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_41_reg_5542 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_42_reg_5547 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_43_reg_5552 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_44_reg_5557 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_45_reg_5562 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_46_reg_5567 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_47_reg_5572 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_48_reg_5577 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_49_reg_5582 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_50_reg_5587 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_51_reg_5592 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_52_reg_5597 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_53_reg_5602 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_54_reg_5607 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_55_reg_5612 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_56_reg_5617 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_57_reg_5622 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_58_reg_5627 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_59_reg_5632 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_60_reg_5637 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_61_reg_5642 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_62_reg_5647 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_63_reg_5652 : STD_LOGIC_VECTOR (10 downto 0);
    signal words_per_image_V_cast_fu_3310_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal words_per_image_V_cast_reg_5787 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1027_fu_3293_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_fu_3313_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_120_reg_5792 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1789_fu_3320_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1789_reg_5797 : STD_LOGIC_VECTOR (11 downto 0);
    signal shr27_cast_fu_3326_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shr27_cast_reg_5802 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln252_fu_3333_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln252_reg_5807 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal icmp_ln1027_5_fu_3351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4778_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln1789_reg_5830 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal count_V_1_fu_3370_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal count_V_1_reg_5838 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal icmp_ln1019_13_fu_3376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_13_reg_5843 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln266_fu_3365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_87_fu_3394_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal empty_87_reg_5857 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_i_i_fu_3403_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_i_i_reg_5865 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_88_fu_3424_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_88_reg_5870 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal empty_89_fu_3431_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_89_reg_5875 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln840_38_fu_3440_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1019_14_fu_3435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_0_0_019_load_reg_5888 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_0_1_020_load_reg_5893 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_1_0_021_load_reg_5898 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_1_1_022_load_reg_5903 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_2_0_023_load_reg_5908 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_2_1_024_load_reg_5913 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_0_0_025_load_reg_5918 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_0_1_026_load_reg_5923 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_1_0_027_load_reg_5928 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_1_1_028_load_reg_5933 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_2_0_029_load_reg_5938 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_2_1_030_load_reg_5943 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_0_0_031_load_reg_5948 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_0_1_032_load_reg_5953 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_1_0_033_load_reg_5958 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_1_1_034_load_reg_5963 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_2_0_035_load_reg_5968 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_2_1_036_load_reg_5973 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_fu_3472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1023_reg_5978 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal add_i1340_fu_3481_p2 : STD_LOGIC_VECTOR (11 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_i1340_fu_3481_p2 : signal is "no";
    signal add_i1340_reg_5984 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1027_fu_3487_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1027_reg_5989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal add_ln840_39_fu_3498_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_39_reg_5997 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv_params_V_0_0_0_019_load_1_reg_6002 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_7_fu_3492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_0_1_020_load_1_reg_6007 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_1_0_021_load_1_reg_6012 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_1_1_022_load_1_reg_6017 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_2_0_023_load_1_reg_6022 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_2_1_024_load_1_reg_6027 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_0_0_025_load_1_reg_6032 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_0_1_026_load_1_reg_6037 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_1_0_027_load_1_reg_6042 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_1_1_028_load_1_reg_6047 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_2_0_029_load_1_reg_6052 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_2_1_030_load_1_reg_6057 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_0_0_031_load_1_reg_6062 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_0_1_032_load_1_reg_6067 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_1_0_033_load_1_reg_6072 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_1_1_034_load_1_reg_6077 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_2_0_035_load_1_reg_6082 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_2_1_036_load_1_reg_6087 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_122_fu_3514_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_122_reg_6092 : STD_LOGIC_VECTOR (10 downto 0);
    signal wrd_V_2_fu_3535_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal wrd_V_2_reg_6097 : STD_LOGIC_VECTOR (7 downto 0);
    signal wrd_phase_V_2_fu_3542_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal wrd_phase_V_2_reg_6102 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_V_2_reg_6107 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal tmp_121_fu_3563_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_121_reg_6115 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1027_6_fu_3552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal fixed_buffer_V_addr_64_reg_6170 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_65_reg_6176 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_66_reg_6182 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_67_reg_6188 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_68_reg_6194 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_69_reg_6200 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_70_reg_6206 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_71_reg_6212 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_72_reg_6218 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_73_reg_6224 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_74_reg_6230 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_75_reg_6236 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_76_reg_6242 : STD_LOGIC_VECTOR (10 downto 0);
    signal lnot_i_i_fu_3725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lnot_i_i_reg_6257 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_342_reg_6262 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln3_reg_6267 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_addr_77_reg_6272 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal fixed_buffer_V_addr_78_reg_6278 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_79_reg_6284 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_80_reg_6290 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_81_reg_6296 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_82_reg_6302 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_83_reg_6308 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_84_reg_6314 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_85_reg_6320 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_86_reg_6326 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_87_reg_6332 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_88_reg_6338 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_89_reg_6344 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_90_reg_6350 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_91_reg_6356 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_92_reg_6362 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_93_reg_6368 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_q12 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_0_reg_6373 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q11 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_1_reg_6378 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q10 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_2_reg_6383 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q9 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_3_reg_6388 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q8 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_4_reg_6393 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q7 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_5_reg_6398 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q6 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_6_reg_6403 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q5 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_7_reg_6408 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q4 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_8_reg_6413 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q3 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_9_reg_6418 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q2 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_10_reg_6423 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q1 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_11_reg_6428 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_12_reg_6433 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_addr_94_reg_6438 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal fixed_buffer_V_addr_95_reg_6443 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_96_reg_6449 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_97_reg_6455 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_98_reg_6461 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_99_reg_6467 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_100_reg_6473 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_101_reg_6479 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_102_reg_6485 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_103_reg_6491 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_104_reg_6497 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_105_reg_6503 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_106_reg_6509 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_107_reg_6515 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_108_reg_6521 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_109_reg_6527 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_110_reg_6533 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_q16 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_13_reg_6539 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q15 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_14_reg_6544 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q14 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_15_reg_6549 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_q13 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_16_reg_6554 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_17_reg_6559 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_18_reg_6564 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_19_reg_6569 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_20_reg_6574 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_21_reg_6579 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_22_reg_6584 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_23_reg_6589 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_24_reg_6594 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_25_reg_6599 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_26_reg_6604 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_27_reg_6609 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_28_reg_6614 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_29_reg_6619 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_addr_111_reg_6624 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal fixed_buffer_V_addr_112_reg_6629 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_113_reg_6635 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_114_reg_6641 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_115_reg_6647 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_116_reg_6653 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_117_reg_6659 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_118_reg_6665 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_119_reg_6671 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_120_reg_6677 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_121_reg_6683 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_122_reg_6689 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_123_reg_6695 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_124_reg_6701 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_125_reg_6707 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_126_reg_6713 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_addr_127_reg_6719 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_temp_V_30_reg_6725 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_31_reg_6730 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_32_reg_6735 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_33_reg_6740 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_34_reg_6745 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_35_reg_6750 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_36_reg_6755 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_37_reg_6760 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_38_reg_6765 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_39_reg_6770 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_40_reg_6775 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_41_reg_6780 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_42_reg_6785 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_43_reg_6790 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_44_reg_6795 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_45_reg_6800 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_46_reg_6805 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_47_reg_6810 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal fixed_temp_V_48_reg_6815 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_49_reg_6820 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_50_reg_6825 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_51_reg_6830 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_52_reg_6835 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_53_reg_6840 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_54_reg_6845 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_55_reg_6850 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_56_reg_6855 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_57_reg_6860 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_58_reg_6865 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_59_reg_6870 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_60_reg_6875 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_61_reg_6880 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_62_reg_6885 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_temp_V_63_reg_6890 : STD_LOGIC_VECTOR (11 downto 0);
    signal pool_width_V_fu_4527_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal pool_width_V_reg_6895 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state155 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state155 : signal is "none";
    signal grp_fu_4783_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln186_reg_6900 : STD_LOGIC_VECTOR (13 downto 0);
    signal conv570_fu_4532_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal conv570_reg_6905 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln930_fu_4553_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_reg_6910 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_1_fu_4573_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_1_reg_6915 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_2_fu_4593_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_2_reg_6920 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_3_fu_4613_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_3_reg_6925 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_4_fu_4633_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_4_reg_6930 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_5_fu_4653_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_5_reg_6935 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_6_fu_4673_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_6_reg_6940 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_7_fu_4693_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_7_reg_6945 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_8_fu_4713_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_8_reg_6950 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_9_fu_4733_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_9_reg_6955 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_10_fu_4753_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_10_reg_6960 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_11_fu_4773_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln930_11_reg_6965 : STD_LOGIC_VECTOR (4 downto 0);
    signal line_buffer_0_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal line_buffer_0_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal line_buffer_1_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal line_buffer_1_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal line_buffer_2_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal line_buffer_2_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal fixed_buffer_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce0 : STD_LOGIC;
    signal fixed_buffer_V_we0 : STD_LOGIC;
    signal fixed_buffer_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal fixed_buffer_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce1 : STD_LOGIC;
    signal fixed_buffer_V_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce2 : STD_LOGIC;
    signal fixed_buffer_V_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce3 : STD_LOGIC;
    signal fixed_buffer_V_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce4 : STD_LOGIC;
    signal fixed_buffer_V_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce5 : STD_LOGIC;
    signal fixed_buffer_V_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce6 : STD_LOGIC;
    signal fixed_buffer_V_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce7 : STD_LOGIC;
    signal fixed_buffer_V_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce8 : STD_LOGIC;
    signal fixed_buffer_V_address9 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce9 : STD_LOGIC;
    signal fixed_buffer_V_address10 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce10 : STD_LOGIC;
    signal fixed_buffer_V_address11 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce11 : STD_LOGIC;
    signal fixed_buffer_V_address12 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce12 : STD_LOGIC;
    signal fixed_buffer_V_address13 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce13 : STD_LOGIC;
    signal fixed_buffer_V_address14 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce14 : STD_LOGIC;
    signal fixed_buffer_V_address15 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce15 : STD_LOGIC;
    signal fixed_buffer_V_address16 : STD_LOGIC_VECTOR (10 downto 0);
    signal fixed_buffer_V_ce16 : STD_LOGIC;
    signal word_buffer_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_V_ce0 : STD_LOGIC;
    signal word_buffer_V_we0 : STD_LOGIC;
    signal word_buffer_V_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal word_buffer_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal word_buffer_V_ce1 : STD_LOGIC;
    signal word_buffer_V_we1 : STD_LOGIC;
    signal word_buffer_V_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal old_word_buffer_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal old_word_buffer_V_ce0 : STD_LOGIC;
    signal old_word_buffer_V_we0 : STD_LOGIC;
    signal old_word_buffer_V_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal old_word_buffer_V_ce1 : STD_LOGIC;
    signal old_word_buffer_V_q1 : STD_LOGIC_VECTOR (1 downto 0);
    signal conv_out_buffer_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal conv_out_buffer_V_ce0 : STD_LOGIC;
    signal conv_out_buffer_V_we0 : STD_LOGIC;
    signal conv_out_buffer_V_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal conv_out_buffer_V_ce1 : STD_LOGIC;
    signal conv_out_buffer_V_q1 : STD_LOGIC_VECTOR (4 downto 0);
    signal lb_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal lb_ce0 : STD_LOGIC;
    signal lb_we0 : STD_LOGIC;
    signal lb_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal lb_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal lb_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal lb_ce1 : STD_LOGIC;
    signal lb_we1 : STD_LOGIC;
    signal lb_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal rb_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal rb_ce0 : STD_LOGIC;
    signal rb_we0 : STD_LOGIC;
    signal rb_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal rb_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal rb_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal rb_ce1 : STD_LOGIC;
    signal rb_we1 : STD_LOGIC;
    signal rb_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_done : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_idle : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_ready : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_done : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_idle : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_ready : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_done : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_idle : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_ready : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce1 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we1 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_ce0 : STD_LOGIC;
    signal grp_process_word_fu_1954_ap_start : STD_LOGIC;
    signal grp_process_word_fu_1954_ap_done : STD_LOGIC;
    signal grp_process_word_fu_1954_ap_idle : STD_LOGIC;
    signal grp_process_word_fu_1954_ap_ready : STD_LOGIC;
    signal grp_process_word_fu_1954_word_buffer_m_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_fu_1954_word_buffer_m_ce0 : STD_LOGIC;
    signal grp_process_word_fu_1954_word_buffer_m_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_fu_1954_word_buffer_m_ce1 : STD_LOGIC;
    signal grp_process_word_fu_1954_old_word_buffer_m_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_fu_1954_old_word_buffer_m_ce0 : STD_LOGIC;
    signal grp_process_word_fu_1954_old_word_buffer_m_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_fu_1954_old_word_buffer_m_ce1 : STD_LOGIC;
    signal grp_process_word_fu_1954_lb_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_word_fu_1954_lb_ce0 : STD_LOGIC;
    signal grp_process_word_fu_1954_rb_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_process_word_fu_1954_rb_ce0 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_fu_1954_line_buffer_m_0_ce0 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_0_we0 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_0_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_fu_1954_line_buffer_m_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_fu_1954_line_buffer_m_0_ce1 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_0_we1 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_0_d1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_fu_1954_line_buffer_m_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_fu_1954_line_buffer_m_1_ce0 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_1_we0 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_1_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_fu_1954_line_buffer_m_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_fu_1954_line_buffer_m_1_ce1 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_1_we1 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_1_d1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_fu_1954_line_buffer_m_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_fu_1954_line_buffer_m_2_ce0 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_2_we0 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_2_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_fu_1954_line_buffer_m_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_process_word_fu_1954_line_buffer_m_2_ce1 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_2_we1 : STD_LOGIC;
    signal grp_process_word_fu_1954_line_buffer_m_2_d1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_process_word_fu_1954_conv_out_buffer_m_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_process_word_fu_1954_conv_out_buffer_m_ce0 : STD_LOGIC;
    signal grp_process_word_fu_1954_conv_out_buffer_m_we0 : STD_LOGIC;
    signal grp_process_word_fu_1954_conv_out_buffer_m_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_done : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_idle : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_ready : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_we0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_d0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_done : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_idle : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_ready : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_we0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_d0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce1 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce1 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_done : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_idle : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_ready : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce1 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce2 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce3 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce4 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce5 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce6 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce7 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce8 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address9 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce9 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce10 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address11 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce11 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address12 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce12 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address13 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce13 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address14 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce14 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address15 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce15 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_63_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_63_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_62_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_62_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_61_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_61_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_60_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_60_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_59_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_59_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_58_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_58_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_57_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_57_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_56_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_56_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_55_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_55_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_54_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_54_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_53_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_53_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_52_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_52_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_51_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_51_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_50_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_50_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_49_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_49_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_48_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_48_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_47_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_47_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_46_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_46_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_45_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_45_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_44_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_44_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_43_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_43_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_42_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_42_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_41_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_41_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_40_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_40_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_39_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_39_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_38_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_38_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_37_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_37_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_36_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_36_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_35_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_35_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_34_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_34_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_33_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_33_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_32_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_32_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_31_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_31_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_30_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_30_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_29_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_29_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_28_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_28_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_27_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_27_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_26_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_26_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_25_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_25_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_24_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_24_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_23_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_23_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_22_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_22_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_21_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_21_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_20_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_20_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_19_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_19_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_18_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_18_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_17_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_17_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_16_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_16_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_15_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_15_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_14_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_14_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_13_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_13_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_12_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_12_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_11_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_11_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_10_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_10_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_9_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_9_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_8_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_8_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_7_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_7_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_6_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_6_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_5_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_5_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_4_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_4_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_3_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_3_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_2_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_2_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_1_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_1_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_0_0_out : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_0_0_out_ap_vld : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_idle : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_ready : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce1 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce2 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce3 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce4 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce5 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce6 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce7 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce8 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address9 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce9 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce10 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address11 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce11 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address12 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce12 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address13 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce13 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address14 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce14 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address15 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce15 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_we0 : STD_LOGIC;
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal count_V_reg_1834 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal ap_block_state81_on_subcall_done : BOOLEAN;
    signal wrd_phase_V_reg_1845 : STD_LOGIC_VECTOR (7 downto 0);
    signal wrd_V_reg_1857 : STD_LOGIC_VECTOR (7 downto 0);
    signal storemerge_reg_1869 : STD_LOGIC_VECTOR (2 downto 0);
    signal m_V_reg_1880 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ap_block_state78_on_subcall_done : BOOLEAN;
    signal grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal conv_params_V_2_2_1_036_fu_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_2_0_035_fu_720 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_1_1_034_fu_716 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_1_0_033_fu_712 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_0_1_032_fu_708 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_2_0_0_031_fu_704 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_2_1_030_fu_700 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_2_0_029_fu_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_1_1_028_fu_692 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_1_0_027_fu_688 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_0_1_026_fu_684 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_1_0_0_025_fu_680 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_2_1_024_fu_676 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_2_0_023_fu_672 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_1_1_022_fu_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_1_0_021_fu_664 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_0_1_020_fu_660 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_params_V_0_0_0_019_fu_656 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state77_on_subcall_done : BOOLEAN;
    signal grp_process_word_fu_1954_ap_start_reg : STD_LOGIC := '0';
    signal grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg : STD_LOGIC := '0';
    signal grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg : STD_LOGIC := '0';
    signal grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state156 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state156 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln243_fu_2595_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_1_fu_2606_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_2_fu_2617_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_3_fu_2628_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_4_fu_2639_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_5_fu_2650_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_6_fu_2661_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_7_fu_2672_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_8_fu_2683_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_9_fu_2694_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_10_fu_2705_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_11_fu_2716_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_12_fu_2727_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_13_fu_2738_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_14_fu_2749_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_15_fu_2760_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_16_fu_2771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_17_fu_2782_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_18_fu_2793_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_19_fu_2804_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_20_fu_2815_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_21_fu_2826_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_22_fu_2837_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_23_fu_2848_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_24_fu_2859_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_25_fu_2870_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_26_fu_2881_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_27_fu_2892_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_28_fu_2903_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_29_fu_2914_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_30_fu_2925_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_31_fu_2936_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_32_fu_2947_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_33_fu_2958_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_34_fu_2969_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_35_fu_2980_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_36_fu_2991_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_37_fu_3002_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_38_fu_3013_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_39_fu_3024_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_40_fu_3035_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_41_fu_3046_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_42_fu_3057_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_43_fu_3068_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_44_fu_3079_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_45_fu_3090_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_46_fu_3101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_47_fu_3112_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_48_fu_3123_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_49_fu_3134_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_50_fu_3145_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_51_fu_3156_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_52_fu_3167_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_53_fu_3178_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_54_fu_3189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_55_fu_3200_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_56_fu_3211_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_57_fu_3222_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_58_fu_3233_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_59_fu_3244_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_60_fu_3255_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_61_fu_3266_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_62_fu_3277_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln243_63_fu_3288_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_fu_3571_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_1_fu_3582_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_2_fu_3593_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_3_fu_3604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_4_fu_3615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_5_fu_3626_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_6_fu_3637_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_7_fu_3648_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_8_fu_3659_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_9_fu_3670_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_10_fu_3681_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_11_fu_3692_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_12_fu_3703_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_13_fu_3751_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_14_fu_3761_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_15_fu_3771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_16_fu_3781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_17_fu_3791_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_18_fu_3801_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_19_fu_3811_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_20_fu_3821_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_21_fu_3831_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_22_fu_3841_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_23_fu_3851_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_24_fu_3861_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_25_fu_3871_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_26_fu_3881_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_27_fu_3891_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_28_fu_3901_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_29_fu_3911_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_30_fu_3921_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_31_fu_3931_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_32_fu_3941_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_33_fu_3951_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_34_fu_3961_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_35_fu_3971_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_36_fu_3981_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_37_fu_3991_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_38_fu_4001_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_39_fu_4011_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_40_fu_4021_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_41_fu_4031_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_42_fu_4041_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_43_fu_4051_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_44_fu_4061_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_45_fu_4071_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_46_fu_4081_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_47_fu_4091_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_48_fu_4101_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_49_fu_4111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_50_fu_4121_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_51_fu_4131_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_52_fu_4141_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_53_fu_4151_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_54_fu_4161_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_55_fu_4171_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_56_fu_4181_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_57_fu_4191_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_58_fu_4201_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_59_fu_4211_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_60_fu_4221_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_61_fu_4231_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_62_fu_4241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln375_63_fu_4251_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln840_37_fu_3445_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal new_batch_read_read_fu_744_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal ap_CS_fsm_state91 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state91 : signal is "none";
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal ap_CS_fsm_state93 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state93 : signal is "none";
    signal ap_CS_fsm_state94 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state94 : signal is "none";
    signal ap_CS_fsm_state95 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state95 : signal is "none";
    signal ap_CS_fsm_state96 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state96 : signal is "none";
    signal ap_CS_fsm_state97 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state97 : signal is "none";
    signal ap_CS_fsm_state98 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state98 : signal is "none";
    signal ap_CS_fsm_state99 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state99 : signal is "none";
    signal ap_CS_fsm_state100 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state100 : signal is "none";
    signal ap_CS_fsm_state101 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state101 : signal is "none";
    signal ap_CS_fsm_state102 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state102 : signal is "none";
    signal ap_CS_fsm_state103 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state103 : signal is "none";
    signal ap_CS_fsm_state104 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state104 : signal is "none";
    signal ap_CS_fsm_state105 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state105 : signal is "none";
    signal ap_CS_fsm_state106 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state106 : signal is "none";
    signal ap_CS_fsm_state107 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state107 : signal is "none";
    signal ap_CS_fsm_state108 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state108 : signal is "none";
    signal ap_CS_fsm_state109 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state109 : signal is "none";
    signal ap_CS_fsm_state110 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state110 : signal is "none";
    signal ap_CS_fsm_state111 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state111 : signal is "none";
    signal ap_CS_fsm_state112 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state112 : signal is "none";
    signal ap_CS_fsm_state113 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state113 : signal is "none";
    signal ap_CS_fsm_state114 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state114 : signal is "none";
    signal ap_CS_fsm_state115 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state115 : signal is "none";
    signal ap_CS_fsm_state116 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state116 : signal is "none";
    signal ap_CS_fsm_state117 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state117 : signal is "none";
    signal ap_CS_fsm_state118 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state118 : signal is "none";
    signal ap_CS_fsm_state119 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state119 : signal is "none";
    signal ap_CS_fsm_state120 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state120 : signal is "none";
    signal ap_CS_fsm_state121 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state121 : signal is "none";
    signal ap_CS_fsm_state122 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state122 : signal is "none";
    signal ap_CS_fsm_state123 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state123 : signal is "none";
    signal ap_CS_fsm_state124 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state124 : signal is "none";
    signal ap_CS_fsm_state125 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state125 : signal is "none";
    signal ap_CS_fsm_state126 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state126 : signal is "none";
    signal ap_CS_fsm_state127 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state127 : signal is "none";
    signal ap_CS_fsm_state128 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state128 : signal is "none";
    signal ap_CS_fsm_state129 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state129 : signal is "none";
    signal ap_CS_fsm_state130 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state130 : signal is "none";
    signal ap_CS_fsm_state131 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state131 : signal is "none";
    signal ap_CS_fsm_state132 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state132 : signal is "none";
    signal ap_CS_fsm_state133 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state133 : signal is "none";
    signal ap_CS_fsm_state134 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state134 : signal is "none";
    signal ap_CS_fsm_state135 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state135 : signal is "none";
    signal ap_CS_fsm_state136 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state136 : signal is "none";
    signal ap_CS_fsm_state137 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state137 : signal is "none";
    signal ap_CS_fsm_state138 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state138 : signal is "none";
    signal ap_CS_fsm_state139 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state139 : signal is "none";
    signal ap_CS_fsm_state140 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state140 : signal is "none";
    signal ap_CS_fsm_state141 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state141 : signal is "none";
    signal ap_CS_fsm_state142 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state142 : signal is "none";
    signal ap_CS_fsm_state143 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state143 : signal is "none";
    signal ap_CS_fsm_state144 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state144 : signal is "none";
    signal ap_CS_fsm_state145 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state145 : signal is "none";
    signal ap_CS_fsm_state146 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state146 : signal is "none";
    signal ap_CS_fsm_state147 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state147 : signal is "none";
    signal ap_CS_fsm_state148 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state148 : signal is "none";
    signal ap_CS_fsm_state149 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state149 : signal is "none";
    signal ap_CS_fsm_state150 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state150 : signal is "none";
    signal ap_CS_fsm_state151 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state151 : signal is "none";
    signal ap_CS_fsm_state152 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state152 : signal is "none";
    signal i_V_fu_640 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln840_fu_3299_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_V_fu_644 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_V_3_fu_3412_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal wt_word_buffer_V_0_0110_fu_648 : STD_LOGIC_VECTOR (63 downto 0);
    signal wt_word_buffer_V_1_0111_fu_652 : STD_LOGIC_VECTOR (63 downto 0);
    signal w_V_fu_728 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln840_35_fu_3557_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal xor_ln1019_fu_2373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1019_1_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_1_fu_2388_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal shl_ln_fu_2256_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln196_fu_2264_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln196_fu_2268_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln2_fu_2292_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln198_1_fu_2300_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln227_fu_2322_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln455_fu_2338_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln948_fu_2344_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal lshr_ln948_fu_2348_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_div_8_V_fu_2328_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_26_fu_2362_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1019_fu_2380_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_27_fu_2358_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_fu_2403_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1495_fu_2409_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1495_1_fu_2425_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_17_fu_2429_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1495_2_fu_2435_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_276_fu_2445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_28_fu_2453_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_19_fu_2467_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1495_3_fu_2473_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_29_fu_2483_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1495_4_fu_2499_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_21_fu_2503_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_341_fu_2515_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_V_fu_2354_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_22_fu_2531_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1495_5_fu_2537_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1495_6_fu_2553_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_24_fu_2557_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln243_fu_2583_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_2587_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_fu_2600_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_1_fu_2611_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_2_fu_2622_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_3_fu_2633_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_4_fu_2644_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_5_fu_2655_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_6_fu_2666_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_7_fu_2677_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_8_fu_2688_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_9_fu_2699_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_10_fu_2710_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_11_fu_2721_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_12_fu_2732_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_13_fu_2743_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_14_fu_2754_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_15_fu_2765_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_16_fu_2776_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_17_fu_2787_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_18_fu_2798_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_19_fu_2809_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_20_fu_2820_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_21_fu_2831_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_22_fu_2842_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_23_fu_2853_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_24_fu_2864_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_25_fu_2875_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_26_fu_2886_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_27_fu_2897_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_28_fu_2908_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_29_fu_2919_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_30_fu_2930_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_31_fu_2941_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_32_fu_2952_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_33_fu_2963_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_34_fu_2974_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_35_fu_2985_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_36_fu_2996_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_37_fu_3007_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_38_fu_3018_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_39_fu_3029_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_40_fu_3040_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_41_fu_3051_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_42_fu_3062_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_43_fu_3073_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_44_fu_3084_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_45_fu_3095_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_46_fu_3106_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_47_fu_3117_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_48_fu_3128_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_49_fu_3139_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_50_fu_3150_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_51_fu_3161_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_52_fu_3172_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_53_fu_3183_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_54_fu_3194_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_55_fu_3205_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_56_fu_3216_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_57_fu_3227_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_58_fu_3238_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_59_fu_3249_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_60_fu_3260_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_61_fu_3271_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln243_62_fu_3282_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal empty_fu_3323_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_86_fu_3330_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln1027_fu_3347_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal wrd_phase_V_cast_fu_3477_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_90_fu_3504_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_i_i845_fu_3508_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal wrd_V_1_fu_3523_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal wrd_phase_V_1_fu_3529_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln375_fu_3576_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_1_fu_3587_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_2_fu_3598_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_3_fu_3609_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_4_fu_3620_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_5_fu_3631_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_6_fu_3642_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_7_fu_3653_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_8_fu_3664_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_9_fu_3675_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_10_fu_3686_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_11_fu_3697_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_12_fu_3746_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_13_fu_3756_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_14_fu_3766_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_15_fu_3776_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_16_fu_3786_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_17_fu_3796_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_18_fu_3806_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_19_fu_3816_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_20_fu_3826_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_21_fu_3836_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_22_fu_3846_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_23_fu_3856_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_24_fu_3866_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_25_fu_3876_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_26_fu_3886_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_27_fu_3896_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_28_fu_3906_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_29_fu_3916_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_30_fu_3926_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_31_fu_3936_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_32_fu_3946_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_33_fu_3956_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_34_fu_3966_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_35_fu_3976_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_36_fu_3986_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_37_fu_3996_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_38_fu_4006_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_39_fu_4016_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_40_fu_4026_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_41_fu_4036_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_42_fu_4046_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_43_fu_4056_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_44_fu_4066_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_45_fu_4076_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_46_fu_4086_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_47_fu_4096_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_48_fu_4106_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_49_fu_4116_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_50_fu_4126_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_51_fu_4136_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_52_fu_4146_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_53_fu_4156_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_54_fu_4166_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_55_fu_4176_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_56_fu_4186_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_57_fu_4196_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_58_fu_4206_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_59_fu_4216_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_60_fu_4226_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_61_fu_4236_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln375_62_fu_4246_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln393_fu_4512_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln393_fu_4517_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln393_fu_4521_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln948_1_fu_4538_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_fu_4544_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_fu_4548_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln948_2_fu_4558_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_1_fu_4564_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_1_fu_4568_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln948_3_fu_4578_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_2_fu_4584_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_2_fu_4588_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln948_4_fu_4598_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_3_fu_4604_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_3_fu_4608_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln948_5_fu_4618_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_4_fu_4624_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_4_fu_4628_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln948_6_fu_4638_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_5_fu_4644_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_5_fu_4648_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln948_7_fu_4658_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_6_fu_4664_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_6_fu_4668_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln948_8_fu_4678_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_7_fu_4684_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_7_fu_4688_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln948_9_fu_4698_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_8_fu_4704_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_8_fu_4708_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln948_10_fu_4718_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_9_fu_4724_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_9_fu_4728_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln948_11_fu_4738_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_10_fu_4744_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_10_fu_4748_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln948_12_fu_4758_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln930_11_fu_4764_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln930_11_fu_4768_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4778_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_4778_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4783_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4783_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (155 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ST_fsm_state102_blk : STD_LOGIC;
    signal ap_ST_fsm_state103_blk : STD_LOGIC;
    signal ap_ST_fsm_state104_blk : STD_LOGIC;
    signal ap_ST_fsm_state105_blk : STD_LOGIC;
    signal ap_ST_fsm_state106_blk : STD_LOGIC;
    signal ap_ST_fsm_state107_blk : STD_LOGIC;
    signal ap_ST_fsm_state108_blk : STD_LOGIC;
    signal ap_ST_fsm_state109_blk : STD_LOGIC;
    signal ap_ST_fsm_state110_blk : STD_LOGIC;
    signal ap_ST_fsm_state111_blk : STD_LOGIC;
    signal ap_ST_fsm_state112_blk : STD_LOGIC;
    signal ap_ST_fsm_state113_blk : STD_LOGIC;
    signal ap_ST_fsm_state114_blk : STD_LOGIC;
    signal ap_ST_fsm_state115_blk : STD_LOGIC;
    signal ap_ST_fsm_state116_blk : STD_LOGIC;
    signal ap_ST_fsm_state117_blk : STD_LOGIC;
    signal ap_ST_fsm_state118_blk : STD_LOGIC;
    signal ap_ST_fsm_state119_blk : STD_LOGIC;
    signal ap_ST_fsm_state120_blk : STD_LOGIC;
    signal ap_ST_fsm_state121_blk : STD_LOGIC;
    signal ap_ST_fsm_state122_blk : STD_LOGIC;
    signal ap_ST_fsm_state123_blk : STD_LOGIC;
    signal ap_ST_fsm_state124_blk : STD_LOGIC;
    signal ap_ST_fsm_state125_blk : STD_LOGIC;
    signal ap_ST_fsm_state126_blk : STD_LOGIC;
    signal ap_ST_fsm_state127_blk : STD_LOGIC;
    signal ap_ST_fsm_state128_blk : STD_LOGIC;
    signal ap_ST_fsm_state129_blk : STD_LOGIC;
    signal ap_ST_fsm_state130_blk : STD_LOGIC;
    signal ap_ST_fsm_state131_blk : STD_LOGIC;
    signal ap_ST_fsm_state132_blk : STD_LOGIC;
    signal ap_ST_fsm_state133_blk : STD_LOGIC;
    signal ap_ST_fsm_state134_blk : STD_LOGIC;
    signal ap_ST_fsm_state135_blk : STD_LOGIC;
    signal ap_ST_fsm_state136_blk : STD_LOGIC;
    signal ap_ST_fsm_state137_blk : STD_LOGIC;
    signal ap_ST_fsm_state138_blk : STD_LOGIC;
    signal ap_ST_fsm_state139_blk : STD_LOGIC;
    signal ap_ST_fsm_state140_blk : STD_LOGIC;
    signal ap_ST_fsm_state141_blk : STD_LOGIC;
    signal ap_ST_fsm_state142_blk : STD_LOGIC;
    signal ap_ST_fsm_state143_blk : STD_LOGIC;
    signal ap_ST_fsm_state144_blk : STD_LOGIC;
    signal ap_ST_fsm_state145_blk : STD_LOGIC;
    signal ap_ST_fsm_state146_blk : STD_LOGIC;
    signal ap_ST_fsm_state147_blk : STD_LOGIC;
    signal ap_ST_fsm_state148_blk : STD_LOGIC;
    signal ap_ST_fsm_state149_blk : STD_LOGIC;
    signal ap_ST_fsm_state150_blk : STD_LOGIC;
    signal ap_ST_fsm_state151_blk : STD_LOGIC;
    signal ap_ST_fsm_state152_blk : STD_LOGIC;
    signal ap_ST_fsm_state153_blk : STD_LOGIC;
    signal ap_ST_fsm_state154_blk : STD_LOGIC;
    signal ap_ST_fsm_state155_blk : STD_LOGIC;
    signal ap_ST_fsm_state156_blk : STD_LOGIC;
    signal grp_fu_4778_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4783_p10 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_bin_conv_Pipeline_LOOP_WT_WORDS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wt_word_buffer_V_1_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        wt_word_buffer_V_0_1 : IN STD_LOGIC_VECTOR (63 downto 0);
        conv_i1574 : IN STD_LOGIC_VECTOR (12 downto 0);
        sh_prom_i : IN STD_LOGIC_VECTOR (5 downto 0);
        wt_word_buffer_V_1_2_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        wt_word_buffer_V_1_2_out_ap_vld : OUT STD_LOGIC;
        wt_word_buffer_V_0_2_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        wt_word_buffer_V_0_2_out_ap_vld : OUT STD_LOGIC;
        wt_mem_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        wt_mem_V_ce0 : OUT STD_LOGIC;
        wt_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_bin_conv_Pipeline_LOOP_LOAD_WTS IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv_params_V_2_2_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_2_2_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_2_1_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_2_1_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_2_0_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_2_0_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_2_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_2_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_1_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_1_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_0_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_0_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_2_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_2_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_1_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_1_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_0_1_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_0_0_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        wt_word_buffer_V_1_2_reload : IN STD_LOGIC_VECTOR (8 downto 0);
        wt_word_buffer_V_0_2_reload : IN STD_LOGIC_VECTOR (8 downto 0);
        conv_params_V_2_2_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_2_2_1_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_2_2_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_2_2_0_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_2_1_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_2_1_1_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_2_1_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_2_1_0_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_2_0_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_2_0_1_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_2_0_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_2_0_0_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_1_2_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_2_1_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_1_2_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_2_0_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_1_1_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_1_1_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_1_1_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_1_0_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_1_0_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_0_1_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_1_0_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_1_0_0_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_0_2_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_2_1_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_0_2_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_2_0_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_0_1_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_1_1_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_0_1_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_1_0_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_0_0_1_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_0_1_2_out_ap_vld : OUT STD_LOGIC;
        conv_params_V_0_0_0_2_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        conv_params_V_0_0_0_2_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln317 : IN STD_LOGIC_VECTOR (1 downto 0);
        conv_i1318 : IN STD_LOGIC_VECTOR (11 downto 0);
        word_buffer_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        word_buffer_V_ce0 : OUT STD_LOGIC;
        word_buffer_V_we0 : OUT STD_LOGIC;
        word_buffer_V_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        word_buffer_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        word_buffer_V_ce1 : OUT STD_LOGIC;
        word_buffer_V_we1 : OUT STD_LOGIC;
        word_buffer_V_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        dmem_V_ce0 : OUT STD_LOGIC;
        dmem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_process_word IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        word_buffer_m_ce0 : OUT STD_LOGIC;
        word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        word_buffer_m_ce1 : OUT STD_LOGIC;
        word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        word_buffer_m_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        old_word_buffer_m_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        old_word_buffer_m_ce0 : OUT STD_LOGIC;
        old_word_buffer_m_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        old_word_buffer_m_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        old_word_buffer_m_ce1 : OUT STD_LOGIC;
        old_word_buffer_m_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        lb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        lb_ce0 : OUT STD_LOGIC;
        lb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        rb_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        rb_ce0 : OUT STD_LOGIC;
        rb_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        line_buffer_m_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_0_ce0 : OUT STD_LOGIC;
        line_buffer_m_0_we0 : OUT STD_LOGIC;
        line_buffer_m_0_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_0_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_0_ce1 : OUT STD_LOGIC;
        line_buffer_m_0_we1 : OUT STD_LOGIC;
        line_buffer_m_0_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_0_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_1_ce0 : OUT STD_LOGIC;
        line_buffer_m_1_we0 : OUT STD_LOGIC;
        line_buffer_m_1_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_1_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_1_ce1 : OUT STD_LOGIC;
        line_buffer_m_1_we1 : OUT STD_LOGIC;
        line_buffer_m_1_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_1_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_2_ce0 : OUT STD_LOGIC;
        line_buffer_m_2_we0 : OUT STD_LOGIC;
        line_buffer_m_2_d0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_2_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        line_buffer_m_2_ce1 : OUT STD_LOGIC;
        line_buffer_m_2_we1 : OUT STD_LOGIC;
        line_buffer_m_2_d1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        line_buffer_m_2_q1 : IN STD_LOGIC_VECTOR (1 downto 0);
        p_read : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_out_buffer_m_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv_out_buffer_m_ce0 : OUT STD_LOGIC;
        conv_out_buffer_m_we0 : OUT STD_LOGIC;
        conv_out_buffer_m_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        log_width : IN STD_LOGIC_VECTOR (2 downto 0);
        words_per_image : IN STD_LOGIC_VECTOR (4 downto 0);
        wrd : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component top_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        word_buffer_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        word_buffer_V_ce0 : OUT STD_LOGIC;
        word_buffer_V_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
        old_word_buffer_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        old_word_buffer_V_ce0 : OUT STD_LOGIC;
        old_word_buffer_V_we0 : OUT STD_LOGIC;
        old_word_buffer_V_d0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component top_bin_conv_Pipeline_VITIS_LOOP_348_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln840_4 : IN STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce0 : OUT STD_LOGIC;
        fixed_buffer_V_we0 : OUT STD_LOGIC;
        fixed_buffer_V_d0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce1 : OUT STD_LOGIC;
        fixed_buffer_V_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        conv_out_buffer_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv_out_buffer_V_ce0 : OUT STD_LOGIC;
        conv_out_buffer_V_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        conv_out_buffer_V_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        conv_out_buffer_V_ce1 : OUT STD_LOGIC;
        conv_out_buffer_V_q1 : IN STD_LOGIC_VECTOR (4 downto 0);
        icmp_ln1019_16 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component top_bin_conv_Pipeline_LOOP_ACC_PHASES_I IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fixed_temp_V_63 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_62 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_61 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_60 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_59 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_58 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_57 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_56 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_55 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_54 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_53 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_52 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_51 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_50 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_49 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_48 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_47 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_46 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_45 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_44 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_43 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_42 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_41 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_40 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_39 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_38 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_37 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_36 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_35 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_34 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_33 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_32 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_31 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_30 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_29 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_28 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_27 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_26 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_25 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_24 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_23 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_22 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_21 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_20 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_19 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_18 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_17 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_16 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_15 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_14 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_13 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_12 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_11 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_10 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_9 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_8 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_7 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_6 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_5 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_4 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_3 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_2 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_1 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_0 : IN STD_LOGIC_VECTOR (11 downto 0);
        zext_ln372 : IN STD_LOGIC_VECTOR (4 downto 0);
        w_V : IN STD_LOGIC_VECTOR (4 downto 0);
        fixed_buffer_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce0 : OUT STD_LOGIC;
        fixed_buffer_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce1 : OUT STD_LOGIC;
        fixed_buffer_V_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce2 : OUT STD_LOGIC;
        fixed_buffer_V_q2 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce3 : OUT STD_LOGIC;
        fixed_buffer_V_q3 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address4 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce4 : OUT STD_LOGIC;
        fixed_buffer_V_q4 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address5 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce5 : OUT STD_LOGIC;
        fixed_buffer_V_q5 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address6 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce6 : OUT STD_LOGIC;
        fixed_buffer_V_q6 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address7 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce7 : OUT STD_LOGIC;
        fixed_buffer_V_q7 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address8 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce8 : OUT STD_LOGIC;
        fixed_buffer_V_q8 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address9 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce9 : OUT STD_LOGIC;
        fixed_buffer_V_q9 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address10 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce10 : OUT STD_LOGIC;
        fixed_buffer_V_q10 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address11 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce11 : OUT STD_LOGIC;
        fixed_buffer_V_q11 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address12 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce12 : OUT STD_LOGIC;
        fixed_buffer_V_q12 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address13 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce13 : OUT STD_LOGIC;
        fixed_buffer_V_q13 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address14 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce14 : OUT STD_LOGIC;
        fixed_buffer_V_q14 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address15 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce15 : OUT STD_LOGIC;
        fixed_buffer_V_q15 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_63_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_63_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_62_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_62_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_61_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_61_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_60_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_60_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_59_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_59_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_58_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_58_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_57_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_57_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_56_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_56_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_55_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_55_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_54_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_54_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_53_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_53_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_52_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_52_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_51_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_51_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_50_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_50_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_49_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_49_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_48_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_48_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_47_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_47_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_46_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_46_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_45_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_45_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_44_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_44_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_43_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_43_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_42_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_42_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_41_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_41_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_40_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_40_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_39_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_39_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_38_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_38_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_37_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_37_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_36_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_36_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_35_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_35_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_34_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_34_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_33_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_33_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_32_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_32_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_31_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_31_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_30_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_30_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_29_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_29_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_28_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_28_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_27_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_27_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_26_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_26_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_25_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_25_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_24_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_24_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_23_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_23_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_22_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_22_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_21_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_21_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_20_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_20_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_19_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_19_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_18_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_18_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_17_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_17_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_16_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_16_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_15_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_15_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_14_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_14_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_13_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_13_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_12_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_12_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_11_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_11_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_10_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_10_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_9_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_9_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_8_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_8_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_7_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_7_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_6_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_6_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_5_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_5_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_4_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_4_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_3_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_3_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_2_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_2_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_1_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_1_0_out_ap_vld : OUT STD_LOGIC;
        fixed_temp_V_0_0_out : OUT STD_LOGIC_VECTOR (11 downto 0);
        fixed_temp_V_0_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component top_bin_conv_Pipeline_LOOP_BATCH_NORM IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        words_per_image_V : IN STD_LOGIC_VECTOR (4 downto 0);
        ret_V_37 : IN STD_LOGIC_VECTOR (0 downto 0);
        o_bank_idx_V_1 : IN STD_LOGIC_VECTOR (0 downto 0);
        trunc_ln14 : IN STD_LOGIC_VECTOR (11 downto 0);
        d_o_idx : IN STD_LOGIC_VECTOR (0 downto 0);
        fixed_buffer_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce0 : OUT STD_LOGIC;
        fixed_buffer_V_q0 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce1 : OUT STD_LOGIC;
        fixed_buffer_V_q1 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce2 : OUT STD_LOGIC;
        fixed_buffer_V_q2 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce3 : OUT STD_LOGIC;
        fixed_buffer_V_q3 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address4 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce4 : OUT STD_LOGIC;
        fixed_buffer_V_q4 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address5 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce5 : OUT STD_LOGIC;
        fixed_buffer_V_q5 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address6 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce6 : OUT STD_LOGIC;
        fixed_buffer_V_q6 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address7 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce7 : OUT STD_LOGIC;
        fixed_buffer_V_q7 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address8 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce8 : OUT STD_LOGIC;
        fixed_buffer_V_q8 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address9 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce9 : OUT STD_LOGIC;
        fixed_buffer_V_q9 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address10 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce10 : OUT STD_LOGIC;
        fixed_buffer_V_q10 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address11 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce11 : OUT STD_LOGIC;
        fixed_buffer_V_q11 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address12 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce12 : OUT STD_LOGIC;
        fixed_buffer_V_q12 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address13 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce13 : OUT STD_LOGIC;
        fixed_buffer_V_q13 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address14 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce14 : OUT STD_LOGIC;
        fixed_buffer_V_q14 : IN STD_LOGIC_VECTOR (11 downto 0);
        fixed_buffer_V_address15 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fixed_buffer_V_ce15 : OUT STD_LOGIC;
        fixed_buffer_V_q15 : IN STD_LOGIC_VECTOR (11 downto 0);
        nc : IN STD_LOGIC_VECTOR (15 downto 0);
        mul_ln186 : IN STD_LOGIC_VECTOR (13 downto 0);
        norm_mode : IN STD_LOGIC_VECTOR (1 downto 0);
        conv570_cast : IN STD_LOGIC_VECTOR (2 downto 0);
        pool_width_V : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_3 : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_4 : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_5 : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_6 : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_7 : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_8 : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_9 : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_s : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_10 : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_11 : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_12 : IN STD_LOGIC_VECTOR (4 downto 0);
        trunc_ln930_13 : IN STD_LOGIC_VECTOR (4 downto 0);
        lnot_i_i : IN STD_LOGIC_VECTOR (0 downto 0);
        dmem_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        dmem_V_ce0 : OUT STD_LOGIC;
        dmem_V_we0 : OUT STD_LOGIC;
        dmem_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_mul_mul_10ns_5ns_12_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component top_mul_mul_14s_5ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component top_bin_conv_line_buffer_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (1 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (1 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (11 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address4 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address5 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address6 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address7 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address8 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address9 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address10 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address11 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address12 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address13 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address14 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address15 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (11 downto 0);
        address16 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce16 : IN STD_LOGIC;
        q16 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (1 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component top_bin_conv_lb_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    line_buffer_0_U : component top_bin_conv_line_buffer_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_process_word_fu_1954_line_buffer_m_0_address0,
        ce0 => grp_process_word_fu_1954_line_buffer_m_0_ce0,
        we0 => grp_process_word_fu_1954_line_buffer_m_0_we0,
        d0 => grp_process_word_fu_1954_line_buffer_m_0_d0,
        q0 => line_buffer_0_q0,
        address1 => grp_process_word_fu_1954_line_buffer_m_0_address1,
        ce1 => grp_process_word_fu_1954_line_buffer_m_0_ce1,
        we1 => grp_process_word_fu_1954_line_buffer_m_0_we1,
        d1 => grp_process_word_fu_1954_line_buffer_m_0_d1,
        q1 => line_buffer_0_q1);

    line_buffer_1_U : component top_bin_conv_line_buffer_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_process_word_fu_1954_line_buffer_m_1_address0,
        ce0 => grp_process_word_fu_1954_line_buffer_m_1_ce0,
        we0 => grp_process_word_fu_1954_line_buffer_m_1_we0,
        d0 => grp_process_word_fu_1954_line_buffer_m_1_d0,
        q0 => line_buffer_1_q0,
        address1 => grp_process_word_fu_1954_line_buffer_m_1_address1,
        ce1 => grp_process_word_fu_1954_line_buffer_m_1_ce1,
        we1 => grp_process_word_fu_1954_line_buffer_m_1_we1,
        d1 => grp_process_word_fu_1954_line_buffer_m_1_d1,
        q1 => line_buffer_1_q1);

    line_buffer_2_U : component top_bin_conv_line_buffer_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_process_word_fu_1954_line_buffer_m_2_address0,
        ce0 => grp_process_word_fu_1954_line_buffer_m_2_ce0,
        we0 => grp_process_word_fu_1954_line_buffer_m_2_we0,
        d0 => grp_process_word_fu_1954_line_buffer_m_2_d0,
        q0 => line_buffer_2_q0,
        address1 => grp_process_word_fu_1954_line_buffer_m_2_address1,
        ce1 => grp_process_word_fu_1954_line_buffer_m_2_ce1,
        we1 => grp_process_word_fu_1954_line_buffer_m_2_we1,
        d1 => grp_process_word_fu_1954_line_buffer_m_2_d1,
        q1 => line_buffer_2_q1);

    fixed_buffer_V_U : component top_bin_conv_fixed_buffer_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 12,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fixed_buffer_V_address0,
        ce0 => fixed_buffer_V_ce0,
        we0 => fixed_buffer_V_we0,
        d0 => fixed_buffer_V_d0,
        q0 => fixed_buffer_V_q0,
        address1 => fixed_buffer_V_address1,
        ce1 => fixed_buffer_V_ce1,
        q1 => fixed_buffer_V_q1,
        address2 => fixed_buffer_V_address2,
        ce2 => fixed_buffer_V_ce2,
        q2 => fixed_buffer_V_q2,
        address3 => fixed_buffer_V_address3,
        ce3 => fixed_buffer_V_ce3,
        q3 => fixed_buffer_V_q3,
        address4 => fixed_buffer_V_address4,
        ce4 => fixed_buffer_V_ce4,
        q4 => fixed_buffer_V_q4,
        address5 => fixed_buffer_V_address5,
        ce5 => fixed_buffer_V_ce5,
        q5 => fixed_buffer_V_q5,
        address6 => fixed_buffer_V_address6,
        ce6 => fixed_buffer_V_ce6,
        q6 => fixed_buffer_V_q6,
        address7 => fixed_buffer_V_address7,
        ce7 => fixed_buffer_V_ce7,
        q7 => fixed_buffer_V_q7,
        address8 => fixed_buffer_V_address8,
        ce8 => fixed_buffer_V_ce8,
        q8 => fixed_buffer_V_q8,
        address9 => fixed_buffer_V_address9,
        ce9 => fixed_buffer_V_ce9,
        q9 => fixed_buffer_V_q9,
        address10 => fixed_buffer_V_address10,
        ce10 => fixed_buffer_V_ce10,
        q10 => fixed_buffer_V_q10,
        address11 => fixed_buffer_V_address11,
        ce11 => fixed_buffer_V_ce11,
        q11 => fixed_buffer_V_q11,
        address12 => fixed_buffer_V_address12,
        ce12 => fixed_buffer_V_ce12,
        q12 => fixed_buffer_V_q12,
        address13 => fixed_buffer_V_address13,
        ce13 => fixed_buffer_V_ce13,
        q13 => fixed_buffer_V_q13,
        address14 => fixed_buffer_V_address14,
        ce14 => fixed_buffer_V_ce14,
        q14 => fixed_buffer_V_q14,
        address15 => fixed_buffer_V_address15,
        ce15 => fixed_buffer_V_ce15,
        q15 => fixed_buffer_V_q15,
        address16 => fixed_buffer_V_address16,
        ce16 => fixed_buffer_V_ce16,
        q16 => fixed_buffer_V_q16);

    word_buffer_V_U : component top_bin_conv_line_buffer_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => word_buffer_V_address0,
        ce0 => word_buffer_V_ce0,
        we0 => word_buffer_V_we0,
        d0 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d0,
        q0 => word_buffer_V_q0,
        address1 => word_buffer_V_address1,
        ce1 => word_buffer_V_ce1,
        we1 => word_buffer_V_we1,
        d1 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d1,
        q1 => word_buffer_V_q1);

    old_word_buffer_V_U : component top_bin_conv_old_word_buffer_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 2,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => old_word_buffer_V_address0,
        ce0 => old_word_buffer_V_ce0,
        we0 => old_word_buffer_V_we0,
        d0 => grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_d0,
        q0 => old_word_buffer_V_q0,
        address1 => grp_process_word_fu_1954_old_word_buffer_m_address1,
        ce1 => old_word_buffer_V_ce1,
        q1 => old_word_buffer_V_q1);

    conv_out_buffer_V_U : component top_bin_conv_conv_out_buffer_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 5,
        AddressRange => 128,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_out_buffer_V_address0,
        ce0 => conv_out_buffer_V_ce0,
        we0 => conv_out_buffer_V_we0,
        d0 => grp_process_word_fu_1954_conv_out_buffer_m_d0,
        q0 => conv_out_buffer_V_q0,
        address1 => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address1,
        ce1 => conv_out_buffer_V_ce1,
        q1 => conv_out_buffer_V_q1);

    lb_U : component top_bin_conv_lb_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => lb_address0,
        ce0 => lb_ce0,
        we0 => lb_we0,
        d0 => lb_d0,
        q0 => lb_q0,
        address1 => lb_address1,
        ce1 => lb_ce1,
        we1 => lb_we1,
        d1 => lb_d1);

    rb_U : component top_bin_conv_lb_RAM_AUTO_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rb_address0,
        ce0 => rb_ce0,
        we0 => rb_we0,
        d0 => rb_d0,
        q0 => rb_q0,
        address1 => rb_address1,
        ce1 => rb_ce1,
        we1 => rb_we1,
        d1 => rb_d1);

    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891 : component top_bin_conv_Pipeline_LOOP_WT_WORDS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start,
        ap_done => grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_done,
        ap_idle => grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_idle,
        ap_ready => grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_ready,
        wt_word_buffer_V_1_1 => wt_word_buffer_V_1_0111_fu_652,
        wt_word_buffer_V_0_1 => wt_word_buffer_V_0_0110_fu_648,
        conv_i1574 => empty_87_reg_5857,
        sh_prom_i => mul_i_i_reg_5865,
        wt_word_buffer_V_1_2_out => grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out,
        wt_word_buffer_V_1_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out_ap_vld,
        wt_word_buffer_V_0_2_out => grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out,
        wt_word_buffer_V_0_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out_ap_vld,
        wt_mem_V_address0 => grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_address0,
        wt_mem_V_ce0 => grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_ce0,
        wt_mem_V_q0 => wt_mem_V_q0);

    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903 : component top_bin_conv_Pipeline_LOOP_LOAD_WTS
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start,
        ap_done => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_done,
        ap_idle => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_idle,
        ap_ready => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_ready,
        conv_params_V_2_2_1_1 => conv_params_V_2_2_1_036_load_reg_5973,
        conv_params_V_2_2_0_1 => conv_params_V_2_2_0_035_load_reg_5968,
        conv_params_V_2_1_1_1 => conv_params_V_2_1_1_034_load_reg_5963,
        conv_params_V_2_1_0_1 => conv_params_V_2_1_0_033_load_reg_5958,
        conv_params_V_2_0_1_1 => conv_params_V_2_0_1_032_load_reg_5953,
        conv_params_V_2_0_0_1 => conv_params_V_2_0_0_031_load_reg_5948,
        conv_params_V_1_2_1_1 => conv_params_V_1_2_1_030_load_reg_5943,
        conv_params_V_1_2_0_1 => conv_params_V_1_2_0_029_load_reg_5938,
        conv_params_V_1_1_1_1 => conv_params_V_1_1_1_028_load_reg_5933,
        conv_params_V_1_1_0_1 => conv_params_V_1_1_0_027_load_reg_5928,
        conv_params_V_1_0_1_1 => conv_params_V_1_0_1_026_load_reg_5923,
        conv_params_V_1_0_0_1 => conv_params_V_1_0_0_025_load_reg_5918,
        conv_params_V_0_2_1_1 => conv_params_V_0_2_1_024_load_reg_5913,
        conv_params_V_0_2_0_1 => conv_params_V_0_2_0_023_load_reg_5908,
        conv_params_V_0_1_1_1 => conv_params_V_0_1_1_022_load_reg_5903,
        conv_params_V_0_1_0_1 => conv_params_V_0_1_0_021_load_reg_5898,
        conv_params_V_0_0_1_1 => conv_params_V_0_0_1_020_load_reg_5893,
        conv_params_V_0_0_0_1 => conv_params_V_0_0_0_019_load_reg_5888,
        wt_word_buffer_V_1_2_reload => empty_88_reg_5870,
        wt_word_buffer_V_0_2_reload => empty_89_reg_5875,
        conv_params_V_2_2_1_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out,
        conv_params_V_2_2_1_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out_ap_vld,
        conv_params_V_2_2_0_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out,
        conv_params_V_2_2_0_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out_ap_vld,
        conv_params_V_2_1_1_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out,
        conv_params_V_2_1_1_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out_ap_vld,
        conv_params_V_2_1_0_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out,
        conv_params_V_2_1_0_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out_ap_vld,
        conv_params_V_2_0_1_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out,
        conv_params_V_2_0_1_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out_ap_vld,
        conv_params_V_2_0_0_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out,
        conv_params_V_2_0_0_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out_ap_vld,
        conv_params_V_1_2_1_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out,
        conv_params_V_1_2_1_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out_ap_vld,
        conv_params_V_1_2_0_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out,
        conv_params_V_1_2_0_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out_ap_vld,
        conv_params_V_1_1_1_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out,
        conv_params_V_1_1_1_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out_ap_vld,
        conv_params_V_1_1_0_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out,
        conv_params_V_1_1_0_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out_ap_vld,
        conv_params_V_1_0_1_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out,
        conv_params_V_1_0_1_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out_ap_vld,
        conv_params_V_1_0_0_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out,
        conv_params_V_1_0_0_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out_ap_vld,
        conv_params_V_0_2_1_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out,
        conv_params_V_0_2_1_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out_ap_vld,
        conv_params_V_0_2_0_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out,
        conv_params_V_0_2_0_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out_ap_vld,
        conv_params_V_0_1_1_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out,
        conv_params_V_0_1_1_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out_ap_vld,
        conv_params_V_0_1_0_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out,
        conv_params_V_0_1_0_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out_ap_vld,
        conv_params_V_0_0_1_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out,
        conv_params_V_0_0_1_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out_ap_vld,
        conv_params_V_0_0_0_2_out => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out,
        conv_params_V_0_0_0_2_out_ap_vld => grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out_ap_vld);

    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945 : component top_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start,
        ap_done => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_done,
        ap_idle => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_idle,
        ap_ready => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_ready,
        zext_ln317 => tmp_120_reg_5792,
        conv_i1318 => add_i1340_reg_5984,
        word_buffer_V_address0 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address0,
        word_buffer_V_ce0 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce0,
        word_buffer_V_we0 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we0,
        word_buffer_V_d0 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d0,
        word_buffer_V_address1 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address1,
        word_buffer_V_ce1 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce1,
        word_buffer_V_we1 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we1,
        word_buffer_V_d1 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_d1,
        dmem_V_address0 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_address0,
        dmem_V_ce0 => grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_ce0,
        dmem_V_q0 => dmem_V_q0);

    grp_process_word_fu_1954 : component top_process_word
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_process_word_fu_1954_ap_start,
        ap_done => grp_process_word_fu_1954_ap_done,
        ap_idle => grp_process_word_fu_1954_ap_idle,
        ap_ready => grp_process_word_fu_1954_ap_ready,
        word_buffer_m_address0 => grp_process_word_fu_1954_word_buffer_m_address0,
        word_buffer_m_ce0 => grp_process_word_fu_1954_word_buffer_m_ce0,
        word_buffer_m_q0 => word_buffer_V_q0,
        word_buffer_m_address1 => grp_process_word_fu_1954_word_buffer_m_address1,
        word_buffer_m_ce1 => grp_process_word_fu_1954_word_buffer_m_ce1,
        word_buffer_m_q1 => word_buffer_V_q1,
        word_buffer_m_offset => trunc_ln1027_reg_5989,
        old_word_buffer_m_address0 => grp_process_word_fu_1954_old_word_buffer_m_address0,
        old_word_buffer_m_ce0 => grp_process_word_fu_1954_old_word_buffer_m_ce0,
        old_word_buffer_m_q0 => old_word_buffer_V_q0,
        old_word_buffer_m_address1 => grp_process_word_fu_1954_old_word_buffer_m_address1,
        old_word_buffer_m_ce1 => grp_process_word_fu_1954_old_word_buffer_m_ce1,
        old_word_buffer_m_q1 => old_word_buffer_V_q1,
        lb_address0 => grp_process_word_fu_1954_lb_address0,
        lb_ce0 => grp_process_word_fu_1954_lb_ce0,
        lb_q0 => lb_q0,
        rb_address0 => grp_process_word_fu_1954_rb_address0,
        rb_ce0 => grp_process_word_fu_1954_rb_ce0,
        rb_q0 => rb_q0,
        line_buffer_m_0_address0 => grp_process_word_fu_1954_line_buffer_m_0_address0,
        line_buffer_m_0_ce0 => grp_process_word_fu_1954_line_buffer_m_0_ce0,
        line_buffer_m_0_we0 => grp_process_word_fu_1954_line_buffer_m_0_we0,
        line_buffer_m_0_d0 => grp_process_word_fu_1954_line_buffer_m_0_d0,
        line_buffer_m_0_q0 => line_buffer_0_q0,
        line_buffer_m_0_address1 => grp_process_word_fu_1954_line_buffer_m_0_address1,
        line_buffer_m_0_ce1 => grp_process_word_fu_1954_line_buffer_m_0_ce1,
        line_buffer_m_0_we1 => grp_process_word_fu_1954_line_buffer_m_0_we1,
        line_buffer_m_0_d1 => grp_process_word_fu_1954_line_buffer_m_0_d1,
        line_buffer_m_0_q1 => line_buffer_0_q1,
        line_buffer_m_1_address0 => grp_process_word_fu_1954_line_buffer_m_1_address0,
        line_buffer_m_1_ce0 => grp_process_word_fu_1954_line_buffer_m_1_ce0,
        line_buffer_m_1_we0 => grp_process_word_fu_1954_line_buffer_m_1_we0,
        line_buffer_m_1_d0 => grp_process_word_fu_1954_line_buffer_m_1_d0,
        line_buffer_m_1_q0 => line_buffer_1_q0,
        line_buffer_m_1_address1 => grp_process_word_fu_1954_line_buffer_m_1_address1,
        line_buffer_m_1_ce1 => grp_process_word_fu_1954_line_buffer_m_1_ce1,
        line_buffer_m_1_we1 => grp_process_word_fu_1954_line_buffer_m_1_we1,
        line_buffer_m_1_d1 => grp_process_word_fu_1954_line_buffer_m_1_d1,
        line_buffer_m_1_q1 => line_buffer_1_q1,
        line_buffer_m_2_address0 => grp_process_word_fu_1954_line_buffer_m_2_address0,
        line_buffer_m_2_ce0 => grp_process_word_fu_1954_line_buffer_m_2_ce0,
        line_buffer_m_2_we0 => grp_process_word_fu_1954_line_buffer_m_2_we0,
        line_buffer_m_2_d0 => grp_process_word_fu_1954_line_buffer_m_2_d0,
        line_buffer_m_2_q0 => line_buffer_2_q0,
        line_buffer_m_2_address1 => grp_process_word_fu_1954_line_buffer_m_2_address1,
        line_buffer_m_2_ce1 => grp_process_word_fu_1954_line_buffer_m_2_ce1,
        line_buffer_m_2_we1 => grp_process_word_fu_1954_line_buffer_m_2_we1,
        line_buffer_m_2_d1 => grp_process_word_fu_1954_line_buffer_m_2_d1,
        line_buffer_m_2_q1 => line_buffer_2_q1,
        p_read => conv_params_V_0_0_0_019_load_1_reg_6002,
        p_read1 => conv_params_V_0_0_1_020_load_1_reg_6007,
        p_read2 => conv_params_V_0_1_0_021_load_1_reg_6012,
        p_read3 => conv_params_V_0_1_1_022_load_1_reg_6017,
        p_read4 => conv_params_V_0_2_0_023_load_1_reg_6022,
        p_read5 => conv_params_V_0_2_1_024_load_1_reg_6027,
        p_read6 => conv_params_V_1_0_0_025_load_1_reg_6032,
        p_read7 => conv_params_V_1_0_1_026_load_1_reg_6037,
        p_read8 => conv_params_V_1_1_0_027_load_1_reg_6042,
        p_read9 => conv_params_V_1_1_1_028_load_1_reg_6047,
        p_read10 => conv_params_V_1_2_0_029_load_1_reg_6052,
        p_read11 => conv_params_V_1_2_1_030_load_1_reg_6057,
        p_read12 => conv_params_V_2_0_0_031_load_1_reg_6062,
        p_read13 => conv_params_V_2_0_1_032_load_1_reg_6067,
        p_read14 => conv_params_V_2_1_0_033_load_1_reg_6072,
        p_read15 => conv_params_V_2_1_1_034_load_1_reg_6077,
        p_read16 => conv_params_V_2_2_0_035_load_1_reg_6082,
        p_read17 => conv_params_V_2_2_1_036_load_1_reg_6087,
        conv_out_buffer_m_address0 => grp_process_word_fu_1954_conv_out_buffer_m_address0,
        conv_out_buffer_m_ce0 => grp_process_word_fu_1954_conv_out_buffer_m_ce0,
        conv_out_buffer_m_we0 => grp_process_word_fu_1954_conv_out_buffer_m_we0,
        conv_out_buffer_m_d0 => grp_process_word_fu_1954_conv_out_buffer_m_d0,
        log_width => log_width_V_reg_5232,
        words_per_image => words_per_image_V_reg_5237,
        wrd => wrd_V_reg_1857);

    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989 : component top_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start,
        ap_done => grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_done,
        ap_idle => grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_idle,
        ap_ready => grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_ready,
        word_buffer_V_address0 => grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_address0,
        word_buffer_V_ce0 => grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_ce0,
        word_buffer_V_q0 => word_buffer_V_q0,
        old_word_buffer_V_address0 => grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_address0,
        old_word_buffer_V_ce0 => grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_ce0,
        old_word_buffer_V_we0 => grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_we0,
        old_word_buffer_V_d0 => grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_d0);

    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995 : component top_bin_conv_Pipeline_VITIS_LOOP_348_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start,
        ap_done => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_done,
        ap_idle => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_idle,
        ap_ready => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_ready,
        zext_ln840_4 => tmp_122_reg_6092,
        fixed_buffer_V_address0 => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address0,
        fixed_buffer_V_ce0 => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce0,
        fixed_buffer_V_we0 => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_we0,
        fixed_buffer_V_d0 => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_d0,
        fixed_buffer_V_address1 => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address1,
        fixed_buffer_V_ce1 => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce1,
        fixed_buffer_V_q1 => fixed_buffer_V_q1,
        conv_out_buffer_V_address0 => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address0,
        conv_out_buffer_V_ce0 => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce0,
        conv_out_buffer_V_q0 => conv_out_buffer_V_q0,
        conv_out_buffer_V_address1 => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address1,
        conv_out_buffer_V_ce1 => grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce1,
        conv_out_buffer_V_q1 => conv_out_buffer_V_q1,
        icmp_ln1019_16 => icmp_ln1019_13_reg_5843);

    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003 : component top_bin_conv_Pipeline_LOOP_ACC_PHASES_I
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start,
        ap_done => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_done,
        ap_idle => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_idle,
        ap_ready => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_ready,
        fixed_temp_V_63 => fixed_temp_V_63_reg_6890,
        fixed_temp_V_62 => fixed_temp_V_62_reg_6885,
        fixed_temp_V_61 => fixed_temp_V_61_reg_6880,
        fixed_temp_V_60 => fixed_temp_V_60_reg_6875,
        fixed_temp_V_59 => fixed_temp_V_59_reg_6870,
        fixed_temp_V_58 => fixed_temp_V_58_reg_6865,
        fixed_temp_V_57 => fixed_temp_V_57_reg_6860,
        fixed_temp_V_56 => fixed_temp_V_56_reg_6855,
        fixed_temp_V_55 => fixed_temp_V_55_reg_6850,
        fixed_temp_V_54 => fixed_temp_V_54_reg_6845,
        fixed_temp_V_53 => fixed_temp_V_53_reg_6840,
        fixed_temp_V_52 => fixed_temp_V_52_reg_6835,
        fixed_temp_V_51 => fixed_temp_V_51_reg_6830,
        fixed_temp_V_50 => fixed_temp_V_50_reg_6825,
        fixed_temp_V_49 => fixed_temp_V_49_reg_6820,
        fixed_temp_V_48 => fixed_temp_V_48_reg_6815,
        fixed_temp_V_47 => fixed_temp_V_47_reg_6810,
        fixed_temp_V_46 => fixed_temp_V_46_reg_6805,
        fixed_temp_V_45 => fixed_temp_V_45_reg_6800,
        fixed_temp_V_44 => fixed_temp_V_44_reg_6795,
        fixed_temp_V_43 => fixed_temp_V_43_reg_6790,
        fixed_temp_V_42 => fixed_temp_V_42_reg_6785,
        fixed_temp_V_41 => fixed_temp_V_41_reg_6780,
        fixed_temp_V_40 => fixed_temp_V_40_reg_6775,
        fixed_temp_V_39 => fixed_temp_V_39_reg_6770,
        fixed_temp_V_38 => fixed_temp_V_38_reg_6765,
        fixed_temp_V_37 => fixed_temp_V_37_reg_6760,
        fixed_temp_V_36 => fixed_temp_V_36_reg_6755,
        fixed_temp_V_35 => fixed_temp_V_35_reg_6750,
        fixed_temp_V_34 => fixed_temp_V_34_reg_6745,
        fixed_temp_V_33 => fixed_temp_V_33_reg_6740,
        fixed_temp_V_32 => fixed_temp_V_32_reg_6735,
        fixed_temp_V_31 => fixed_temp_V_31_reg_6730,
        fixed_temp_V_30 => fixed_temp_V_30_reg_6725,
        fixed_temp_V_29 => fixed_temp_V_29_reg_6619,
        fixed_temp_V_28 => fixed_temp_V_28_reg_6614,
        fixed_temp_V_27 => fixed_temp_V_27_reg_6609,
        fixed_temp_V_26 => fixed_temp_V_26_reg_6604,
        fixed_temp_V_25 => fixed_temp_V_25_reg_6599,
        fixed_temp_V_24 => fixed_temp_V_24_reg_6594,
        fixed_temp_V_23 => fixed_temp_V_23_reg_6589,
        fixed_temp_V_22 => fixed_temp_V_22_reg_6584,
        fixed_temp_V_21 => fixed_temp_V_21_reg_6579,
        fixed_temp_V_20 => fixed_temp_V_20_reg_6574,
        fixed_temp_V_19 => fixed_temp_V_19_reg_6569,
        fixed_temp_V_18 => fixed_temp_V_18_reg_6564,
        fixed_temp_V_17 => fixed_temp_V_17_reg_6559,
        fixed_temp_V_16 => fixed_temp_V_16_reg_6554,
        fixed_temp_V_15 => fixed_temp_V_15_reg_6549,
        fixed_temp_V_14 => fixed_temp_V_14_reg_6544,
        fixed_temp_V_13 => fixed_temp_V_13_reg_6539,
        fixed_temp_V_12 => fixed_temp_V_12_reg_6433,
        fixed_temp_V_11 => fixed_temp_V_11_reg_6428,
        fixed_temp_V_10 => fixed_temp_V_10_reg_6423,
        fixed_temp_V_9 => fixed_temp_V_9_reg_6418,
        fixed_temp_V_8 => fixed_temp_V_8_reg_6413,
        fixed_temp_V_7 => fixed_temp_V_7_reg_6408,
        fixed_temp_V_6 => fixed_temp_V_6_reg_6403,
        fixed_temp_V_5 => fixed_temp_V_5_reg_6398,
        fixed_temp_V_4 => fixed_temp_V_4_reg_6393,
        fixed_temp_V_3 => fixed_temp_V_3_reg_6388,
        fixed_temp_V_2 => fixed_temp_V_2_reg_6383,
        fixed_temp_V_1 => fixed_temp_V_1_reg_6378,
        fixed_temp_V_0 => fixed_temp_V_0_reg_6373,
        zext_ln372 => words_per_image_V_reg_5237,
        w_V => w_V_2_reg_6107,
        fixed_buffer_V_address0 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address0,
        fixed_buffer_V_ce0 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce0,
        fixed_buffer_V_q0 => fixed_buffer_V_q0,
        fixed_buffer_V_address1 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address1,
        fixed_buffer_V_ce1 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce1,
        fixed_buffer_V_q1 => fixed_buffer_V_q1,
        fixed_buffer_V_address2 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address2,
        fixed_buffer_V_ce2 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce2,
        fixed_buffer_V_q2 => fixed_buffer_V_q2,
        fixed_buffer_V_address3 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address3,
        fixed_buffer_V_ce3 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce3,
        fixed_buffer_V_q3 => fixed_buffer_V_q3,
        fixed_buffer_V_address4 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address4,
        fixed_buffer_V_ce4 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce4,
        fixed_buffer_V_q4 => fixed_buffer_V_q4,
        fixed_buffer_V_address5 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address5,
        fixed_buffer_V_ce5 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce5,
        fixed_buffer_V_q5 => fixed_buffer_V_q5,
        fixed_buffer_V_address6 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address6,
        fixed_buffer_V_ce6 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce6,
        fixed_buffer_V_q6 => fixed_buffer_V_q6,
        fixed_buffer_V_address7 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address7,
        fixed_buffer_V_ce7 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce7,
        fixed_buffer_V_q7 => fixed_buffer_V_q7,
        fixed_buffer_V_address8 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address8,
        fixed_buffer_V_ce8 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce8,
        fixed_buffer_V_q8 => fixed_buffer_V_q8,
        fixed_buffer_V_address9 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address9,
        fixed_buffer_V_ce9 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce9,
        fixed_buffer_V_q9 => fixed_buffer_V_q9,
        fixed_buffer_V_address10 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address10,
        fixed_buffer_V_ce10 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce10,
        fixed_buffer_V_q10 => fixed_buffer_V_q10,
        fixed_buffer_V_address11 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address11,
        fixed_buffer_V_ce11 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce11,
        fixed_buffer_V_q11 => fixed_buffer_V_q11,
        fixed_buffer_V_address12 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address12,
        fixed_buffer_V_ce12 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce12,
        fixed_buffer_V_q12 => fixed_buffer_V_q12,
        fixed_buffer_V_address13 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address13,
        fixed_buffer_V_ce13 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce13,
        fixed_buffer_V_q13 => fixed_buffer_V_q13,
        fixed_buffer_V_address14 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address14,
        fixed_buffer_V_ce14 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce14,
        fixed_buffer_V_q14 => fixed_buffer_V_q14,
        fixed_buffer_V_address15 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address15,
        fixed_buffer_V_ce15 => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce15,
        fixed_buffer_V_q15 => fixed_buffer_V_q15,
        fixed_temp_V_63_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_63_0_out,
        fixed_temp_V_63_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_63_0_out_ap_vld,
        fixed_temp_V_62_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_62_0_out,
        fixed_temp_V_62_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_62_0_out_ap_vld,
        fixed_temp_V_61_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_61_0_out,
        fixed_temp_V_61_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_61_0_out_ap_vld,
        fixed_temp_V_60_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_60_0_out,
        fixed_temp_V_60_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_60_0_out_ap_vld,
        fixed_temp_V_59_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_59_0_out,
        fixed_temp_V_59_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_59_0_out_ap_vld,
        fixed_temp_V_58_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_58_0_out,
        fixed_temp_V_58_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_58_0_out_ap_vld,
        fixed_temp_V_57_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_57_0_out,
        fixed_temp_V_57_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_57_0_out_ap_vld,
        fixed_temp_V_56_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_56_0_out,
        fixed_temp_V_56_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_56_0_out_ap_vld,
        fixed_temp_V_55_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_55_0_out,
        fixed_temp_V_55_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_55_0_out_ap_vld,
        fixed_temp_V_54_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_54_0_out,
        fixed_temp_V_54_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_54_0_out_ap_vld,
        fixed_temp_V_53_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_53_0_out,
        fixed_temp_V_53_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_53_0_out_ap_vld,
        fixed_temp_V_52_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_52_0_out,
        fixed_temp_V_52_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_52_0_out_ap_vld,
        fixed_temp_V_51_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_51_0_out,
        fixed_temp_V_51_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_51_0_out_ap_vld,
        fixed_temp_V_50_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_50_0_out,
        fixed_temp_V_50_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_50_0_out_ap_vld,
        fixed_temp_V_49_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_49_0_out,
        fixed_temp_V_49_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_49_0_out_ap_vld,
        fixed_temp_V_48_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_48_0_out,
        fixed_temp_V_48_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_48_0_out_ap_vld,
        fixed_temp_V_47_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_47_0_out,
        fixed_temp_V_47_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_47_0_out_ap_vld,
        fixed_temp_V_46_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_46_0_out,
        fixed_temp_V_46_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_46_0_out_ap_vld,
        fixed_temp_V_45_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_45_0_out,
        fixed_temp_V_45_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_45_0_out_ap_vld,
        fixed_temp_V_44_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_44_0_out,
        fixed_temp_V_44_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_44_0_out_ap_vld,
        fixed_temp_V_43_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_43_0_out,
        fixed_temp_V_43_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_43_0_out_ap_vld,
        fixed_temp_V_42_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_42_0_out,
        fixed_temp_V_42_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_42_0_out_ap_vld,
        fixed_temp_V_41_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_41_0_out,
        fixed_temp_V_41_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_41_0_out_ap_vld,
        fixed_temp_V_40_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_40_0_out,
        fixed_temp_V_40_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_40_0_out_ap_vld,
        fixed_temp_V_39_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_39_0_out,
        fixed_temp_V_39_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_39_0_out_ap_vld,
        fixed_temp_V_38_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_38_0_out,
        fixed_temp_V_38_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_38_0_out_ap_vld,
        fixed_temp_V_37_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_37_0_out,
        fixed_temp_V_37_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_37_0_out_ap_vld,
        fixed_temp_V_36_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_36_0_out,
        fixed_temp_V_36_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_36_0_out_ap_vld,
        fixed_temp_V_35_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_35_0_out,
        fixed_temp_V_35_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_35_0_out_ap_vld,
        fixed_temp_V_34_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_34_0_out,
        fixed_temp_V_34_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_34_0_out_ap_vld,
        fixed_temp_V_33_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_33_0_out,
        fixed_temp_V_33_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_33_0_out_ap_vld,
        fixed_temp_V_32_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_32_0_out,
        fixed_temp_V_32_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_32_0_out_ap_vld,
        fixed_temp_V_31_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_31_0_out,
        fixed_temp_V_31_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_31_0_out_ap_vld,
        fixed_temp_V_30_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_30_0_out,
        fixed_temp_V_30_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_30_0_out_ap_vld,
        fixed_temp_V_29_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_29_0_out,
        fixed_temp_V_29_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_29_0_out_ap_vld,
        fixed_temp_V_28_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_28_0_out,
        fixed_temp_V_28_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_28_0_out_ap_vld,
        fixed_temp_V_27_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_27_0_out,
        fixed_temp_V_27_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_27_0_out_ap_vld,
        fixed_temp_V_26_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_26_0_out,
        fixed_temp_V_26_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_26_0_out_ap_vld,
        fixed_temp_V_25_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_25_0_out,
        fixed_temp_V_25_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_25_0_out_ap_vld,
        fixed_temp_V_24_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_24_0_out,
        fixed_temp_V_24_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_24_0_out_ap_vld,
        fixed_temp_V_23_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_23_0_out,
        fixed_temp_V_23_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_23_0_out_ap_vld,
        fixed_temp_V_22_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_22_0_out,
        fixed_temp_V_22_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_22_0_out_ap_vld,
        fixed_temp_V_21_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_21_0_out,
        fixed_temp_V_21_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_21_0_out_ap_vld,
        fixed_temp_V_20_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_20_0_out,
        fixed_temp_V_20_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_20_0_out_ap_vld,
        fixed_temp_V_19_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_19_0_out,
        fixed_temp_V_19_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_19_0_out_ap_vld,
        fixed_temp_V_18_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_18_0_out,
        fixed_temp_V_18_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_18_0_out_ap_vld,
        fixed_temp_V_17_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_17_0_out,
        fixed_temp_V_17_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_17_0_out_ap_vld,
        fixed_temp_V_16_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_16_0_out,
        fixed_temp_V_16_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_16_0_out_ap_vld,
        fixed_temp_V_15_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_15_0_out,
        fixed_temp_V_15_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_15_0_out_ap_vld,
        fixed_temp_V_14_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_14_0_out,
        fixed_temp_V_14_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_14_0_out_ap_vld,
        fixed_temp_V_13_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_13_0_out,
        fixed_temp_V_13_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_13_0_out_ap_vld,
        fixed_temp_V_12_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_12_0_out,
        fixed_temp_V_12_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_12_0_out_ap_vld,
        fixed_temp_V_11_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_11_0_out,
        fixed_temp_V_11_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_11_0_out_ap_vld,
        fixed_temp_V_10_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_10_0_out,
        fixed_temp_V_10_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_10_0_out_ap_vld,
        fixed_temp_V_9_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_9_0_out,
        fixed_temp_V_9_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_9_0_out_ap_vld,
        fixed_temp_V_8_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_8_0_out,
        fixed_temp_V_8_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_8_0_out_ap_vld,
        fixed_temp_V_7_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_7_0_out,
        fixed_temp_V_7_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_7_0_out_ap_vld,
        fixed_temp_V_6_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_6_0_out,
        fixed_temp_V_6_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_6_0_out_ap_vld,
        fixed_temp_V_5_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_5_0_out,
        fixed_temp_V_5_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_5_0_out_ap_vld,
        fixed_temp_V_4_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_4_0_out,
        fixed_temp_V_4_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_4_0_out_ap_vld,
        fixed_temp_V_3_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_3_0_out,
        fixed_temp_V_3_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_3_0_out_ap_vld,
        fixed_temp_V_2_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_2_0_out,
        fixed_temp_V_2_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_2_0_out_ap_vld,
        fixed_temp_V_1_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_1_0_out,
        fixed_temp_V_1_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_1_0_out_ap_vld,
        fixed_temp_V_0_0_out => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_0_0_out,
        fixed_temp_V_0_0_out_ap_vld => grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_0_0_out_ap_vld);

    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138 : component top_bin_conv_Pipeline_LOOP_BATCH_NORM
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start,
        ap_done => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done,
        ap_idle => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_idle,
        ap_ready => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_ready,
        words_per_image_V => words_per_image_V_reg_5237,
        ret_V_37 => ret_V_30_reg_5221,
        o_bank_idx_V_1 => tmp_342_reg_6262,
        trunc_ln14 => trunc_ln3_reg_6267,
        d_o_idx => d_o_idx,
        fixed_buffer_V_address0 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address0,
        fixed_buffer_V_ce0 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce0,
        fixed_buffer_V_q0 => fixed_buffer_V_q0,
        fixed_buffer_V_address1 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address1,
        fixed_buffer_V_ce1 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce1,
        fixed_buffer_V_q1 => fixed_buffer_V_q1,
        fixed_buffer_V_address2 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address2,
        fixed_buffer_V_ce2 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce2,
        fixed_buffer_V_q2 => fixed_buffer_V_q2,
        fixed_buffer_V_address3 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address3,
        fixed_buffer_V_ce3 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce3,
        fixed_buffer_V_q3 => fixed_buffer_V_q3,
        fixed_buffer_V_address4 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address4,
        fixed_buffer_V_ce4 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce4,
        fixed_buffer_V_q4 => fixed_buffer_V_q4,
        fixed_buffer_V_address5 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address5,
        fixed_buffer_V_ce5 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce5,
        fixed_buffer_V_q5 => fixed_buffer_V_q5,
        fixed_buffer_V_address6 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address6,
        fixed_buffer_V_ce6 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce6,
        fixed_buffer_V_q6 => fixed_buffer_V_q6,
        fixed_buffer_V_address7 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address7,
        fixed_buffer_V_ce7 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce7,
        fixed_buffer_V_q7 => fixed_buffer_V_q7,
        fixed_buffer_V_address8 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address8,
        fixed_buffer_V_ce8 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce8,
        fixed_buffer_V_q8 => fixed_buffer_V_q8,
        fixed_buffer_V_address9 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address9,
        fixed_buffer_V_ce9 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce9,
        fixed_buffer_V_q9 => fixed_buffer_V_q9,
        fixed_buffer_V_address10 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address10,
        fixed_buffer_V_ce10 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce10,
        fixed_buffer_V_q10 => fixed_buffer_V_q10,
        fixed_buffer_V_address11 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address11,
        fixed_buffer_V_ce11 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce11,
        fixed_buffer_V_q11 => fixed_buffer_V_q11,
        fixed_buffer_V_address12 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address12,
        fixed_buffer_V_ce12 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce12,
        fixed_buffer_V_q12 => fixed_buffer_V_q12,
        fixed_buffer_V_address13 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address13,
        fixed_buffer_V_ce13 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce13,
        fixed_buffer_V_q13 => fixed_buffer_V_q13,
        fixed_buffer_V_address14 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address14,
        fixed_buffer_V_ce14 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce14,
        fixed_buffer_V_q14 => fixed_buffer_V_q14,
        fixed_buffer_V_address15 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address15,
        fixed_buffer_V_ce15 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce15,
        fixed_buffer_V_q15 => fixed_buffer_V_q15,
        nc => nc,
        mul_ln186 => mul_ln186_reg_6900,
        norm_mode => norm_mode,
        conv570_cast => conv570_reg_6905,
        pool_width_V => pool_width_V_reg_6895,
        trunc_ln930_3 => trunc_ln930_reg_6910,
        trunc_ln930_4 => trunc_ln930_1_reg_6915,
        trunc_ln930_5 => trunc_ln930_2_reg_6920,
        trunc_ln930_6 => trunc_ln930_3_reg_6925,
        trunc_ln930_7 => trunc_ln930_4_reg_6930,
        trunc_ln930_8 => trunc_ln930_5_reg_6935,
        trunc_ln930_9 => trunc_ln930_6_reg_6940,
        trunc_ln930_s => trunc_ln930_7_reg_6945,
        trunc_ln930_10 => trunc_ln930_8_reg_6950,
        trunc_ln930_11 => trunc_ln930_9_reg_6955,
        trunc_ln930_12 => trunc_ln930_10_reg_6960,
        trunc_ln930_13 => trunc_ln930_11_reg_6965,
        lnot_i_i => lnot_i_i_reg_6257,
        dmem_V_address0 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_address0,
        dmem_V_ce0 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_ce0,
        dmem_V_we0 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_we0,
        dmem_V_d0 => grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_d0);

    mul_mul_10ns_5ns_12_4_1_U288 : component top_mul_mul_10ns_5ns_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 10,
        din1_WIDTH => 5,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4778_p0,
        din1 => grp_fu_4778_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_4778_p2);

    mul_mul_14s_5ns_14_4_1_U289 : component top_mul_mul_14s_5ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 5,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4783_p0,
        din1 => grp_fu_4783_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_4783_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
                    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_ready = ap_const_logic_1)) then 
                    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state155)) then 
                    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_ready = ap_const_logic_1)) then 
                    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1023_fu_3472_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (ap_const_boolean_0 = ap_block_state77_on_subcall_done))) then 
                    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_ready = ap_const_logic_1)) then 
                    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_ready = ap_const_logic_1)) then 
                    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln266_fu_3365_p2 = ap_const_lv1_0) and (icmp_ln1019_13_fu_3376_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_ready = ap_const_logic_1)) then 
                    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_7_fu_3492_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_ready = ap_const_logic_1)) then 
                    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_7_fu_3492_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_ready = ap_const_logic_1)) then 
                    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_process_word_fu_1954_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_process_word_fu_1954_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1027_7_fu_3492_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                    grp_process_word_fu_1954_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_process_word_fu_1954_ap_ready = ap_const_logic_1)) then 
                    grp_process_word_fu_1954_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_V_reg_1834_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_boolean_0 = ap_block_state81_on_subcall_done))) then 
                count_V_reg_1834 <= count_V_1_reg_5838;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
                count_V_reg_1834 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    i_V_fu_640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_V_fu_640 <= ap_const_lv6_0;
            elsif (((icmp_ln1027_fu_3293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_V_fu_640 <= add_ln840_fu_3299_p2;
            end if; 
        end if;
    end process;

    m_V_reg_1880_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_boolean_0 = ap_block_state78_on_subcall_done))) then 
                m_V_reg_1880 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state80) and (grp_process_word_fu_1954_ap_done = ap_const_logic_1))) then 
                m_V_reg_1880 <= add_ln840_39_reg_5997;
            end if; 
        end if;
    end process;

    p_V_fu_644_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_3293_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                p_V_fu_644 <= ap_const_lv10_0;
            elsif (((icmp_ln266_fu_3365_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                p_V_fu_644 <= p_V_3_fu_3412_p2;
            end if; 
        end if;
    end process;

    storemerge_reg_1869_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state75)) then
                if ((icmp_ln1019_14_fu_3435_p2 = ap_const_lv1_1)) then 
                    storemerge_reg_1869 <= ap_const_lv3_0;
                elsif ((icmp_ln1019_14_fu_3435_p2 = ap_const_lv1_0)) then 
                    storemerge_reg_1869 <= add_ln840_38_fu_3440_p2;
                end if;
            end if; 
        end if;
    end process;

    w_V_fu_728_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_5_fu_3351_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state69))) then 
                w_V_fu_728 <= ap_const_lv5_0;
            elsif (((icmp_ln1027_6_fu_3552_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then 
                w_V_fu_728 <= add_ln840_35_fu_3557_p2;
            end if; 
        end if;
    end process;

    wrd_V_reg_1857_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_boolean_0 = ap_block_state81_on_subcall_done))) then 
                wrd_V_reg_1857 <= wrd_V_2_reg_6097;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
                wrd_V_reg_1857 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    wrd_phase_V_reg_1845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_boolean_0 = ap_block_state81_on_subcall_done))) then 
                wrd_phase_V_reg_1845 <= wrd_phase_V_2_reg_6102;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
                wrd_phase_V_reg_1845 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    wt_addr_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((new_batch_read_read_fu_744_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                wt_addr_V <= ap_const_lv16_0;
            elsif (((icmp_ln1019_14_fu_3435_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
                wt_addr_V <= add_ln840_37_fu_3445_p2;
            end if; 
        end if;
    end process;

    wt_offset_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((new_batch_read_read_fu_744_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                wt_offset_V <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
                wt_offset_V <= storemerge_reg_1869;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1023_fu_3472_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                add_i1340_reg_5984 <= add_i1340_fu_3481_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_3293_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                add_ln252_reg_5807 <= add_ln252_fu_3333_p2;
                    shr27_cast_reg_5802(5 downto 0) <= shr27_cast_fu_3326_p1(5 downto 0);
                    tmp_120_reg_5792(1) <= tmp_120_fu_3313_p3(1);
                    words_per_image_V_cast_reg_5787(4 downto 0) <= words_per_image_V_cast_fu_3310_p1(4 downto 0);
                    zext_ln1789_reg_5797(4 downto 0) <= zext_ln1789_fu_3320_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state79)) then
                add_ln840_39_reg_5997 <= add_ln840_39_fu_3498_p2;
                trunc_ln1027_reg_5989 <= trunc_ln1027_fu_3487_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state155)) then
                conv570_reg_6905 <= conv570_fu_4532_p2;
                mul_ln186_reg_6900 <= grp_fu_4783_p2;
                pool_width_V_reg_6895 <= pool_width_V_fu_4527_p1;
                trunc_ln930_10_reg_6960 <= trunc_ln930_10_fu_4753_p1;
                trunc_ln930_11_reg_6965 <= trunc_ln930_11_fu_4773_p1;
                trunc_ln930_1_reg_6915 <= trunc_ln930_1_fu_4573_p1;
                trunc_ln930_2_reg_6920 <= trunc_ln930_2_fu_4593_p1;
                trunc_ln930_3_reg_6925 <= trunc_ln930_3_fu_4613_p1;
                trunc_ln930_4_reg_6930 <= trunc_ln930_4_fu_4633_p1;
                trunc_ln930_5_reg_6935 <= trunc_ln930_5_fu_4653_p1;
                trunc_ln930_6_reg_6940 <= trunc_ln930_6_fu_4673_p1;
                trunc_ln930_7_reg_6945 <= trunc_ln930_7_fu_4693_p1;
                trunc_ln930_8_reg_6950 <= trunc_ln930_8_fu_4713_p1;
                trunc_ln930_9_reg_6955 <= trunc_ln930_9_fu_4733_p1;
                trunc_ln930_reg_6910 <= trunc_ln930_fu_4553_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_0_0_0_019_fu_656 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_0_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_7_fu_3492_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                conv_params_V_0_0_0_019_load_1_reg_6002 <= conv_params_V_0_0_0_019_fu_656;
                conv_params_V_0_0_1_020_load_1_reg_6007 <= conv_params_V_0_0_1_020_fu_660;
                conv_params_V_0_1_0_021_load_1_reg_6012 <= conv_params_V_0_1_0_021_fu_664;
                conv_params_V_0_1_1_022_load_1_reg_6017 <= conv_params_V_0_1_1_022_fu_668;
                conv_params_V_0_2_0_023_load_1_reg_6022 <= conv_params_V_0_2_0_023_fu_672;
                conv_params_V_0_2_1_024_load_1_reg_6027 <= conv_params_V_0_2_1_024_fu_676;
                conv_params_V_1_0_0_025_load_1_reg_6032 <= conv_params_V_1_0_0_025_fu_680;
                conv_params_V_1_0_1_026_load_1_reg_6037 <= conv_params_V_1_0_1_026_fu_684;
                conv_params_V_1_1_0_027_load_1_reg_6042 <= conv_params_V_1_1_0_027_fu_688;
                conv_params_V_1_1_1_028_load_1_reg_6047 <= conv_params_V_1_1_1_028_fu_692;
                conv_params_V_1_2_0_029_load_1_reg_6052 <= conv_params_V_1_2_0_029_fu_696;
                conv_params_V_1_2_1_030_load_1_reg_6057 <= conv_params_V_1_2_1_030_fu_700;
                conv_params_V_2_0_0_031_load_1_reg_6062 <= conv_params_V_2_0_0_031_fu_704;
                conv_params_V_2_0_1_032_load_1_reg_6067 <= conv_params_V_2_0_1_032_fu_708;
                conv_params_V_2_1_0_033_load_1_reg_6072 <= conv_params_V_2_1_0_033_fu_712;
                conv_params_V_2_1_1_034_load_1_reg_6077 <= conv_params_V_2_1_1_034_fu_716;
                conv_params_V_2_2_0_035_load_1_reg_6082 <= conv_params_V_2_2_0_035_fu_720;
                conv_params_V_2_2_1_036_load_1_reg_6087 <= conv_params_V_2_2_1_036_fu_724;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state75)) then
                conv_params_V_0_0_0_019_load_reg_5888 <= conv_params_V_0_0_0_019_fu_656;
                conv_params_V_0_0_1_020_load_reg_5893 <= conv_params_V_0_0_1_020_fu_660;
                conv_params_V_0_1_0_021_load_reg_5898 <= conv_params_V_0_1_0_021_fu_664;
                conv_params_V_0_1_1_022_load_reg_5903 <= conv_params_V_0_1_1_022_fu_668;
                conv_params_V_0_2_0_023_load_reg_5908 <= conv_params_V_0_2_0_023_fu_672;
                conv_params_V_0_2_1_024_load_reg_5913 <= conv_params_V_0_2_1_024_fu_676;
                conv_params_V_1_0_0_025_load_reg_5918 <= conv_params_V_1_0_0_025_fu_680;
                conv_params_V_1_0_1_026_load_reg_5923 <= conv_params_V_1_0_1_026_fu_684;
                conv_params_V_1_1_0_027_load_reg_5928 <= conv_params_V_1_1_0_027_fu_688;
                conv_params_V_1_1_1_028_load_reg_5933 <= conv_params_V_1_1_1_028_fu_692;
                conv_params_V_1_2_0_029_load_reg_5938 <= conv_params_V_1_2_0_029_fu_696;
                conv_params_V_1_2_1_030_load_reg_5943 <= conv_params_V_1_2_1_030_fu_700;
                conv_params_V_2_0_0_031_load_reg_5948 <= conv_params_V_2_0_0_031_fu_704;
                conv_params_V_2_0_1_032_load_reg_5953 <= conv_params_V_2_0_1_032_fu_708;
                conv_params_V_2_1_0_033_load_reg_5958 <= conv_params_V_2_1_0_033_fu_712;
                conv_params_V_2_1_1_034_load_reg_5963 <= conv_params_V_2_1_1_034_fu_716;
                conv_params_V_2_2_0_035_load_reg_5968 <= conv_params_V_2_2_0_035_fu_720;
                conv_params_V_2_2_1_036_load_reg_5973 <= conv_params_V_2_2_1_036_fu_724;
                empty_88_reg_5870 <= empty_88_fu_3424_p1;
                empty_89_reg_5875 <= empty_89_fu_3431_p1;
                wt_word_buffer_V_0_0110_fu_648 <= grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out;
                wt_word_buffer_V_1_0111_fu_652 <= grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_0_0_1_020_fu_660 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_0_1_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_0_1_0_021_fu_664 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_0_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_0_1_1_022_fu_668 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_1_1_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_0_2_0_023_fu_672 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_0_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_0_2_1_024_fu_676 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_0_2_1_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_1_0_0_025_fu_680 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_0_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_1_0_1_026_fu_684 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_0_1_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_1_1_0_027_fu_688 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_0_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_1_1_1_028_fu_692 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_1_1_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_1_2_0_029_fu_696 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_0_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_1_2_1_030_fu_700 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_1_2_1_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_2_0_0_031_fu_704 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_0_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_2_0_1_032_fu_708 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_0_1_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_2_1_0_033_fu_712 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_0_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_2_1_1_034_fu_716 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_1_1_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_2_2_0_035_fu_720 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_0_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state77) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out_ap_vld = ap_const_logic_1))) then
                conv_params_V_2_2_1_036_fu_724 <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_conv_params_V_2_2_1_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                count_V_1_reg_5838 <= count_V_1_fu_3370_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln266_fu_3365_p2 = ap_const_lv1_0) and (icmp_ln1019_13_fu_3376_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                empty_87_reg_5857 <= empty_87_fu_3394_p1;
                mul_i_i_reg_5865 <= mul_i_i_fu_3403_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state84)) then
                    fixed_buffer_V_addr_100_reg_6473(10 downto 6) <= zext_ln375_36_fu_3981_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_101_reg_6479(10 downto 6) <= zext_ln375_37_fu_3991_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_102_reg_6485(10 downto 6) <= zext_ln375_38_fu_4001_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_103_reg_6491(10 downto 6) <= zext_ln375_39_fu_4011_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_104_reg_6497(10 downto 6) <= zext_ln375_40_fu_4021_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_105_reg_6503(10 downto 6) <= zext_ln375_41_fu_4031_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_106_reg_6509(10 downto 6) <= zext_ln375_42_fu_4041_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_107_reg_6515(10 downto 6) <= zext_ln375_43_fu_4051_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_108_reg_6521(10 downto 6) <= zext_ln375_44_fu_4061_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_109_reg_6527(10 downto 6) <= zext_ln375_45_fu_4071_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_110_reg_6533(10 downto 6) <= zext_ln375_46_fu_4081_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_94_reg_6438(10 downto 6) <= zext_ln375_30_fu_3921_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_95_reg_6443(10 downto 6) <= zext_ln375_31_fu_3931_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_96_reg_6449(10 downto 6) <= zext_ln375_32_fu_3941_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_97_reg_6455(10 downto 6) <= zext_ln375_33_fu_3951_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_98_reg_6461(10 downto 6) <= zext_ln375_34_fu_3961_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_99_reg_6467(10 downto 6) <= zext_ln375_35_fu_3971_p1(11 - 1 downto 0)(10 downto 6);
                fixed_temp_V_13_reg_6539 <= fixed_buffer_V_q16;
                fixed_temp_V_14_reg_6544 <= fixed_buffer_V_q15;
                fixed_temp_V_15_reg_6549 <= fixed_buffer_V_q14;
                fixed_temp_V_16_reg_6554 <= fixed_buffer_V_q13;
                fixed_temp_V_17_reg_6559 <= fixed_buffer_V_q12;
                fixed_temp_V_18_reg_6564 <= fixed_buffer_V_q11;
                fixed_temp_V_19_reg_6569 <= fixed_buffer_V_q10;
                fixed_temp_V_20_reg_6574 <= fixed_buffer_V_q9;
                fixed_temp_V_21_reg_6579 <= fixed_buffer_V_q8;
                fixed_temp_V_22_reg_6584 <= fixed_buffer_V_q7;
                fixed_temp_V_23_reg_6589 <= fixed_buffer_V_q6;
                fixed_temp_V_24_reg_6594 <= fixed_buffer_V_q5;
                fixed_temp_V_25_reg_6599 <= fixed_buffer_V_q4;
                fixed_temp_V_26_reg_6604 <= fixed_buffer_V_q3;
                fixed_temp_V_27_reg_6609 <= fixed_buffer_V_q2;
                fixed_temp_V_28_reg_6614 <= fixed_buffer_V_q1;
                fixed_temp_V_29_reg_6619 <= fixed_buffer_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                    fixed_buffer_V_addr_10_reg_5387(10 downto 6) <= zext_ln243_10_fu_2705_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_11_reg_5392(10 downto 6) <= zext_ln243_11_fu_2716_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_12_reg_5397(10 downto 6) <= zext_ln243_12_fu_2727_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_13_reg_5402(10 downto 6) <= zext_ln243_13_fu_2738_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_14_reg_5407(10 downto 6) <= zext_ln243_14_fu_2749_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_15_reg_5412(10 downto 6) <= zext_ln243_15_fu_2760_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_16_reg_5417(10 downto 6) <= zext_ln243_16_fu_2771_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_17_reg_5422(10 downto 6) <= zext_ln243_17_fu_2782_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_18_reg_5427(10 downto 6) <= zext_ln243_18_fu_2793_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_19_reg_5432(10 downto 6) <= zext_ln243_19_fu_2804_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_1_reg_5342(10 downto 6) <= zext_ln243_1_fu_2606_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_20_reg_5437(10 downto 6) <= zext_ln243_20_fu_2815_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_21_reg_5442(10 downto 6) <= zext_ln243_21_fu_2826_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_22_reg_5447(10 downto 6) <= zext_ln243_22_fu_2837_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_23_reg_5452(10 downto 6) <= zext_ln243_23_fu_2848_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_24_reg_5457(10 downto 6) <= zext_ln243_24_fu_2859_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_25_reg_5462(10 downto 6) <= zext_ln243_25_fu_2870_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_26_reg_5467(10 downto 6) <= zext_ln243_26_fu_2881_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_27_reg_5472(10 downto 6) <= zext_ln243_27_fu_2892_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_28_reg_5477(10 downto 6) <= zext_ln243_28_fu_2903_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_29_reg_5482(10 downto 6) <= zext_ln243_29_fu_2914_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_2_reg_5347(10 downto 6) <= zext_ln243_2_fu_2617_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_30_reg_5487(10 downto 6) <= zext_ln243_30_fu_2925_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_31_reg_5492(10 downto 6) <= zext_ln243_31_fu_2936_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_32_reg_5497(10 downto 6) <= zext_ln243_32_fu_2947_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_33_reg_5502(10 downto 6) <= zext_ln243_33_fu_2958_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_34_reg_5507(10 downto 6) <= zext_ln243_34_fu_2969_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_35_reg_5512(10 downto 6) <= zext_ln243_35_fu_2980_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_36_reg_5517(10 downto 6) <= zext_ln243_36_fu_2991_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_37_reg_5522(10 downto 6) <= zext_ln243_37_fu_3002_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_38_reg_5527(10 downto 6) <= zext_ln243_38_fu_3013_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_39_reg_5532(10 downto 6) <= zext_ln243_39_fu_3024_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_3_reg_5352(10 downto 6) <= zext_ln243_3_fu_2628_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_40_reg_5537(10 downto 6) <= zext_ln243_40_fu_3035_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_41_reg_5542(10 downto 6) <= zext_ln243_41_fu_3046_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_42_reg_5547(10 downto 6) <= zext_ln243_42_fu_3057_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_43_reg_5552(10 downto 6) <= zext_ln243_43_fu_3068_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_44_reg_5557(10 downto 6) <= zext_ln243_44_fu_3079_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_45_reg_5562(10 downto 6) <= zext_ln243_45_fu_3090_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_46_reg_5567(10 downto 6) <= zext_ln243_46_fu_3101_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_47_reg_5572(10 downto 6) <= zext_ln243_47_fu_3112_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_48_reg_5577(10 downto 6) <= zext_ln243_48_fu_3123_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_49_reg_5582(10 downto 6) <= zext_ln243_49_fu_3134_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_4_reg_5357(10 downto 6) <= zext_ln243_4_fu_2639_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_50_reg_5587(10 downto 6) <= zext_ln243_50_fu_3145_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_51_reg_5592(10 downto 6) <= zext_ln243_51_fu_3156_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_52_reg_5597(10 downto 6) <= zext_ln243_52_fu_3167_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_53_reg_5602(10 downto 6) <= zext_ln243_53_fu_3178_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_54_reg_5607(10 downto 6) <= zext_ln243_54_fu_3189_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_55_reg_5612(10 downto 6) <= zext_ln243_55_fu_3200_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_56_reg_5617(10 downto 6) <= zext_ln243_56_fu_3211_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_57_reg_5622(10 downto 6) <= zext_ln243_57_fu_3222_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_58_reg_5627(10 downto 6) <= zext_ln243_58_fu_3233_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_59_reg_5632(10 downto 6) <= zext_ln243_59_fu_3244_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_5_reg_5362(10 downto 6) <= zext_ln243_5_fu_2650_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_60_reg_5637(10 downto 6) <= zext_ln243_60_fu_3255_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_61_reg_5642(10 downto 6) <= zext_ln243_61_fu_3266_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_62_reg_5647(10 downto 6) <= zext_ln243_62_fu_3277_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_63_reg_5652(10 downto 6) <= zext_ln243_63_fu_3288_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_6_reg_5367(10 downto 6) <= zext_ln243_6_fu_2661_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_7_reg_5372(10 downto 6) <= zext_ln243_7_fu_2672_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_8_reg_5377(10 downto 6) <= zext_ln243_8_fu_2683_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_9_reg_5382(10 downto 6) <= zext_ln243_9_fu_2694_p1(11 - 1 downto 0)(10 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state85)) then
                    fixed_buffer_V_addr_111_reg_6624(10 downto 6) <= zext_ln375_47_fu_4091_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_112_reg_6629(10 downto 6) <= zext_ln375_48_fu_4101_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_113_reg_6635(10 downto 6) <= zext_ln375_49_fu_4111_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_114_reg_6641(10 downto 6) <= zext_ln375_50_fu_4121_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_115_reg_6647(10 downto 6) <= zext_ln375_51_fu_4131_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_116_reg_6653(10 downto 6) <= zext_ln375_52_fu_4141_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_117_reg_6659(10 downto 6) <= zext_ln375_53_fu_4151_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_118_reg_6665(10 downto 6) <= zext_ln375_54_fu_4161_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_119_reg_6671(10 downto 6) <= zext_ln375_55_fu_4171_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_120_reg_6677(10 downto 6) <= zext_ln375_56_fu_4181_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_121_reg_6683(10 downto 6) <= zext_ln375_57_fu_4191_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_122_reg_6689(10 downto 6) <= zext_ln375_58_fu_4201_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_123_reg_6695(10 downto 6) <= zext_ln375_59_fu_4211_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_124_reg_6701(10 downto 6) <= zext_ln375_60_fu_4221_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_125_reg_6707(10 downto 6) <= zext_ln375_61_fu_4231_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_126_reg_6713(10 downto 6) <= zext_ln375_62_fu_4241_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_127_reg_6719(10 downto 6) <= zext_ln375_63_fu_4251_p1(11 - 1 downto 0)(10 downto 6);
                fixed_temp_V_30_reg_6725 <= fixed_buffer_V_q0;
                fixed_temp_V_31_reg_6730 <= fixed_buffer_V_q1;
                fixed_temp_V_32_reg_6735 <= fixed_buffer_V_q2;
                fixed_temp_V_33_reg_6740 <= fixed_buffer_V_q3;
                fixed_temp_V_34_reg_6745 <= fixed_buffer_V_q4;
                fixed_temp_V_35_reg_6750 <= fixed_buffer_V_q5;
                fixed_temp_V_36_reg_6755 <= fixed_buffer_V_q6;
                fixed_temp_V_37_reg_6760 <= fixed_buffer_V_q7;
                fixed_temp_V_38_reg_6765 <= fixed_buffer_V_q9;
                fixed_temp_V_39_reg_6770 <= fixed_buffer_V_q10;
                fixed_temp_V_40_reg_6775 <= fixed_buffer_V_q11;
                fixed_temp_V_41_reg_6780 <= fixed_buffer_V_q12;
                fixed_temp_V_42_reg_6785 <= fixed_buffer_V_q8;
                fixed_temp_V_43_reg_6790 <= fixed_buffer_V_q13;
                fixed_temp_V_44_reg_6795 <= fixed_buffer_V_q14;
                fixed_temp_V_45_reg_6800 <= fixed_buffer_V_q15;
                fixed_temp_V_46_reg_6805 <= fixed_buffer_V_q16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_6_fu_3552_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then
                    fixed_buffer_V_addr_64_reg_6170(10 downto 6) <= zext_ln375_fu_3571_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_65_reg_6176(10 downto 6) <= zext_ln375_1_fu_3582_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_66_reg_6182(10 downto 6) <= zext_ln375_2_fu_3593_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_67_reg_6188(10 downto 6) <= zext_ln375_3_fu_3604_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_68_reg_6194(10 downto 6) <= zext_ln375_4_fu_3615_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_69_reg_6200(10 downto 6) <= zext_ln375_5_fu_3626_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_70_reg_6206(10 downto 6) <= zext_ln375_6_fu_3637_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_71_reg_6212(10 downto 6) <= zext_ln375_7_fu_3648_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_72_reg_6218(10 downto 6) <= zext_ln375_8_fu_3659_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_73_reg_6224(10 downto 6) <= zext_ln375_9_fu_3670_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_74_reg_6230(10 downto 6) <= zext_ln375_10_fu_3681_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_75_reg_6236(10 downto 6) <= zext_ln375_11_fu_3692_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_76_reg_6242(10 downto 6) <= zext_ln375_12_fu_3703_p1(11 - 1 downto 0)(10 downto 6);
                    tmp_121_reg_6115(10 downto 6) <= tmp_121_fu_3563_p3(10 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state83)) then
                    fixed_buffer_V_addr_77_reg_6272(10 downto 6) <= zext_ln375_13_fu_3751_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_78_reg_6278(10 downto 6) <= zext_ln375_14_fu_3761_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_79_reg_6284(10 downto 6) <= zext_ln375_15_fu_3771_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_80_reg_6290(10 downto 6) <= zext_ln375_16_fu_3781_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_81_reg_6296(10 downto 6) <= zext_ln375_17_fu_3791_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_82_reg_6302(10 downto 6) <= zext_ln375_18_fu_3801_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_83_reg_6308(10 downto 6) <= zext_ln375_19_fu_3811_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_84_reg_6314(10 downto 6) <= zext_ln375_20_fu_3821_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_85_reg_6320(10 downto 6) <= zext_ln375_21_fu_3831_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_86_reg_6326(10 downto 6) <= zext_ln375_22_fu_3841_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_87_reg_6332(10 downto 6) <= zext_ln375_23_fu_3851_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_88_reg_6338(10 downto 6) <= zext_ln375_24_fu_3861_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_89_reg_6344(10 downto 6) <= zext_ln375_25_fu_3871_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_90_reg_6350(10 downto 6) <= zext_ln375_26_fu_3881_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_91_reg_6356(10 downto 6) <= zext_ln375_27_fu_3891_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_92_reg_6362(10 downto 6) <= zext_ln375_28_fu_3901_p1(11 - 1 downto 0)(10 downto 6);
                    fixed_buffer_V_addr_93_reg_6368(10 downto 6) <= zext_ln375_29_fu_3911_p1(11 - 1 downto 0)(10 downto 6);
                fixed_temp_V_0_reg_6373 <= fixed_buffer_V_q12;
                fixed_temp_V_10_reg_6423 <= fixed_buffer_V_q2;
                fixed_temp_V_11_reg_6428 <= fixed_buffer_V_q1;
                fixed_temp_V_12_reg_6433 <= fixed_buffer_V_q0;
                fixed_temp_V_1_reg_6378 <= fixed_buffer_V_q11;
                fixed_temp_V_2_reg_6383 <= fixed_buffer_V_q10;
                fixed_temp_V_3_reg_6388 <= fixed_buffer_V_q9;
                fixed_temp_V_4_reg_6393 <= fixed_buffer_V_q8;
                fixed_temp_V_5_reg_6398 <= fixed_buffer_V_q7;
                fixed_temp_V_6_reg_6403 <= fixed_buffer_V_q6;
                fixed_temp_V_7_reg_6408 <= fixed_buffer_V_q5;
                fixed_temp_V_8_reg_6413 <= fixed_buffer_V_q4;
                fixed_temp_V_9_reg_6418 <= fixed_buffer_V_q3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then
                fixed_temp_V_47_reg_6810 <= fixed_buffer_V_q0;
                fixed_temp_V_48_reg_6815 <= fixed_buffer_V_q1;
                fixed_temp_V_49_reg_6820 <= fixed_buffer_V_q2;
                fixed_temp_V_50_reg_6825 <= fixed_buffer_V_q3;
                fixed_temp_V_51_reg_6830 <= fixed_buffer_V_q4;
                fixed_temp_V_52_reg_6835 <= fixed_buffer_V_q5;
                fixed_temp_V_53_reg_6840 <= fixed_buffer_V_q6;
                fixed_temp_V_54_reg_6845 <= fixed_buffer_V_q7;
                fixed_temp_V_55_reg_6850 <= fixed_buffer_V_q9;
                fixed_temp_V_56_reg_6855 <= fixed_buffer_V_q10;
                fixed_temp_V_57_reg_6860 <= fixed_buffer_V_q11;
                fixed_temp_V_58_reg_6865 <= fixed_buffer_V_q12;
                fixed_temp_V_59_reg_6870 <= fixed_buffer_V_q8;
                fixed_temp_V_60_reg_6875 <= fixed_buffer_V_q13;
                fixed_temp_V_61_reg_6880 <= fixed_buffer_V_q14;
                fixed_temp_V_62_reg_6885 <= fixed_buffer_V_q15;
                fixed_temp_V_63_reg_6890 <= fixed_buffer_V_q16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                icmp_ln1019_10_reg_5327 <= icmp_ln1019_10_fu_2541_p2;
                icmp_ln1019_11_reg_5332 <= icmp_ln1019_11_fu_2547_p2;
                icmp_ln1019_12_reg_5337 <= icmp_ln1019_12_fu_2563_p2;
                icmp_ln1019_2_reg_5287 <= icmp_ln1019_2_fu_2413_p2;
                icmp_ln1019_3_reg_5292 <= icmp_ln1019_3_fu_2419_p2;
                icmp_ln1019_4_reg_5297 <= icmp_ln1019_4_fu_2439_p2;
                icmp_ln1019_5_reg_5302 <= icmp_ln1019_5_fu_2461_p2;
                icmp_ln1019_6_reg_5307 <= icmp_ln1019_6_fu_2477_p2;
                icmp_ln1019_7_reg_5312 <= icmp_ln1019_7_fu_2493_p2;
                icmp_ln1019_8_reg_5317 <= icmp_ln1019_8_fu_2509_p2;
                icmp_ln1019_9_reg_5322 <= icmp_ln1019_9_fu_2525_p2;
                images_per_phase_reg_5269 <= images_per_phase_fu_2304_p2;
                log_width_V_reg_5232 <= log_width_V_fu_2250_p2;
                ret_V_30_reg_5221 <= ret_V_30_fu_2242_p1;
                tmp_reg_5282 <= lshr_ln948_fu_2348_p2(1 downto 1);
                trunc_ln_reg_5248 <= n_inputs(15 downto 1);
                words_per_image_V_reg_5237 <= words_per_image_V_fu_2274_p1;
                    zext_ln186_reg_5226(1 downto 0) <= zext_ln186_fu_2246_p1(1 downto 0);
                    zext_ln198_reg_5253(2 downto 0) <= zext_ln198_fu_2288_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln266_fu_3365_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                icmp_ln1019_13_reg_5843 <= icmp_ln1019_13_fu_3376_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state77)) then
                icmp_ln1023_reg_5978 <= icmp_ln1023_fu_3472_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_6_fu_3552_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state82))) then
                lnot_i_i_reg_6257 <= lnot_i_i_fu_3725_p2;
                tmp_342_reg_6262 <= o_index(2 downto 2);
                trunc_ln3_reg_6267 <= o_index(14 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state72)) then
                mul_ln1789_reg_5830 <= grp_fu_4778_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_7_fu_3492_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    tmp_122_reg_6092(10 downto 6) <= tmp_122_fu_3514_p3(10 downto 6);
                wrd_V_2_reg_6097 <= wrd_V_2_fu_3535_p3;
                wrd_phase_V_2_reg_6102 <= wrd_phase_V_2_fu_3542_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state82)) then
                w_V_2_reg_6107 <= w_V_fu_728;
            end if;
        end if;
    end process;
    zext_ln186_reg_5226(2) <= '0';
    zext_ln198_reg_5253(6 downto 3) <= "0000";
    fixed_buffer_V_addr_1_reg_5342(5 downto 0) <= "000001";
    fixed_buffer_V_addr_2_reg_5347(5 downto 0) <= "000010";
    fixed_buffer_V_addr_3_reg_5352(5 downto 0) <= "000011";
    fixed_buffer_V_addr_4_reg_5357(5 downto 0) <= "000100";
    fixed_buffer_V_addr_5_reg_5362(5 downto 0) <= "000101";
    fixed_buffer_V_addr_6_reg_5367(5 downto 0) <= "000110";
    fixed_buffer_V_addr_7_reg_5372(5 downto 0) <= "000111";
    fixed_buffer_V_addr_8_reg_5377(5 downto 0) <= "001000";
    fixed_buffer_V_addr_9_reg_5382(5 downto 0) <= "001001";
    fixed_buffer_V_addr_10_reg_5387(5 downto 0) <= "001010";
    fixed_buffer_V_addr_11_reg_5392(5 downto 0) <= "001011";
    fixed_buffer_V_addr_12_reg_5397(5 downto 0) <= "001100";
    fixed_buffer_V_addr_13_reg_5402(5 downto 0) <= "001101";
    fixed_buffer_V_addr_14_reg_5407(5 downto 0) <= "001110";
    fixed_buffer_V_addr_15_reg_5412(5 downto 0) <= "001111";
    fixed_buffer_V_addr_16_reg_5417(5 downto 0) <= "010000";
    fixed_buffer_V_addr_17_reg_5422(5 downto 0) <= "010001";
    fixed_buffer_V_addr_18_reg_5427(5 downto 0) <= "010010";
    fixed_buffer_V_addr_19_reg_5432(5 downto 0) <= "010011";
    fixed_buffer_V_addr_20_reg_5437(5 downto 0) <= "010100";
    fixed_buffer_V_addr_21_reg_5442(5 downto 0) <= "010101";
    fixed_buffer_V_addr_22_reg_5447(5 downto 0) <= "010110";
    fixed_buffer_V_addr_23_reg_5452(5 downto 0) <= "010111";
    fixed_buffer_V_addr_24_reg_5457(5 downto 0) <= "011000";
    fixed_buffer_V_addr_25_reg_5462(5 downto 0) <= "011001";
    fixed_buffer_V_addr_26_reg_5467(5 downto 0) <= "011010";
    fixed_buffer_V_addr_27_reg_5472(5 downto 0) <= "011011";
    fixed_buffer_V_addr_28_reg_5477(5 downto 0) <= "011100";
    fixed_buffer_V_addr_29_reg_5482(5 downto 0) <= "011101";
    fixed_buffer_V_addr_30_reg_5487(5 downto 0) <= "011110";
    fixed_buffer_V_addr_31_reg_5492(5 downto 0) <= "011111";
    fixed_buffer_V_addr_32_reg_5497(5 downto 0) <= "100000";
    fixed_buffer_V_addr_33_reg_5502(5 downto 0) <= "100001";
    fixed_buffer_V_addr_34_reg_5507(5 downto 0) <= "100010";
    fixed_buffer_V_addr_35_reg_5512(5 downto 0) <= "100011";
    fixed_buffer_V_addr_36_reg_5517(5 downto 0) <= "100100";
    fixed_buffer_V_addr_37_reg_5522(5 downto 0) <= "100101";
    fixed_buffer_V_addr_38_reg_5527(5 downto 0) <= "100110";
    fixed_buffer_V_addr_39_reg_5532(5 downto 0) <= "100111";
    fixed_buffer_V_addr_40_reg_5537(5 downto 0) <= "101000";
    fixed_buffer_V_addr_41_reg_5542(5 downto 0) <= "101001";
    fixed_buffer_V_addr_42_reg_5547(5 downto 0) <= "101010";
    fixed_buffer_V_addr_43_reg_5552(5 downto 0) <= "101011";
    fixed_buffer_V_addr_44_reg_5557(5 downto 0) <= "101100";
    fixed_buffer_V_addr_45_reg_5562(5 downto 0) <= "101101";
    fixed_buffer_V_addr_46_reg_5567(5 downto 0) <= "101110";
    fixed_buffer_V_addr_47_reg_5572(5 downto 0) <= "101111";
    fixed_buffer_V_addr_48_reg_5577(5 downto 0) <= "110000";
    fixed_buffer_V_addr_49_reg_5582(5 downto 0) <= "110001";
    fixed_buffer_V_addr_50_reg_5587(5 downto 0) <= "110010";
    fixed_buffer_V_addr_51_reg_5592(5 downto 0) <= "110011";
    fixed_buffer_V_addr_52_reg_5597(5 downto 0) <= "110100";
    fixed_buffer_V_addr_53_reg_5602(5 downto 0) <= "110101";
    fixed_buffer_V_addr_54_reg_5607(5 downto 0) <= "110110";
    fixed_buffer_V_addr_55_reg_5612(5 downto 0) <= "110111";
    fixed_buffer_V_addr_56_reg_5617(5 downto 0) <= "111000";
    fixed_buffer_V_addr_57_reg_5622(5 downto 0) <= "111001";
    fixed_buffer_V_addr_58_reg_5627(5 downto 0) <= "111010";
    fixed_buffer_V_addr_59_reg_5632(5 downto 0) <= "111011";
    fixed_buffer_V_addr_60_reg_5637(5 downto 0) <= "111100";
    fixed_buffer_V_addr_61_reg_5642(5 downto 0) <= "111101";
    fixed_buffer_V_addr_62_reg_5647(5 downto 0) <= "111110";
    fixed_buffer_V_addr_63_reg_5652(5 downto 0) <= "111111";
    words_per_image_V_cast_reg_5787(7 downto 5) <= "000";
    tmp_120_reg_5792(0) <= '0';
    zext_ln1789_reg_5797(11 downto 5) <= "0000000";
    shr27_cast_reg_5802(9 downto 6) <= "0000";
    tmp_122_reg_6092(5 downto 0) <= "000000";
    tmp_121_reg_6115(5 downto 0) <= "000000";
    fixed_buffer_V_addr_64_reg_6170(5 downto 0) <= "000000";
    fixed_buffer_V_addr_65_reg_6176(5 downto 0) <= "000001";
    fixed_buffer_V_addr_66_reg_6182(5 downto 0) <= "000010";
    fixed_buffer_V_addr_67_reg_6188(5 downto 0) <= "000011";
    fixed_buffer_V_addr_68_reg_6194(5 downto 0) <= "000100";
    fixed_buffer_V_addr_69_reg_6200(5 downto 0) <= "000101";
    fixed_buffer_V_addr_70_reg_6206(5 downto 0) <= "000110";
    fixed_buffer_V_addr_71_reg_6212(5 downto 0) <= "000111";
    fixed_buffer_V_addr_72_reg_6218(5 downto 0) <= "001000";
    fixed_buffer_V_addr_73_reg_6224(5 downto 0) <= "001001";
    fixed_buffer_V_addr_74_reg_6230(5 downto 0) <= "001010";
    fixed_buffer_V_addr_75_reg_6236(5 downto 0) <= "001011";
    fixed_buffer_V_addr_76_reg_6242(5 downto 0) <= "001100";
    fixed_buffer_V_addr_77_reg_6272(5 downto 0) <= "001101";
    fixed_buffer_V_addr_78_reg_6278(5 downto 0) <= "001110";
    fixed_buffer_V_addr_79_reg_6284(5 downto 0) <= "001111";
    fixed_buffer_V_addr_80_reg_6290(5 downto 0) <= "010000";
    fixed_buffer_V_addr_81_reg_6296(5 downto 0) <= "010001";
    fixed_buffer_V_addr_82_reg_6302(5 downto 0) <= "010010";
    fixed_buffer_V_addr_83_reg_6308(5 downto 0) <= "010011";
    fixed_buffer_V_addr_84_reg_6314(5 downto 0) <= "010100";
    fixed_buffer_V_addr_85_reg_6320(5 downto 0) <= "010101";
    fixed_buffer_V_addr_86_reg_6326(5 downto 0) <= "010110";
    fixed_buffer_V_addr_87_reg_6332(5 downto 0) <= "010111";
    fixed_buffer_V_addr_88_reg_6338(5 downto 0) <= "011000";
    fixed_buffer_V_addr_89_reg_6344(5 downto 0) <= "011001";
    fixed_buffer_V_addr_90_reg_6350(5 downto 0) <= "011010";
    fixed_buffer_V_addr_91_reg_6356(5 downto 0) <= "011011";
    fixed_buffer_V_addr_92_reg_6362(5 downto 0) <= "011100";
    fixed_buffer_V_addr_93_reg_6368(5 downto 0) <= "011101";
    fixed_buffer_V_addr_94_reg_6438(5 downto 0) <= "011110";
    fixed_buffer_V_addr_95_reg_6443(5 downto 0) <= "011111";
    fixed_buffer_V_addr_96_reg_6449(5 downto 0) <= "100000";
    fixed_buffer_V_addr_97_reg_6455(5 downto 0) <= "100001";
    fixed_buffer_V_addr_98_reg_6461(5 downto 0) <= "100010";
    fixed_buffer_V_addr_99_reg_6467(5 downto 0) <= "100011";
    fixed_buffer_V_addr_100_reg_6473(5 downto 0) <= "100100";
    fixed_buffer_V_addr_101_reg_6479(5 downto 0) <= "100101";
    fixed_buffer_V_addr_102_reg_6485(5 downto 0) <= "100110";
    fixed_buffer_V_addr_103_reg_6491(5 downto 0) <= "100111";
    fixed_buffer_V_addr_104_reg_6497(5 downto 0) <= "101000";
    fixed_buffer_V_addr_105_reg_6503(5 downto 0) <= "101001";
    fixed_buffer_V_addr_106_reg_6509(5 downto 0) <= "101010";
    fixed_buffer_V_addr_107_reg_6515(5 downto 0) <= "101011";
    fixed_buffer_V_addr_108_reg_6521(5 downto 0) <= "101100";
    fixed_buffer_V_addr_109_reg_6527(5 downto 0) <= "101101";
    fixed_buffer_V_addr_110_reg_6533(5 downto 0) <= "101110";
    fixed_buffer_V_addr_111_reg_6624(5 downto 0) <= "101111";
    fixed_buffer_V_addr_112_reg_6629(5 downto 0) <= "110000";
    fixed_buffer_V_addr_113_reg_6635(5 downto 0) <= "110001";
    fixed_buffer_V_addr_114_reg_6641(5 downto 0) <= "110010";
    fixed_buffer_V_addr_115_reg_6647(5 downto 0) <= "110011";
    fixed_buffer_V_addr_116_reg_6653(5 downto 0) <= "110100";
    fixed_buffer_V_addr_117_reg_6659(5 downto 0) <= "110101";
    fixed_buffer_V_addr_118_reg_6665(5 downto 0) <= "110110";
    fixed_buffer_V_addr_119_reg_6671(5 downto 0) <= "110111";
    fixed_buffer_V_addr_120_reg_6677(5 downto 0) <= "111000";
    fixed_buffer_V_addr_121_reg_6683(5 downto 0) <= "111001";
    fixed_buffer_V_addr_122_reg_6689(5 downto 0) <= "111010";
    fixed_buffer_V_addr_123_reg_6695(5 downto 0) <= "111011";
    fixed_buffer_V_addr_124_reg_6701(5 downto 0) <= "111100";
    fixed_buffer_V_addr_125_reg_6707(5 downto 0) <= "111101";
    fixed_buffer_V_addr_126_reg_6713(5 downto 0) <= "111110";
    fixed_buffer_V_addr_127_reg_6719(5 downto 0) <= "111111";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln1027_fu_3293_p2, ap_CS_fsm_state69, icmp_ln1027_5_fu_3351_p2, ap_CS_fsm_state73, icmp_ln1019_13_fu_3376_p2, icmp_ln266_fu_3365_p2, ap_CS_fsm_state77, ap_CS_fsm_state79, icmp_ln1027_7_fu_3492_p2, ap_CS_fsm_state82, icmp_ln1027_6_fu_3552_p2, grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_done, grp_process_word_fu_1954_ap_done, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_done, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done, ap_CS_fsm_state81, ap_block_state81_on_subcall_done, ap_CS_fsm_state80, ap_CS_fsm_state78, ap_block_state78_on_subcall_done, ap_CS_fsm_state74, ap_block_state77_on_subcall_done, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln1027_fu_3293_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state69;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state69 => 
                if (((icmp_ln1027_5_fu_3351_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state69))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state70;
                end if;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                if (((icmp_ln266_fu_3365_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                    ap_NS_fsm <= ap_ST_fsm_state69;
                elsif (((icmp_ln266_fu_3365_p2 = ap_const_lv1_0) and (icmp_ln1019_13_fu_3376_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state73))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state74 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state74) and (grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state77) and (ap_const_boolean_0 = ap_block_state77_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state78;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state78 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state78) and (ap_const_boolean_0 = ap_block_state78_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state78;
                end if;
            when ap_ST_fsm_state79 => 
                if (((icmp_ln1027_7_fu_3492_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state81;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state80 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state80) and (grp_process_word_fu_1954_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state79;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state81 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state81) and (ap_const_boolean_0 = ap_block_state81_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state81;
                end if;
            when ap_ST_fsm_state82 => 
                if (((icmp_ln1027_6_fu_3552_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state82))) then
                    ap_NS_fsm <= ap_ST_fsm_state153;
                else
                    ap_NS_fsm <= ap_ST_fsm_state83;
                end if;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state88) and (grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state89;
                else
                    ap_NS_fsm <= ap_ST_fsm_state88;
                end if;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                ap_NS_fsm <= ap_ST_fsm_state100;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                ap_NS_fsm <= ap_ST_fsm_state102;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                ap_NS_fsm <= ap_ST_fsm_state104;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                ap_NS_fsm <= ap_ST_fsm_state106;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                ap_NS_fsm <= ap_ST_fsm_state108;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                ap_NS_fsm <= ap_ST_fsm_state110;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_state111;
            when ap_ST_fsm_state111 => 
                ap_NS_fsm <= ap_ST_fsm_state112;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when ap_ST_fsm_state114 => 
                ap_NS_fsm <= ap_ST_fsm_state115;
            when ap_ST_fsm_state115 => 
                ap_NS_fsm <= ap_ST_fsm_state116;
            when ap_ST_fsm_state116 => 
                ap_NS_fsm <= ap_ST_fsm_state117;
            when ap_ST_fsm_state117 => 
                ap_NS_fsm <= ap_ST_fsm_state118;
            when ap_ST_fsm_state118 => 
                ap_NS_fsm <= ap_ST_fsm_state119;
            when ap_ST_fsm_state119 => 
                ap_NS_fsm <= ap_ST_fsm_state120;
            when ap_ST_fsm_state120 => 
                ap_NS_fsm <= ap_ST_fsm_state121;
            when ap_ST_fsm_state121 => 
                ap_NS_fsm <= ap_ST_fsm_state122;
            when ap_ST_fsm_state122 => 
                ap_NS_fsm <= ap_ST_fsm_state123;
            when ap_ST_fsm_state123 => 
                ap_NS_fsm <= ap_ST_fsm_state124;
            when ap_ST_fsm_state124 => 
                ap_NS_fsm <= ap_ST_fsm_state125;
            when ap_ST_fsm_state125 => 
                ap_NS_fsm <= ap_ST_fsm_state126;
            when ap_ST_fsm_state126 => 
                ap_NS_fsm <= ap_ST_fsm_state127;
            when ap_ST_fsm_state127 => 
                ap_NS_fsm <= ap_ST_fsm_state128;
            when ap_ST_fsm_state128 => 
                ap_NS_fsm <= ap_ST_fsm_state129;
            when ap_ST_fsm_state129 => 
                ap_NS_fsm <= ap_ST_fsm_state130;
            when ap_ST_fsm_state130 => 
                ap_NS_fsm <= ap_ST_fsm_state131;
            when ap_ST_fsm_state131 => 
                ap_NS_fsm <= ap_ST_fsm_state132;
            when ap_ST_fsm_state132 => 
                ap_NS_fsm <= ap_ST_fsm_state133;
            when ap_ST_fsm_state133 => 
                ap_NS_fsm <= ap_ST_fsm_state134;
            when ap_ST_fsm_state134 => 
                ap_NS_fsm <= ap_ST_fsm_state135;
            when ap_ST_fsm_state135 => 
                ap_NS_fsm <= ap_ST_fsm_state136;
            when ap_ST_fsm_state136 => 
                ap_NS_fsm <= ap_ST_fsm_state137;
            when ap_ST_fsm_state137 => 
                ap_NS_fsm <= ap_ST_fsm_state138;
            when ap_ST_fsm_state138 => 
                ap_NS_fsm <= ap_ST_fsm_state139;
            when ap_ST_fsm_state139 => 
                ap_NS_fsm <= ap_ST_fsm_state140;
            when ap_ST_fsm_state140 => 
                ap_NS_fsm <= ap_ST_fsm_state141;
            when ap_ST_fsm_state141 => 
                ap_NS_fsm <= ap_ST_fsm_state142;
            when ap_ST_fsm_state142 => 
                ap_NS_fsm <= ap_ST_fsm_state143;
            when ap_ST_fsm_state143 => 
                ap_NS_fsm <= ap_ST_fsm_state144;
            when ap_ST_fsm_state144 => 
                ap_NS_fsm <= ap_ST_fsm_state145;
            when ap_ST_fsm_state145 => 
                ap_NS_fsm <= ap_ST_fsm_state146;
            when ap_ST_fsm_state146 => 
                ap_NS_fsm <= ap_ST_fsm_state147;
            when ap_ST_fsm_state147 => 
                ap_NS_fsm <= ap_ST_fsm_state148;
            when ap_ST_fsm_state148 => 
                ap_NS_fsm <= ap_ST_fsm_state149;
            when ap_ST_fsm_state149 => 
                ap_NS_fsm <= ap_ST_fsm_state150;
            when ap_ST_fsm_state150 => 
                ap_NS_fsm <= ap_ST_fsm_state151;
            when ap_ST_fsm_state151 => 
                ap_NS_fsm <= ap_ST_fsm_state152;
            when ap_ST_fsm_state152 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state153 => 
                ap_NS_fsm <= ap_ST_fsm_state154;
            when ap_ST_fsm_state154 => 
                ap_NS_fsm <= ap_ST_fsm_state155;
            when ap_ST_fsm_state155 => 
                ap_NS_fsm <= ap_ST_fsm_state156;
            when ap_ST_fsm_state156 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state156) and (grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state156;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_i1340_fu_3481_p2 <= std_logic_vector(unsigned(mul_ln1789_reg_5830) + unsigned(wrd_phase_V_cast_fu_3477_p1));
    add_ln252_fu_3333_p2 <= std_logic_vector(unsigned(empty_86_fu_3330_p1) + unsigned(ap_const_lv7_20));
    add_ln393_fu_4512_p2 <= std_logic_vector(unsigned(zext_ln186_reg_5226) + unsigned(ap_const_lv3_2));
    add_ln840_35_fu_3557_p2 <= std_logic_vector(unsigned(w_V_fu_728) + unsigned(ap_const_lv5_1));
    add_ln840_37_fu_3445_p2 <= std_logic_vector(unsigned(wt_addr_V) + unsigned(ap_const_lv16_1));
    add_ln840_38_fu_3440_p2 <= std_logic_vector(unsigned(wt_offset_V) + unsigned(ap_const_lv3_1));
    add_ln840_39_fu_3498_p2 <= std_logic_vector(unsigned(m_V_reg_1880) + unsigned(ap_const_lv2_1));
    add_ln840_fu_3299_p2 <= std_logic_vector(unsigned(i_V_fu_640) + unsigned(ap_const_lv6_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state100 <= ap_CS_fsm(99);
    ap_CS_fsm_state101 <= ap_CS_fsm(100);
    ap_CS_fsm_state102 <= ap_CS_fsm(101);
    ap_CS_fsm_state103 <= ap_CS_fsm(102);
    ap_CS_fsm_state104 <= ap_CS_fsm(103);
    ap_CS_fsm_state105 <= ap_CS_fsm(104);
    ap_CS_fsm_state106 <= ap_CS_fsm(105);
    ap_CS_fsm_state107 <= ap_CS_fsm(106);
    ap_CS_fsm_state108 <= ap_CS_fsm(107);
    ap_CS_fsm_state109 <= ap_CS_fsm(108);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state110 <= ap_CS_fsm(109);
    ap_CS_fsm_state111 <= ap_CS_fsm(110);
    ap_CS_fsm_state112 <= ap_CS_fsm(111);
    ap_CS_fsm_state113 <= ap_CS_fsm(112);
    ap_CS_fsm_state114 <= ap_CS_fsm(113);
    ap_CS_fsm_state115 <= ap_CS_fsm(114);
    ap_CS_fsm_state116 <= ap_CS_fsm(115);
    ap_CS_fsm_state117 <= ap_CS_fsm(116);
    ap_CS_fsm_state118 <= ap_CS_fsm(117);
    ap_CS_fsm_state119 <= ap_CS_fsm(118);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state120 <= ap_CS_fsm(119);
    ap_CS_fsm_state121 <= ap_CS_fsm(120);
    ap_CS_fsm_state122 <= ap_CS_fsm(121);
    ap_CS_fsm_state123 <= ap_CS_fsm(122);
    ap_CS_fsm_state124 <= ap_CS_fsm(123);
    ap_CS_fsm_state125 <= ap_CS_fsm(124);
    ap_CS_fsm_state126 <= ap_CS_fsm(125);
    ap_CS_fsm_state127 <= ap_CS_fsm(126);
    ap_CS_fsm_state128 <= ap_CS_fsm(127);
    ap_CS_fsm_state129 <= ap_CS_fsm(128);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state130 <= ap_CS_fsm(129);
    ap_CS_fsm_state131 <= ap_CS_fsm(130);
    ap_CS_fsm_state132 <= ap_CS_fsm(131);
    ap_CS_fsm_state133 <= ap_CS_fsm(132);
    ap_CS_fsm_state134 <= ap_CS_fsm(133);
    ap_CS_fsm_state135 <= ap_CS_fsm(134);
    ap_CS_fsm_state136 <= ap_CS_fsm(135);
    ap_CS_fsm_state137 <= ap_CS_fsm(136);
    ap_CS_fsm_state138 <= ap_CS_fsm(137);
    ap_CS_fsm_state139 <= ap_CS_fsm(138);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state140 <= ap_CS_fsm(139);
    ap_CS_fsm_state141 <= ap_CS_fsm(140);
    ap_CS_fsm_state142 <= ap_CS_fsm(141);
    ap_CS_fsm_state143 <= ap_CS_fsm(142);
    ap_CS_fsm_state144 <= ap_CS_fsm(143);
    ap_CS_fsm_state145 <= ap_CS_fsm(144);
    ap_CS_fsm_state146 <= ap_CS_fsm(145);
    ap_CS_fsm_state147 <= ap_CS_fsm(146);
    ap_CS_fsm_state148 <= ap_CS_fsm(147);
    ap_CS_fsm_state149 <= ap_CS_fsm(148);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state150 <= ap_CS_fsm(149);
    ap_CS_fsm_state151 <= ap_CS_fsm(150);
    ap_CS_fsm_state152 <= ap_CS_fsm(151);
    ap_CS_fsm_state155 <= ap_CS_fsm(154);
    ap_CS_fsm_state156 <= ap_CS_fsm(155);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_CS_fsm_state91 <= ap_CS_fsm(90);
    ap_CS_fsm_state92 <= ap_CS_fsm(91);
    ap_CS_fsm_state93 <= ap_CS_fsm(92);
    ap_CS_fsm_state94 <= ap_CS_fsm(93);
    ap_CS_fsm_state95 <= ap_CS_fsm(94);
    ap_CS_fsm_state96 <= ap_CS_fsm(95);
    ap_CS_fsm_state97 <= ap_CS_fsm(96);
    ap_CS_fsm_state98 <= ap_CS_fsm(97);
    ap_CS_fsm_state99 <= ap_CS_fsm(98);
    ap_ST_fsm_state100_blk <= ap_const_logic_0;
    ap_ST_fsm_state101_blk <= ap_const_logic_0;
    ap_ST_fsm_state102_blk <= ap_const_logic_0;
    ap_ST_fsm_state103_blk <= ap_const_logic_0;
    ap_ST_fsm_state104_blk <= ap_const_logic_0;
    ap_ST_fsm_state105_blk <= ap_const_logic_0;
    ap_ST_fsm_state106_blk <= ap_const_logic_0;
    ap_ST_fsm_state107_blk <= ap_const_logic_0;
    ap_ST_fsm_state108_blk <= ap_const_logic_0;
    ap_ST_fsm_state109_blk <= ap_const_logic_0;
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state110_blk <= ap_const_logic_0;
    ap_ST_fsm_state111_blk <= ap_const_logic_0;
    ap_ST_fsm_state112_blk <= ap_const_logic_0;
    ap_ST_fsm_state113_blk <= ap_const_logic_0;
    ap_ST_fsm_state114_blk <= ap_const_logic_0;
    ap_ST_fsm_state115_blk <= ap_const_logic_0;
    ap_ST_fsm_state116_blk <= ap_const_logic_0;
    ap_ST_fsm_state117_blk <= ap_const_logic_0;
    ap_ST_fsm_state118_blk <= ap_const_logic_0;
    ap_ST_fsm_state119_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state120_blk <= ap_const_logic_0;
    ap_ST_fsm_state121_blk <= ap_const_logic_0;
    ap_ST_fsm_state122_blk <= ap_const_logic_0;
    ap_ST_fsm_state123_blk <= ap_const_logic_0;
    ap_ST_fsm_state124_blk <= ap_const_logic_0;
    ap_ST_fsm_state125_blk <= ap_const_logic_0;
    ap_ST_fsm_state126_blk <= ap_const_logic_0;
    ap_ST_fsm_state127_blk <= ap_const_logic_0;
    ap_ST_fsm_state128_blk <= ap_const_logic_0;
    ap_ST_fsm_state129_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state130_blk <= ap_const_logic_0;
    ap_ST_fsm_state131_blk <= ap_const_logic_0;
    ap_ST_fsm_state132_blk <= ap_const_logic_0;
    ap_ST_fsm_state133_blk <= ap_const_logic_0;
    ap_ST_fsm_state134_blk <= ap_const_logic_0;
    ap_ST_fsm_state135_blk <= ap_const_logic_0;
    ap_ST_fsm_state136_blk <= ap_const_logic_0;
    ap_ST_fsm_state137_blk <= ap_const_logic_0;
    ap_ST_fsm_state138_blk <= ap_const_logic_0;
    ap_ST_fsm_state139_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state140_blk <= ap_const_logic_0;
    ap_ST_fsm_state141_blk <= ap_const_logic_0;
    ap_ST_fsm_state142_blk <= ap_const_logic_0;
    ap_ST_fsm_state143_blk <= ap_const_logic_0;
    ap_ST_fsm_state144_blk <= ap_const_logic_0;
    ap_ST_fsm_state145_blk <= ap_const_logic_0;
    ap_ST_fsm_state146_blk <= ap_const_logic_0;
    ap_ST_fsm_state147_blk <= ap_const_logic_0;
    ap_ST_fsm_state148_blk <= ap_const_logic_0;
    ap_ST_fsm_state149_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state150_blk <= ap_const_logic_0;
    ap_ST_fsm_state151_blk <= ap_const_logic_0;
    ap_ST_fsm_state152_blk <= ap_const_logic_0;
    ap_ST_fsm_state153_blk <= ap_const_logic_0;
    ap_ST_fsm_state154_blk <= ap_const_logic_0;
    ap_ST_fsm_state155_blk <= ap_const_logic_0;

    ap_ST_fsm_state156_blk_assign_proc : process(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done)
    begin
        if ((grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state156_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state156_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;

    ap_ST_fsm_state74_blk_assign_proc : process(grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_done)
    begin
        if ((grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;

    ap_ST_fsm_state77_blk_assign_proc : process(ap_block_state77_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state77_on_subcall_done)) then 
            ap_ST_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state78_blk_assign_proc : process(ap_block_state78_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state78_on_subcall_done)) then 
            ap_ST_fsm_state78_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state78_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state80_blk_assign_proc : process(grp_process_word_fu_1954_ap_done)
    begin
        if ((grp_process_word_fu_1954_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state80_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state80_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state81_blk_assign_proc : process(ap_block_state81_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state81_on_subcall_done)) then 
            ap_ST_fsm_state81_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state81_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;

    ap_ST_fsm_state88_blk_assign_proc : process(grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_done)
    begin
        if ((grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state88_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state88_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;
    ap_ST_fsm_state96_blk <= ap_const_logic_0;
    ap_ST_fsm_state97_blk <= ap_const_logic_0;
    ap_ST_fsm_state98_blk <= ap_const_logic_0;
    ap_ST_fsm_state99_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state77_on_subcall_done_assign_proc : process(icmp_ln1019_13_reg_5843, grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_done)
    begin
                ap_block_state77_on_subcall_done <= ((icmp_ln1019_13_reg_5843 = ap_const_lv1_1) and (grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_done = ap_const_logic_0));
    end process;


    ap_block_state78_on_subcall_done_assign_proc : process(icmp_ln1023_reg_5978, grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_done)
    begin
                ap_block_state78_on_subcall_done <= ((icmp_ln1023_reg_5978 = ap_const_lv1_1) and (grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_done = ap_const_logic_0));
    end process;


    ap_block_state81_on_subcall_done_assign_proc : process(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_done, grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_done)
    begin
                ap_block_state81_on_subcall_done <= ((grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_done = ap_const_logic_0) or (grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done, ap_CS_fsm_state156)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state156) and (grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state156) and (grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    conv570_fu_4532_p2 <= std_logic_vector(unsigned(zext_ln186_reg_5226) + unsigned(ap_const_lv3_1));

    conv_out_buffer_V_address0_assign_proc : process(grp_process_word_fu_1954_conv_out_buffer_m_address0, grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address0, ap_CS_fsm_state81, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            conv_out_buffer_V_address0 <= grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            conv_out_buffer_V_address0 <= grp_process_word_fu_1954_conv_out_buffer_m_address0;
        else 
            conv_out_buffer_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    conv_out_buffer_V_ce0_assign_proc : process(grp_process_word_fu_1954_conv_out_buffer_m_ce0, grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce0, ap_CS_fsm_state81, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            conv_out_buffer_V_ce0 <= grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            conv_out_buffer_V_ce0 <= grp_process_word_fu_1954_conv_out_buffer_m_ce0;
        else 
            conv_out_buffer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buffer_V_ce1_assign_proc : process(grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce1, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            conv_out_buffer_V_ce1 <= grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_conv_out_buffer_V_ce1;
        else 
            conv_out_buffer_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_buffer_V_we0_assign_proc : process(grp_process_word_fu_1954_conv_out_buffer_m_we0, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            conv_out_buffer_V_we0 <= grp_process_word_fu_1954_conv_out_buffer_m_we0;
        else 
            conv_out_buffer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    count_V_1_fu_3370_p2 <= std_logic_vector(unsigned(count_V_reg_1834) + unsigned(ap_const_lv7_1));

    dmem_V_address0_assign_proc : process(icmp_ln1023_reg_5978, grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_address0, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_address0, ap_CS_fsm_state78, ap_CS_fsm_state156)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            dmem_V_address0 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_address0;
        elsif (((icmp_ln1023_reg_5978 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            dmem_V_address0 <= grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_address0;
        else 
            dmem_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_ce0_assign_proc : process(icmp_ln1023_reg_5978, grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_ce0, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_ce0, ap_CS_fsm_state78, ap_CS_fsm_state156)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            dmem_V_ce0 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_ce0;
        elsif (((icmp_ln1023_reg_5978 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            dmem_V_ce0 <= grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_dmem_V_ce0;
        else 
            dmem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dmem_V_d0 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_d0;

    dmem_V_we0_assign_proc : process(grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_we0, ap_CS_fsm_state156)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            dmem_V_we0 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_dmem_V_we0;
        else 
            dmem_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_86_fu_3330_p1 <= images_per_phase_reg_5269(7 - 1 downto 0);
    empty_87_fu_3394_p1 <= wt_addr_V(13 - 1 downto 0);
    empty_88_fu_3424_p1 <= grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_1_2_out(9 - 1 downto 0);
    empty_89_fu_3431_p1 <= grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_word_buffer_V_0_2_out(9 - 1 downto 0);
    empty_90_fu_3504_p1 <= wrd_phase_V_reg_1845(5 - 1 downto 0);
    empty_fu_3323_p1 <= images_per_phase_reg_5269(6 - 1 downto 0);

    fixed_buffer_V_address0_assign_proc : process(fixed_buffer_V_addr_1_reg_5342, ap_CS_fsm_state5, fixed_buffer_V_addr_2_reg_5347, fixed_buffer_V_addr_3_reg_5352, fixed_buffer_V_addr_4_reg_5357, fixed_buffer_V_addr_5_reg_5362, fixed_buffer_V_addr_6_reg_5367, fixed_buffer_V_addr_7_reg_5372, fixed_buffer_V_addr_8_reg_5377, fixed_buffer_V_addr_9_reg_5382, fixed_buffer_V_addr_10_reg_5387, fixed_buffer_V_addr_11_reg_5392, fixed_buffer_V_addr_12_reg_5397, fixed_buffer_V_addr_13_reg_5402, fixed_buffer_V_addr_14_reg_5407, fixed_buffer_V_addr_15_reg_5412, fixed_buffer_V_addr_16_reg_5417, fixed_buffer_V_addr_17_reg_5422, fixed_buffer_V_addr_18_reg_5427, fixed_buffer_V_addr_19_reg_5432, fixed_buffer_V_addr_20_reg_5437, fixed_buffer_V_addr_21_reg_5442, fixed_buffer_V_addr_22_reg_5447, fixed_buffer_V_addr_23_reg_5452, fixed_buffer_V_addr_24_reg_5457, fixed_buffer_V_addr_25_reg_5462, fixed_buffer_V_addr_26_reg_5467, fixed_buffer_V_addr_27_reg_5472, fixed_buffer_V_addr_28_reg_5477, fixed_buffer_V_addr_29_reg_5482, fixed_buffer_V_addr_30_reg_5487, fixed_buffer_V_addr_31_reg_5492, fixed_buffer_V_addr_32_reg_5497, fixed_buffer_V_addr_33_reg_5502, fixed_buffer_V_addr_34_reg_5507, fixed_buffer_V_addr_35_reg_5512, fixed_buffer_V_addr_36_reg_5517, fixed_buffer_V_addr_37_reg_5522, fixed_buffer_V_addr_38_reg_5527, fixed_buffer_V_addr_39_reg_5532, fixed_buffer_V_addr_40_reg_5537, fixed_buffer_V_addr_41_reg_5542, fixed_buffer_V_addr_42_reg_5547, fixed_buffer_V_addr_43_reg_5552, fixed_buffer_V_addr_44_reg_5557, fixed_buffer_V_addr_45_reg_5562, fixed_buffer_V_addr_46_reg_5567, fixed_buffer_V_addr_47_reg_5572, fixed_buffer_V_addr_48_reg_5577, fixed_buffer_V_addr_49_reg_5582, fixed_buffer_V_addr_50_reg_5587, fixed_buffer_V_addr_51_reg_5592, fixed_buffer_V_addr_52_reg_5597, fixed_buffer_V_addr_53_reg_5602, fixed_buffer_V_addr_54_reg_5607, fixed_buffer_V_addr_55_reg_5612, fixed_buffer_V_addr_56_reg_5617, fixed_buffer_V_addr_57_reg_5622, fixed_buffer_V_addr_58_reg_5627, fixed_buffer_V_addr_59_reg_5632, fixed_buffer_V_addr_60_reg_5637, fixed_buffer_V_addr_61_reg_5642, fixed_buffer_V_addr_62_reg_5647, fixed_buffer_V_addr_63_reg_5652, ap_CS_fsm_state82, fixed_buffer_V_addr_64_reg_6170, fixed_buffer_V_addr_65_reg_6176, fixed_buffer_V_addr_66_reg_6182, fixed_buffer_V_addr_67_reg_6188, fixed_buffer_V_addr_68_reg_6194, fixed_buffer_V_addr_69_reg_6200, fixed_buffer_V_addr_70_reg_6206, fixed_buffer_V_addr_71_reg_6212, fixed_buffer_V_addr_72_reg_6218, fixed_buffer_V_addr_73_reg_6224, fixed_buffer_V_addr_74_reg_6230, fixed_buffer_V_addr_75_reg_6236, fixed_buffer_V_addr_76_reg_6242, fixed_buffer_V_addr_77_reg_6272, ap_CS_fsm_state83, fixed_buffer_V_addr_78_reg_6278, fixed_buffer_V_addr_79_reg_6284, fixed_buffer_V_addr_80_reg_6290, fixed_buffer_V_addr_81_reg_6296, fixed_buffer_V_addr_82_reg_6302, fixed_buffer_V_addr_83_reg_6308, fixed_buffer_V_addr_84_reg_6314, fixed_buffer_V_addr_85_reg_6320, fixed_buffer_V_addr_86_reg_6326, fixed_buffer_V_addr_87_reg_6332, fixed_buffer_V_addr_88_reg_6338, fixed_buffer_V_addr_89_reg_6344, fixed_buffer_V_addr_90_reg_6350, fixed_buffer_V_addr_91_reg_6356, fixed_buffer_V_addr_92_reg_6362, fixed_buffer_V_addr_93_reg_6368, fixed_buffer_V_addr_94_reg_6438, ap_CS_fsm_state84, fixed_buffer_V_addr_95_reg_6443, fixed_buffer_V_addr_96_reg_6449, fixed_buffer_V_addr_97_reg_6455, fixed_buffer_V_addr_98_reg_6461, fixed_buffer_V_addr_99_reg_6467, fixed_buffer_V_addr_100_reg_6473, fixed_buffer_V_addr_101_reg_6479, fixed_buffer_V_addr_102_reg_6485, fixed_buffer_V_addr_103_reg_6491, fixed_buffer_V_addr_104_reg_6497, fixed_buffer_V_addr_105_reg_6503, fixed_buffer_V_addr_106_reg_6509, fixed_buffer_V_addr_107_reg_6515, fixed_buffer_V_addr_108_reg_6521, fixed_buffer_V_addr_109_reg_6527, fixed_buffer_V_addr_110_reg_6533, fixed_buffer_V_addr_111_reg_6624, ap_CS_fsm_state85, fixed_buffer_V_addr_112_reg_6629, fixed_buffer_V_addr_113_reg_6635, fixed_buffer_V_addr_114_reg_6641, fixed_buffer_V_addr_115_reg_6647, fixed_buffer_V_addr_116_reg_6653, fixed_buffer_V_addr_117_reg_6659, fixed_buffer_V_addr_118_reg_6665, fixed_buffer_V_addr_119_reg_6671, fixed_buffer_V_addr_120_reg_6677, fixed_buffer_V_addr_121_reg_6683, fixed_buffer_V_addr_122_reg_6689, fixed_buffer_V_addr_123_reg_6695, fixed_buffer_V_addr_124_reg_6701, fixed_buffer_V_addr_125_reg_6707, fixed_buffer_V_addr_126_reg_6713, fixed_buffer_V_addr_127_reg_6719, grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address0, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address0, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address0, ap_CS_fsm_state81, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln243_fu_2595_p1, zext_ln375_12_fu_3703_p1, zext_ln375_29_fu_3911_p1, zext_ln375_30_fu_3921_p1, zext_ln375_47_fu_4091_p1, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, ap_CS_fsm_state94, ap_CS_fsm_state95, ap_CS_fsm_state96, ap_CS_fsm_state97, ap_CS_fsm_state98, ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, ap_CS_fsm_state102, ap_CS_fsm_state103, ap_CS_fsm_state104, ap_CS_fsm_state105, ap_CS_fsm_state106, ap_CS_fsm_state107, ap_CS_fsm_state108, ap_CS_fsm_state109, ap_CS_fsm_state110, ap_CS_fsm_state111, ap_CS_fsm_state112, ap_CS_fsm_state113, ap_CS_fsm_state114, ap_CS_fsm_state115, ap_CS_fsm_state116, ap_CS_fsm_state117, ap_CS_fsm_state118, ap_CS_fsm_state119, ap_CS_fsm_state120, ap_CS_fsm_state121, ap_CS_fsm_state122, ap_CS_fsm_state123, ap_CS_fsm_state124, ap_CS_fsm_state125, ap_CS_fsm_state126, ap_CS_fsm_state127, ap_CS_fsm_state128, ap_CS_fsm_state129, ap_CS_fsm_state130, ap_CS_fsm_state131, ap_CS_fsm_state132, ap_CS_fsm_state133, ap_CS_fsm_state134, ap_CS_fsm_state135, ap_CS_fsm_state136, ap_CS_fsm_state137, ap_CS_fsm_state138, ap_CS_fsm_state139, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state143, ap_CS_fsm_state144, ap_CS_fsm_state145, ap_CS_fsm_state146, ap_CS_fsm_state147, ap_CS_fsm_state148, ap_CS_fsm_state149, ap_CS_fsm_state150, ap_CS_fsm_state151, ap_CS_fsm_state152, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state152)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_127_reg_6719;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_126_reg_6713;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state150)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_125_reg_6707;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_124_reg_6701;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state148)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_123_reg_6695;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_122_reg_6689;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state146)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_121_reg_6683;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state145)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_120_reg_6677;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state144)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_119_reg_6671;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state143)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_118_reg_6665;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state142)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_117_reg_6659;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state141)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_116_reg_6653;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_115_reg_6647;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_114_reg_6641;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state138)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_113_reg_6635;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state137)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_112_reg_6629;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state136)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_111_reg_6624;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state135)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_110_reg_6533;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_109_reg_6527;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state133)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_108_reg_6521;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_107_reg_6515;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state131)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_106_reg_6509;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_105_reg_6503;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state129)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_104_reg_6497;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state128)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_103_reg_6491;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state127)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_102_reg_6485;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state126)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_101_reg_6479;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state125)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_100_reg_6473;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state124)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_99_reg_6467;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state123)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_98_reg_6461;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state122)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_97_reg_6455;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_96_reg_6449;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_95_reg_6443;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_94_reg_6438;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_93_reg_6368;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state117)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_92_reg_6362;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_91_reg_6356;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state115)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_90_reg_6350;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state114)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_89_reg_6344;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state113)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_88_reg_6338;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state112)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_87_reg_6332;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state111)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_86_reg_6326;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state110)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_85_reg_6320;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state109)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_84_reg_6314;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state108)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_83_reg_6308;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_82_reg_6302;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state106)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_81_reg_6296;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_80_reg_6290;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state104)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_79_reg_6284;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_78_reg_6278;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state102)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_77_reg_6272;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_76_reg_6242;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state100)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_75_reg_6236;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_74_reg_6230;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_73_reg_6224;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_72_reg_6218;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_71_reg_6212;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_70_reg_6206;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_69_reg_6200;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_68_reg_6194;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_67_reg_6188;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_66_reg_6182;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state90)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_65_reg_6176;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_64_reg_6170;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address0 <= zext_ln375_47_fu_4091_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address0 <= zext_ln375_30_fu_3921_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address0 <= zext_ln375_29_fu_3911_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address0 <= zext_ln375_12_fu_3703_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_63_reg_5652;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_62_reg_5647;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_61_reg_5642;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_60_reg_5637;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_59_reg_5632;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_58_reg_5627;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_57_reg_5622;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_56_reg_5617;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_55_reg_5612;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_54_reg_5607;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_53_reg_5602;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_52_reg_5597;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_51_reg_5592;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_50_reg_5587;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_49_reg_5582;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_48_reg_5577;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_47_reg_5572;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_46_reg_5567;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_45_reg_5562;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_44_reg_5557;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_43_reg_5552;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_42_reg_5547;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_41_reg_5542;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_40_reg_5537;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_39_reg_5532;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_38_reg_5527;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_37_reg_5522;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_36_reg_5517;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_35_reg_5512;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_34_reg_5507;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_33_reg_5502;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_32_reg_5497;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_31_reg_5492;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_30_reg_5487;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_29_reg_5482;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_28_reg_5477;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_27_reg_5472;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_26_reg_5467;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_25_reg_5462;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_24_reg_5457;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_23_reg_5452;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_22_reg_5447;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_21_reg_5442;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_20_reg_5437;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_19_reg_5432;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_18_reg_5427;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_17_reg_5422;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_16_reg_5417;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_15_reg_5412;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_14_reg_5407;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_13_reg_5402;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_12_reg_5397;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_11_reg_5392;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_10_reg_5387;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_9_reg_5382;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_8_reg_5377;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_7_reg_5372;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_6_reg_5367;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_5_reg_5362;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_4_reg_5357;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_3_reg_5352;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_2_reg_5347;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fixed_buffer_V_address0 <= fixed_buffer_V_addr_1_reg_5342;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            fixed_buffer_V_address0 <= zext_ln243_fu_2595_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address0 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            fixed_buffer_V_address0 <= grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address0;
        else 
            fixed_buffer_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address1, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address1, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address1, ap_CS_fsm_state81, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_11_fu_3692_p1, zext_ln375_28_fu_3901_p1, zext_ln375_31_fu_3931_p1, zext_ln375_48_fu_4101_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address1 <= zext_ln375_48_fu_4101_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address1 <= zext_ln375_31_fu_3931_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address1 <= zext_ln375_28_fu_3901_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address1 <= zext_ln375_11_fu_3692_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address1 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address1 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            fixed_buffer_V_address1 <= grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_address1;
        else 
            fixed_buffer_V_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address10_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address10, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address10, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_2_fu_3593_p1, zext_ln375_19_fu_3811_p1, zext_ln375_39_fu_4011_p1, zext_ln375_56_fu_4181_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address10 <= zext_ln375_56_fu_4181_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address10 <= zext_ln375_39_fu_4011_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address10 <= zext_ln375_19_fu_3811_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address10 <= zext_ln375_2_fu_3593_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address10 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address10;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address10 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address10;
        else 
            fixed_buffer_V_address10 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address11_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address11, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address11, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_1_fu_3582_p1, zext_ln375_18_fu_3801_p1, zext_ln375_40_fu_4021_p1, zext_ln375_57_fu_4191_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address11 <= zext_ln375_57_fu_4191_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address11 <= zext_ln375_40_fu_4021_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address11 <= zext_ln375_18_fu_3801_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address11 <= zext_ln375_1_fu_3582_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address11 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address11 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address11;
        else 
            fixed_buffer_V_address11 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address12_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address12, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address12, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_fu_3571_p1, zext_ln375_17_fu_3791_p1, zext_ln375_41_fu_4031_p1, zext_ln375_58_fu_4201_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address12 <= zext_ln375_58_fu_4201_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address12 <= zext_ln375_41_fu_4031_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address12 <= zext_ln375_17_fu_3791_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address12 <= zext_ln375_fu_3571_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address12 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address12;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address12 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address12;
        else 
            fixed_buffer_V_address12 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address13_assign_proc : process(ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address13, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address13, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_16_fu_3781_p1, zext_ln375_43_fu_4051_p1, zext_ln375_60_fu_4221_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address13 <= zext_ln375_60_fu_4221_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address13 <= zext_ln375_43_fu_4051_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address13 <= zext_ln375_16_fu_3781_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address13 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address13;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address13 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address13;
        else 
            fixed_buffer_V_address13 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address14_assign_proc : process(ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address14, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address14, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_15_fu_3771_p1, zext_ln375_44_fu_4061_p1, zext_ln375_61_fu_4231_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address14 <= zext_ln375_61_fu_4231_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address14 <= zext_ln375_44_fu_4061_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address14 <= zext_ln375_15_fu_3771_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address14 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address14;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address14 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address14;
        else 
            fixed_buffer_V_address14 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address15_assign_proc : process(ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address15, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address15, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_14_fu_3761_p1, zext_ln375_45_fu_4071_p1, zext_ln375_62_fu_4241_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address15 <= zext_ln375_62_fu_4241_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address15 <= zext_ln375_45_fu_4071_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address15 <= zext_ln375_14_fu_3761_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address15 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address15;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address15 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address15;
        else 
            fixed_buffer_V_address15 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address16_assign_proc : process(ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, zext_ln375_13_fu_3751_p1, zext_ln375_46_fu_4081_p1, zext_ln375_63_fu_4251_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address16 <= zext_ln375_63_fu_4251_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address16 <= zext_ln375_46_fu_4081_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address16 <= zext_ln375_13_fu_3751_p1(11 - 1 downto 0);
        else 
            fixed_buffer_V_address16 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address2_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address2, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address2, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_10_fu_3681_p1, zext_ln375_27_fu_3891_p1, zext_ln375_32_fu_3941_p1, zext_ln375_49_fu_4111_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address2 <= zext_ln375_49_fu_4111_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address2 <= zext_ln375_32_fu_3941_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address2 <= zext_ln375_27_fu_3891_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address2 <= zext_ln375_10_fu_3681_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address2 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address2 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address2;
        else 
            fixed_buffer_V_address2 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address3_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address3, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address3, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_9_fu_3670_p1, zext_ln375_26_fu_3881_p1, zext_ln375_33_fu_3951_p1, zext_ln375_50_fu_4121_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address3 <= zext_ln375_50_fu_4121_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address3 <= zext_ln375_33_fu_3951_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address3 <= zext_ln375_26_fu_3881_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address3 <= zext_ln375_9_fu_3670_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address3 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address3 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address3;
        else 
            fixed_buffer_V_address3 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address4_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address4, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address4, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_8_fu_3659_p1, zext_ln375_25_fu_3871_p1, zext_ln375_34_fu_3961_p1, zext_ln375_51_fu_4131_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address4 <= zext_ln375_51_fu_4131_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address4 <= zext_ln375_34_fu_3961_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address4 <= zext_ln375_25_fu_3871_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address4 <= zext_ln375_8_fu_3659_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address4 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address4 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address4;
        else 
            fixed_buffer_V_address4 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address5_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address5, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address5, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_7_fu_3648_p1, zext_ln375_24_fu_3861_p1, zext_ln375_35_fu_3971_p1, zext_ln375_52_fu_4141_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address5 <= zext_ln375_52_fu_4141_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address5 <= zext_ln375_35_fu_3971_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address5 <= zext_ln375_24_fu_3861_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address5 <= zext_ln375_7_fu_3648_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address5 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address5 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address5;
        else 
            fixed_buffer_V_address5 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address6_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address6, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address6, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_6_fu_3637_p1, zext_ln375_23_fu_3851_p1, zext_ln375_36_fu_3981_p1, zext_ln375_53_fu_4151_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address6 <= zext_ln375_53_fu_4151_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address6 <= zext_ln375_36_fu_3981_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address6 <= zext_ln375_23_fu_3851_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address6 <= zext_ln375_6_fu_3637_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address6 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address6 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address6;
        else 
            fixed_buffer_V_address6 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address7_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address7, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address7, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_5_fu_3626_p1, zext_ln375_22_fu_3841_p1, zext_ln375_37_fu_3991_p1, zext_ln375_54_fu_4161_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address7 <= zext_ln375_54_fu_4161_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address7 <= zext_ln375_37_fu_3991_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address7 <= zext_ln375_22_fu_3841_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address7 <= zext_ln375_5_fu_3626_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address7 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address7 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address7;
        else 
            fixed_buffer_V_address7 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address8_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address8, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address8, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_4_fu_3615_p1, zext_ln375_21_fu_3831_p1, zext_ln375_42_fu_4041_p1, zext_ln375_59_fu_4211_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address8 <= zext_ln375_59_fu_4211_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address8 <= zext_ln375_42_fu_4041_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address8 <= zext_ln375_21_fu_3831_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address8 <= zext_ln375_4_fu_3615_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address8 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address8 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address8;
        else 
            fixed_buffer_V_address8 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_address9_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address9, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address9, ap_CS_fsm_state88, ap_CS_fsm_state156, zext_ln375_3_fu_3604_p1, zext_ln375_20_fu_3821_p1, zext_ln375_38_fu_4001_p1, zext_ln375_55_fu_4171_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            fixed_buffer_V_address9 <= zext_ln375_55_fu_4171_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            fixed_buffer_V_address9 <= zext_ln375_38_fu_4001_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            fixed_buffer_V_address9 <= zext_ln375_20_fu_3821_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            fixed_buffer_V_address9 <= zext_ln375_3_fu_3604_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_address9 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_address9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_address9 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_address9;
        else 
            fixed_buffer_V_address9 <= "XXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_ce0_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce0, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce0, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce0, ap_CS_fsm_state81, ap_CS_fsm_state88, ap_CS_fsm_state156, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, ap_CS_fsm_state94, ap_CS_fsm_state95, ap_CS_fsm_state96, ap_CS_fsm_state97, ap_CS_fsm_state98, ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, ap_CS_fsm_state102, ap_CS_fsm_state103, ap_CS_fsm_state104, ap_CS_fsm_state105, ap_CS_fsm_state106, ap_CS_fsm_state107, ap_CS_fsm_state108, ap_CS_fsm_state109, ap_CS_fsm_state110, ap_CS_fsm_state111, ap_CS_fsm_state112, ap_CS_fsm_state113, ap_CS_fsm_state114, ap_CS_fsm_state115, ap_CS_fsm_state116, ap_CS_fsm_state117, ap_CS_fsm_state118, ap_CS_fsm_state119, ap_CS_fsm_state120, ap_CS_fsm_state121, ap_CS_fsm_state122, ap_CS_fsm_state123, ap_CS_fsm_state124, ap_CS_fsm_state125, ap_CS_fsm_state126, ap_CS_fsm_state127, ap_CS_fsm_state128, ap_CS_fsm_state129, ap_CS_fsm_state130, ap_CS_fsm_state131, ap_CS_fsm_state132, ap_CS_fsm_state133, ap_CS_fsm_state134, ap_CS_fsm_state135, ap_CS_fsm_state136, ap_CS_fsm_state137, ap_CS_fsm_state138, ap_CS_fsm_state139, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state143, ap_CS_fsm_state144, ap_CS_fsm_state145, ap_CS_fsm_state146, ap_CS_fsm_state147, ap_CS_fsm_state148, ap_CS_fsm_state149, ap_CS_fsm_state150, ap_CS_fsm_state151, ap_CS_fsm_state152, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state152) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state150) or (ap_const_logic_1 = ap_CS_fsm_state149) or (ap_const_logic_1 = ap_CS_fsm_state148) or (ap_const_logic_1 = ap_CS_fsm_state147) or (ap_const_logic_1 = ap_CS_fsm_state146) or (ap_const_logic_1 = ap_CS_fsm_state145) or (ap_const_logic_1 = ap_CS_fsm_state144) or (ap_const_logic_1 = ap_CS_fsm_state143) or (ap_const_logic_1 = ap_CS_fsm_state142) or (ap_const_logic_1 = ap_CS_fsm_state141) or (ap_const_logic_1 = ap_CS_fsm_state140) or (ap_const_logic_1 = ap_CS_fsm_state139) or (ap_const_logic_1 = ap_CS_fsm_state138) or (ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135) or (ap_const_logic_1 = ap_CS_fsm_state134) or (ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state132) or (ap_const_logic_1 = ap_CS_fsm_state131) or (ap_const_logic_1 = ap_CS_fsm_state130) or (ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state128) or (ap_const_logic_1 = ap_CS_fsm_state127) or (ap_const_logic_1 = ap_CS_fsm_state126) or (ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state124) or (ap_const_logic_1 = ap_CS_fsm_state123) or (ap_const_logic_1 = ap_CS_fsm_state122) or (ap_const_logic_1 = ap_CS_fsm_state121) or (ap_const_logic_1 = ap_CS_fsm_state120) or (ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state116) or (ap_const_logic_1 = ap_CS_fsm_state115) or (ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state113) or (ap_const_logic_1 = ap_CS_fsm_state112) or (ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state110) or (ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state108) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state106) or (ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state104) or (ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state102) or (ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state100) or (ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state98) or (ap_const_logic_1 = ap_CS_fsm_state97) or (ap_const_logic_1 = ap_CS_fsm_state96) or (ap_const_logic_1 = ap_CS_fsm_state95) or (ap_const_logic_1 = ap_CS_fsm_state94) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state91) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state89))) then 
            fixed_buffer_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce0 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            fixed_buffer_V_ce0 <= grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce0;
        else 
            fixed_buffer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce1_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce1, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce1, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce1, ap_CS_fsm_state81, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce1 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce1 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            fixed_buffer_V_ce1 <= grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_ce1;
        else 
            fixed_buffer_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce10_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce10, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce10, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce10 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce10 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce10;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce10 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce10;
        else 
            fixed_buffer_V_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce11_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce11, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce11, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce11 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce11 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce11;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce11 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce11;
        else 
            fixed_buffer_V_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce12_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce12, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce12, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce12 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce12 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce12;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce12 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce12;
        else 
            fixed_buffer_V_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce13_assign_proc : process(ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce13, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce13, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83))) then 
            fixed_buffer_V_ce13 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce13 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce13;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce13 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce13;
        else 
            fixed_buffer_V_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce14_assign_proc : process(ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce14, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce14, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83))) then 
            fixed_buffer_V_ce14 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce14 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce14;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce14 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce14;
        else 
            fixed_buffer_V_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce15_assign_proc : process(ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce15, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce15, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83))) then 
            fixed_buffer_V_ce15 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce15 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce15;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce15 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce15;
        else 
            fixed_buffer_V_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce16_assign_proc : process(ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83))) then 
            fixed_buffer_V_ce16 <= ap_const_logic_1;
        else 
            fixed_buffer_V_ce16 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce2_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce2, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce2, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce2 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce2 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce2 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce2;
        else 
            fixed_buffer_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce3_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce3, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce3, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce3 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce3 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce3 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce3;
        else 
            fixed_buffer_V_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce4_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce4, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce4, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce4 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce4 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce4 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce4;
        else 
            fixed_buffer_V_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce5_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce5, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce5, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce5 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce5 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce5;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce5 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce5;
        else 
            fixed_buffer_V_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce6_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce6, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce6, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce6 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce6 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce6 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce6;
        else 
            fixed_buffer_V_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce7_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce7, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce7, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce7 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce7 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce7 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce7;
        else 
            fixed_buffer_V_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce8_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce8, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce8, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce8 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce8 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce8;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce8 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce8;
        else 
            fixed_buffer_V_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_ce9_assign_proc : process(ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce9, grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce9, ap_CS_fsm_state88, ap_CS_fsm_state156)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            fixed_buffer_V_ce9 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state156)) then 
            fixed_buffer_V_ce9 <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_fixed_buffer_V_ce9;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            fixed_buffer_V_ce9 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_buffer_V_ce9;
        else 
            fixed_buffer_V_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    fixed_buffer_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_d0, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_63_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_62_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_61_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_60_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_59_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_58_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_57_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_56_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_55_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_54_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_53_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_52_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_51_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_50_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_49_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_48_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_47_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_46_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_45_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_44_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_43_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_42_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_41_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_40_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_39_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_38_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_37_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_36_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_35_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_34_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_33_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_32_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_31_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_30_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_29_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_28_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_27_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_26_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_25_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_24_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_23_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_22_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_21_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_20_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_19_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_18_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_17_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_16_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_15_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_14_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_13_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_12_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_11_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_10_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_9_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_8_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_7_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_6_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_5_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_4_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_3_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_2_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_1_0_out, grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_0_0_out, ap_CS_fsm_state81, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, ap_CS_fsm_state94, ap_CS_fsm_state95, ap_CS_fsm_state96, ap_CS_fsm_state97, ap_CS_fsm_state98, ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, ap_CS_fsm_state102, ap_CS_fsm_state103, ap_CS_fsm_state104, ap_CS_fsm_state105, ap_CS_fsm_state106, ap_CS_fsm_state107, ap_CS_fsm_state108, ap_CS_fsm_state109, ap_CS_fsm_state110, ap_CS_fsm_state111, ap_CS_fsm_state112, ap_CS_fsm_state113, ap_CS_fsm_state114, ap_CS_fsm_state115, ap_CS_fsm_state116, ap_CS_fsm_state117, ap_CS_fsm_state118, ap_CS_fsm_state119, ap_CS_fsm_state120, ap_CS_fsm_state121, ap_CS_fsm_state122, ap_CS_fsm_state123, ap_CS_fsm_state124, ap_CS_fsm_state125, ap_CS_fsm_state126, ap_CS_fsm_state127, ap_CS_fsm_state128, ap_CS_fsm_state129, ap_CS_fsm_state130, ap_CS_fsm_state131, ap_CS_fsm_state132, ap_CS_fsm_state133, ap_CS_fsm_state134, ap_CS_fsm_state135, ap_CS_fsm_state136, ap_CS_fsm_state137, ap_CS_fsm_state138, ap_CS_fsm_state139, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state143, ap_CS_fsm_state144, ap_CS_fsm_state145, ap_CS_fsm_state146, ap_CS_fsm_state147, ap_CS_fsm_state148, ap_CS_fsm_state149, ap_CS_fsm_state150, ap_CS_fsm_state151, ap_CS_fsm_state152, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state152)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_63_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state151)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_62_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state150)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_61_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state149)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_60_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state148)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_59_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state147)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_58_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state146)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_57_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state145)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_56_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state144)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_55_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state143)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_54_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state142)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_53_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state141)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_52_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state140)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_51_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_50_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state138)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_49_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state137)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_48_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state136)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_47_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state135)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_46_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_45_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state133)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_44_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_43_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state131)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_42_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_41_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state129)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_40_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state128)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_39_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state127)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_38_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state126)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_37_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state125)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_36_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state124)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_35_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state123)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_34_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state122)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_33_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_32_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_31_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_30_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state118)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_29_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state117)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_28_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_27_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state115)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_26_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state114)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_25_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state113)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_24_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state112)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_23_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state111)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_22_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state110)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_21_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state109)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_20_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state108)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_19_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_18_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state106)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_17_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state105)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_16_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state104)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_15_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state103)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_14_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state102)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_13_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state101)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_12_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state100)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_11_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state99)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_10_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_9_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_8_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_7_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_6_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_5_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_4_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_3_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_2_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state90)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_1_0_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_fixed_temp_V_0_0_out;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            fixed_buffer_V_d0 <= ap_const_lv12_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            fixed_buffer_V_d0 <= grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_d0;
        else 
            fixed_buffer_V_d0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    fixed_buffer_V_we0_assign_proc : process(ap_CS_fsm_state5, icmp_ln1027_fu_3293_p2, grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_we0, ap_CS_fsm_state81, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, ap_CS_fsm_state94, ap_CS_fsm_state95, ap_CS_fsm_state96, ap_CS_fsm_state97, ap_CS_fsm_state98, ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, ap_CS_fsm_state102, ap_CS_fsm_state103, ap_CS_fsm_state104, ap_CS_fsm_state105, ap_CS_fsm_state106, ap_CS_fsm_state107, ap_CS_fsm_state108, ap_CS_fsm_state109, ap_CS_fsm_state110, ap_CS_fsm_state111, ap_CS_fsm_state112, ap_CS_fsm_state113, ap_CS_fsm_state114, ap_CS_fsm_state115, ap_CS_fsm_state116, ap_CS_fsm_state117, ap_CS_fsm_state118, ap_CS_fsm_state119, ap_CS_fsm_state120, ap_CS_fsm_state121, ap_CS_fsm_state122, ap_CS_fsm_state123, ap_CS_fsm_state124, ap_CS_fsm_state125, ap_CS_fsm_state126, ap_CS_fsm_state127, ap_CS_fsm_state128, ap_CS_fsm_state129, ap_CS_fsm_state130, ap_CS_fsm_state131, ap_CS_fsm_state132, ap_CS_fsm_state133, ap_CS_fsm_state134, ap_CS_fsm_state135, ap_CS_fsm_state136, ap_CS_fsm_state137, ap_CS_fsm_state138, ap_CS_fsm_state139, ap_CS_fsm_state140, ap_CS_fsm_state141, ap_CS_fsm_state142, ap_CS_fsm_state143, ap_CS_fsm_state144, ap_CS_fsm_state145, ap_CS_fsm_state146, ap_CS_fsm_state147, ap_CS_fsm_state148, ap_CS_fsm_state149, ap_CS_fsm_state150, ap_CS_fsm_state151, ap_CS_fsm_state152, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state152) or (ap_const_logic_1 = ap_CS_fsm_state151) or (ap_const_logic_1 = ap_CS_fsm_state150) or (ap_const_logic_1 = ap_CS_fsm_state149) or (ap_const_logic_1 = ap_CS_fsm_state148) or (ap_const_logic_1 = ap_CS_fsm_state147) or (ap_const_logic_1 = ap_CS_fsm_state146) or (ap_const_logic_1 = ap_CS_fsm_state145) or (ap_const_logic_1 = ap_CS_fsm_state144) or (ap_const_logic_1 = ap_CS_fsm_state143) or (ap_const_logic_1 = ap_CS_fsm_state142) or (ap_const_logic_1 = ap_CS_fsm_state141) or (ap_const_logic_1 = ap_CS_fsm_state140) or (ap_const_logic_1 = ap_CS_fsm_state139) or (ap_const_logic_1 = ap_CS_fsm_state138) or (ap_const_logic_1 = ap_CS_fsm_state137) or (ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135) or (ap_const_logic_1 = ap_CS_fsm_state134) or (ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state132) or (ap_const_logic_1 = ap_CS_fsm_state131) or (ap_const_logic_1 = ap_CS_fsm_state130) or (ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state128) or (ap_const_logic_1 = ap_CS_fsm_state127) or (ap_const_logic_1 = ap_CS_fsm_state126) or (ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state124) or (ap_const_logic_1 = ap_CS_fsm_state123) or (ap_const_logic_1 = ap_CS_fsm_state122) or (ap_const_logic_1 = ap_CS_fsm_state121) or (ap_const_logic_1 = ap_CS_fsm_state120) or (ap_const_logic_1 = ap_CS_fsm_state119) or (ap_const_logic_1 = ap_CS_fsm_state118) or (ap_const_logic_1 = ap_CS_fsm_state117) or (ap_const_logic_1 = ap_CS_fsm_state116) or (ap_const_logic_1 = ap_CS_fsm_state115) or (ap_const_logic_1 = ap_CS_fsm_state114) or (ap_const_logic_1 = ap_CS_fsm_state113) or (ap_const_logic_1 = ap_CS_fsm_state112) or (ap_const_logic_1 = ap_CS_fsm_state111) or (ap_const_logic_1 = ap_CS_fsm_state110) or (ap_const_logic_1 = ap_CS_fsm_state109) or (ap_const_logic_1 = ap_CS_fsm_state108) or (ap_const_logic_1 = ap_CS_fsm_state107) or (ap_const_logic_1 = ap_CS_fsm_state106) or (ap_const_logic_1 = ap_CS_fsm_state105) or (ap_const_logic_1 = ap_CS_fsm_state104) or (ap_const_logic_1 = ap_CS_fsm_state103) or (ap_const_logic_1 = ap_CS_fsm_state102) or (ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state100) or (ap_const_logic_1 = ap_CS_fsm_state99) or (ap_const_logic_1 = ap_CS_fsm_state98) or (ap_const_logic_1 = ap_CS_fsm_state97) or (ap_const_logic_1 = ap_CS_fsm_state96) or (ap_const_logic_1 = ap_CS_fsm_state95) or (ap_const_logic_1 = ap_CS_fsm_state94) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state91) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state89) or ((icmp_ln1027_fu_3293_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
            fixed_buffer_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            fixed_buffer_V_we0 <= grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_fixed_buffer_V_we0;
        else 
            fixed_buffer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start <= grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003_ap_start_reg;
    grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start <= grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138_ap_start_reg;
    grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start <= grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_ap_start_reg;
    grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start <= grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903_ap_start_reg;
    grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start <= grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_ap_start_reg;
    grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start <= grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_ap_start_reg;
    grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start <= grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995_ap_start_reg;
    grp_fu_4778_p0 <= grp_fu_4778_p00(10 - 1 downto 0);
    grp_fu_4778_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_V_fu_644),12));
    grp_fu_4778_p1 <= zext_ln1789_reg_5797(5 - 1 downto 0);
    grp_fu_4783_p0 <= o_index(14 downto 1);
    grp_fu_4783_p1 <= grp_fu_4783_p10(5 - 1 downto 0);
    grp_fu_4783_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(words_per_image_V_reg_5237),14));
    grp_process_word_fu_1954_ap_start <= grp_process_word_fu_1954_ap_start_reg;
    icmp_ln1019_10_fu_2541_p2 <= "1" when (zext_ln1495_5_fu_2537_p1 = w_div_8_V_fu_2328_p4) else "0";
    icmp_ln1019_11_fu_2547_p2 <= "1" when (r_V_fu_2354_p1 = ap_const_lv3_0) else "0";
    icmp_ln1019_12_fu_2563_p2 <= "1" when (ret_V_24_fu_2557_p2 = w_div_8_V_fu_2328_p4) else "0";
    icmp_ln1019_13_fu_3376_p2 <= "1" when (wrd_V_reg_1857 = ap_const_lv8_0) else "0";
    icmp_ln1019_14_fu_3435_p2 <= "1" when (wt_offset_V = ap_const_lv3_6) else "0";
    icmp_ln1019_1_fu_2388_p2 <= "1" when (select_ln1019_fu_2380_p3 = w_div_8_V_fu_2328_p4) else "0";
    icmp_ln1019_2_fu_2413_p2 <= "1" when (zext_ln1495_fu_2409_p1 = w_div_8_V_fu_2328_p4) else "0";
    icmp_ln1019_3_fu_2419_p2 <= "1" when (ret_V_27_fu_2358_p1 = ap_const_lv2_0) else "0";
    icmp_ln1019_4_fu_2439_p2 <= "1" when (zext_ln1495_2_fu_2435_p1 = w_div_8_V_fu_2328_p4) else "0";
    icmp_ln1019_5_fu_2461_p2 <= "1" when (ret_V_28_fu_2453_p3 = ap_const_lv3_0) else "0";
    icmp_ln1019_6_fu_2477_p2 <= "1" when (zext_ln1495_3_fu_2473_p1 = w_div_8_V_fu_2328_p4) else "0";
    icmp_ln1019_7_fu_2493_p2 <= "1" when (ret_V_29_fu_2483_p4 = ap_const_lv3_0) else "0";
    icmp_ln1019_8_fu_2509_p2 <= "1" when (ret_V_21_fu_2503_p2 = w_div_8_V_fu_2328_p4) else "0";
    icmp_ln1019_9_fu_2525_p2 <= "1" when (tmp_341_fu_2515_p4 = ap_const_lv2_0) else "0";
    icmp_ln1019_fu_2366_p2 <= "1" when (w_div_8_V_fu_2328_p4 = ap_const_lv4_1) else "0";
    icmp_ln1023_fu_3472_p2 <= "0" when (wrd_V_reg_1857 = words_per_image_V_cast_reg_5787) else "1";
    icmp_ln1027_5_fu_3351_p2 <= "1" when (unsigned(trunc_ln_reg_5248) > unsigned(zext_ln1027_fu_3347_p1)) else "0";
    icmp_ln1027_6_fu_3552_p2 <= "1" when (w_V_fu_728 = words_per_image_V_reg_5237) else "0";
    icmp_ln1027_7_fu_3492_p2 <= "1" when (m_V_reg_1880 = ap_const_lv2_2) else "0";
    icmp_ln1027_fu_3293_p2 <= "1" when (i_V_fu_640 = ap_const_lv6_20) else "0";
    icmp_ln266_fu_3365_p2 <= "1" when (count_V_reg_1834 = add_ln252_reg_5807) else "0";
    images_per_phase_fu_2304_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv13_800),to_integer(unsigned('0' & zext_ln198_1_fu_2300_p1(13-1 downto 0)))));

    lb_address0_assign_proc : process(ap_CS_fsm_state1, grp_process_word_fu_1954_lb_address0, ap_CS_fsm_state80, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lb_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            lb_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lb_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            lb_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            lb_address0 <= grp_process_word_fu_1954_lb_address0;
        else 
            lb_address0 <= "XXX";
        end if; 
    end process;


    lb_address1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lb_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            lb_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lb_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            lb_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            lb_address1 <= "XXX";
        end if; 
    end process;


    lb_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_process_word_fu_1954_lb_ce0, ap_CS_fsm_state80, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            lb_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            lb_ce0 <= grp_process_word_fu_1954_lb_ce0;
        else 
            lb_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lb_ce1_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            lb_ce1 <= ap_const_logic_1;
        else 
            lb_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    lb_d0_assign_proc : process(ap_CS_fsm_state1, icmp_ln1019_3_reg_5292, icmp_ln1019_7_reg_5312, icmp_ln1019_11_reg_5332, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, xor_ln1019_fu_2373_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lb_d0 <= icmp_ln1019_11_reg_5332;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            lb_d0 <= icmp_ln1019_7_reg_5312;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lb_d0 <= icmp_ln1019_3_reg_5292;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            lb_d0 <= xor_ln1019_fu_2373_p2;
        else 
            lb_d0 <= "X";
        end if; 
    end process;


    lb_d1_assign_proc : process(ap_CS_fsm_state1, icmp_ln1019_5_reg_5302, icmp_ln1019_9_reg_5322, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, xor_ln1019_1_fu_2574_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            lb_d1 <= icmp_ln1019_9_reg_5322;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            lb_d1 <= icmp_ln1019_5_reg_5302;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            lb_d1 <= xor_ln1019_1_fu_2574_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            lb_d1 <= ap_const_lv1_1;
        else 
            lb_d1 <= "X";
        end if; 
    end process;


    lb_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            lb_we0 <= ap_const_logic_1;
        else 
            lb_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lb_we1_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            lb_we1 <= ap_const_logic_1;
        else 
            lb_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lnot_i_i_fu_3725_p2 <= "1" when (width_mode = ap_const_lv2_0) else "0";
    log_width_V_fu_2250_p2 <= std_logic_vector(unsigned(zext_ln186_fu_2246_p1) + unsigned(ap_const_lv3_3));
    lshr_ln948_10_fu_4718_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_D),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_11_fu_4738_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_E),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_12_fu_4758_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_F),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_1_fu_4538_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_4),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_2_fu_4558_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_5),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_3_fu_4578_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_6),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_4_fu_4598_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_7),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_5_fu_4618_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_8),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_6_fu_4638_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_9),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_7_fu_4658_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_A),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_8_fu_4678_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_B),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_9_fu_4698_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv6_C),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    lshr_ln948_fu_2348_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv5_F),to_integer(unsigned('0' & zext_ln948_fu_2344_p1(5-1 downto 0)))));
    mul_i_i_fu_3403_p3 <= (wt_offset_V & wt_offset_V);
    new_batch_read_read_fu_744_p2 <= new_batch;

    old_word_buffer_V_address0_assign_proc : process(grp_process_word_fu_1954_old_word_buffer_m_address0, grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_address0, ap_CS_fsm_state81, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            old_word_buffer_V_address0 <= grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            old_word_buffer_V_address0 <= grp_process_word_fu_1954_old_word_buffer_m_address0;
        else 
            old_word_buffer_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    old_word_buffer_V_ce0_assign_proc : process(grp_process_word_fu_1954_old_word_buffer_m_ce0, grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_ce0, ap_CS_fsm_state81, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            old_word_buffer_V_ce0 <= grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            old_word_buffer_V_ce0 <= grp_process_word_fu_1954_old_word_buffer_m_ce0;
        else 
            old_word_buffer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    old_word_buffer_V_ce1_assign_proc : process(grp_process_word_fu_1954_old_word_buffer_m_ce1, ap_CS_fsm_state80)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            old_word_buffer_V_ce1 <= grp_process_word_fu_1954_old_word_buffer_m_ce1;
        else 
            old_word_buffer_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    old_word_buffer_V_we0_assign_proc : process(grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_we0, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            old_word_buffer_V_we0 <= grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_old_word_buffer_V_we0;
        else 
            old_word_buffer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln243_10_fu_2710_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_B);
    or_ln243_11_fu_2721_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_C);
    or_ln243_12_fu_2732_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_D);
    or_ln243_13_fu_2743_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_E);
    or_ln243_14_fu_2754_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_F);
    or_ln243_15_fu_2765_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_10);
    or_ln243_16_fu_2776_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_11);
    or_ln243_17_fu_2787_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_12);
    or_ln243_18_fu_2798_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_13);
    or_ln243_19_fu_2809_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_14);
    or_ln243_1_fu_2611_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_2);
    or_ln243_20_fu_2820_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_15);
    or_ln243_21_fu_2831_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_16);
    or_ln243_22_fu_2842_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_17);
    or_ln243_23_fu_2853_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_18);
    or_ln243_24_fu_2864_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_19);
    or_ln243_25_fu_2875_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_1A);
    or_ln243_26_fu_2886_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_1B);
    or_ln243_27_fu_2897_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_1C);
    or_ln243_28_fu_2908_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_1D);
    or_ln243_29_fu_2919_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_1E);
    or_ln243_2_fu_2622_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_3);
    or_ln243_30_fu_2930_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_1F);
    or_ln243_31_fu_2941_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_20);
    or_ln243_32_fu_2952_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_21);
    or_ln243_33_fu_2963_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_22);
    or_ln243_34_fu_2974_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_23);
    or_ln243_35_fu_2985_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_24);
    or_ln243_36_fu_2996_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_25);
    or_ln243_37_fu_3007_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_26);
    or_ln243_38_fu_3018_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_27);
    or_ln243_39_fu_3029_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_28);
    or_ln243_3_fu_2633_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_4);
    or_ln243_40_fu_3040_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_29);
    or_ln243_41_fu_3051_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_2A);
    or_ln243_42_fu_3062_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_2B);
    or_ln243_43_fu_3073_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_2C);
    or_ln243_44_fu_3084_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_2D);
    or_ln243_45_fu_3095_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_2E);
    or_ln243_46_fu_3106_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_2F);
    or_ln243_47_fu_3117_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_30);
    or_ln243_48_fu_3128_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_31);
    or_ln243_49_fu_3139_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_32);
    or_ln243_4_fu_2644_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_5);
    or_ln243_50_fu_3150_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_33);
    or_ln243_51_fu_3161_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_34);
    or_ln243_52_fu_3172_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_35);
    or_ln243_53_fu_3183_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_36);
    or_ln243_54_fu_3194_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_37);
    or_ln243_55_fu_3205_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_38);
    or_ln243_56_fu_3216_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_39);
    or_ln243_57_fu_3227_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_3A);
    or_ln243_58_fu_3238_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_3B);
    or_ln243_59_fu_3249_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_3C);
    or_ln243_5_fu_2655_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_6);
    or_ln243_60_fu_3260_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_3D);
    or_ln243_61_fu_3271_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_3E);
    or_ln243_62_fu_3282_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_3F);
    or_ln243_6_fu_2666_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_7);
    or_ln243_7_fu_2677_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_8);
    or_ln243_8_fu_2688_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_9);
    or_ln243_9_fu_2699_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_A);
    or_ln243_fu_2600_p2 <= (tmp_s_fu_2587_p3 or ap_const_lv11_1);
    or_ln375_10_fu_3686_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_B);
    or_ln375_11_fu_3697_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_C);
    or_ln375_12_fu_3746_p2 <= (tmp_121_reg_6115 or ap_const_lv11_D);
    or_ln375_13_fu_3756_p2 <= (tmp_121_reg_6115 or ap_const_lv11_E);
    or_ln375_14_fu_3766_p2 <= (tmp_121_reg_6115 or ap_const_lv11_F);
    or_ln375_15_fu_3776_p2 <= (tmp_121_reg_6115 or ap_const_lv11_10);
    or_ln375_16_fu_3786_p2 <= (tmp_121_reg_6115 or ap_const_lv11_11);
    or_ln375_17_fu_3796_p2 <= (tmp_121_reg_6115 or ap_const_lv11_12);
    or_ln375_18_fu_3806_p2 <= (tmp_121_reg_6115 or ap_const_lv11_13);
    or_ln375_19_fu_3816_p2 <= (tmp_121_reg_6115 or ap_const_lv11_14);
    or_ln375_1_fu_3587_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_2);
    or_ln375_20_fu_3826_p2 <= (tmp_121_reg_6115 or ap_const_lv11_15);
    or_ln375_21_fu_3836_p2 <= (tmp_121_reg_6115 or ap_const_lv11_16);
    or_ln375_22_fu_3846_p2 <= (tmp_121_reg_6115 or ap_const_lv11_17);
    or_ln375_23_fu_3856_p2 <= (tmp_121_reg_6115 or ap_const_lv11_18);
    or_ln375_24_fu_3866_p2 <= (tmp_121_reg_6115 or ap_const_lv11_19);
    or_ln375_25_fu_3876_p2 <= (tmp_121_reg_6115 or ap_const_lv11_1A);
    or_ln375_26_fu_3886_p2 <= (tmp_121_reg_6115 or ap_const_lv11_1B);
    or_ln375_27_fu_3896_p2 <= (tmp_121_reg_6115 or ap_const_lv11_1C);
    or_ln375_28_fu_3906_p2 <= (tmp_121_reg_6115 or ap_const_lv11_1D);
    or_ln375_29_fu_3916_p2 <= (tmp_121_reg_6115 or ap_const_lv11_1E);
    or_ln375_2_fu_3598_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_3);
    or_ln375_30_fu_3926_p2 <= (tmp_121_reg_6115 or ap_const_lv11_1F);
    or_ln375_31_fu_3936_p2 <= (tmp_121_reg_6115 or ap_const_lv11_20);
    or_ln375_32_fu_3946_p2 <= (tmp_121_reg_6115 or ap_const_lv11_21);
    or_ln375_33_fu_3956_p2 <= (tmp_121_reg_6115 or ap_const_lv11_22);
    or_ln375_34_fu_3966_p2 <= (tmp_121_reg_6115 or ap_const_lv11_23);
    or_ln375_35_fu_3976_p2 <= (tmp_121_reg_6115 or ap_const_lv11_24);
    or_ln375_36_fu_3986_p2 <= (tmp_121_reg_6115 or ap_const_lv11_25);
    or_ln375_37_fu_3996_p2 <= (tmp_121_reg_6115 or ap_const_lv11_26);
    or_ln375_38_fu_4006_p2 <= (tmp_121_reg_6115 or ap_const_lv11_27);
    or_ln375_39_fu_4016_p2 <= (tmp_121_reg_6115 or ap_const_lv11_28);
    or_ln375_3_fu_3609_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_4);
    or_ln375_40_fu_4026_p2 <= (tmp_121_reg_6115 or ap_const_lv11_29);
    or_ln375_41_fu_4036_p2 <= (tmp_121_reg_6115 or ap_const_lv11_2A);
    or_ln375_42_fu_4046_p2 <= (tmp_121_reg_6115 or ap_const_lv11_2B);
    or_ln375_43_fu_4056_p2 <= (tmp_121_reg_6115 or ap_const_lv11_2C);
    or_ln375_44_fu_4066_p2 <= (tmp_121_reg_6115 or ap_const_lv11_2D);
    or_ln375_45_fu_4076_p2 <= (tmp_121_reg_6115 or ap_const_lv11_2E);
    or_ln375_46_fu_4086_p2 <= (tmp_121_reg_6115 or ap_const_lv11_2F);
    or_ln375_47_fu_4096_p2 <= (tmp_121_reg_6115 or ap_const_lv11_30);
    or_ln375_48_fu_4106_p2 <= (tmp_121_reg_6115 or ap_const_lv11_31);
    or_ln375_49_fu_4116_p2 <= (tmp_121_reg_6115 or ap_const_lv11_32);
    or_ln375_4_fu_3620_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_5);
    or_ln375_50_fu_4126_p2 <= (tmp_121_reg_6115 or ap_const_lv11_33);
    or_ln375_51_fu_4136_p2 <= (tmp_121_reg_6115 or ap_const_lv11_34);
    or_ln375_52_fu_4146_p2 <= (tmp_121_reg_6115 or ap_const_lv11_35);
    or_ln375_53_fu_4156_p2 <= (tmp_121_reg_6115 or ap_const_lv11_36);
    or_ln375_54_fu_4166_p2 <= (tmp_121_reg_6115 or ap_const_lv11_37);
    or_ln375_55_fu_4176_p2 <= (tmp_121_reg_6115 or ap_const_lv11_38);
    or_ln375_56_fu_4186_p2 <= (tmp_121_reg_6115 or ap_const_lv11_39);
    or_ln375_57_fu_4196_p2 <= (tmp_121_reg_6115 or ap_const_lv11_3A);
    or_ln375_58_fu_4206_p2 <= (tmp_121_reg_6115 or ap_const_lv11_3B);
    or_ln375_59_fu_4216_p2 <= (tmp_121_reg_6115 or ap_const_lv11_3C);
    or_ln375_5_fu_3631_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_6);
    or_ln375_60_fu_4226_p2 <= (tmp_121_reg_6115 or ap_const_lv11_3D);
    or_ln375_61_fu_4236_p2 <= (tmp_121_reg_6115 or ap_const_lv11_3E);
    or_ln375_62_fu_4246_p2 <= (tmp_121_reg_6115 or ap_const_lv11_3F);
    or_ln375_6_fu_3642_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_7);
    or_ln375_7_fu_3653_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_8);
    or_ln375_8_fu_3664_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_9);
    or_ln375_9_fu_3675_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_A);
    or_ln375_fu_3576_p2 <= (tmp_121_fu_3563_p3 or ap_const_lv11_1);
    p_V_3_fu_3412_p2 <= std_logic_vector(unsigned(shr27_cast_reg_5802) + unsigned(p_V_fu_644));
    pool_width_V_fu_4527_p1 <= shl_ln393_fu_4521_p2(5 - 1 downto 0);
    r_V_fu_2354_p1 <= lshr_ln948_fu_2348_p2(3 - 1 downto 0);

    rb_address0_assign_proc : process(ap_CS_fsm_state1, grp_process_word_fu_1954_rb_address0, ap_CS_fsm_state80, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rb_address0 <= ap_const_lv64_7(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rb_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rb_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            rb_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            rb_address0 <= grp_process_word_fu_1954_rb_address0;
        else 
            rb_address0 <= "XXX";
        end if; 
    end process;


    rb_address1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rb_address1 <= ap_const_lv64_6(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rb_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rb_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            rb_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            rb_address1 <= "XXX";
        end if; 
    end process;


    rb_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_process_word_fu_1954_rb_ce0, ap_CS_fsm_state80, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            rb_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            rb_ce0 <= grp_process_word_fu_1954_rb_ce0;
        else 
            rb_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rb_ce1_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            rb_ce1 <= ap_const_logic_1;
        else 
            rb_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rb_d0_assign_proc : process(ap_CS_fsm_state1, icmp_ln1019_4_reg_5297, icmp_ln1019_8_reg_5317, icmp_ln1019_12_reg_5337, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, icmp_ln1019_1_fu_2388_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rb_d0 <= icmp_ln1019_12_reg_5337;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rb_d0 <= icmp_ln1019_8_reg_5317;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rb_d0 <= icmp_ln1019_4_reg_5297;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            rb_d0 <= icmp_ln1019_1_fu_2388_p2;
        else 
            rb_d0 <= "X";
        end if; 
    end process;


    rb_d1_assign_proc : process(ap_CS_fsm_state1, icmp_ln1019_2_reg_5287, icmp_ln1019_6_reg_5307, icmp_ln1019_10_reg_5327, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, icmp_ln1019_fu_2366_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rb_d1 <= icmp_ln1019_10_reg_5327;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            rb_d1 <= icmp_ln1019_6_reg_5307;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rb_d1 <= icmp_ln1019_2_reg_5287;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            rb_d1 <= icmp_ln1019_fu_2366_p2;
        else 
            rb_d1 <= "X";
        end if; 
    end process;


    rb_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            rb_we0 <= ap_const_logic_1;
        else 
            rb_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rb_we1_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            rb_we1 <= ap_const_logic_1;
        else 
            rb_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_17_fu_2429_p2 <= std_logic_vector(unsigned(zext_ln1495_1_fu_2425_p1) + unsigned(ap_const_lv3_1));
    ret_V_19_fu_2467_p2 <= (ret_V_28_fu_2453_p3 or ap_const_lv3_1);
    ret_V_21_fu_2503_p2 <= std_logic_vector(unsigned(zext_ln1495_4_fu_2499_p1) + unsigned(ap_const_lv4_1));
    ret_V_22_fu_2531_p2 <= (r_V_fu_2354_p1 or ap_const_lv3_1);
    ret_V_24_fu_2557_p2 <= std_logic_vector(unsigned(zext_ln1495_6_fu_2553_p1) + unsigned(ap_const_lv4_1));
    ret_V_26_fu_2362_p1 <= lshr_ln948_fu_2348_p2(1 - 1 downto 0);
    ret_V_27_fu_2358_p1 <= lshr_ln948_fu_2348_p2(2 - 1 downto 0);
    ret_V_28_fu_2453_p3 <= (tmp_276_fu_2445_p3 & ap_const_lv2_0);
    ret_V_29_fu_2483_p4 <= ((tmp_276_fu_2445_p3 & ap_const_lv1_0) & ret_V_26_fu_2362_p1);
    ret_V_30_fu_2242_p1 <= o_index(1 - 1 downto 0);
    ret_V_fu_2403_p2 <= (ret_V_27_fu_2358_p1 or ap_const_lv2_1);
    select_ln1019_fu_2380_p3 <= 
        ap_const_lv4_2 when (ret_V_26_fu_2362_p1(0) = '1') else 
        ap_const_lv4_1;
    shl_ln196_fu_2268_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv7_1),to_integer(unsigned('0' & zext_ln196_fu_2264_p1(7-1 downto 0)))));
    shl_ln227_fu_2322_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv7_1),to_integer(unsigned('0' & zext_ln198_fu_2288_p1(7-1 downto 0)))));
    shl_ln2_fu_2292_p3 <= (log_width_V_fu_2250_p2 & ap_const_lv1_0);
    shl_ln393_fu_4521_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv6_1),to_integer(unsigned('0' & zext_ln393_fu_4517_p1(6-1 downto 0)))));
    shl_ln930_10_fu_4748_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_10_fu_4744_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln930_11_fu_4768_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_11_fu_4764_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln930_1_fu_4568_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_1_fu_4564_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln930_2_fu_4588_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_2_fu_4584_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln930_3_fu_4608_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_3_fu_4604_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln930_4_fu_4628_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_4_fu_4624_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln930_5_fu_4648_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_5_fu_4644_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln930_6_fu_4668_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_6_fu_4664_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln930_7_fu_4688_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_7_fu_4684_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln930_8_fu_4708_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_8_fu_4704_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln930_9_fu_4728_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_9_fu_4724_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln930_fu_4548_p2 <= std_logic_vector(shift_left(unsigned(zext_ln930_fu_4544_p1),to_integer(unsigned('0' & zext_ln198_reg_5253(7-1 downto 0)))));
    shl_ln_fu_2256_p3 <= (width_mode & ap_const_lv1_0);
    shr27_cast_fu_3326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_3323_p1),10));
    sub_i_i845_fu_3508_p2 <= std_logic_vector(unsigned(empty_90_fu_3504_p1) + unsigned(ap_const_lv5_1F));
    sub_ln455_fu_2338_p2 <= std_logic_vector(signed(ap_const_lv3_4) - signed(zext_ln186_fu_2246_p1));
    tmp_120_fu_3313_p3 <= (d_i_idx & ap_const_lv1_0);
    tmp_121_fu_3563_p3 <= (w_V_fu_728 & ap_const_lv6_0);
    tmp_122_fu_3514_p3 <= (sub_i_i845_fu_3508_p2 & ap_const_lv6_0);
    tmp_276_fu_2445_p3 <= lshr_ln948_fu_2348_p2(2 downto 2);
    tmp_341_fu_2515_p4 <= lshr_ln948_fu_2348_p2(2 downto 1);
    tmp_s_fu_2587_p3 <= (trunc_ln243_fu_2583_p1 & ap_const_lv6_0);
    trunc_ln1027_fu_3487_p1 <= m_V_reg_1880(1 - 1 downto 0);
    trunc_ln243_fu_2583_p1 <= i_V_fu_640(5 - 1 downto 0);
    trunc_ln930_10_fu_4753_p1 <= shl_ln930_10_fu_4748_p2(5 - 1 downto 0);
    trunc_ln930_11_fu_4773_p1 <= shl_ln930_11_fu_4768_p2(5 - 1 downto 0);
    trunc_ln930_1_fu_4573_p1 <= shl_ln930_1_fu_4568_p2(5 - 1 downto 0);
    trunc_ln930_2_fu_4593_p1 <= shl_ln930_2_fu_4588_p2(5 - 1 downto 0);
    trunc_ln930_3_fu_4613_p1 <= shl_ln930_3_fu_4608_p2(5 - 1 downto 0);
    trunc_ln930_4_fu_4633_p1 <= shl_ln930_4_fu_4628_p2(5 - 1 downto 0);
    trunc_ln930_5_fu_4653_p1 <= shl_ln930_5_fu_4648_p2(5 - 1 downto 0);
    trunc_ln930_6_fu_4673_p1 <= shl_ln930_6_fu_4668_p2(5 - 1 downto 0);
    trunc_ln930_7_fu_4693_p1 <= shl_ln930_7_fu_4688_p2(5 - 1 downto 0);
    trunc_ln930_8_fu_4713_p1 <= shl_ln930_8_fu_4708_p2(5 - 1 downto 0);
    trunc_ln930_9_fu_4733_p1 <= shl_ln930_9_fu_4728_p2(5 - 1 downto 0);
    trunc_ln930_fu_4553_p1 <= shl_ln930_fu_4548_p2(5 - 1 downto 0);
    w_div_8_V_fu_2328_p4 <= shl_ln227_fu_2322_p2(6 downto 3);

    word_buffer_V_address0_assign_proc : process(icmp_ln1023_reg_5978, grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address0, grp_process_word_fu_1954_word_buffer_m_address0, grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_address0, ap_CS_fsm_state81, ap_CS_fsm_state80, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            word_buffer_V_address0 <= grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            word_buffer_V_address0 <= grp_process_word_fu_1954_word_buffer_m_address0;
        elsif (((icmp_ln1023_reg_5978 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            word_buffer_V_address0 <= grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address0;
        else 
            word_buffer_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    word_buffer_V_address1_assign_proc : process(icmp_ln1023_reg_5978, grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address1, grp_process_word_fu_1954_word_buffer_m_address1, ap_CS_fsm_state80, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            word_buffer_V_address1 <= grp_process_word_fu_1954_word_buffer_m_address1;
        elsif (((icmp_ln1023_reg_5978 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            word_buffer_V_address1 <= grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_address1;
        else 
            word_buffer_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    word_buffer_V_ce0_assign_proc : process(icmp_ln1023_reg_5978, grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce0, grp_process_word_fu_1954_word_buffer_m_ce0, grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_ce0, ap_CS_fsm_state81, ap_CS_fsm_state80, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            word_buffer_V_ce0 <= grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989_word_buffer_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            word_buffer_V_ce0 <= grp_process_word_fu_1954_word_buffer_m_ce0;
        elsif (((icmp_ln1023_reg_5978 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            word_buffer_V_ce0 <= grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce0;
        else 
            word_buffer_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    word_buffer_V_ce1_assign_proc : process(icmp_ln1023_reg_5978, grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce1, grp_process_word_fu_1954_word_buffer_m_ce1, ap_CS_fsm_state80, ap_CS_fsm_state78)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            word_buffer_V_ce1 <= grp_process_word_fu_1954_word_buffer_m_ce1;
        elsif (((icmp_ln1023_reg_5978 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            word_buffer_V_ce1 <= grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_ce1;
        else 
            word_buffer_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    word_buffer_V_we0_assign_proc : process(icmp_ln1023_reg_5978, grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we0, ap_CS_fsm_state78)
    begin
        if (((icmp_ln1023_reg_5978 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            word_buffer_V_we0 <= grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we0;
        else 
            word_buffer_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    word_buffer_V_we1_assign_proc : process(icmp_ln1023_reg_5978, grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we1, ap_CS_fsm_state78)
    begin
        if (((icmp_ln1023_reg_5978 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state78))) then 
            word_buffer_V_we1 <= grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945_word_buffer_V_we1;
        else 
            word_buffer_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    words_per_image_V_cast_fu_3310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(words_per_image_V_reg_5237),8));
    words_per_image_V_fu_2274_p1 <= shl_ln196_fu_2268_p2(5 - 1 downto 0);
    wrd_V_1_fu_3523_p2 <= std_logic_vector(unsigned(wrd_V_reg_1857) + unsigned(ap_const_lv8_1));
    wrd_V_2_fu_3535_p3 <= 
        wrd_V_1_fu_3523_p2 when (icmp_ln1023_reg_5978(0) = '1') else 
        ap_const_lv8_0;
    wrd_phase_V_1_fu_3529_p2 <= std_logic_vector(unsigned(wrd_phase_V_reg_1845) + unsigned(ap_const_lv8_1));
    wrd_phase_V_2_fu_3542_p3 <= 
        wrd_phase_V_1_fu_3529_p2 when (icmp_ln1023_reg_5978(0) = '1') else 
        wrd_phase_V_reg_1845;
    wrd_phase_V_cast_fu_3477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(wrd_phase_V_reg_1845),12));
    wt_mem_V_address0 <= grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_address0;
    wt_mem_V_ce0 <= grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891_wt_mem_V_ce0;
    xor_ln1019_1_fu_2574_p2 <= (tmp_reg_5282 xor ap_const_lv1_1);
    xor_ln1019_fu_2373_p2 <= (ret_V_26_fu_2362_p1 xor ap_const_lv1_1);
    zext_ln1027_fu_3347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_V_fu_644),15));
    zext_ln1495_1_fu_2425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_27_fu_2358_p1),3));
    zext_ln1495_2_fu_2435_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_17_fu_2429_p2),4));
    zext_ln1495_3_fu_2473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_19_fu_2467_p2),4));
    zext_ln1495_4_fu_2499_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_29_fu_2483_p4),4));
    zext_ln1495_5_fu_2537_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_22_fu_2531_p2),4));
    zext_ln1495_6_fu_2553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_fu_2354_p1),4));
    zext_ln1495_fu_2409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_2403_p2),4));
    zext_ln1789_fu_3320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(words_per_image_V_reg_5237),12));
    zext_ln186_fu_2246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width_mode),3));
    zext_ln196_fu_2264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_2256_p3),7));
    zext_ln198_1_fu_2300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_2292_p3),13));
    zext_ln198_fu_2288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(log_width_V_fu_2250_p2),7));
    zext_ln243_10_fu_2705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_9_fu_2699_p2),64));
    zext_ln243_11_fu_2716_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_10_fu_2710_p2),64));
    zext_ln243_12_fu_2727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_11_fu_2721_p2),64));
    zext_ln243_13_fu_2738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_12_fu_2732_p2),64));
    zext_ln243_14_fu_2749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_13_fu_2743_p2),64));
    zext_ln243_15_fu_2760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_14_fu_2754_p2),64));
    zext_ln243_16_fu_2771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_15_fu_2765_p2),64));
    zext_ln243_17_fu_2782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_16_fu_2776_p2),64));
    zext_ln243_18_fu_2793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_17_fu_2787_p2),64));
    zext_ln243_19_fu_2804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_18_fu_2798_p2),64));
    zext_ln243_1_fu_2606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_fu_2600_p2),64));
    zext_ln243_20_fu_2815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_19_fu_2809_p2),64));
    zext_ln243_21_fu_2826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_20_fu_2820_p2),64));
    zext_ln243_22_fu_2837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_21_fu_2831_p2),64));
    zext_ln243_23_fu_2848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_22_fu_2842_p2),64));
    zext_ln243_24_fu_2859_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_23_fu_2853_p2),64));
    zext_ln243_25_fu_2870_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_24_fu_2864_p2),64));
    zext_ln243_26_fu_2881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_25_fu_2875_p2),64));
    zext_ln243_27_fu_2892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_26_fu_2886_p2),64));
    zext_ln243_28_fu_2903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_27_fu_2897_p2),64));
    zext_ln243_29_fu_2914_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_28_fu_2908_p2),64));
    zext_ln243_2_fu_2617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_1_fu_2611_p2),64));
    zext_ln243_30_fu_2925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_29_fu_2919_p2),64));
    zext_ln243_31_fu_2936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_30_fu_2930_p2),64));
    zext_ln243_32_fu_2947_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_31_fu_2941_p2),64));
    zext_ln243_33_fu_2958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_32_fu_2952_p2),64));
    zext_ln243_34_fu_2969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_33_fu_2963_p2),64));
    zext_ln243_35_fu_2980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_34_fu_2974_p2),64));
    zext_ln243_36_fu_2991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_35_fu_2985_p2),64));
    zext_ln243_37_fu_3002_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_36_fu_2996_p2),64));
    zext_ln243_38_fu_3013_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_37_fu_3007_p2),64));
    zext_ln243_39_fu_3024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_38_fu_3018_p2),64));
    zext_ln243_3_fu_2628_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_2_fu_2622_p2),64));
    zext_ln243_40_fu_3035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_39_fu_3029_p2),64));
    zext_ln243_41_fu_3046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_40_fu_3040_p2),64));
    zext_ln243_42_fu_3057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_41_fu_3051_p2),64));
    zext_ln243_43_fu_3068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_42_fu_3062_p2),64));
    zext_ln243_44_fu_3079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_43_fu_3073_p2),64));
    zext_ln243_45_fu_3090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_44_fu_3084_p2),64));
    zext_ln243_46_fu_3101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_45_fu_3095_p2),64));
    zext_ln243_47_fu_3112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_46_fu_3106_p2),64));
    zext_ln243_48_fu_3123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_47_fu_3117_p2),64));
    zext_ln243_49_fu_3134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_48_fu_3128_p2),64));
    zext_ln243_4_fu_2639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_3_fu_2633_p2),64));
    zext_ln243_50_fu_3145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_49_fu_3139_p2),64));
    zext_ln243_51_fu_3156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_50_fu_3150_p2),64));
    zext_ln243_52_fu_3167_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_51_fu_3161_p2),64));
    zext_ln243_53_fu_3178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_52_fu_3172_p2),64));
    zext_ln243_54_fu_3189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_53_fu_3183_p2),64));
    zext_ln243_55_fu_3200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_54_fu_3194_p2),64));
    zext_ln243_56_fu_3211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_55_fu_3205_p2),64));
    zext_ln243_57_fu_3222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_56_fu_3216_p2),64));
    zext_ln243_58_fu_3233_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_57_fu_3227_p2),64));
    zext_ln243_59_fu_3244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_58_fu_3238_p2),64));
    zext_ln243_5_fu_2650_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_4_fu_2644_p2),64));
    zext_ln243_60_fu_3255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_59_fu_3249_p2),64));
    zext_ln243_61_fu_3266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_60_fu_3260_p2),64));
    zext_ln243_62_fu_3277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_61_fu_3271_p2),64));
    zext_ln243_63_fu_3288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_62_fu_3282_p2),64));
    zext_ln243_6_fu_2661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_5_fu_2655_p2),64));
    zext_ln243_7_fu_2672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_6_fu_2666_p2),64));
    zext_ln243_8_fu_2683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_7_fu_2677_p2),64));
    zext_ln243_9_fu_2694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln243_8_fu_2688_p2),64));
    zext_ln243_fu_2595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_2587_p3),64));
    zext_ln375_10_fu_3681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_9_fu_3675_p2),64));
    zext_ln375_11_fu_3692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_10_fu_3686_p2),64));
    zext_ln375_12_fu_3703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_11_fu_3697_p2),64));
    zext_ln375_13_fu_3751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_12_fu_3746_p2),64));
    zext_ln375_14_fu_3761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_13_fu_3756_p2),64));
    zext_ln375_15_fu_3771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_14_fu_3766_p2),64));
    zext_ln375_16_fu_3781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_15_fu_3776_p2),64));
    zext_ln375_17_fu_3791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_16_fu_3786_p2),64));
    zext_ln375_18_fu_3801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_17_fu_3796_p2),64));
    zext_ln375_19_fu_3811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_18_fu_3806_p2),64));
    zext_ln375_1_fu_3582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_fu_3576_p2),64));
    zext_ln375_20_fu_3821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_19_fu_3816_p2),64));
    zext_ln375_21_fu_3831_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_20_fu_3826_p2),64));
    zext_ln375_22_fu_3841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_21_fu_3836_p2),64));
    zext_ln375_23_fu_3851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_22_fu_3846_p2),64));
    zext_ln375_24_fu_3861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_23_fu_3856_p2),64));
    zext_ln375_25_fu_3871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_24_fu_3866_p2),64));
    zext_ln375_26_fu_3881_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_25_fu_3876_p2),64));
    zext_ln375_27_fu_3891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_26_fu_3886_p2),64));
    zext_ln375_28_fu_3901_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_27_fu_3896_p2),64));
    zext_ln375_29_fu_3911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_28_fu_3906_p2),64));
    zext_ln375_2_fu_3593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_1_fu_3587_p2),64));
    zext_ln375_30_fu_3921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_29_fu_3916_p2),64));
    zext_ln375_31_fu_3931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_30_fu_3926_p2),64));
    zext_ln375_32_fu_3941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_31_fu_3936_p2),64));
    zext_ln375_33_fu_3951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_32_fu_3946_p2),64));
    zext_ln375_34_fu_3961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_33_fu_3956_p2),64));
    zext_ln375_35_fu_3971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_34_fu_3966_p2),64));
    zext_ln375_36_fu_3981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_35_fu_3976_p2),64));
    zext_ln375_37_fu_3991_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_36_fu_3986_p2),64));
    zext_ln375_38_fu_4001_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_37_fu_3996_p2),64));
    zext_ln375_39_fu_4011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_38_fu_4006_p2),64));
    zext_ln375_3_fu_3604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_2_fu_3598_p2),64));
    zext_ln375_40_fu_4021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_39_fu_4016_p2),64));
    zext_ln375_41_fu_4031_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_40_fu_4026_p2),64));
    zext_ln375_42_fu_4041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_41_fu_4036_p2),64));
    zext_ln375_43_fu_4051_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_42_fu_4046_p2),64));
    zext_ln375_44_fu_4061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_43_fu_4056_p2),64));
    zext_ln375_45_fu_4071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_44_fu_4066_p2),64));
    zext_ln375_46_fu_4081_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_45_fu_4076_p2),64));
    zext_ln375_47_fu_4091_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_46_fu_4086_p2),64));
    zext_ln375_48_fu_4101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_47_fu_4096_p2),64));
    zext_ln375_49_fu_4111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_48_fu_4106_p2),64));
    zext_ln375_4_fu_3615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_3_fu_3609_p2),64));
    zext_ln375_50_fu_4121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_49_fu_4116_p2),64));
    zext_ln375_51_fu_4131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_50_fu_4126_p2),64));
    zext_ln375_52_fu_4141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_51_fu_4136_p2),64));
    zext_ln375_53_fu_4151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_52_fu_4146_p2),64));
    zext_ln375_54_fu_4161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_53_fu_4156_p2),64));
    zext_ln375_55_fu_4171_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_54_fu_4166_p2),64));
    zext_ln375_56_fu_4181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_55_fu_4176_p2),64));
    zext_ln375_57_fu_4191_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_56_fu_4186_p2),64));
    zext_ln375_58_fu_4201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_57_fu_4196_p2),64));
    zext_ln375_59_fu_4211_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_58_fu_4206_p2),64));
    zext_ln375_5_fu_3626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_4_fu_3620_p2),64));
    zext_ln375_60_fu_4221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_59_fu_4216_p2),64));
    zext_ln375_61_fu_4231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_60_fu_4226_p2),64));
    zext_ln375_62_fu_4241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_61_fu_4236_p2),64));
    zext_ln375_63_fu_4251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_62_fu_4246_p2),64));
    zext_ln375_6_fu_3637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_5_fu_3631_p2),64));
    zext_ln375_7_fu_3648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_6_fu_3642_p2),64));
    zext_ln375_8_fu_3659_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_7_fu_3653_p2),64));
    zext_ln375_9_fu_3670_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln375_8_fu_3664_p2),64));
    zext_ln375_fu_3571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_121_fu_3563_p3),64));
    zext_ln393_fu_4517_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln393_fu_4512_p2),6));
    zext_ln930_10_fu_4744_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_11_fu_4738_p2),7));
    zext_ln930_11_fu_4764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_12_fu_4758_p2),7));
    zext_ln930_1_fu_4564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_2_fu_4558_p2),7));
    zext_ln930_2_fu_4584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_3_fu_4578_p2),7));
    zext_ln930_3_fu_4604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_4_fu_4598_p2),7));
    zext_ln930_4_fu_4624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_5_fu_4618_p2),7));
    zext_ln930_5_fu_4644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_6_fu_4638_p2),7));
    zext_ln930_6_fu_4664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_7_fu_4658_p2),7));
    zext_ln930_7_fu_4684_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_8_fu_4678_p2),7));
    zext_ln930_8_fu_4704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_9_fu_4698_p2),7));
    zext_ln930_9_fu_4724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_10_fu_4718_p2),7));
    zext_ln930_fu_4544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln948_1_fu_4538_p2),7));
    zext_ln948_fu_2344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln455_fu_2338_p2),5));
end behav;
