//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Mon Sep 15 20:39:49 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_4;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(w_bus_write),
    .I1(ff_write_10),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h3AFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT2 n73_s1 (
    .F(n73_4),
    .I0(ff_busy),
    .I1(ff_bus_ready) 
);
defparam n73_s1.INIT=4'h4;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT4 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[4]),
    .I2(ff_slot_address[3]),
    .I3(n89_8) 
);
defparam n89_s2.INIT=16'h1000;
  LUT3 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[5]),
    .I1(ff_slot_address[6]),
    .I2(ff_slot_address[7]) 
);
defparam n89_s3.INIT=8'h10;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT4 n92_s4 (
    .F(n92_10),
    .I0(n73_4),
    .I1(w_bus_ioreq),
    .I2(n73_7),
    .I3(w_bus_valid) 
);
defparam n92_s4.INIT=16'h04F0;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_execute,
  ff_transfer_ready_13,
  n1199_7,
  w_status_border_detect,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n198_5,
  w_status_transfer_ready,
  w_sprite_collision,
  ff_v_active_7,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_status_border_position,
  w_screen_pos_y,
  ff_half_count,
  ff_bus_write,
  ff_port1,
  ff_bus_valid,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  reg_yjk_mode,
  reg_yae_mode,
  reg_vram256k_mode,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1717_4,
  n1729_4,
  n1755_4,
  n1004_38,
  n1006_39,
  n1007_37,
  ff_vram_valid_8,
  ff_busy,
  w_pulse2,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_text_back_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_execute;
input ff_transfer_ready_13;
input n1199_7;
input w_status_border_detect;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n198_5;
input w_status_transfer_ready;
input w_sprite_collision;
input ff_v_active_7;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [8:0] w_status_border_position;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output ff_bus_write;
output ff_port1;
output ff_bus_valid;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output reg_yjk_mode;
output reg_yae_mode;
output reg_vram256k_mode;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1717_4;
output n1729_4;
output n1755_4;
output n1004_38;
output n1006_39;
output n1007_37;
output ff_vram_valid_8;
output ff_busy;
output w_pulse2;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [17:10] reg_pattern_name_table_base;
output [17:6] reg_color_table_base;
output [17:11] reg_pattern_generator_table_base;
output [17:7] reg_sprite_attribute_table_base;
output [17:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_text_back_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [17:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n1011_28;
wire n1011_29;
wire n1586_4;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n219_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n1707_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n1737_3;
wire n1747_3;
wire n1762_3;
wire n1770_3;
wire n1777_3;
wire n1785_3;
wire n1793_3;
wire n1813_3;
wire n1820_3;
wire n924_3;
wire n926_3;
wire n964_3;
wire n965_3;
wire n966_3;
wire n967_3;
wire n1049_3;
wire n1050_3;
wire n1051_3;
wire n1052_3;
wire n1053_3;
wire n1054_3;
wire n1055_3;
wire n1056_3;
wire n1592_4;
wire n1612_3;
wire n1004_37;
wire n1005_36;
wire n1006_38;
wire n1007_35;
wire n1008_39;
wire n1009_32;
wire n1009_34;
wire n1010_41;
wire n1011_37;
wire n1011_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_write_6;
wire ff_vram_address_17_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1106_8;
wire n1109_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n1011_41;
wire n1106_10;
wire n1109_10;
wire n1057_6;
wire n96_4;
wire n200_4;
wire n203_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n387_4;
wire n388_4;
wire n389_4;
wire n390_4;
wire n391_4;
wire n392_4;
wire n1707_4;
wire n395_4;
wire n396_4;
wire n397_4;
wire n398_4;
wire n1710_4;
wire n1725_4;
wire n1797_4;
wire n1828_4;
wire n924_4;
wire n964_4;
wire n965_4;
wire n1049_4;
wire n1049_5;
wire n1050_4;
wire n1051_4;
wire n1052_4;
wire n1053_4;
wire n1054_4;
wire n1055_4;
wire n1056_4;
wire n1004_39;
wire n1004_40;
wire n1005_38;
wire n1006_40;
wire n1006_41;
wire n1007_36;
wire n1007_38;
wire n1008_40;
wire n1008_41;
wire n1009_35;
wire n1009_36;
wire n1010_42;
wire n1010_43;
wire n1011_42;
wire ff_vram_valid_7;
wire ff_vram_address_13_7;
wire n1106_11;
wire n1109_11;
wire n1109_12;
wire n395_5;
wire n1004_41;
wire n1005_39;
wire n1007_39;
wire n1009_37;
wire n1010_44;
wire n1106_12;
wire n1106_13;
wire n1106_14;
wire n1109_14;
wire n1109_15;
wire n1106_15;
wire n1106_16;
wire n1106_17;
wire n1109_16;
wire n1878_5;
wire ff_vram_address_17_9;
wire n202_6;
wire n201_6;
wire n1755_6;
wire n1833_5;
wire n1797_6;
wire n1725_6;
wire n1717_6;
wire n1839_5;
wire n1805_5;
wire n1744_5;
wire n1729_6;
wire n1109_18;
wire n1005_41;
wire n1828_6;
wire n1773_5;
wire n1710_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n968_14;
wire ff_port0;
wire ff_port2;
wire ff_port3;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n1011_31;
wire n1011_33;
wire n1011_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n1011_s30 (
    .F(n1011_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1011_s30.INIT=8'hCA;
  LUT3 n1011_s31 (
    .F(n1011_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1011_s31.INIT=8'hCA;
  LUT4 n1586_s1 (
    .F(n1586_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port1) 
);
defparam n1586_s1.INIT=16'h4000;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_4),
    .I1(ff_bus_wdata[7]),
    .I2(n1586_4) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1586_4) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1586_4) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1586_4) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1586_4) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1586_4) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1586_4) 
);
defparam n128_s0.INIT=8'hAC;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(w_register_data[5]),
    .I1(n200_4),
    .I2(ff_register_pointer[5]),
    .I3(n96_4) 
);
defparam n200_s0.INIT=16'h3CAA;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[4]),
    .I3(n96_4) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT4 n202_s0 (
    .F(n202_3),
    .I0(w_register_data[3]),
    .I1(n202_6),
    .I2(ff_register_pointer[3]),
    .I3(n96_4) 
);
defparam n202_s0.INIT=16'h3CAA;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_4) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_4) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_4) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n219_s0 (
    .F(n219_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port0) 
);
defparam n219_s0.INIT=16'h4000;
  LUT4 n381_s0 (
    .F(n381_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n381_4),
    .I3(w_pulse2) 
);
defparam n381_s0.INIT=16'h3CAA;
  LUT4 n382_s0 (
    .F(n382_3),
    .I0(ff_bus_wdata[4]),
    .I1(n382_4),
    .I2(w_cpu_vram_address[12]),
    .I3(w_pulse2) 
);
defparam n382_s0.INIT=16'h3CAA;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(ff_bus_wdata[3]),
    .I1(n383_4),
    .I2(w_cpu_vram_address[11]),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT4 n384_s0 (
    .F(n384_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4),
    .I3(w_pulse2) 
);
defparam n384_s0.INIT=16'h3CAA;
  LUT4 n385_s0 (
    .F(n385_3),
    .I0(ff_bus_wdata[1]),
    .I1(n385_4),
    .I2(w_cpu_vram_address[9]),
    .I3(w_pulse2) 
);
defparam n385_s0.INIT=16'h3CAA;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(ff_bus_wdata[0]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[8]),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4),
    .I3(w_pulse2) 
);
defparam n387_s0.INIT=16'h3CAA;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[6]),
    .I1(n388_4),
    .I2(w_cpu_vram_address[6]),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[5]),
    .I1(n389_4),
    .I2(w_cpu_vram_address[5]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT4 n390_s0 (
    .F(n390_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4),
    .I3(w_pulse2) 
);
defparam n390_s0.INIT=16'h3CAA;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(w_register_data[3]),
    .I1(n391_4),
    .I2(w_cpu_vram_address[3]),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'h3CAA;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(w_register_data[2]),
    .I1(n392_4),
    .I2(w_cpu_vram_address[2]),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'h3CAA;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'h3CAA;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n394_s0.INIT=8'h5C;
  LUT4 n1707_s0 (
    .F(n1707_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1707_4) 
);
defparam n1707_s0.INIT=16'h0100;
  LUT4 n395_s0 (
    .F(n395_3),
    .I0(w_register_data[3]),
    .I1(ff_vram_type),
    .I2(n395_4),
    .I3(w_pulse2) 
);
defparam n395_s0.INIT=16'h0F88;
  LUT4 n396_s0 (
    .F(n396_3),
    .I0(w_register_data[2]),
    .I1(ff_vram_type),
    .I2(n396_4),
    .I3(w_pulse2) 
);
defparam n396_s0.INIT=16'hF088;
  LUT4 n397_s0 (
    .F(n397_3),
    .I0(w_register_data[1]),
    .I1(ff_vram_type),
    .I2(n397_4),
    .I3(w_pulse2) 
);
defparam n397_s0.INIT=16'hF088;
  LUT4 n398_s0 (
    .F(n398_3),
    .I0(w_register_data[0]),
    .I1(ff_vram_type),
    .I2(n398_4),
    .I3(w_pulse2) 
);
defparam n398_s0.INIT=16'hF088;
  LUT4 n1737_s0 (
    .F(n1737_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1707_4) 
);
defparam n1737_s0.INIT=16'h1000;
  LUT4 n1747_s0 (
    .F(n1747_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1707_4) 
);
defparam n1747_s0.INIT=16'h4000;
  LUT4 n1762_s0 (
    .F(n1762_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1707_4) 
);
defparam n1762_s0.INIT=16'h8000;
  LUT4 n1770_s0 (
    .F(n1770_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1725_4) 
);
defparam n1770_s0.INIT=16'h0100;
  LUT4 n1777_s0 (
    .F(n1777_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1725_4) 
);
defparam n1777_s0.INIT=16'h1000;
  LUT4 n1785_s0 (
    .F(n1785_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1725_4) 
);
defparam n1785_s0.INIT=16'h4000;
  LUT4 n1793_s0 (
    .F(n1793_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1725_4) 
);
defparam n1793_s0.INIT=16'h8000;
  LUT4 n1813_s0 (
    .F(n1813_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1797_4) 
);
defparam n1813_s0.INIT=16'h1000;
  LUT4 n1820_s0 (
    .F(n1820_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1797_4) 
);
defparam n1820_s0.INIT=16'h8000;
  LUT4 n924_s0 (
    .F(n924_3),
    .I0(w_register_write),
    .I1(n926_3),
    .I2(w_palette_valid),
    .I3(n924_4) 
);
defparam n924_s0.INIT=16'hFF10;
  LUT4 n926_s0 (
    .F(n926_3),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port2) 
);
defparam n926_s0.INIT=16'h4000;
  LUT4 n964_s0 (
    .F(n964_3),
    .I0(w_register_data[3]),
    .I1(n964_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n964_s0.INIT=16'hAA3C;
  LUT4 n965_s0 (
    .F(n965_3),
    .I0(w_register_data[2]),
    .I1(n965_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n965_s0.INIT=16'hAA3C;
  LUT4 n966_s0 (
    .F(n966_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n966_s0.INIT=16'hAA3C;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n967_s0.INIT=8'hC5;
  LUT4 n1049_s0 (
    .F(n1049_3),
    .I0(n1049_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1049_s0.INIT=16'hF044;
  LUT4 n1050_s0 (
    .F(n1050_3),
    .I0(n1050_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1050_s0.INIT=16'hF044;
  LUT4 n1051_s0 (
    .F(n1051_3),
    .I0(n1051_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1051_s0.INIT=16'hF044;
  LUT4 n1052_s0 (
    .F(n1052_3),
    .I0(n1052_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1052_s0.INIT=16'hF044;
  LUT4 n1053_s0 (
    .F(n1053_3),
    .I0(n1053_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1053_s0.INIT=16'hF044;
  LUT4 n1054_s0 (
    .F(n1054_3),
    .I0(n1054_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1054_s0.INIT=16'hF044;
  LUT4 n1055_s0 (
    .F(n1055_3),
    .I0(n1055_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1055_s0.INIT=16'hF044;
  LUT4 n1056_s0 (
    .F(n1056_3),
    .I0(n1056_4),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1056_s0.INIT=16'hF044;
  LUT3 n1592_s1 (
    .F(n1592_4),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1586_4) 
);
defparam n1592_s1.INIT=8'h3A;
  LUT3 n1612_s0 (
    .F(n1612_3),
    .I0(n96_4),
    .I1(n1710_4),
    .I2(n1797_4) 
);
defparam n1612_s0.INIT=8'h40;
  LUT4 n1004_s23 (
    .F(n1004_37),
    .I0(n1004_38),
    .I1(w_sprite_collision_y[7]),
    .I2(n1004_39),
    .I3(n1004_40) 
);
defparam n1004_s23.INIT=16'h0D00;
  LUT4 n1005_s22 (
    .F(n1005_36),
    .I0(n1004_38),
    .I1(w_sprite_collision_y[6]),
    .I2(n1005_41),
    .I3(n1005_38) 
);
defparam n1005_s22.INIT=16'h0D00;
  LUT4 n1006_s22 (
    .F(n1006_38),
    .I0(n1006_39),
    .I1(w_status_color[5]),
    .I2(n1006_40),
    .I3(n1006_41) 
);
defparam n1006_s22.INIT=16'h0D00;
  LUT4 n1007_s21 (
    .F(n1007_35),
    .I0(n1007_36),
    .I1(ff_status_register_pointer[1]),
    .I2(n1007_37),
    .I3(n1007_38) 
);
defparam n1007_s21.INIT=16'h8F00;
  LUT4 n1008_s23 (
    .F(n1008_39),
    .I0(n1006_39),
    .I1(w_status_color[3]),
    .I2(n1008_40),
    .I3(n1008_41) 
);
defparam n1008_s23.INIT=16'h0D00;
  LUT4 n1009_s20 (
    .F(n1009_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1009_s20.INIT=16'hC1CE;
  LUT3 n1009_s21 (
    .F(n1009_34),
    .I0(n1009_35),
    .I1(n1009_36),
    .I2(ff_status_register_pointer[3]) 
);
defparam n1009_s21.INIT=8'h35;
  LUT4 n1010_s23 (
    .F(n1010_41),
    .I0(w_status_border_position[1]),
    .I1(n1010_42),
    .I2(ff_status_register_pointer[3]),
    .I3(n1010_43) 
);
defparam n1010_s23.INIT=16'hBBB0;
  LUT3 n1011_s33 (
    .F(n1011_37),
    .I0(w_status_command_execute),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1011_s33.INIT=8'hCA;
  LUT4 n1011_s25 (
    .F(n1011_39),
    .I0(ff_status_register_pointer[1]),
    .I1(n1011_42),
    .I2(n1011_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1011_s25.INIT=16'hBBF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n926_3) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1586_4),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_4),
    .I1(ff_2nd_access),
    .I2(n1586_4) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT4 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(n1710_4),
    .I1(n1797_4),
    .I2(ff_not_increment),
    .I3(n96_4) 
);
defparam ff_register_pointer_5_s3.INIT=16'h0F88;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_valid_7),
    .I1(ff_vram_valid_8),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT3 ff_vram_write_s3 (
    .F(ff_vram_write_6),
    .I0(w_pulse2),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_valid_7) 
);
defparam ff_vram_write_s3.INIT=8'h10;
  LUT4 ff_vram_address_17_s3 (
    .F(ff_vram_address_17_6),
    .I0(n1725_4),
    .I1(n1755_4),
    .I2(ff_vram_address_17_9),
    .I3(w_pulse2) 
);
defparam ff_vram_address_17_s3.INIT=16'hF088;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n926_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 n1106_s3 (
    .F(n1106_8),
    .I0(w_screen_pos_y[1]),
    .I1(ff_transfer_ready_13),
    .I2(n1106_11),
    .I3(n1106_10) 
);
defparam n1106_s3.INIT=16'h10FF;
  LUT4 n1109_s3 (
    .F(n1109_8),
    .I0(ff_transfer_ready_13),
    .I1(n1109_11),
    .I2(n1109_12),
    .I3(n1109_10) 
);
defparam n1109_s3.INIT=16'h40FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_3) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_3) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_3) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_3) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_3) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_3) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_3) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_3) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n1011_s32 (
    .F(n1011_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n1011_s32.INIT=4'h8;
  LUT3 n1106_s4 (
    .F(n1106_10),
    .I0(ff_transfer_ready_13),
    .I1(ff_frame_interrupt_enable),
    .I2(n1199_7) 
);
defparam n1106_s4.INIT=8'hE0;
  LUT3 n1109_s4 (
    .F(n1109_10),
    .I0(ff_line_interrupt_enable),
    .I1(n1109_18),
    .I2(ff_transfer_ready_13) 
);
defparam n1109_s4.INIT=8'h3A;
  LUT3 n1057_s1 (
    .F(n1057_6),
    .I0(ff_port0),
    .I1(n1049_5),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1057_s1.INIT=8'hF4;
  LUT4 n96_s1 (
    .F(n96_4),
    .I0(ff_busy),
    .I1(ff_bus_valid),
    .I2(ff_bus_write),
    .I3(ff_port3) 
);
defparam n96_s1.INIT=16'h4000;
  LUT4 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n203_4) 
);
defparam n200_s1.INIT=16'h8000;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[10]),
    .I3(n384_4) 
);
defparam n381_s1.INIT=16'h8000;
  LUT3 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n384_4) 
);
defparam n382_s1.INIT=8'h80;
  LUT2 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n384_4) 
);
defparam n383_s1.INIT=4'h8;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n387_4) 
);
defparam n384_s1.INIT=16'h8000;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n387_4) 
);
defparam n385_s1.INIT=8'h80;
  LUT2 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n387_4) 
);
defparam n386_s1.INIT=4'h8;
  LUT4 n387_s1 (
    .F(n387_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n390_4) 
);
defparam n387_s1.INIT=16'h8000;
  LUT3 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n390_4) 
);
defparam n388_s1.INIT=8'h80;
  LUT2 n389_s1 (
    .F(n389_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n390_4) 
);
defparam n389_s1.INIT=4'h8;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n390_s1.INIT=16'h8000;
  LUT3 n391_s1 (
    .F(n391_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[1]) 
);
defparam n391_s1.INIT=8'h80;
  LUT2 n392_s1 (
    .F(n392_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n392_s1.INIT=4'h8;
  LUT4 n1707_s1 (
    .F(n1707_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1707_s1.INIT=16'h0100;
  LUT4 n395_s1 (
    .F(n395_4),
    .I0(w_cpu_vram_address[16]),
    .I1(n381_4),
    .I2(n395_5),
    .I3(w_cpu_vram_address[17]) 
);
defparam n395_s1.INIT=16'h807F;
  LUT3 n396_s1 (
    .F(n396_4),
    .I0(n381_4),
    .I1(n395_5),
    .I2(w_cpu_vram_address[16]) 
);
defparam n396_s1.INIT=8'h78;
  LUT4 n397_s1 (
    .F(n397_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(n381_4),
    .I3(w_cpu_vram_address[15]) 
);
defparam n397_s1.INIT=16'h7F80;
  LUT3 n398_s1 (
    .F(n398_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n381_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n398_s1.INIT=8'h78;
  LUT3 n1710_s1 (
    .F(n1710_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1710_s1.INIT=8'h10;
  LUT3 n1717_s1 (
    .F(n1717_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1717_s1.INIT=8'h10;
  LUT4 n1725_s1 (
    .F(n1725_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1725_s1.INIT=16'h1000;
  LUT3 n1729_s1 (
    .F(n1729_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1729_s1.INIT=8'h40;
  LUT3 n1755_s1 (
    .F(n1755_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1755_s1.INIT=8'h40;
  LUT4 n1797_s1 (
    .F(n1797_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1797_s1.INIT=16'h1000;
  LUT4 n1828_s1 (
    .F(n1828_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1828_s1.INIT=16'h4000;
  LUT4 n924_s1 (
    .F(n924_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1797_4) 
);
defparam n924_s1.INIT=16'h0100;
  LUT3 n964_s1 (
    .F(n964_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n964_s1.INIT=8'h80;
  LUT2 n965_s1 (
    .F(n965_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n965_s1.INIT=4'h8;
  LUT3 n1049_s1 (
    .F(n1049_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1049_s1.INIT=8'h10;
  LUT3 n1049_s2 (
    .F(n1049_5),
    .I0(ff_busy),
    .I1(ff_bus_write),
    .I2(ff_bus_valid) 
);
defparam n1049_s2.INIT=8'h10;
  LUT3 n1050_s1 (
    .F(n1050_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1050_s1.INIT=8'h10;
  LUT3 n1051_s1 (
    .F(n1051_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1051_s1.INIT=8'h10;
  LUT3 n1052_s1 (
    .F(n1052_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1052_s1.INIT=8'h10;
  LUT3 n1053_s1 (
    .F(n1053_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1053_s1.INIT=8'h10;
  LUT3 n1054_s1 (
    .F(n1054_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1054_s1.INIT=8'h10;
  LUT3 n1055_s1 (
    .F(n1055_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1055_s1.INIT=8'h10;
  LUT3 n1056_s1 (
    .F(n1056_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1056_s1.INIT=8'h10;
  LUT4 n1004_s24 (
    .F(n1004_38),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[3]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1004_s24.INIT=16'h1000;
  LUT4 n1004_s25 (
    .F(n1004_39),
    .I0(ff_frame_interrupt),
    .I1(n1004_41),
    .I2(ff_status_register_pointer[1]),
    .I3(n1007_37) 
);
defparam n1004_s25.INIT=16'h3D00;
  LUT4 n1004_s26 (
    .F(n1004_40),
    .I0(w_status_color[7]),
    .I1(n1006_39),
    .I2(w_status_border_position[7]),
    .I3(n1010_42) 
);
defparam n1004_s26.INIT=16'hB0BB;
  LUT4 n1005_s24 (
    .F(n1005_38),
    .I0(w_status_color[6]),
    .I1(n1006_39),
    .I2(w_status_border_position[6]),
    .I3(n1010_42) 
);
defparam n1005_s24.INIT=16'hB0BB;
  LUT4 n1006_s23 (
    .F(n1006_39),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1006_s23.INIT=16'h4000;
  LUT4 n1006_s24 (
    .F(n1006_40),
    .I0(ff_status_register_pointer[1]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(n1007_37) 
);
defparam n1006_s24.INIT=16'h7F00;
  LUT4 n1006_s25 (
    .F(n1006_41),
    .I0(w_sprite_collision_y[5]),
    .I1(n1004_38),
    .I2(w_status_border_position[5]),
    .I3(n1010_42) 
);
defparam n1006_s25.INIT=16'hB0BB;
  LUT3 n1007_s22 (
    .F(n1007_36),
    .I0(w_status_border_detect),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n1007_s22.INIT=8'hCA;
  LUT2 n1007_s23 (
    .F(n1007_37),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]) 
);
defparam n1007_s23.INIT=4'h1;
  LUT3 n1007_s24 (
    .F(n1007_38),
    .I0(n1004_38),
    .I1(w_sprite_collision_y[4]),
    .I2(n1007_39) 
);
defparam n1007_s24.INIT=8'hD0;
  LUT4 n1008_s24 (
    .F(n1008_40),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(n1007_37) 
);
defparam n1008_s24.INIT=16'h4F00;
  LUT4 n1008_s25 (
    .F(n1008_41),
    .I0(w_sprite_collision_y[3]),
    .I1(n1004_38),
    .I2(w_status_border_position[3]),
    .I3(n1010_42) 
);
defparam n1008_s25.INIT=16'hB0BB;
  LUT4 n1009_s22 (
    .F(n1009_35),
    .I0(w_sprite_collision_x[2]),
    .I1(n1009_37),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n1009_s22.INIT=16'h35CF;
  LUT3 n1009_s23 (
    .F(n1009_36),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(w_status_border_position[2]) 
);
defparam n1009_s23.INIT=8'h01;
  LUT4 n1010_s24 (
    .F(n1010_42),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1010_s24.INIT=16'h0100;
  LUT4 n1010_s25 (
    .F(n1010_43),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1010_44),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1010_s25.INIT=16'hE030;
  LUT4 n1011_s27 (
    .F(n1011_42),
    .I0(w_status_border_position[0]),
    .I1(w_status_border_position[8]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1011_s27.INIT=16'h0305;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_busy),
    .I1(w_pulse1),
    .I2(ff_bus_valid),
    .I3(ff_port0) 
);
defparam ff_vram_valid_s4.INIT=16'h1000;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_5) 
);
defparam ff_vram_valid_s5.INIT=8'h10;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(n1755_4),
    .I1(n1725_4),
    .I2(n1586_4) 
);
defparam ff_vram_address_13_s4.INIT=8'h70;
  LUT3 n1106_s5 (
    .F(n1106_11),
    .I0(n1106_12),
    .I1(n1106_13),
    .I2(n1106_14) 
);
defparam n1106_s5.INIT=8'h80;
  LUT4 n1109_s5 (
    .F(n1109_11),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1109_s5.INIT=16'h9009;
  LUT4 n1109_s6 (
    .F(n1109_12),
    .I0(w_screen_pos_y[2]),
    .I1(reg_interrupt_line[2]),
    .I2(n1109_14),
    .I3(n1109_15) 
);
defparam n1109_s6.INIT=16'h9000;
  LUT3 n395_s2 (
    .F(n395_5),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[13]) 
);
defparam n395_s2.INIT=8'h80;
  LUT4 n1004_s27 (
    .F(n1004_41),
    .I0(w_sprite_collision_x[7]),
    .I1(w_status_transfer_ready),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1004_s27.INIT=16'hAFC0;
  LUT4 n1005_s25 (
    .F(n1005_39),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1005_s25.INIT=16'h3FF5;
  LUT4 n1007_s25 (
    .F(n1007_39),
    .I0(w_status_color[4]),
    .I1(n1006_39),
    .I2(w_status_border_position[4]),
    .I3(n1010_42) 
);
defparam n1007_s25.INIT=16'hB0BB;
  LUT3 n1009_s24 (
    .F(n1009_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n1009_s24.INIT=8'hC5;
  LUT4 n1010_s26 (
    .F(n1010_44),
    .I0(w_status_color[1]),
    .I1(w_sprite_collision_x[1]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n1010_s26.INIT=16'hAFC0;
  LUT4 n1106_s6 (
    .F(n1106_12),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n1106_15),
    .I3(ff_v_active_7) 
);
defparam n1106_s6.INIT=16'h1000;
  LUT4 n1106_s7 (
    .F(n1106_13),
    .I0(w_screen_pos_y[0]),
    .I1(n1106_16),
    .I2(w_screen_pos_y[2]),
    .I3(w_screen_pos_y[4]) 
);
defparam n1106_s7.INIT=16'h4000;
  LUT4 n1106_s8 (
    .F(n1106_14),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(n1106_17),
    .I3(w_screen_pos_y[6]) 
);
defparam n1106_s8.INIT=16'h1000;
  LUT4 n1109_s8 (
    .F(n1109_14),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[3]),
    .I3(reg_interrupt_line[3]) 
);
defparam n1109_s8.INIT=16'h9009;
  LUT4 n1109_s9 (
    .F(n1109_15),
    .I0(w_screen_pos_y[6]),
    .I1(reg_interrupt_line[6]),
    .I2(n1109_16),
    .I3(ff_v_active_7) 
);
defparam n1109_s9.INIT=16'h9000;
  LUT4 n1106_s9 (
    .F(n1106_15),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[7]) 
);
defparam n1106_s9.INIT=16'h0100;
  LUT4 n1106_s10 (
    .F(n1106_16),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[4]),
    .I2(ff_half_count[9]),
    .I3(w_screen_pos_y[7]) 
);
defparam n1106_s10.INIT=16'h0100;
  LUT4 n1106_s11 (
    .F(n1106_17),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[12]),
    .I2(ff_half_count[6]),
    .I3(ff_half_count[3]) 
);
defparam n1106_s11.INIT=16'h1000;
  LUT4 n1109_s10 (
    .F(n1109_16),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam n1109_s10.INIT=16'h9009;
  LUT4 n1878_s1 (
    .F(n1878_5),
    .I0(ff_reset_n2_1),
    .I1(n926_3),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1878_s1.INIT=16'h0008;
  LUT3 ff_vram_address_17_s5 (
    .F(ff_vram_address_17_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(ff_vram_type) 
);
defparam ff_vram_address_17_s5.INIT=8'hE0;
  LUT3 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n202_s2.INIT=8'h80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n1755_s2 (
    .F(n1755_6),
    .I0(n1707_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1755_s2.INIT=16'h2000;
  LUT4 n1833_s1 (
    .F(n1833_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1828_4) 
);
defparam n1833_s1.INIT=16'h1000;
  LUT4 n1797_s2 (
    .F(n1797_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1797_4) 
);
defparam n1797_s2.INIT=16'h1000;
  LUT4 n1725_s2 (
    .F(n1725_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1725_4) 
);
defparam n1725_s2.INIT=16'h1000;
  LUT4 n1717_s2 (
    .F(n1717_6),
    .I0(n1707_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1717_s2.INIT=16'h0200;
  LUT4 n1839_s1 (
    .F(n1839_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1828_4) 
);
defparam n1839_s1.INIT=16'h4000;
  LUT4 n1805_s1 (
    .F(n1805_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1797_4) 
);
defparam n1805_s1.INIT=16'h4000;
  LUT4 n1744_s1 (
    .F(n1744_5),
    .I0(n1725_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1744_s1.INIT=16'h2000;
  LUT4 n1729_s2 (
    .F(n1729_6),
    .I0(n1707_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1729_s2.INIT=16'h2000;
  LUT4 n1109_s11 (
    .F(n1109_18),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n1109_s11.INIT=16'h0004;
  LUT3 n1005_s26 (
    .F(n1005_41),
    .I0(n1005_39),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]) 
);
defparam n1005_s26.INIT=8'h02;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1828_4) 
);
defparam n1828_s2.INIT=16'h1000;
  LUT4 n1773_s1 (
    .F(n1773_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1725_4) 
);
defparam n1773_s1.INIT=16'h1000;
  LUT4 n1710_s2 (
    .F(n1710_6),
    .I0(n1707_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1710_s2.INIT=16'h0200;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_7),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_8),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n968_s8 (
    .F(n968_14),
    .I0(n926_3),
    .I1(w_register_write),
    .I2(n924_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n968_s8.INIT=16'h0D32;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1592_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1612_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_3),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1707_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1707_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1707_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1707_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_17_s0 (
    .Q(reg_pattern_name_table_base[17]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_17_s0 (
    .Q(reg_color_table_base[17]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1725_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1725_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1725_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1725_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1729_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_17_s0 (
    .Q(reg_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1737_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_17_s0 (
    .Q(reg_sprite_attribute_table_base[17]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1744_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1744_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1744_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1747_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_17_s0 (
    .Q(reg_sprite_pattern_generator_table_base[17]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1755_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1762_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1770_3),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1770_3),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1770_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1773_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1773_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1773_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1773_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_7_s0 (
    .Q(reg_text_back_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_6_s0 (
    .Q(reg_text_back_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_5_s0 (
    .Q(reg_text_back_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_4_s0 (
    .Q(reg_text_back_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_3_s0 (
    .Q(reg_text_back_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_2_s0 (
    .Q(reg_text_back_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_1_s0 (
    .Q(reg_text_back_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_text_back_color_0_s0 (
    .Q(reg_text_back_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1777_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1785_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1793_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1793_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1793_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1793_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1797_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1805_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1820_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1828_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1828_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yjk_mode_s0 (
    .Q(reg_yjk_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1828_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_yae_mode_s0 (
    .Q(reg_yae_mode),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1828_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1839_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1839_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1839_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1833_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram256k_mode_s0 (
    .Q(reg_vram256k_mode),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1813_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n926_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1878_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n1004_37),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n1005_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n1006_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n1007_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n1008_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n1010_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n1011_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1057_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1049_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1050_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1051_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1052_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1053_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1054_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1055_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1056_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1586_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_17_s1 (
    .Q(w_cpu_vram_address[17]),
    .D(n395_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_17_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n396_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n397_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n398_3),
    .CLK(clk85m),
    .CE(ff_vram_address_17_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n394_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n964_3),
    .CLK(clk85m),
    .CE(n924_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n965_3),
    .CLK(clk85m),
    .CE(n924_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n966_3),
    .CLK(clk85m),
    .CE(n924_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n967_3),
    .CLK(clk85m),
    .CE(n924_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1106_10),
    .CLK(clk85m),
    .CE(n1106_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1109_10),
    .CLK(clk85m),
    .CE(n1109_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n1009_32),
    .CLK(clk85m),
    .SET(n1009_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s4 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n968_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n1011_s29 (
    .O(n1011_31),
    .I0(n1011_28),
    .I1(n1011_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n1011_s28 (
    .O(n1011_33),
    .I0(n1011_41),
    .I1(n1011_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n1011_s23 (
    .O(n1011_35),
    .I0(n1011_33),
    .I1(n1011_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  n103_9,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_7,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y,
  ff_blink_base
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input n103_9;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_7;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
output [0:0] ff_blink_base;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_interleaving_page_8;
wire n423_7;
wire n422_7;
wire n421_7;
wire n420_7;
wire n387_7;
wire n386_7;
wire n385_7;
wire n164_8;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n103_7;
wire n100_7;
wire n96_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire n443_7;
wire w_h_count_end_12;
wire n138_4;
wire n379_4;
wire n264_4;
wire n264_5;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n423_8;
wire n423_9;
wire n422_8;
wire n421_8;
wire n420_8;
wire n420_9;
wire n161_8;
wire n160_8;
wire n158_8;
wire n157_8;
wire n155_8;
wire n102_8;
wire n101_8;
wire n99_8;
wire n98_8;
wire n97_8;
wire n94_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n138_5;
wire n379_5;
wire n379_6;
wire n264_6;
wire ff_v_active_8;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire ff_interleaving_page_11;
wire n421_9;
wire n379_7;
wire n379_8;
wire n379_9;
wire n379_10;
wire ff_v_active_9;
wire ff_v_active_11;
wire n54_10;
wire n95_10;
wire n97_10;
wire ff_blink_counter_3_14;
wire n58_10;
wire n59_9;
wire n94_10;
wire n95_12;
wire n98_10;
wire n99_10;
wire n101_10;
wire n102_10;
wire n104_9;
wire n105_9;
wire n222_7;
wire n379_12;
wire n56_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:1] ff_blink_base_0;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(n138_4) 
);
defparam n138_s0.INIT=8'h10;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(n264_4),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(ff_v_active_11),
    .I1(n264_3),
    .I2(n379_4),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hEF00;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(n379_4),
    .I1(w_h_count_end),
    .I2(ff_interleaving_page_9),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_interleaving_page_s3.INIT=16'hFF40;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n423_s2 (
    .F(n423_7),
    .I0(n423_8),
    .I1(n423_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n423_s2.INIT=16'h0007;
  LUT4 n422_s2 (
    .F(n422_7),
    .I0(n422_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[0]) 
);
defparam n422_s2.INIT=16'h1001;
  LUT2 n421_s2 (
    .F(n421_7),
    .I0(ff_blink_counter_3_10),
    .I1(n421_8) 
);
defparam n421_s2.INIT=4'h1;
  LUT4 n420_s2 (
    .F(n420_7),
    .I0(n420_8),
    .I1(ff_blink_counter_3_10),
    .I2(ff_blink_counter[3]),
    .I3(n420_9) 
);
defparam n420_s2.INIT=16'h0130;
  LUT3 n387_s2 (
    .F(n387_7),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base_0[1]) 
);
defparam n387_s2.INIT=8'h14;
  LUT3 n386_s2 (
    .F(n386_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]) 
);
defparam n386_s2.INIT=8'h78;
  LUT4 n385_s2 (
    .F(n385_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base_0[1]),
    .I2(ff_blink_base_0[2]),
    .I3(ff_blink_base_0[3]) 
);
defparam n385_s2.INIT=16'h7D80;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n379_4) 
);
defparam n164_s3.INIT=4'h4;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(n379_4) 
);
defparam n163_s2.INIT=8'h60;
  LUT4 n162_s2 (
    .F(n162_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(n379_4) 
);
defparam n162_s2.INIT=16'h7800;
  LUT3 n161_s2 (
    .F(n161_7),
    .I0(n161_8),
    .I1(w_v_count[3]),
    .I2(n379_4) 
);
defparam n161_s2.INIT=8'h60;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(w_v_count[4]),
    .I1(n160_8),
    .I2(n379_4) 
);
defparam n160_s2.INIT=8'h60;
  LUT4 n159_s2 (
    .F(n159_7),
    .I0(w_v_count[4]),
    .I1(n160_8),
    .I2(w_v_count[5]),
    .I3(n379_4) 
);
defparam n159_s2.INIT=16'h7800;
  LUT3 n158_s2 (
    .F(n158_7),
    .I0(n158_8),
    .I1(w_v_count[6]),
    .I2(n379_4) 
);
defparam n158_s2.INIT=8'h60;
  LUT2 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[7]),
    .I1(n157_8) 
);
defparam n157_s2.INIT=4'h6;
  LUT3 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[7]),
    .I1(n157_8),
    .I2(w_v_count[8]) 
);
defparam n156_s2.INIT=8'h78;
  LUT3 n155_s2 (
    .F(n155_7),
    .I0(n155_8),
    .I1(w_v_count[9]),
    .I2(n379_4) 
);
defparam n155_s2.INIT=8'h60;
  LUT4 n103_s2 (
    .F(n103_7),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(n78_3),
    .I3(ff_half_count[2]) 
);
defparam n103_s2.INIT=16'h0708;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(ff_half_count[4]),
    .I1(n101_8),
    .I2(n78_3),
    .I3(ff_half_count[5]) 
);
defparam n100_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 n443_s2 (
    .F(n443_7),
    .I0(ff_blink_counter_3_10),
    .I1(ff_interleaving_page) 
);
defparam n443_s2.INIT=4'hB;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count_end_15),
    .I2(w_h_count[7]),
    .I3(w_h_count[9]) 
);
defparam w_h_count_end_s9.INIT=16'h4000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s10.INIT=8'h40;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s11.INIT=8'h80;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[0]),
    .I1(w_v_count[0]),
    .I2(n138_5),
    .I3(w_h_count_end_12) 
);
defparam n138_s1.INIT=16'h4000;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(w_v_count[7]),
    .I1(n379_5),
    .I2(w_v_count[4]),
    .I3(n379_6) 
);
defparam n379_s1.INIT=16'h00BF;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[6]),
    .I2(w_screen_pos_y_0[8]),
    .I3(w_screen_pos_y_0[9]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(n264_6),
    .I1(w_v_count[0]),
    .I2(w_screen_pos_y[0]),
    .I3(w_screen_pos_y[1]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base_0[1]),
    .I1(ff_blink_base_0[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base_0[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_blink_counter_3_11),
    .I3(ff_blink_counter_3_12) 
);
defparam ff_blink_counter_3_s5.INIT=16'h1000;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_interleaving_page_11),
    .I2(n423_8),
    .I3(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=16'h7000;
  LUT4 n423_s3 (
    .F(n423_8),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n423_s3.INIT=16'h0001;
  LUT3 n423_s4 (
    .F(n423_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n423_s4.INIT=8'h35;
  LUT4 n422_s3 (
    .F(n422_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n423_8) 
);
defparam n422_s3.INIT=16'h3500;
  LUT4 n421_s3 (
    .F(n421_8),
    .I0(n421_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n421_s3.INIT=16'h03FE;
  LUT3 n420_s3 (
    .F(n420_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n420_s3.INIT=8'h53;
  LUT3 n420_s4 (
    .F(n420_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n420_s4.INIT=8'h01;
  LUT3 n161_s3 (
    .F(n161_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]) 
);
defparam n161_s3.INIT=8'h80;
  LUT4 n160_s3 (
    .F(n160_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n160_s3.INIT=16'h8000;
  LUT3 n158_s3 (
    .F(n158_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(n160_8) 
);
defparam n158_s3.INIT=8'h80;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n160_8) 
);
defparam n157_s3.INIT=16'h8000;
  LUT3 n155_s3 (
    .F(n155_8),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(n157_8) 
);
defparam n155_s3.INIT=8'h80;
  LUT3 n102_s3 (
    .F(n102_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]) 
);
defparam n102_s3.INIT=8'h80;
  LUT4 n101_s3 (
    .F(n101_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[2]),
    .I3(ff_half_count[3]) 
);
defparam n101_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(n101_8) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_8) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT4 n94_s3 (
    .F(n94_8),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[10]),
    .I3(n97_8) 
);
defparam n94_s3.INIT=16'h8000;
  LUT3 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n58_10) 
);
defparam n56_s3.INIT=8'h80;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=4'h4;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[1]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_h_count[4]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n379_7),
    .I3(n379_8) 
);
defparam n379_s2.INIT=16'h1000;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(reg_50hz_mode),
    .I1(n379_9),
    .I2(n103_9),
    .I3(n379_10) 
);
defparam n379_s3.INIT=16'h1000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[7]) 
);
defparam n264_s3.INIT=4'h8;
  LUT2 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s4.INIT=4'h1;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(ff_v_active_9),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_212lines_mode) 
);
defparam ff_v_active_s5.INIT=16'h1004;
  LUT2 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=4'h1;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(n420_8),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h3050;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(n423_9),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s6.INIT=16'h3050;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n421_s4.INIT=16'h0305;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[8]) 
);
defparam n379_s4.INIT=16'h00F8;
  LUT4 n379_s5 (
    .F(n379_8),
    .I0(w_v_count[1]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(w_v_count[9]) 
);
defparam n379_s5.INIT=16'h4000;
  LUT4 n379_s6 (
    .F(n379_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n379_s6.INIT=16'hEFF7;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[3]),
    .I3(w_v_count[9]) 
);
defparam n379_s7.INIT=16'h1000;
  LUT3 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[5]),
    .I1(w_screen_pos_y[2]),
    .I2(w_screen_pos_y[3]) 
);
defparam ff_v_active_s6.INIT=8'h7E;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(n264_5),
    .I1(w_screen_pos_y_0[8]),
    .I2(w_screen_pos_y_0[9]),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s7.INIT=16'h0200;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 ff_blink_counter_3_s8 (
    .F(ff_blink_counter_3_14),
    .I0(ff_blink_counter_3_9),
    .I1(n379_4),
    .I2(w_h_count_end),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s8.INIT=16'hFF20;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n94_s4 (
    .F(n94_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[11]),
    .I3(n94_8) 
);
defparam n94_s4.INIT=16'h0770;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n95_10),
    .I3(ff_half_count[10]) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n99_s4 (
    .F(n99_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n99_8),
    .I3(ff_half_count[6]) 
);
defparam n99_s4.INIT=16'h0770;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_8) 
);
defparam n101_s4.INIT=16'h0770;
  LUT4 n102_s4 (
    .F(n102_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(n102_8),
    .I3(ff_half_count[3]) 
);
defparam n102_s4.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(n379_4),
    .I1(w_h_count_end),
    .I2(ff_blink_base[0]) 
);
defparam n222_s3.INIT=8'hB4;
  LUT2 n379_s8 (
    .F(n379_12),
    .I0(n379_4),
    .I1(w_h_count_end) 
);
defparam n379_s8.INIT=4'h4;
  LUT4 n56_s4 (
    .F(n56_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n58_10) 
);
defparam n56_s4.INIT=16'h6AAA;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s0 (
    .Q(ff_blink_base_0[3]),
    .D(n385_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_2_s0 (
    .Q(ff_blink_base_0[2]),
    .D(n386_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_1_s0 (
    .Q(ff_blink_base_0[1]),
    .D(n387_7),
    .CLK(clk85m),
    .CE(n379_12),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n420_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n421_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n422_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n423_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_14),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n443_7),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_blink_base_0_s1 (
    .Q(ff_blink_base[0]),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s1.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  ff_state_1_9,
  n36_6,
  n122_4,
  reg_display_on,
  w_next_0_4,
  n496_4,
  n481_6,
  n1967_127,
  w_screen_v_active,
  ff_screen_h_active_9,
  reg_left_mask,
  w_address_s_pre_17_5,
  w_sprite_mode2_4,
  ff_interleaving_page,
  reg_interleaving_mode,
  n1333_19,
  n1940_105,
  reg_scroll_planes,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  w_pixel_pos_y_Z,
  reg_screen_mode,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  ff_blink_base,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n566_31,
  w_screen_mode_3_3,
  n100_8,
  n2043_4,
  ff_next_vram1_7_9,
  n1778_5,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x
)
;
input clk85m;
input ff_state_1_9;
input n36_6;
input n122_4;
input reg_display_on;
input w_next_0_4;
input n496_4;
input n481_6;
input n1967_127;
input w_screen_v_active;
input ff_screen_h_active_9;
input reg_left_mask;
input w_address_s_pre_17_5;
input w_sprite_mode2_4;
input ff_interleaving_page;
input reg_interleaving_mode;
input n1333_19;
input n1940_105;
input reg_scroll_planes;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [7:0] w_pixel_pos_y_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input [0:0] ff_blink_base;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n566_31;
output w_screen_mode_3_3;
output n100_8;
output n2043_4;
output ff_next_vram1_7_9;
output n1778_5;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
wire n850_2;
wire n851_2;
wire n852_2;
wire n853_2;
wire n830_6;
wire n830_7;
wire n831_6;
wire n831_7;
wire n832_6;
wire n832_7;
wire n833_6;
wire n833_7;
wire n834_6;
wire n834_7;
wire n835_6;
wire n835_7;
wire n836_6;
wire n836_7;
wire n837_6;
wire n837_7;
wire n866_28;
wire n867_28;
wire n868_28;
wire n869_28;
wire n1779_2;
wire n1505_4;
wire n1506_4;
wire n1507_4;
wire n1508_4;
wire n1509_4;
wire n1510_4;
wire n1511_4;
wire n1512_4;
wire n1513_4;
wire n1514_4;
wire n1515_4;
wire n1516_4;
wire n1517_4;
wire n1518_4;
wire n1519_4;
wire n1520_4;
wire n1525_4;
wire n1526_4;
wire n1527_4;
wire n1528_4;
wire n1529_4;
wire n1530_4;
wire n1531_4;
wire n1532_4;
wire n1533_4;
wire n1534_4;
wire n1535_4;
wire n1536_4;
wire n1537_4;
wire n1538_4;
wire n1539_4;
wire n1540_4;
wire n1541_4;
wire n1542_4;
wire n1543_4;
wire n1544_4;
wire n1545_4;
wire n1546_4;
wire n1547_4;
wire n1548_4;
wire n1549_4;
wire n1550_4;
wire n1551_4;
wire n1552_4;
wire n1553_4;
wire n1554_4;
wire n1555_4;
wire n1556_4;
wire n1557_4;
wire n1558_4;
wire n1559_4;
wire n1560_4;
wire n1778_3;
wire n1827_5;
wire n1828_4;
wire n1829_4;
wire n1830_4;
wire n854_29;
wire n857_29;
wire n858_22;
wire n859_22;
wire n860_22;
wire n861_22;
wire n862_30;
wire n863_29;
wire n864_29;
wire n865_29;
wire n878_25;
wire n879_25;
wire n880_25;
wire n881_25;
wire n882_26;
wire n883_24;
wire n884_24;
wire n885_24;
wire n1124_17;
wire n1125_16;
wire n1126_16;
wire n1127_16;
wire n1128_18;
wire n1129_18;
wire n1130_18;
wire n1131_18;
wire n1132_17;
wire n1133_17;
wire n1134_17;
wire n1135_17;
wire n1136_18;
wire n1137_17;
wire n1138_17;
wire n1139_17;
wire n1140_13;
wire n1141_13;
wire n1142_13;
wire n1143_13;
wire n1144_13;
wire n1145_13;
wire n1146_13;
wire n1147_13;
wire n1148_14;
wire n1149_14;
wire n1150_14;
wire n1151_14;
wire n1152_17;
wire n1153_15;
wire n1154_15;
wire n1155_15;
wire n1156_14;
wire n1157_14;
wire n1158_14;
wire n1159_14;
wire n1497_29;
wire n1498_29;
wire n1499_29;
wire n1500_29;
wire n1501_23;
wire n1502_23;
wire n1503_23;
wire n1504_23;
wire ff_next_vram6_7_7;
wire ff_screen_h_in_active_9;
wire n751_10;
wire n752_10;
wire n753_10;
wire n754_10;
wire n755_10;
wire n756_10;
wire n757_10;
wire n758_10;
wire n759_10;
wire n760_10;
wire n761_10;
wire n762_10;
wire n763_10;
wire n764_10;
wire n765_10;
wire n766_10;
wire n767_10;
wire n768_10;
wire ff_next_vram7_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram3_7_8;
wire ff_next_vram3_3_8;
wire ff_next_vram4_7_7;
wire ff_next_vram5_7_8;
wire ff_next_vram7_7_8;
wire ff_next_vram2_3_9;
wire n182_7;
wire n179_7;
wire n560_6;
wire n140_8;
wire n139_7;
wire n138_7;
wire n258_9;
wire n1505_5;
wire n1505_6;
wire n1505_7;
wire n1506_6;
wire n1507_5;
wire n1507_6;
wire n1508_5;
wire n1508_6;
wire n1509_7;
wire n1510_6;
wire n1511_6;
wire n1512_6;
wire n1513_5;
wire n1513_6;
wire n1513_7;
wire n1514_5;
wire n1514_6;
wire n1515_5;
wire n1516_5;
wire n1516_6;
wire n1517_5;
wire n1518_5;
wire n1519_5;
wire n1520_5;
wire n1521_5;
wire n1521_6;
wire n1522_5;
wire n1523_5;
wire n1524_5;
wire n1525_5;
wire n1526_5;
wire n1527_5;
wire n1528_5;
wire n1529_5;
wire n1530_5;
wire n1531_5;
wire n1532_5;
wire n1533_5;
wire n1534_5;
wire n1535_5;
wire n1535_6;
wire n1535_7;
wire n1535_8;
wire n1536_5;
wire n1536_6;
wire n1536_7;
wire n1537_5;
wire n1537_6;
wire n1538_5;
wire n1539_5;
wire n1540_5;
wire n1541_5;
wire n1542_5;
wire n1543_5;
wire n1543_6;
wire n1543_7;
wire n1544_5;
wire n1545_5;
wire n1546_5;
wire n1546_6;
wire n1547_5;
wire n1547_6;
wire n1548_5;
wire n1549_5;
wire n1550_5;
wire n1551_5;
wire n1551_6;
wire n1551_7;
wire n1552_5;
wire n1553_5;
wire n1554_5;
wire n1554_6;
wire n1555_5;
wire n1556_5;
wire n1557_5;
wire n1557_6;
wire n1558_5;
wire n1559_5;
wire n1560_5;
wire n1778_4;
wire n854_30;
wire n855_30;
wire n855_31;
wire n856_30;
wire n857_30;
wire n858_23;
wire n858_24;
wire n859_23;
wire n859_24;
wire n860_23;
wire n860_24;
wire n861_23;
wire n861_24;
wire n862_31;
wire n863_30;
wire n864_30;
wire n865_30;
wire n878_26;
wire n1124_18;
wire n1124_19;
wire n1125_17;
wire n1125_18;
wire n1125_19;
wire n1126_17;
wire n1126_18;
wire n1127_17;
wire n1127_18;
wire n1128_19;
wire n1128_20;
wire n1128_21;
wire n1129_19;
wire n1129_20;
wire n1129_21;
wire n1130_19;
wire n1130_20;
wire n1130_21;
wire n1131_19;
wire n1131_20;
wire n1131_21;
wire n1132_18;
wire n1132_19;
wire n1133_18;
wire n1133_19;
wire n1134_18;
wire n1134_19;
wire n1135_18;
wire n1135_19;
wire n1136_19;
wire n1137_18;
wire n1138_18;
wire n1139_18;
wire n1140_14;
wire n1140_15;
wire n1141_14;
wire n1142_14;
wire n1143_14;
wire n1144_14;
wire n1145_14;
wire n1146_14;
wire n1147_14;
wire n1148_15;
wire n1149_15;
wire n1150_15;
wire n1151_15;
wire n1497_30;
wire n1497_31;
wire n1498_30;
wire n1498_31;
wire n1499_30;
wire n1500_30;
wire n1501_24;
wire n1502_24;
wire n1503_24;
wire n1503_25;
wire n1504_24;
wire n1504_25;
wire ff_screen_h_in_active_10;
wire n751_11;
wire n751_12;
wire n751_13;
wire n752_11;
wire n752_12;
wire n753_11;
wire n754_11;
wire n754_12;
wire n755_11;
wire n755_12;
wire n756_11;
wire n756_12;
wire n756_13;
wire n757_11;
wire n757_12;
wire n757_13;
wire n757_14;
wire n758_12;
wire n758_13;
wire n758_14;
wire n759_11;
wire n759_12;
wire n759_13;
wire n760_11;
wire n760_12;
wire n760_13;
wire n761_11;
wire n761_12;
wire n761_13;
wire n762_11;
wire n762_12;
wire n762_13;
wire n763_11;
wire n763_12;
wire n763_13;
wire n764_11;
wire n764_12;
wire n764_13;
wire n765_11;
wire n765_12;
wire n765_13;
wire n766_11;
wire n766_12;
wire n766_13;
wire n767_11;
wire n767_12;
wire n768_11;
wire n768_12;
wire n768_13;
wire ff_next_vram7_3_8;
wire ff_next_vram1_7_10;
wire ff_next_vram1_7_11;
wire ff_next_vram2_7_9;
wire ff_next_vram3_7_9;
wire ff_next_vram3_7_10;
wire ff_next_vram5_7_9;
wire ff_next_vram2_3_10;
wire n184_8;
wire n181_8;
wire n180_8;
wire n560_7;
wire n560_8;
wire n560_9;
wire n140_9;
wire n258_10;
wire w_screen_mode_3_5;
wire n1505_8;
wire n1506_7;
wire n1507_7;
wire n1507_8;
wire n1508_7;
wire n1508_8;
wire n1509_8;
wire n1509_9;
wire n1509_10;
wire n1510_7;
wire n1510_8;
wire n1511_7;
wire n1511_8;
wire n1512_7;
wire n1512_8;
wire n1515_6;
wire n1517_6;
wire n1517_7;
wire n1518_6;
wire n1518_7;
wire n1519_6;
wire n1519_7;
wire n1520_6;
wire n1520_7;
wire n1521_8;
wire n1522_6;
wire n1523_7;
wire n1524_6;
wire n1524_7;
wire n1525_6;
wire n1529_6;
wire n1530_6;
wire n1531_6;
wire n1532_6;
wire n1533_6;
wire n1533_7;
wire n1534_6;
wire n1534_7;
wire n1535_9;
wire n1535_10;
wire n1535_11;
wire n1536_8;
wire n1536_9;
wire n1538_6;
wire n1539_6;
wire n1540_6;
wire n1541_6;
wire n1541_7;
wire n1542_6;
wire n1542_7;
wire n1543_8;
wire n1543_9;
wire n1544_6;
wire n1544_8;
wire n1545_6;
wire n1548_6;
wire n1549_6;
wire n1549_7;
wire n1550_6;
wire n1550_7;
wire n1551_8;
wire n1551_9;
wire n1552_6;
wire n1552_7;
wire n1557_7;
wire n1558_6;
wire n1558_7;
wire n1559_6;
wire n1559_7;
wire n1560_6;
wire n1560_7;
wire n854_31;
wire n855_32;
wire n856_31;
wire n862_32;
wire n863_31;
wire n864_31;
wire n865_31;
wire n878_27;
wire n1124_20;
wire n1124_21;
wire n1124_22;
wire n1125_20;
wire n1126_19;
wire n1126_20;
wire n1127_19;
wire n1127_20;
wire n1128_22;
wire n1129_22;
wire n1130_22;
wire n1131_22;
wire n1132_20;
wire n1501_25;
wire n1502_25;
wire n1503_26;
wire n1504_26;
wire ff_pos_x_5_10;
wire ff_screen_h_in_active_11;
wire n752_13;
wire n752_14;
wire n753_12;
wire n753_13;
wire n754_14;
wire n755_14;
wire n756_14;
wire n756_15;
wire n756_16;
wire n757_15;
wire n757_16;
wire n757_17;
wire n757_18;
wire n757_19;
wire n757_20;
wire n758_15;
wire n758_16;
wire n758_17;
wire n759_14;
wire n759_15;
wire n759_16;
wire n760_14;
wire n760_15;
wire n760_16;
wire n760_17;
wire n760_18;
wire n761_14;
wire n761_15;
wire n761_16;
wire n761_17;
wire n762_14;
wire n762_15;
wire n762_16;
wire n762_17;
wire n763_14;
wire n763_15;
wire n763_16;
wire n764_14;
wire n764_15;
wire n764_16;
wire n765_14;
wire n765_15;
wire n766_14;
wire n766_15;
wire n767_13;
wire n767_14;
wire n767_15;
wire n768_14;
wire n768_15;
wire ff_next_vram1_7_12;
wire ff_next_vram1_7_13;
wire n560_10;
wire n258_11;
wire n258_12;
wire n1509_11;
wire n1510_9;
wire n1511_9;
wire n1512_9;
wire n1521_9;
wire n1522_7;
wire n1525_7;
wire n1533_8;
wire n1533_9;
wire n1534_8;
wire n1534_9;
wire n1535_12;
wire n1541_8;
wire n1542_8;
wire n1544_9;
wire n1549_8;
wire n1549_9;
wire n1550_8;
wire n1550_9;
wire n1552_8;
wire n1557_8;
wire n1558_8;
wire n1559_8;
wire n1560_8;
wire n1124_23;
wire n1501_26;
wire n1502_26;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n753_14;
wire n753_15;
wire n756_17;
wire n757_22;
wire n757_23;
wire n759_17;
wire n759_18;
wire n761_18;
wire n762_18;
wire n764_17;
wire n766_16;
wire n768_16;
wire n757_26;
wire n1521_11;
wire n1523_9;
wire w_screen_mode_3_8;
wire n1506_9;
wire n763_19;
wire ff_next_vram0_7_9;
wire ff_next_vram1_3_10;
wire n1826_10;
wire ff_pattern7_7_7;
wire n180_10;
wire n181_10;
wire n183_9;
wire ff_pos_x_5_14;
wire n1509_13;
wire n1827_8;
wire n1823_9;
wire n1824_9;
wire n1825_9;
wire n1826_12;
wire n758_19;
wire ff_next_vram4_3_10;
wire n856_33;
wire n855_34;
wire n1510_11;
wire n1509_15;
wire n767_18;
wire n560_13;
wire n1512_11;
wire n1511_11;
wire n1524_9;
wire n1523_11;
wire n1522_9;
wire n1521_13;
wire n754_17;
wire n755_16;
wire n754_19;
wire n752_18;
wire ff_next_vram5_3_10;
wire ff_next_vram6_3_10;
wire ff_next_vram2_7_12;
wire n1544_11;
wire n184_13;
wire ff_pos_x_5_16;
wire n752_20;
wire ff_next_vram0_7_11;
wire n751_16;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_pixel_phase_x_0_3;
wire w_pixel_phase_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n322_2;
wire n322_3;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n317_6;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire n830_9;
wire n831_9;
wire n832_9;
wire n833_9;
wire n834_9;
wire n835_9;
wire n836_9;
wire n837_9;
wire n866_30;
wire n867_30;
wire n868_30;
wire n869_30;
wire [3:3] w_screen_mode;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:2] w_scroll_pos_x;
wire [7:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n866_s28 (
    .F(n850_2),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n866_s28.INIT=8'hCA;
  LUT3 n867_s28 (
    .F(n851_2),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n867_s28.INIT=8'hCA;
  LUT3 n868_s28 (
    .F(n852_2),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n868_s28.INIT=8'hCA;
  LUT3 n869_s28 (
    .F(n853_2),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n869_s28.INIT=8'hCA;
  LUT3 n830_s6 (
    .F(n830_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s6.INIT=8'hCA;
  LUT3 n830_s7 (
    .F(n830_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n830_s7.INIT=8'hCA;
  LUT3 n831_s6 (
    .F(n831_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s6.INIT=8'hCA;
  LUT3 n831_s7 (
    .F(n831_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n831_s7.INIT=8'hCA;
  LUT3 n832_s6 (
    .F(n832_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s6.INIT=8'hCA;
  LUT3 n832_s7 (
    .F(n832_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n832_s7.INIT=8'hCA;
  LUT3 n833_s6 (
    .F(n833_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s6.INIT=8'hCA;
  LUT3 n833_s7 (
    .F(n833_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n833_s7.INIT=8'hCA;
  LUT3 n834_s6 (
    .F(n834_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s6.INIT=8'hCA;
  LUT3 n834_s7 (
    .F(n834_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n834_s7.INIT=8'hCA;
  LUT3 n835_s6 (
    .F(n835_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s6.INIT=8'hCA;
  LUT3 n835_s7 (
    .F(n835_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n835_s7.INIT=8'hCA;
  LUT3 n836_s6 (
    .F(n836_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s6.INIT=8'hCA;
  LUT3 n836_s7 (
    .F(n836_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n836_s7.INIT=8'hCA;
  LUT3 n837_s6 (
    .F(n837_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s6.INIT=8'hCA;
  LUT3 n837_s7 (
    .F(n837_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n837_s7.INIT=8'hCA;
  LUT3 n866_s27 (
    .F(n866_28),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n566_31) 
);
defparam n866_s27.INIT=8'hCA;
  LUT3 n867_s27 (
    .F(n867_28),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n566_31) 
);
defparam n867_s27.INIT=8'hCA;
  LUT3 n868_s27 (
    .F(n868_28),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n566_31) 
);
defparam n868_s27.INIT=8'hCA;
  LUT3 n869_s27 (
    .F(n869_28),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n566_31) 
);
defparam n869_s27.INIT=8'hCA;
  LUT2 w_screen_mode_3_s (
    .F(w_screen_mode[3]),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_8) 
);
defparam w_screen_mode_3_s.INIT=4'hE;
  LUT4 n2043_s0 (
    .F(n1779_2),
    .I0(n2043_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n100_8),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n2043_s0.INIT=16'hD000;
  LUT4 n1505_s1 (
    .F(n1505_4),
    .I0(n1505_5),
    .I1(ff_next_vram0[7]),
    .I2(n1505_6),
    .I3(n1505_7) 
);
defparam n1505_s1.INIT=16'hF8FF;
  LUT4 n1506_s1 (
    .F(n1506_4),
    .I0(n1505_5),
    .I1(ff_next_vram0[6]),
    .I2(n1506_9),
    .I3(n1506_6) 
);
defparam n1506_s1.INIT=16'hF8FF;
  LUT4 n1507_s1 (
    .F(n1507_4),
    .I0(n1505_5),
    .I1(ff_next_vram0[5]),
    .I2(n1507_5),
    .I3(n1507_6) 
);
defparam n1507_s1.INIT=16'hF8FF;
  LUT4 n1508_s1 (
    .F(n1508_4),
    .I0(n1505_5),
    .I1(ff_next_vram0[4]),
    .I2(n1508_5),
    .I3(n1508_6) 
);
defparam n1508_s1.INIT=16'hF8FF;
  LUT4 n1509_s1 (
    .F(n1509_4),
    .I0(n1509_13),
    .I1(ff_pattern1[3]),
    .I2(n1509_15),
    .I3(n1509_7) 
);
defparam n1509_s1.INIT=16'hFFF8;
  LUT4 n1510_s1 (
    .F(n1510_4),
    .I0(n1509_13),
    .I1(ff_pattern1[2]),
    .I2(n1510_11),
    .I3(n1510_6) 
);
defparam n1510_s1.INIT=16'hFFF8;
  LUT4 n1511_s1 (
    .F(n1511_4),
    .I0(n1509_13),
    .I1(ff_pattern1[1]),
    .I2(n1511_11),
    .I3(n1511_6) 
);
defparam n1511_s1.INIT=16'hFFF8;
  LUT4 n1512_s1 (
    .F(n1512_4),
    .I0(n1509_13),
    .I1(ff_pattern1[0]),
    .I2(n1512_11),
    .I3(n1512_6) 
);
defparam n1512_s1.INIT=16'hFFF8;
  LUT4 n1513_s1 (
    .F(n1513_4),
    .I0(n1513_5),
    .I1(n1513_6),
    .I2(n1505_6),
    .I3(n1513_7) 
);
defparam n1513_s1.INIT=16'hF8FF;
  LUT4 n1514_s1 (
    .F(n1514_4),
    .I0(n1513_5),
    .I1(n1514_5),
    .I2(n1506_9),
    .I3(n1514_6) 
);
defparam n1514_s1.INIT=16'hF8FF;
  LUT4 n1515_s1 (
    .F(n1515_4),
    .I0(n1505_5),
    .I1(ff_next_vram1[5]),
    .I2(n1507_5),
    .I3(n1515_5) 
);
defparam n1515_s1.INIT=16'hF8FF;
  LUT4 n1516_s1 (
    .F(n1516_4),
    .I0(n1513_5),
    .I1(n1516_5),
    .I2(n1508_5),
    .I3(n1516_6) 
);
defparam n1516_s1.INIT=16'hF8FF;
  LUT4 n1517_s1 (
    .F(n1517_4),
    .I0(n1509_13),
    .I1(ff_pattern2[3]),
    .I2(n1509_15),
    .I3(n1517_5) 
);
defparam n1517_s1.INIT=16'hFFF8;
  LUT4 n1518_s1 (
    .F(n1518_4),
    .I0(n1509_13),
    .I1(ff_pattern2[2]),
    .I2(n1510_11),
    .I3(n1518_5) 
);
defparam n1518_s1.INIT=16'hFFF8;
  LUT4 n1519_s1 (
    .F(n1519_4),
    .I0(n1509_13),
    .I1(ff_pattern2[1]),
    .I2(n1511_11),
    .I3(n1519_5) 
);
defparam n1519_s1.INIT=16'hFFF8;
  LUT4 n1520_s1 (
    .F(n1520_4),
    .I0(n1509_13),
    .I1(ff_pattern2[0]),
    .I2(n1512_11),
    .I3(n1520_5) 
);
defparam n1520_s1.INIT=16'hFFF8;
  LUT4 n1525_s1 (
    .F(n1525_4),
    .I0(n1509_13),
    .I1(ff_pattern3[3]),
    .I2(n1525_5),
    .I3(n1509_15) 
);
defparam n1525_s1.INIT=16'hFFF8;
  LUT4 n1526_s1 (
    .F(n1526_4),
    .I0(n1509_13),
    .I1(ff_pattern3[2]),
    .I2(n1526_5),
    .I3(n1510_11) 
);
defparam n1526_s1.INIT=16'hFFF8;
  LUT4 n1527_s1 (
    .F(n1527_4),
    .I0(n1509_13),
    .I1(ff_pattern3[1]),
    .I2(n1527_5),
    .I3(n1511_11) 
);
defparam n1527_s1.INIT=16'hFFF8;
  LUT4 n1528_s1 (
    .F(n1528_4),
    .I0(n1509_13),
    .I1(ff_pattern3[0]),
    .I2(n1528_5),
    .I3(n1512_11) 
);
defparam n1528_s1.INIT=16'hFFF8;
  LUT4 n1529_s1 (
    .F(n1529_4),
    .I0(n1505_5),
    .I1(ff_next_vram3[7]),
    .I2(n1505_6),
    .I3(n1529_5) 
);
defparam n1529_s1.INIT=16'hF8FF;
  LUT4 n1530_s1 (
    .F(n1530_4),
    .I0(n1505_5),
    .I1(ff_next_vram3[6]),
    .I2(n1506_9),
    .I3(n1530_5) 
);
defparam n1530_s1.INIT=16'hF8FF;
  LUT4 n1531_s1 (
    .F(n1531_4),
    .I0(n1505_5),
    .I1(ff_next_vram3[5]),
    .I2(n1507_5),
    .I3(n1531_5) 
);
defparam n1531_s1.INIT=16'hFFF8;
  LUT4 n1532_s1 (
    .F(n1532_4),
    .I0(n1505_5),
    .I1(ff_next_vram3[4]),
    .I2(n1508_5),
    .I3(n1532_5) 
);
defparam n1532_s1.INIT=16'hF8FF;
  LUT4 n1533_s1 (
    .F(n1533_4),
    .I0(n1509_13),
    .I1(ff_pattern4[3]),
    .I2(n1533_5),
    .I3(n1509_15) 
);
defparam n1533_s1.INIT=16'hFFF8;
  LUT4 n1534_s1 (
    .F(n1534_4),
    .I0(n1509_13),
    .I1(ff_pattern4[2]),
    .I2(n1534_5),
    .I3(n1510_11) 
);
defparam n1534_s1.INIT=16'hFFF8;
  LUT4 n1535_s1 (
    .F(n1535_4),
    .I0(n1535_5),
    .I1(n1535_6),
    .I2(n1535_7),
    .I3(n1535_8) 
);
defparam n1535_s1.INIT=16'hE0FF;
  LUT4 n1536_s1 (
    .F(n1536_4),
    .I0(n1536_5),
    .I1(n1536_6),
    .I2(n1535_7),
    .I3(n1536_7) 
);
defparam n1536_s1.INIT=16'hE0FF;
  LUT4 n1537_s1 (
    .F(n1537_4),
    .I0(n1513_5),
    .I1(n1537_5),
    .I2(n1505_6),
    .I3(n1537_6) 
);
defparam n1537_s1.INIT=16'hF2FF;
  LUT4 n1538_s1 (
    .F(n1538_4),
    .I0(n1505_5),
    .I1(ff_next_vram4[6]),
    .I2(n1506_9),
    .I3(n1538_5) 
);
defparam n1538_s1.INIT=16'hF8FF;
  LUT4 n1539_s1 (
    .F(n1539_4),
    .I0(n1505_5),
    .I1(ff_next_vram4[5]),
    .I2(n1507_5),
    .I3(n1539_5) 
);
defparam n1539_s1.INIT=16'hF8FF;
  LUT4 n1540_s1 (
    .F(n1540_4),
    .I0(n1505_5),
    .I1(ff_next_vram4[4]),
    .I2(n1508_5),
    .I3(n1540_5) 
);
defparam n1540_s1.INIT=16'hF8FF;
  LUT4 n1541_s1 (
    .F(n1541_4),
    .I0(n1509_13),
    .I1(ff_pattern5[3]),
    .I2(n1541_5),
    .I3(n1509_15) 
);
defparam n1541_s1.INIT=16'hFFF8;
  LUT4 n1542_s1 (
    .F(n1542_4),
    .I0(n1509_13),
    .I1(ff_pattern5[2]),
    .I2(n1510_11),
    .I3(n1542_5) 
);
defparam n1542_s1.INIT=16'hFFF8;
  LUT4 n1543_s1 (
    .F(n1543_4),
    .I0(n1543_5),
    .I1(n1543_6),
    .I2(n1535_7),
    .I3(n1543_7) 
);
defparam n1543_s1.INIT=16'hE0FF;
  LUT4 n1544_s1 (
    .F(n1544_4),
    .I0(n1509_13),
    .I1(ff_pattern5[0]),
    .I2(n1512_11),
    .I3(n1544_5) 
);
defparam n1544_s1.INIT=16'hFFF8;
  LUT4 n1545_s1 (
    .F(n1545_4),
    .I0(n1505_5),
    .I1(ff_next_vram5[7]),
    .I2(n1505_6),
    .I3(n1545_5) 
);
defparam n1545_s1.INIT=16'hF8FF;
  LUT4 n1546_s1 (
    .F(n1546_4),
    .I0(n1513_5),
    .I1(n1546_5),
    .I2(n1506_9),
    .I3(n1546_6) 
);
defparam n1546_s1.INIT=16'hF8FF;
  LUT4 n1547_s1 (
    .F(n1547_4),
    .I0(n1513_5),
    .I1(n1547_5),
    .I2(n1507_5),
    .I3(n1547_6) 
);
defparam n1547_s1.INIT=16'hF8FF;
  LUT4 n1548_s1 (
    .F(n1548_4),
    .I0(n1505_5),
    .I1(ff_next_vram5[4]),
    .I2(n1508_5),
    .I3(n1548_5) 
);
defparam n1548_s1.INIT=16'hF8FF;
  LUT4 n1549_s1 (
    .F(n1549_4),
    .I0(n1509_13),
    .I1(ff_pattern6[3]),
    .I2(n1549_5),
    .I3(n1509_15) 
);
defparam n1549_s1.INIT=16'hFFF8;
  LUT4 n1550_s1 (
    .F(n1550_4),
    .I0(n1509_13),
    .I1(ff_pattern6[2]),
    .I2(n1550_5),
    .I3(n1510_11) 
);
defparam n1550_s1.INIT=16'hFFF8;
  LUT4 n1551_s1 (
    .F(n1551_4),
    .I0(n1551_5),
    .I1(n1551_6),
    .I2(n1535_7),
    .I3(n1551_7) 
);
defparam n1551_s1.INIT=16'hE0FF;
  LUT4 n1552_s1 (
    .F(n1552_4),
    .I0(n1509_13),
    .I1(ff_pattern6[0]),
    .I2(n1512_11),
    .I3(n1552_5) 
);
defparam n1552_s1.INIT=16'hFFF8;
  LUT4 n1553_s1 (
    .F(n1553_4),
    .I0(n1509_13),
    .I1(ff_pattern7[7]),
    .I2(n1505_6),
    .I3(n1553_5) 
);
defparam n1553_s1.INIT=16'hF8FF;
  LUT4 n1554_s1 (
    .F(n1554_4),
    .I0(n1554_5),
    .I1(n1554_6),
    .I2(ff_pattern7[6]),
    .I3(n1509_13) 
);
defparam n1554_s1.INIT=16'hF0BB;
  LUT4 n1555_s1 (
    .F(n1555_4),
    .I0(n1513_5),
    .I1(reg_backdrop_color[1]),
    .I2(n1507_5),
    .I3(n1555_5) 
);
defparam n1555_s1.INIT=16'hF8FF;
  LUT4 n1556_s1 (
    .F(n1556_4),
    .I0(n1513_5),
    .I1(reg_backdrop_color[0]),
    .I2(n1508_5),
    .I3(n1556_5) 
);
defparam n1556_s1.INIT=16'hF8FF;
  LUT4 n1557_s1 (
    .F(n1557_4),
    .I0(n1557_5),
    .I1(n1535_7),
    .I2(n1509_15),
    .I3(n1557_6) 
);
defparam n1557_s1.INIT=16'hFFF4;
  LUT4 n1558_s1 (
    .F(n1558_4),
    .I0(n1509_13),
    .I1(ff_pattern7[2]),
    .I2(n1510_11),
    .I3(n1558_5) 
);
defparam n1558_s1.INIT=16'hFFF8;
  LUT4 n1559_s1 (
    .F(n1559_4),
    .I0(n1509_13),
    .I1(ff_pattern7[1]),
    .I2(n1511_11),
    .I3(n1559_5) 
);
defparam n1559_s1.INIT=16'hFFF8;
  LUT4 n1560_s1 (
    .F(n1560_4),
    .I0(n1509_13),
    .I1(ff_pattern7[0]),
    .I2(n1512_11),
    .I3(n1560_5) 
);
defparam n1560_s1.INIT=16'hFFF8;
  LUT4 n1778_s0 (
    .F(n1778_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1778_4),
    .I3(reg_display_on) 
);
defparam n1778_s0.INIT=16'hEF00;
  LUT3 n1827_s2 (
    .F(n1827_5),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern0[7]),
    .I2(n1827_8) 
);
defparam n1827_s2.INIT=8'hCA;
  LUT3 n1828_s1 (
    .F(n1828_4),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern0[6]),
    .I2(n1827_8) 
);
defparam n1828_s1.INIT=8'hCA;
  LUT3 n1829_s1 (
    .F(n1829_4),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern0[5]),
    .I2(n1827_8) 
);
defparam n1829_s1.INIT=8'hCA;
  LUT3 n1830_s1 (
    .F(n1830_4),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern0[4]),
    .I2(n1827_8) 
);
defparam n1830_s1.INIT=8'hCA;
  LUT4 n854_s21 (
    .F(n854_29),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_screen_mode_3_3),
    .I3(n854_30) 
);
defparam n854_s21.INIT=16'h80FF;
  LUT4 n857_s21 (
    .F(n857_29),
    .I0(w_screen_mode_vram_address[1]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_3_3),
    .I3(n857_30) 
);
defparam n857_s21.INIT=16'h80FF;
  LUT4 n858_s18 (
    .F(n858_22),
    .I0(n855_30),
    .I1(n834_9),
    .I2(n858_23),
    .I3(n858_24) 
);
defparam n858_s18.INIT=16'h0D00;
  LUT4 n859_s18 (
    .F(n859_22),
    .I0(n855_30),
    .I1(n835_9),
    .I2(n859_23),
    .I3(n859_24) 
);
defparam n859_s18.INIT=16'h0D00;
  LUT4 n860_s18 (
    .F(n860_22),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(n860_23),
    .I3(n860_24) 
);
defparam n860_s18.INIT=16'h0D00;
  LUT4 n861_s18 (
    .F(n861_22),
    .I0(n855_30),
    .I1(n837_9),
    .I2(n861_23),
    .I3(n861_24) 
);
defparam n861_s18.INIT=16'h0D00;
  LUT3 n862_s24 (
    .F(n862_30),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(n862_31) 
);
defparam n862_s24.INIT=8'h8F;
  LUT3 n863_s23 (
    .F(n863_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(n863_30) 
);
defparam n863_s23.INIT=8'h8F;
  LUT3 n864_s23 (
    .F(n864_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(n864_30) 
);
defparam n864_s23.INIT=8'h8F;
  LUT3 n865_s23 (
    .F(n865_29),
    .I0(n566_31),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(n865_30) 
);
defparam n865_s23.INIT=8'h8F;
  LUT4 n878_s19 (
    .F(n878_25),
    .I0(n878_26),
    .I1(ff_next_vram6[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(n566_31) 
);
defparam n878_s19.INIT=16'hF444;
  LUT4 n879_s19 (
    .F(n879_25),
    .I0(n878_26),
    .I1(ff_next_vram6[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(n566_31) 
);
defparam n879_s19.INIT=16'hF444;
  LUT4 n880_s19 (
    .F(n880_25),
    .I0(n878_26),
    .I1(ff_next_vram6[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(n566_31) 
);
defparam n880_s19.INIT=16'hF444;
  LUT4 n881_s19 (
    .F(n881_25),
    .I0(n878_26),
    .I1(ff_next_vram6[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(n566_31) 
);
defparam n881_s19.INIT=16'hF444;
  LUT3 n882_s22 (
    .F(n882_26),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n566_31) 
);
defparam n882_s22.INIT=8'hAC;
  LUT3 n883_s20 (
    .F(n883_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n566_31) 
);
defparam n883_s20.INIT=8'hAC;
  LUT3 n884_s20 (
    .F(n884_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n566_31) 
);
defparam n884_s20.INIT=8'hAC;
  LUT3 n885_s20 (
    .F(n885_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n566_31) 
);
defparam n885_s20.INIT=8'hAC;
  LUT3 n1124_s13 (
    .F(n1124_17),
    .I0(n1124_18),
    .I1(n1124_19),
    .I2(ff_phase[2]) 
);
defparam n1124_s13.INIT=8'h3A;
  LUT4 n1125_s12 (
    .F(n1125_16),
    .I0(n1125_17),
    .I1(n1125_18),
    .I2(n1125_19),
    .I3(ff_phase[2]) 
);
defparam n1125_s12.INIT=16'h0FBB;
  LUT3 n1126_s12 (
    .F(n1126_16),
    .I0(n1126_17),
    .I1(n1126_18),
    .I2(ff_phase[2]) 
);
defparam n1126_s12.INIT=8'h3A;
  LUT3 n1127_s12 (
    .F(n1127_16),
    .I0(n1127_17),
    .I1(n1127_18),
    .I2(ff_phase[2]) 
);
defparam n1127_s12.INIT=8'h3A;
  LUT4 n1128_s14 (
    .F(n1128_18),
    .I0(n1128_19),
    .I1(n1128_20),
    .I2(n1128_21),
    .I3(ff_phase[2]) 
);
defparam n1128_s14.INIT=16'h0F11;
  LUT4 n1129_s14 (
    .F(n1129_18),
    .I0(n1129_19),
    .I1(n1129_20),
    .I2(n1129_21),
    .I3(ff_phase[2]) 
);
defparam n1129_s14.INIT=16'h0F11;
  LUT4 n1130_s14 (
    .F(n1130_18),
    .I0(n1130_19),
    .I1(n1130_20),
    .I2(n1130_21),
    .I3(ff_phase[2]) 
);
defparam n1130_s14.INIT=16'h0F11;
  LUT4 n1131_s14 (
    .F(n1131_18),
    .I0(n1131_19),
    .I1(n1131_20),
    .I2(n1131_21),
    .I3(ff_phase[2]) 
);
defparam n1131_s14.INIT=16'h0F11;
  LUT3 n1132_s13 (
    .F(n1132_17),
    .I0(n1132_18),
    .I1(n1132_19),
    .I2(ff_phase[2]) 
);
defparam n1132_s13.INIT=8'h35;
  LUT3 n1133_s13 (
    .F(n1133_17),
    .I0(n1133_18),
    .I1(n1133_19),
    .I2(ff_phase[2]) 
);
defparam n1133_s13.INIT=8'h35;
  LUT3 n1134_s13 (
    .F(n1134_17),
    .I0(n1134_18),
    .I1(n1134_19),
    .I2(ff_phase[2]) 
);
defparam n1134_s13.INIT=8'h35;
  LUT3 n1135_s13 (
    .F(n1135_17),
    .I0(n1135_18),
    .I1(n1135_19),
    .I2(ff_phase[2]) 
);
defparam n1135_s13.INIT=8'h35;
  LUT3 n1136_s14 (
    .F(n1136_18),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(n1136_19),
    .I2(ff_phase[2]) 
);
defparam n1136_s14.INIT=8'h3A;
  LUT3 n1137_s13 (
    .F(n1137_17),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(n1137_18),
    .I2(ff_phase[2]) 
);
defparam n1137_s13.INIT=8'h3A;
  LUT3 n1138_s13 (
    .F(n1138_17),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(n1138_18),
    .I2(ff_phase[2]) 
);
defparam n1138_s13.INIT=8'h3A;
  LUT3 n1139_s13 (
    .F(n1139_17),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(n1139_18),
    .I2(ff_phase[2]) 
);
defparam n1139_s13.INIT=8'h3A;
  LUT4 n1140_s9 (
    .F(n1140_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[7]),
    .I2(n1140_15),
    .I3(ff_phase[1]) 
);
defparam n1140_s9.INIT=16'h4F44;
  LUT4 n1141_s9 (
    .F(n1141_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[6]),
    .I2(n1141_14),
    .I3(ff_phase[1]) 
);
defparam n1141_s9.INIT=16'h4F44;
  LUT4 n1142_s9 (
    .F(n1142_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[5]),
    .I2(n1142_14),
    .I3(ff_phase[1]) 
);
defparam n1142_s9.INIT=16'h4F44;
  LUT4 n1143_s9 (
    .F(n1143_13),
    .I0(n1140_14),
    .I1(ff_next_vram5[4]),
    .I2(n1143_14),
    .I3(ff_phase[1]) 
);
defparam n1143_s9.INIT=16'h4F44;
  LUT4 n1144_s9 (
    .F(n1144_13),
    .I0(n1144_14),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1144_s9.INIT=16'hC5CC;
  LUT4 n1145_s9 (
    .F(n1145_13),
    .I0(n1145_14),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1145_s9.INIT=16'hC5CC;
  LUT4 n1146_s9 (
    .F(n1146_13),
    .I0(n1146_14),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1146_s9.INIT=16'hCACC;
  LUT4 n1147_s9 (
    .F(n1147_13),
    .I0(n1147_14),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam n1147_s9.INIT=16'hCACC;
  LUT3 n1148_s10 (
    .F(n1148_14),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(n1148_15),
    .I2(ff_phase[1]) 
);
defparam n1148_s10.INIT=8'hA3;
  LUT3 n1149_s10 (
    .F(n1149_14),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(n1149_15),
    .I2(ff_phase[1]) 
);
defparam n1149_s10.INIT=8'hA3;
  LUT3 n1150_s10 (
    .F(n1150_14),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(n1150_15),
    .I2(ff_phase[1]) 
);
defparam n1150_s10.INIT=8'hA3;
  LUT3 n1151_s10 (
    .F(n1151_14),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(n1151_15),
    .I2(ff_phase[1]) 
);
defparam n1151_s10.INIT=8'hA3;
  LUT4 n1152_s13 (
    .F(n1152_17),
    .I0(n834_9),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1152_s13.INIT=16'hCACC;
  LUT4 n1153_s11 (
    .F(n1153_15),
    .I0(n835_9),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1153_s11.INIT=16'hCACC;
  LUT4 n1154_s11 (
    .F(n1154_15),
    .I0(n836_9),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1154_s11.INIT=16'hCACC;
  LUT4 n1155_s11 (
    .F(n1155_15),
    .I0(n837_9),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n1155_s11.INIT=16'hCACC;
  LUT4 n1156_s10 (
    .F(n1156_14),
    .I0(n878_26),
    .I1(ff_next_vram7[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[1]) 
);
defparam n1156_s10.INIT=16'hF044;
  LUT4 n1157_s10 (
    .F(n1157_14),
    .I0(n878_26),
    .I1(ff_next_vram7[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[1]) 
);
defparam n1157_s10.INIT=16'hF044;
  LUT4 n1158_s10 (
    .F(n1158_14),
    .I0(n878_26),
    .I1(ff_next_vram7[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[1]) 
);
defparam n1158_s10.INIT=16'hF044;
  LUT4 n1159_s10 (
    .F(n1159_14),
    .I0(n878_26),
    .I1(ff_next_vram7[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[1]) 
);
defparam n1159_s10.INIT=16'hF044;
  LUT4 n1497_s21 (
    .F(n1497_29),
    .I0(n1505_5),
    .I1(ff_next_vram7[7]),
    .I2(n1497_30),
    .I3(n1497_31) 
);
defparam n1497_s21.INIT=16'hFFF8;
  LUT4 n1498_s21 (
    .F(n1498_29),
    .I0(n1498_30),
    .I1(n1498_31),
    .I2(n1554_5),
    .I3(n1535_7) 
);
defparam n1498_s21.INIT=16'hFCFA;
  LUT4 n1499_s21 (
    .F(n1499_29),
    .I0(n1535_7),
    .I1(reg_backdrop_color[5]),
    .I2(w_next_0_4),
    .I3(n1499_30) 
);
defparam n1499_s21.INIT=16'h40FF;
  LUT4 n1500_s21 (
    .F(n1500_29),
    .I0(n1535_7),
    .I1(reg_backdrop_color[4]),
    .I2(w_next_0_4),
    .I3(n1500_30) 
);
defparam n1500_s21.INIT=16'h40FF;
  LUT4 n1501_s19 (
    .F(n1501_23),
    .I0(n496_4),
    .I1(reg_backdrop_color[3]),
    .I2(n1501_24),
    .I3(n1535_7) 
);
defparam n1501_s19.INIT=16'h0F44;
  LUT4 n1502_s19 (
    .F(n1502_23),
    .I0(n496_4),
    .I1(reg_backdrop_color[2]),
    .I2(n1502_24),
    .I3(n1535_7) 
);
defparam n1502_s19.INIT=16'h0F44;
  LUT4 n1503_s19 (
    .F(n1503_23),
    .I0(n1503_24),
    .I1(n1503_25),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1503_s19.INIT=16'hC5CC;
  LUT4 n1504_s19 (
    .F(n1504_23),
    .I0(n1504_24),
    .I1(n1504_25),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1504_s19.INIT=16'hC5CC;
  LUT2 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_7),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram4_7_7) 
);
defparam ff_next_vram6_7_s3.INIT=4'h4;
  LUT3 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_9),
    .I2(n258_9) 
);
defparam ff_screen_h_in_active_s4.INIT=8'h8F;
  LUT4 n751_s6 (
    .F(n751_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[17]),
    .I2(n751_12),
    .I3(n751_13) 
);
defparam n751_s6.INIT=16'hF4FF;
  LUT4 n752_s6 (
    .F(n752_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n752_11),
    .I3(n752_12) 
);
defparam n752_s6.INIT=16'hFFF4;
  LUT4 n753_s6 (
    .F(n753_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n753_11),
    .I3(ff_phase[2]) 
);
defparam n753_s6.INIT=16'h444F;
  LUT4 n754_s6 (
    .F(n754_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n754_11),
    .I3(n754_12) 
);
defparam n754_s6.INIT=16'hF4FF;
  LUT4 n755_s6 (
    .F(n755_10),
    .I0(n751_11),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n755_11),
    .I3(n755_12) 
);
defparam n755_s6.INIT=16'hF4FF;
  LUT4 n756_s6 (
    .F(n756_10),
    .I0(n756_11),
    .I1(reg_pattern_generator_table_base[12]),
    .I2(n756_12),
    .I3(n756_13) 
);
defparam n756_s6.INIT=16'hF4FF;
  LUT4 n757_s6 (
    .F(n757_10),
    .I0(n757_11),
    .I1(n757_12),
    .I2(n757_13),
    .I3(n757_14) 
);
defparam n757_s6.INIT=16'hF4FF;
  LUT4 n758_s6 (
    .F(n758_10),
    .I0(n758_19),
    .I1(n758_12),
    .I2(n758_13),
    .I3(n758_14) 
);
defparam n758_s6.INIT=16'hFEFF;
  LUT4 n759_s6 (
    .F(n759_10),
    .I0(n759_11),
    .I1(n759_12),
    .I2(n757_12),
    .I3(n759_13) 
);
defparam n759_s6.INIT=16'hB0FF;
  LUT4 n760_s6 (
    .F(n760_10),
    .I0(n760_11),
    .I1(ff_next_vram4[5]),
    .I2(n760_12),
    .I3(n760_13) 
);
defparam n760_s6.INIT=16'hF8FF;
  LUT4 n761_s6 (
    .F(n761_10),
    .I0(n761_11),
    .I1(ff_next_vram0[4]),
    .I2(n761_12),
    .I3(n761_13) 
);
defparam n761_s6.INIT=16'hF8FF;
  LUT4 n762_s6 (
    .F(n762_10),
    .I0(n762_11),
    .I1(ff_next_vram0_7_9),
    .I2(n762_12),
    .I3(n762_13) 
);
defparam n762_s6.INIT=16'hF4FF;
  LUT4 n763_s6 (
    .F(n763_10),
    .I0(n763_11),
    .I1(n763_12),
    .I2(ff_next_vram0_7_9),
    .I3(n763_13) 
);
defparam n763_s6.INIT=16'h70FF;
  LUT4 n764_s6 (
    .F(n764_10),
    .I0(n764_11),
    .I1(n764_12),
    .I2(ff_next_vram0_7_9),
    .I3(n764_13) 
);
defparam n764_s6.INIT=16'hB0FF;
  LUT4 n765_s6 (
    .F(n765_10),
    .I0(n765_11),
    .I1(n765_12),
    .I2(ff_next_vram0_7_9),
    .I3(n765_13) 
);
defparam n765_s6.INIT=16'h70FF;
  LUT4 n766_s6 (
    .F(n766_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(n766_12),
    .I3(n766_13) 
);
defparam n766_s6.INIT=16'hFFF4;
  LUT4 n767_s6 (
    .F(n767_10),
    .I0(n766_11),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n767_11),
    .I3(n767_12) 
);
defparam n767_s6.INIT=16'hFFF4;
  LUT4 n768_s6 (
    .F(n768_10),
    .I0(n768_11),
    .I1(ff_phase[1]),
    .I2(n768_12),
    .I3(n768_13) 
);
defparam n768_s6.INIT=16'hF8FF;
  LUT4 n566_s23 (
    .F(n566_31),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam n566_s23.INIT=16'h1000;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram7_3_7),
    .I0(ff_phase[2]),
    .I1(n481_6),
    .I2(ff_next_vram7_3_8) 
);
defparam ff_next_vram7_3_s2.INIT=8'h40;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(n566_31),
    .I1(ff_next_vram1_7_9),
    .I2(ff_next_vram1_7_10),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_7_s3.INIT=16'h1F00;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(ff_next_vram1_7_9),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_7_s3.INIT=8'hD0;
  LUT4 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_8),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_9),
    .I2(ff_phase[2]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s3.INIT=16'hF100;
  LUT3 ff_next_vram3_3_s3 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram7_3_8),
    .I1(ff_phase[2]),
    .I2(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_3_s3.INIT=8'hE0;
  LUT3 ff_next_vram4_7_s3 (
    .F(ff_next_vram4_7_7),
    .I0(w_screen_mode_3_8),
    .I1(ff_next_vram1_7_9),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_7_s3.INIT=8'h10;
  LUT4 ff_next_vram5_7_s3 (
    .F(ff_next_vram5_7_8),
    .I0(ff_next_vram5_7_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n481_6) 
);
defparam ff_next_vram5_7_s3.INIT=16'h0100;
  LUT3 ff_next_vram7_7_s3 (
    .F(ff_next_vram7_7_8),
    .I0(n566_31),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_8) 
);
defparam ff_next_vram7_7_s3.INIT=8'hB0;
  LUT4 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(ff_phase[2]),
    .I1(ff_next_vram2_3_10),
    .I2(ff_phase[1]),
    .I3(ff_next_vram2_7_9) 
);
defparam ff_next_vram2_3_s4.INIT=16'hFE00;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n184_8),
    .I3(ff_pos_x[2]) 
);
defparam n182_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[4]),
    .I1(n180_8),
    .I2(n184_8),
    .I3(ff_pos_x[5]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n560_s1 (
    .F(n560_6),
    .I0(ff_phase[1]),
    .I1(n560_7),
    .I2(n560_8),
    .I3(n560_9) 
);
defparam n560_s1.INIT=16'h0D00;
  LUT2 n140_s3 (
    .F(n140_8),
    .I0(ff_phase[0]),
    .I1(n140_9) 
);
defparam n140_s3.INIT=4'h4;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(n140_9),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam n139_s2.INIT=8'h28;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9),
    .I3(ff_phase[2]) 
);
defparam n138_s2.INIT=16'h7080;
  LUT4 n258_s4 (
    .F(n258_9),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram1_7_9),
    .I2(w_screen_pos_x_Z[12]),
    .I3(n258_10) 
);
defparam n258_s4.INIT=16'hE1FF;
  LUT4 w_screen_mode_3_s0 (
    .F(w_screen_mode_3_3),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(w_screen_mode_3_5) 
);
defparam w_screen_mode_3_s0.INIT=16'h4000;
  LUT2 n100_s5 (
    .F(n100_8),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n100_s5.INIT=4'h8;
  LUT2 n2043_s1 (
    .F(n2043_4),
    .I0(w_screen_mode_3_3),
    .I1(n1967_127) 
);
defparam n2043_s1.INIT=4'h1;
  LUT2 n1505_s2 (
    .F(n1505_5),
    .I0(n1535_7),
    .I1(ff_next_vram2_3_10) 
);
defparam n1505_s2.INIT=4'h8;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[7]),
    .I2(n1497_31),
    .I3(n1521_5) 
);
defparam n1505_s3.INIT=16'h00F8;
  LUT4 n1505_s4 (
    .F(n1505_7),
    .I0(n1505_8),
    .I1(n1513_5),
    .I2(ff_pattern1[7]),
    .I3(n1509_13) 
);
defparam n1505_s4.INIT=16'h0BBB;
  LUT4 n1506_s3 (
    .F(n1506_6),
    .I0(n1513_5),
    .I1(n1506_7),
    .I2(ff_pattern1[6]),
    .I3(n1509_13) 
);
defparam n1506_s3.INIT=16'h0DDD;
  LUT4 n1507_s2 (
    .F(n1507_5),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_3_3),
    .I2(n1507_7),
    .I3(n1521_5) 
);
defparam n1507_s2.INIT=16'h00F8;
  LUT4 n1507_s3 (
    .F(n1507_6),
    .I0(n1513_5),
    .I1(n1507_8),
    .I2(ff_pattern1[5]),
    .I3(n1509_13) 
);
defparam n1507_s3.INIT=16'h0DDD;
  LUT4 n1508_s2 (
    .F(n1508_5),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_3_3),
    .I2(n1508_7),
    .I3(n1521_5) 
);
defparam n1508_s2.INIT=16'h00F8;
  LUT4 n1508_s3 (
    .F(n1508_6),
    .I0(n1513_5),
    .I1(n1508_8),
    .I2(ff_pattern1[4]),
    .I3(n1509_13) 
);
defparam n1508_s3.INIT=16'h0DDD;
  LUT4 n1509_s4 (
    .F(n1509_7),
    .I0(n1509_9),
    .I1(n1509_10),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1509_s4.INIT=16'h5300;
  LUT4 n1510_s3 (
    .F(n1510_6),
    .I0(n1510_7),
    .I1(n1510_8),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1510_s3.INIT=16'h5300;
  LUT4 n1511_s3 (
    .F(n1511_6),
    .I0(n1511_7),
    .I1(n1511_8),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1511_s3.INIT=16'h5300;
  LUT4 n1512_s3 (
    .F(n1512_6),
    .I0(n1512_7),
    .I1(n1512_8),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1512_s3.INIT=16'h5300;
  LUT2 n1513_s2 (
    .F(n1513_5),
    .I0(w_screen_mode_3_3),
    .I1(n1535_7) 
);
defparam n1513_s2.INIT=4'h8;
  LUT3 n1513_s3 (
    .F(n1513_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[5]) 
);
defparam n1513_s3.INIT=8'hCA;
  LUT4 n1513_s4 (
    .F(n1513_7),
    .I0(ff_pattern2[7]),
    .I1(n1509_13),
    .I2(ff_next_vram1[7]),
    .I3(n1505_5) 
);
defparam n1513_s4.INIT=16'h0777;
  LUT3 n1514_s2 (
    .F(n1514_5),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[5]) 
);
defparam n1514_s2.INIT=8'hCA;
  LUT4 n1514_s3 (
    .F(n1514_6),
    .I0(ff_pattern2[6]),
    .I1(n1509_13),
    .I2(ff_next_vram1[6]),
    .I3(n1505_5) 
);
defparam n1514_s3.INIT=16'h0777;
  LUT4 n1515_s2 (
    .F(n1515_5),
    .I0(ff_pattern2[5]),
    .I1(n1509_13),
    .I2(n1515_6),
    .I3(n1513_5) 
);
defparam n1515_s2.INIT=16'h0777;
  LUT3 n1516_s2 (
    .F(n1516_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1516_s2.INIT=8'hAC;
  LUT4 n1516_s3 (
    .F(n1516_6),
    .I0(ff_pattern2[4]),
    .I1(n1509_13),
    .I2(ff_next_vram1[4]),
    .I3(n1505_5) 
);
defparam n1516_s3.INIT=16'h0777;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(n1517_6),
    .I1(n1517_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1517_s2.INIT=16'h5300;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(n1518_6),
    .I1(n1518_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1518_s2.INIT=16'h5300;
  LUT4 n1519_s2 (
    .F(n1519_5),
    .I0(n1519_6),
    .I1(n1519_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1519_s2.INIT=16'h5300;
  LUT4 n1520_s2 (
    .F(n1520_5),
    .I0(n1520_6),
    .I1(n1520_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1520_s2.INIT=16'h5300;
  LUT2 n1521_s2 (
    .F(n1521_5),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1521_s2.INIT=4'h8;
  LUT4 n1521_s3 (
    .F(n1521_6),
    .I0(n1521_11),
    .I1(n1521_8),
    .I2(ff_pattern3[7]),
    .I3(n1509_8) 
);
defparam n1521_s3.INIT=16'hEEF0;
  LUT3 n1522_s2 (
    .F(n1522_5),
    .I0(ff_pattern3[6]),
    .I1(n1522_6),
    .I2(n1509_8) 
);
defparam n1522_s2.INIT=8'h3A;
  LUT4 n1523_s2 (
    .F(n1523_5),
    .I0(n1523_9),
    .I1(n1523_7),
    .I2(ff_pattern3[5]),
    .I3(n1509_8) 
);
defparam n1523_s2.INIT=16'hEEF0;
  LUT4 n1524_s2 (
    .F(n1524_5),
    .I0(n1524_6),
    .I1(n1524_7),
    .I2(ff_pattern3[4]),
    .I3(n1509_8) 
);
defparam n1524_s2.INIT=16'hEEF0;
  LUT4 n1525_s2 (
    .F(n1525_5),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(n1525_6),
    .I3(n1535_7) 
);
defparam n1525_s2.INIT=16'hCA00;
  LUT4 n1526_s2 (
    .F(n1526_5),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(n1525_6),
    .I3(n1535_7) 
);
defparam n1526_s2.INIT=16'hCA00;
  LUT4 n1527_s2 (
    .F(n1527_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1525_6),
    .I3(n1535_7) 
);
defparam n1527_s2.INIT=16'hAC00;
  LUT4 n1528_s2 (
    .F(n1528_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1525_6),
    .I3(n1535_7) 
);
defparam n1528_s2.INIT=16'hAC00;
  LUT4 n1529_s2 (
    .F(n1529_5),
    .I0(ff_pattern4[7]),
    .I1(n1509_13),
    .I2(n1529_6),
    .I3(n1513_5) 
);
defparam n1529_s2.INIT=16'h0777;
  LUT4 n1530_s2 (
    .F(n1530_5),
    .I0(ff_pattern4[6]),
    .I1(n1509_13),
    .I2(n1530_6),
    .I3(n1513_5) 
);
defparam n1530_s2.INIT=16'h0777;
  LUT4 n1531_s2 (
    .F(n1531_5),
    .I0(ff_pattern4[5]),
    .I1(n1531_6),
    .I2(n1509_8),
    .I3(n1521_5) 
);
defparam n1531_s2.INIT=16'hCA00;
  LUT4 n1532_s2 (
    .F(n1532_5),
    .I0(ff_pattern4[4]),
    .I1(n1509_13),
    .I2(n1532_6),
    .I3(n1513_5) 
);
defparam n1532_s2.INIT=16'h0777;
  LUT4 n1533_s2 (
    .F(n1533_5),
    .I0(n1533_6),
    .I1(n1533_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1533_s2.INIT=16'h3500;
  LUT4 n1534_s2 (
    .F(n1534_5),
    .I0(n1534_6),
    .I1(n1534_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1534_s2.INIT=16'h3500;
  LUT4 n1535_s2 (
    .F(n1535_5),
    .I0(ff_next_vram3[1]),
    .I1(n1535_9),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1535_s2.INIT=16'h0A03;
  LUT4 n1535_s3 (
    .F(n1535_6),
    .I0(ff_next_vram2[5]),
    .I1(n1535_10),
    .I2(n1535_11),
    .I3(w_screen_mode[3]) 
);
defparam n1535_s3.INIT=16'h3A00;
  LUT4 n1535_s4 (
    .F(n1535_7),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1521_5) 
);
defparam n1535_s4.INIT=16'h4000;
  LUT3 n1535_s5 (
    .F(n1535_8),
    .I0(n1509_13),
    .I1(ff_pattern4[1]),
    .I2(n1511_11) 
);
defparam n1535_s5.INIT=8'h07;
  LUT4 n1536_s2 (
    .F(n1536_5),
    .I0(ff_next_vram3[0]),
    .I1(n1536_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1536_s2.INIT=16'h0A03;
  LUT4 n1536_s3 (
    .F(n1536_6),
    .I0(ff_next_vram2[4]),
    .I1(n1536_9),
    .I2(n1535_11),
    .I3(w_screen_mode[3]) 
);
defparam n1536_s3.INIT=16'h3A00;
  LUT3 n1536_s4 (
    .F(n1536_7),
    .I0(n1509_13),
    .I1(ff_pattern4[0]),
    .I2(n1512_11) 
);
defparam n1536_s4.INIT=8'h07;
  LUT3 n1537_s2 (
    .F(n1537_5),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1537_s2.INIT=8'h53;
  LUT4 n1537_s3 (
    .F(n1537_6),
    .I0(ff_pattern5[7]),
    .I1(n1509_13),
    .I2(ff_next_vram4[7]),
    .I3(n1505_5) 
);
defparam n1537_s3.INIT=16'h0777;
  LUT4 n1538_s2 (
    .F(n1538_5),
    .I0(ff_pattern5[6]),
    .I1(n1509_13),
    .I2(n1538_6),
    .I3(n1513_5) 
);
defparam n1538_s2.INIT=16'h7077;
  LUT4 n1539_s2 (
    .F(n1539_5),
    .I0(ff_pattern5[5]),
    .I1(n1509_13),
    .I2(n1539_6),
    .I3(n1513_5) 
);
defparam n1539_s2.INIT=16'h7077;
  LUT4 n1540_s2 (
    .F(n1540_5),
    .I0(ff_pattern5[4]),
    .I1(n1509_13),
    .I2(n1540_6),
    .I3(n1513_5) 
);
defparam n1540_s2.INIT=16'h7077;
  LUT4 n1541_s2 (
    .F(n1541_5),
    .I0(n1541_6),
    .I1(n1541_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1541_s2.INIT=16'h3500;
  LUT4 n1542_s2 (
    .F(n1542_5),
    .I0(n1542_6),
    .I1(n1542_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1542_s2.INIT=16'h5C00;
  LUT4 n1543_s2 (
    .F(n1543_5),
    .I0(ff_next_vram2[1]),
    .I1(n1543_8),
    .I2(n1535_11),
    .I3(w_screen_mode[3]) 
);
defparam n1543_s2.INIT=16'hCA00;
  LUT4 n1543_s3 (
    .F(n1543_6),
    .I0(n1543_9),
    .I1(ff_next_vram4[1]),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1543_s3.INIT=16'h0C05;
  LUT3 n1543_s4 (
    .F(n1543_7),
    .I0(n1509_13),
    .I1(ff_pattern5[1]),
    .I2(n1511_11) 
);
defparam n1543_s4.INIT=8'h07;
  LUT4 n1544_s2 (
    .F(n1544_5),
    .I0(n1544_6),
    .I1(n1544_11),
    .I2(n1544_8),
    .I3(n1535_7) 
);
defparam n1544_s2.INIT=16'hF400;
  LUT4 n1545_s2 (
    .F(n1545_5),
    .I0(ff_pattern6[7]),
    .I1(n1509_13),
    .I2(n1545_6),
    .I3(n1513_5) 
);
defparam n1545_s2.INIT=16'h0777;
  LUT3 n1546_s2 (
    .F(n1546_5),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1546_s2.INIT=8'hAC;
  LUT4 n1546_s3 (
    .F(n1546_6),
    .I0(ff_pattern6[6]),
    .I1(n1509_13),
    .I2(ff_next_vram5[6]),
    .I3(n1505_5) 
);
defparam n1546_s3.INIT=16'h0777;
  LUT3 n1547_s2 (
    .F(n1547_5),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1547_s2.INIT=8'hAC;
  LUT4 n1547_s3 (
    .F(n1547_6),
    .I0(ff_pattern6[5]),
    .I1(n1509_13),
    .I2(ff_next_vram5[5]),
    .I3(n1505_5) 
);
defparam n1547_s3.INIT=16'h0777;
  LUT4 n1548_s2 (
    .F(n1548_5),
    .I0(ff_pattern6[4]),
    .I1(n1509_13),
    .I2(n1548_6),
    .I3(n1513_5) 
);
defparam n1548_s2.INIT=16'h0777;
  LUT4 n1549_s2 (
    .F(n1549_5),
    .I0(n1549_6),
    .I1(n1549_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1549_s2.INIT=16'h3500;
  LUT4 n1550_s2 (
    .F(n1550_5),
    .I0(n1550_6),
    .I1(n1550_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1550_s2.INIT=16'h3500;
  LUT4 n1551_s2 (
    .F(n1551_5),
    .I0(ff_next_vram5[1]),
    .I1(n1551_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1551_s2.INIT=16'h0A0C;
  LUT4 n1551_s3 (
    .F(n1551_6),
    .I0(ff_next_vram2[1]),
    .I1(n1551_9),
    .I2(n1535_11),
    .I3(w_screen_mode[3]) 
);
defparam n1551_s3.INIT=16'hCA00;
  LUT3 n1551_s4 (
    .F(n1551_7),
    .I0(n1509_13),
    .I1(ff_pattern6[1]),
    .I2(n1511_11) 
);
defparam n1551_s4.INIT=8'h07;
  LUT4 n1552_s2 (
    .F(n1552_5),
    .I0(n1552_6),
    .I1(n1544_11),
    .I2(n1552_7),
    .I3(n1535_7) 
);
defparam n1552_s2.INIT=16'hF400;
  LUT4 n1553_s2 (
    .F(n1553_5),
    .I0(n1505_5),
    .I1(ff_next_vram6[7]),
    .I2(reg_backdrop_color[3]),
    .I3(n1513_5) 
);
defparam n1553_s2.INIT=16'h0777;
  LUT2 n1554_s2 (
    .F(n1554_5),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_3_3) 
);
defparam n1554_s2.INIT=4'h8;
  LUT4 n1554_s3 (
    .F(n1554_6),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram6[6]),
    .I2(n1498_30),
    .I3(n1521_5) 
);
defparam n1554_s3.INIT=16'h770F;
  LUT4 n1555_s2 (
    .F(n1555_5),
    .I0(n1505_5),
    .I1(ff_next_vram6[5]),
    .I2(ff_pattern7[5]),
    .I3(n1509_13) 
);
defparam n1555_s2.INIT=16'h0777;
  LUT4 n1556_s2 (
    .F(n1556_5),
    .I0(n1505_5),
    .I1(ff_next_vram6[4]),
    .I2(ff_pattern7[4]),
    .I3(n1509_13) 
);
defparam n1556_s2.INIT=16'h0777;
  LUT4 n1557_s2 (
    .F(n1557_5),
    .I0(w_screen_mode_3_8),
    .I1(ff_next_vram2[3]),
    .I2(n1497_31),
    .I3(n1557_7) 
);
defparam n1557_s2.INIT=16'h0700;
  LUT2 n1557_s3 (
    .F(n1557_6),
    .I0(ff_pattern7[3]),
    .I1(n1509_13) 
);
defparam n1557_s3.INIT=4'h8;
  LUT4 n1558_s2 (
    .F(n1558_5),
    .I0(n1558_6),
    .I1(n1554_5),
    .I2(n1558_7),
    .I3(n1535_7) 
);
defparam n1558_s2.INIT=16'hFE00;
  LUT4 n1559_s2 (
    .F(n1559_5),
    .I0(n1559_6),
    .I1(n1559_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1559_s2.INIT=16'h3500;
  LUT4 n1560_s2 (
    .F(n1560_5),
    .I0(n1560_6),
    .I1(n1560_7),
    .I2(w_screen_mode[3]),
    .I3(n1535_7) 
);
defparam n1560_s2.INIT=16'hC500;
  LUT4 n1778_s1 (
    .F(n1778_4),
    .I0(ff_screen_h_active_9),
    .I1(w_screen_pos_x_Z[7]),
    .I2(reg_left_mask),
    .I3(n1778_5) 
);
defparam n1778_s1.INIT=16'h7000;
  LUT4 n854_s22 (
    .F(n854_30),
    .I0(n855_30),
    .I1(n830_9),
    .I2(n854_31),
    .I3(w_screen_mode_vram_rdata[7]) 
);
defparam n854_s22.INIT=16'h7077;
  LUT2 n855_s22 (
    .F(n855_30),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram2_3_10) 
);
defparam n855_s22.INIT=4'h1;
  LUT4 n855_s23 (
    .F(n855_31),
    .I0(n566_31),
    .I1(n855_32),
    .I2(w_screen_mode_3_3),
    .I3(w_screen_mode_vram_rdata[6]) 
);
defparam n855_s23.INIT=16'h453F;
  LUT4 n856_s22 (
    .F(n856_30),
    .I0(n566_31),
    .I1(n856_31),
    .I2(w_screen_mode_3_3),
    .I3(w_screen_mode_vram_rdata[5]) 
);
defparam n856_s22.INIT=16'h453F;
  LUT4 n857_s22 (
    .F(n857_30),
    .I0(n855_30),
    .I1(n833_9),
    .I2(n854_31),
    .I3(w_screen_mode_vram_rdata[4]) 
);
defparam n857_s22.INIT=16'h7077;
  LUT4 n858_s19 (
    .F(n858_23),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n858_s19.INIT=16'h3500;
  LUT4 n858_s20 (
    .F(n858_24),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(n566_31),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_address_s_pre_17_5) 
);
defparam n858_s20.INIT=16'hB0BB;
  LUT3 n859_s19 (
    .F(n859_23),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_screen_mode_3_3) 
);
defparam n859_s19.INIT=8'h40;
  LUT4 n859_s20 (
    .F(n859_24),
    .I0(n854_31),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_address_s_pre_17_5) 
);
defparam n859_s20.INIT=16'hE0EE;
  LUT4 n860_s19 (
    .F(n860_23),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n860_s19.INIT=16'h5300;
  LUT4 n860_s20 (
    .F(n860_24),
    .I0(n836_9),
    .I1(n855_30),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_address_s_pre_17_5) 
);
defparam n860_s20.INIT=16'hB0BB;
  LUT4 n861_s19 (
    .F(n861_23),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n861_s19.INIT=16'h3500;
  LUT4 n861_s20 (
    .F(n861_24),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n566_31),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(w_address_s_pre_17_5) 
);
defparam n861_s20.INIT=16'hB0BB;
  LUT4 n862_s25 (
    .F(n862_31),
    .I0(n878_26),
    .I1(ff_next_vram4[7]),
    .I2(n862_32),
    .I3(w_screen_mode[3]) 
);
defparam n862_s25.INIT=16'h0FBB;
  LUT4 n863_s24 (
    .F(n863_30),
    .I0(n878_26),
    .I1(ff_next_vram4[6]),
    .I2(n863_31),
    .I3(w_screen_mode[3]) 
);
defparam n863_s24.INIT=16'h0FBB;
  LUT4 n864_s24 (
    .F(n864_30),
    .I0(n878_26),
    .I1(ff_next_vram4[5]),
    .I2(n864_31),
    .I3(w_screen_mode[3]) 
);
defparam n864_s24.INIT=16'h0FBB;
  LUT4 n865_s24 (
    .F(n865_30),
    .I0(n878_26),
    .I1(ff_next_vram4[4]),
    .I2(n865_31),
    .I3(w_screen_mode[3]) 
);
defparam n865_s24.INIT=16'h0FBB;
  LUT2 n878_s20 (
    .F(n878_26),
    .I0(reg_screen_mode[1]),
    .I1(n878_27) 
);
defparam n878_s20.INIT=4'h1;
  LUT4 n1124_s14 (
    .F(n1124_18),
    .I0(n1521_8),
    .I1(n1124_20),
    .I2(n1124_21),
    .I3(ff_phase[1]) 
);
defparam n1124_s14.INIT=16'hBB0F;
  LUT3 n1124_s15 (
    .F(n1124_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1124_22) 
);
defparam n1124_s15.INIT=8'h53;
  LUT4 n1125_s13 (
    .F(n1125_17),
    .I0(ff_next_vram2[6]),
    .I1(n831_9),
    .I2(n878_26),
    .I3(ff_phase[1]) 
);
defparam n1125_s13.INIT=16'h0C0A;
  LUT4 n1125_s14 (
    .F(n1125_18),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(n566_31),
    .I2(n1125_20),
    .I3(ff_phase[1]) 
);
defparam n1125_s14.INIT=16'hF077;
  LUT3 n1125_s15 (
    .F(n1125_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1124_22) 
);
defparam n1125_s15.INIT=8'h53;
  LUT4 n1126_s13 (
    .F(n1126_17),
    .I0(n1523_7),
    .I1(n1126_19),
    .I2(n1126_20),
    .I3(ff_phase[1]) 
);
defparam n1126_s13.INIT=16'hBB0F;
  LUT3 n1126_s14 (
    .F(n1126_18),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1124_22) 
);
defparam n1126_s14.INIT=8'h53;
  LUT4 n1127_s13 (
    .F(n1127_17),
    .I0(n1524_7),
    .I1(n1127_19),
    .I2(n1127_20),
    .I3(ff_phase[1]) 
);
defparam n1127_s13.INIT=16'hBB0F;
  LUT3 n1127_s14 (
    .F(n1127_18),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1124_22) 
);
defparam n1127_s14.INIT=8'h53;
  LUT4 n1128_s15 (
    .F(n1128_19),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam n1128_s15.INIT=16'h0503;
  LUT4 n1128_s16 (
    .F(n1128_20),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[3]),
    .I2(n1128_22),
    .I3(ff_phase[1]) 
);
defparam n1128_s16.INIT=16'h7000;
  LUT3 n1128_s17 (
    .F(n1128_21),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1124_22) 
);
defparam n1128_s17.INIT=8'h53;
  LUT4 n1129_s15 (
    .F(n1129_19),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam n1129_s15.INIT=16'h0503;
  LUT4 n1129_s16 (
    .F(n1129_20),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[2]),
    .I2(n1129_22),
    .I3(ff_phase[1]) 
);
defparam n1129_s16.INIT=16'h7000;
  LUT3 n1129_s17 (
    .F(n1129_21),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1124_22) 
);
defparam n1129_s17.INIT=8'h53;
  LUT4 n1130_s15 (
    .F(n1130_19),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam n1130_s15.INIT=16'h0503;
  LUT4 n1130_s16 (
    .F(n1130_20),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[1]),
    .I2(n1130_22),
    .I3(ff_phase[1]) 
);
defparam n1130_s16.INIT=16'h7000;
  LUT3 n1130_s17 (
    .F(n1130_21),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1124_22) 
);
defparam n1130_s17.INIT=8'h53;
  LUT4 n1131_s15 (
    .F(n1131_19),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam n1131_s15.INIT=16'h0503;
  LUT4 n1131_s16 (
    .F(n1131_20),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[0]),
    .I2(n1131_22),
    .I3(ff_phase[1]) 
);
defparam n1131_s16.INIT=16'h7000;
  LUT3 n1131_s17 (
    .F(n1131_21),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1124_22) 
);
defparam n1131_s17.INIT=8'h53;
  LUT4 n1132_s14 (
    .F(n1132_18),
    .I0(n878_26),
    .I1(ff_next_vram3[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[1]) 
);
defparam n1132_s14.INIT=16'h0FBB;
  LUT3 n1132_s15 (
    .F(n1132_19),
    .I0(reg_text_back_color[7]),
    .I1(reg_backdrop_color[7]),
    .I2(n1132_20) 
);
defparam n1132_s15.INIT=8'h53;
  LUT4 n1133_s14 (
    .F(n1133_18),
    .I0(n878_26),
    .I1(ff_next_vram3[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[1]) 
);
defparam n1133_s14.INIT=16'h0FBB;
  LUT3 n1133_s15 (
    .F(n1133_19),
    .I0(reg_text_back_color[6]),
    .I1(reg_backdrop_color[6]),
    .I2(n1132_20) 
);
defparam n1133_s15.INIT=8'h53;
  LUT4 n1134_s14 (
    .F(n1134_18),
    .I0(n878_26),
    .I1(ff_next_vram3[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[1]) 
);
defparam n1134_s14.INIT=16'h0FBB;
  LUT3 n1134_s15 (
    .F(n1134_19),
    .I0(reg_text_back_color[5]),
    .I1(reg_backdrop_color[5]),
    .I2(n1132_20) 
);
defparam n1134_s15.INIT=8'h53;
  LUT4 n1135_s14 (
    .F(n1135_18),
    .I0(n878_26),
    .I1(ff_next_vram3[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[1]) 
);
defparam n1135_s14.INIT=16'h0FBB;
  LUT3 n1135_s15 (
    .F(n1135_19),
    .I0(reg_text_back_color[4]),
    .I1(reg_backdrop_color[4]),
    .I2(n1132_20) 
);
defparam n1135_s15.INIT=8'h53;
  LUT3 n1136_s15 (
    .F(n1136_19),
    .I0(reg_text_back_color[3]),
    .I1(reg_backdrop_color[3]),
    .I2(n1132_20) 
);
defparam n1136_s15.INIT=8'h53;
  LUT3 n1137_s14 (
    .F(n1137_18),
    .I0(reg_text_back_color[2]),
    .I1(reg_backdrop_color[2]),
    .I2(n1132_20) 
);
defparam n1137_s14.INIT=8'h53;
  LUT3 n1138_s14 (
    .F(n1138_18),
    .I0(reg_text_back_color[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1132_20) 
);
defparam n1138_s14.INIT=8'h53;
  LUT3 n1139_s14 (
    .F(n1139_18),
    .I0(reg_text_back_color[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1132_20) 
);
defparam n1139_s14.INIT=8'h53;
  LUT4 n1140_s10 (
    .F(n1140_14),
    .I0(w_screen_mode_3_3),
    .I1(n566_31),
    .I2(n878_26),
    .I3(ff_phase[1]) 
);
defparam n1140_s10.INIT=16'hEEF0;
  LUT4 n1140_s11 (
    .F(n1140_15),
    .I0(w_screen_mode_3_3),
    .I1(n830_9),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(n566_31) 
);
defparam n1140_s11.INIT=16'h0777;
  LUT4 n1141_s10 (
    .F(n1141_14),
    .I0(w_screen_mode_3_3),
    .I1(n831_9),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(n566_31) 
);
defparam n1141_s10.INIT=16'h0777;
  LUT4 n1142_s10 (
    .F(n1142_14),
    .I0(w_screen_mode_3_3),
    .I1(n832_9),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(n566_31) 
);
defparam n1142_s10.INIT=16'h0777;
  LUT4 n1143_s10 (
    .F(n1143_14),
    .I0(w_screen_mode_3_3),
    .I1(n833_9),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(n566_31) 
);
defparam n1143_s10.INIT=16'h0777;
  LUT3 n1144_s10 (
    .F(n1144_14),
    .I0(n834_9),
    .I1(ff_next_vram5[3]),
    .I2(w_screen_mode_3_3) 
);
defparam n1144_s10.INIT=8'h53;
  LUT3 n1145_s10 (
    .F(n1145_14),
    .I0(n835_9),
    .I1(ff_next_vram5[2]),
    .I2(w_screen_mode_3_3) 
);
defparam n1145_s10.INIT=8'h53;
  LUT3 n1146_s10 (
    .F(n1146_14),
    .I0(ff_next_vram5[1]),
    .I1(n836_9),
    .I2(w_screen_mode_3_3) 
);
defparam n1146_s10.INIT=8'hCA;
  LUT3 n1147_s10 (
    .F(n1147_14),
    .I0(ff_next_vram5[0]),
    .I1(n837_9),
    .I2(w_screen_mode_3_3) 
);
defparam n1147_s10.INIT=8'hCA;
  LUT4 n1148_s11 (
    .F(n1148_15),
    .I0(n878_26),
    .I1(ff_next_vram1[7]),
    .I2(n830_9),
    .I3(ff_phase[0]) 
);
defparam n1148_s11.INIT=16'h0FBB;
  LUT4 n1149_s11 (
    .F(n1149_15),
    .I0(n878_26),
    .I1(ff_next_vram1[6]),
    .I2(n831_9),
    .I3(ff_phase[0]) 
);
defparam n1149_s11.INIT=16'h0FBB;
  LUT4 n1150_s11 (
    .F(n1150_15),
    .I0(n878_26),
    .I1(ff_next_vram1[5]),
    .I2(n832_9),
    .I3(ff_phase[0]) 
);
defparam n1150_s11.INIT=16'h0FBB;
  LUT4 n1151_s11 (
    .F(n1151_15),
    .I0(n878_26),
    .I1(ff_next_vram1[4]),
    .I2(n833_9),
    .I3(ff_phase[0]) 
);
defparam n1151_s11.INIT=16'h0FBB;
  LUT3 n1497_s22 (
    .F(n1497_30),
    .I0(n1535_7),
    .I1(reg_backdrop_color[7]),
    .I2(w_next_0_4) 
);
defparam n1497_s22.INIT=8'h40;
  LUT2 n1497_s23 (
    .F(n1497_31),
    .I0(reg_backdrop_color[3]),
    .I1(w_screen_mode_3_3) 
);
defparam n1497_s23.INIT=4'h8;
  LUT2 n1498_s22 (
    .F(n1498_30),
    .I0(reg_backdrop_color[6]),
    .I1(w_next_0_4) 
);
defparam n1498_s22.INIT=4'h8;
  LUT2 n1498_s23 (
    .F(n1498_31),
    .I0(ff_next_vram7[6]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1498_s23.INIT=4'h8;
  LUT4 n1499_s22 (
    .F(n1499_30),
    .I0(ff_next_vram7[5]),
    .I1(n1505_5),
    .I2(reg_backdrop_color[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n1499_s22.INIT=16'h0777;
  LUT4 n1500_s22 (
    .F(n1500_30),
    .I0(ff_next_vram7[4]),
    .I1(n1505_5),
    .I2(reg_backdrop_color[0]),
    .I3(w_screen_mode_3_3) 
);
defparam n1500_s22.INIT=16'h0777;
  LUT4 n1501_s20 (
    .F(n1501_24),
    .I0(w_screen_mode_3_8),
    .I1(ff_next_vram2[3]),
    .I2(n1497_31),
    .I3(n1501_25) 
);
defparam n1501_s20.INIT=16'h0007;
  LUT4 n1502_s20 (
    .F(n1502_24),
    .I0(w_screen_mode_3_8),
    .I1(ff_next_vram2[2]),
    .I2(n1554_5),
    .I3(n1502_25) 
);
defparam n1502_s20.INIT=16'h0007;
  LUT3 n1503_s20 (
    .F(n1503_24),
    .I0(ff_next_vram7[1]),
    .I1(n1503_26),
    .I2(ff_next_vram2_3_10) 
);
defparam n1503_s20.INIT=8'h5C;
  LUT4 n1503_s21 (
    .F(n1503_25),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1535_11),
    .I3(n1535_7) 
);
defparam n1503_s21.INIT=16'hCACC;
  LUT3 n1504_s20 (
    .F(n1504_24),
    .I0(ff_next_vram7[0]),
    .I1(n1504_26),
    .I2(ff_next_vram2_3_10) 
);
defparam n1504_s20.INIT=8'h5C;
  LUT4 n1504_s21 (
    .F(n1504_25),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1535_11),
    .I3(n1535_7) 
);
defparam n1504_s21.INIT=16'hCACC;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_10),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram1_7_9) 
);
defparam ff_screen_h_in_active_s5.INIT=16'hCCCA;
  LUT4 n751_s7 (
    .F(n751_11),
    .I0(n757_12),
    .I1(w_screen_mode_3_8),
    .I2(n761_11),
    .I3(n760_11) 
);
defparam n751_s7.INIT=16'h0007;
  LUT4 n751_s8 (
    .F(n751_12),
    .I0(w_screen_mode[3]),
    .I1(n878_26),
    .I2(reg_color_table_base[17]),
    .I3(n757_12) 
);
defparam n751_s8.INIT=16'h1000;
  LUT4 n751_s9 (
    .F(n751_13),
    .I0(n768_11),
    .I1(reg_pattern_name_table_base[16]),
    .I2(reg_pattern_name_table_base[17]),
    .I3(n751_16) 
);
defparam n751_s9.INIT=16'h0777;
  LUT4 n752_s7 (
    .F(n752_11),
    .I0(reg_pattern_name_table_base[15]),
    .I1(n752_13),
    .I2(n566_31),
    .I3(n752_14) 
);
defparam n752_s7.INIT=16'h008F;
  LUT4 n752_s8 (
    .F(n752_12),
    .I0(reg_color_table_base[17]),
    .I1(n752_18),
    .I2(w_screen_mode_3_3),
    .I3(n757_12) 
);
defparam n752_s8.INIT=16'hAC00;
  LUT4 n753_s7 (
    .F(n753_11),
    .I0(n753_12),
    .I1(ff_phase[1]),
    .I2(n753_13),
    .I3(ff_phase[0]) 
);
defparam n753_s7.INIT=16'hBBF0;
  LUT4 n754_s7 (
    .F(n754_11),
    .I0(reg_color_table_base[15]),
    .I1(n754_19),
    .I2(w_screen_mode_3_3),
    .I3(n757_12) 
);
defparam n754_s7.INIT=16'hAC00;
  LUT4 n754_s8 (
    .F(n754_12),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n768_11),
    .I3(n754_14) 
);
defparam n754_s8.INIT=16'h007F;
  LUT4 n755_s7 (
    .F(n755_11),
    .I0(reg_color_table_base[14]),
    .I1(n755_16),
    .I2(w_screen_mode_3_3),
    .I3(n757_12) 
);
defparam n755_s7.INIT=16'hAC00;
  LUT4 n755_s8 (
    .F(n755_12),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n768_11),
    .I3(n755_14) 
);
defparam n755_s8.INIT=16'h007F;
  LUT4 n756_s7 (
    .F(n756_11),
    .I0(n757_12),
    .I1(w_screen_mode_3_8),
    .I2(n756_14),
    .I3(n760_11) 
);
defparam n756_s7.INIT=16'h0007;
  LUT4 n756_s8 (
    .F(n756_12),
    .I0(reg_color_table_base[13]),
    .I1(w_screen_mode_3_3),
    .I2(n756_15),
    .I3(n757_12) 
);
defparam n756_s8.INIT=16'hF800;
  LUT4 n756_s9 (
    .F(n756_13),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n768_11),
    .I3(n756_16) 
);
defparam n756_s9.INIT=16'h007F;
  LUT4 n757_s7 (
    .F(n757_11),
    .I0(n757_15),
    .I1(n757_16),
    .I2(reg_color_table_base[11]),
    .I3(n757_17) 
);
defparam n757_s7.INIT=16'h1F00;
  LUT3 n757_s8 (
    .F(n757_12),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n757_s8.INIT=8'h40;
  LUT4 n757_s9 (
    .F(n757_13),
    .I0(n757_18),
    .I1(n757_19),
    .I2(n760_11),
    .I3(reg_pattern_generator_table_base[11]) 
);
defparam n757_s9.INIT=16'hF400;
  LUT4 n757_s10 (
    .F(n757_14),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n768_11),
    .I2(reg_pattern_name_table_base[10]),
    .I3(n757_20) 
);
defparam n757_s10.INIT=16'h007F;
  LUT4 n758_s8 (
    .F(n758_12),
    .I0(n758_15),
    .I1(reg_color_table_base[10]),
    .I2(n758_16),
    .I3(n757_12) 
);
defparam n758_s8.INIT=16'h4F00;
  LUT4 n758_s9 (
    .F(n758_13),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[9]),
    .I2(n758_17),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n758_s9.INIT=16'hD000;
  LUT4 n758_s10 (
    .F(n758_14),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n768_11),
    .I2(ff_next_vram4[7]),
    .I3(n760_11) 
);
defparam n758_s10.INIT=16'h0777;
  LUT4 n759_s7 (
    .F(n759_11),
    .I0(n759_14),
    .I1(ff_next_vram0[6]),
    .I2(n757_16),
    .I3(reg_color_table_base[9]) 
);
defparam n759_s7.INIT=16'hF800;
  LUT4 n759_s8 (
    .F(n759_12),
    .I0(w_screen_mode_3_3),
    .I1(reg_color_table_base[10]),
    .I2(ff_next_vram0[6]),
    .I3(w_screen_mode_3_8) 
);
defparam n759_s8.INIT=16'h0777;
  LUT4 n759_s9 (
    .F(n759_13),
    .I0(n760_11),
    .I1(ff_next_vram4[6]),
    .I2(n759_15),
    .I3(n759_16) 
);
defparam n759_s9.INIT=16'h0700;
  LUT4 n760_s7 (
    .F(n760_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n760_s7.INIT=16'h1000;
  LUT3 n760_s8 (
    .F(n760_12),
    .I0(n760_14),
    .I1(n760_15),
    .I2(ff_next_vram0_7_9) 
);
defparam n760_s8.INIT=8'h70;
  LUT4 n760_s9 (
    .F(n760_13),
    .I0(n760_16),
    .I1(n760_17),
    .I2(n757_12),
    .I3(n760_18) 
);
defparam n760_s9.INIT=16'h4F00;
  LUT3 n761_s7 (
    .F(n761_11),
    .I0(w_screen_mode_3_8),
    .I1(ff_next_vram2_3_10),
    .I2(n757_19) 
);
defparam n761_s7.INIT=8'h10;
  LUT4 n761_s8 (
    .F(n761_12),
    .I0(n757_16),
    .I1(reg_color_table_base[7]),
    .I2(n761_14),
    .I3(n757_12) 
);
defparam n761_s8.INIT=16'h8F00;
  LUT4 n761_s9 (
    .F(n761_13),
    .I0(n761_15),
    .I1(n761_16),
    .I2(ff_next_vram0_7_9),
    .I3(n761_17) 
);
defparam n761_s9.INIT=16'h8F00;
  LUT4 n762_s7 (
    .F(n762_11),
    .I0(w_address_s_pre_17_5),
    .I1(w_pos_x[7]),
    .I2(n762_14),
    .I3(n762_15) 
);
defparam n762_s7.INIT=16'h0700;
  LUT4 n762_s8 (
    .F(n762_12),
    .I0(n757_16),
    .I1(reg_color_table_base[6]),
    .I2(n762_16),
    .I3(n757_12) 
);
defparam n762_s8.INIT=16'h8F00;
  LUT3 n762_s9 (
    .F(n762_13),
    .I0(n760_11),
    .I1(ff_next_vram4[3]),
    .I2(n762_17) 
);
defparam n762_s9.INIT=8'h70;
  LUT4 n763_s7 (
    .F(n763_11),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(w_screen_mode_3_3) 
);
defparam n763_s7.INIT=16'h0FBB;
  LUT4 n763_s8 (
    .F(n763_12),
    .I0(ff_next_vram1_7_9),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pos_x[6]),
    .I3(w_address_s_pre_17_5) 
);
defparam n763_s8.INIT=16'h0777;
  LUT4 n763_s9 (
    .F(n763_13),
    .I0(n763_14),
    .I1(ff_next_vram0[2]),
    .I2(n763_15),
    .I3(n763_16) 
);
defparam n763_s9.INIT=16'h0B00;
  LUT2 n764_s7 (
    .F(n764_11),
    .I0(w_pos_x[5]),
    .I1(w_address_s_pre_17_5) 
);
defparam n764_s7.INIT=4'h8;
  LUT3 n764_s8 (
    .F(n764_12),
    .I0(ff_next_vram1_7_9),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(n764_14) 
);
defparam n764_s8.INIT=8'h70;
  LUT4 n764_s9 (
    .F(n764_13),
    .I0(n763_14),
    .I1(ff_next_vram0[1]),
    .I2(n764_15),
    .I3(n764_16) 
);
defparam n764_s9.INIT=16'h0B00;
  LUT4 n765_s7 (
    .F(n765_11),
    .I0(ff_next_vram1_7_9),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pos_x[4]),
    .I3(w_address_s_pre_17_5) 
);
defparam n765_s7.INIT=16'h0777;
  LUT4 n765_s8 (
    .F(n765_12),
    .I0(n878_26),
    .I1(w_pos_x[6]),
    .I2(ff_pos_x[2]),
    .I3(w_screen_mode_3_3) 
);
defparam n765_s8.INIT=16'h0FBB;
  LUT4 n765_s9 (
    .F(n765_13),
    .I0(n763_14),
    .I1(ff_next_vram0[0]),
    .I2(n765_14),
    .I3(n765_15) 
);
defparam n765_s9.INIT=16'h0B00;
  LUT4 n766_s7 (
    .F(n766_11),
    .I0(n759_14),
    .I1(n757_12),
    .I2(n760_11),
    .I3(n761_11) 
);
defparam n766_s7.INIT=16'h0007;
  LUT4 n766_s8 (
    .F(n766_12),
    .I0(ff_next_vram1_7_9),
    .I1(ff_pos_x[2]),
    .I2(n766_14),
    .I3(ff_next_vram0_7_9) 
);
defparam n766_s8.INIT=16'h8F00;
  LUT4 n766_s9 (
    .F(n766_13),
    .I0(ff_next_vram0[5]),
    .I1(n757_16),
    .I2(n766_15),
    .I3(n757_12) 
);
defparam n766_s9.INIT=16'h8F00;
  LUT4 n767_s7 (
    .F(n767_11),
    .I0(ff_next_vram0[4]),
    .I1(n757_16),
    .I2(n767_13),
    .I3(n757_12) 
);
defparam n767_s7.INIT=16'h8F00;
  LUT4 n767_s8 (
    .F(n767_12),
    .I0(n767_14),
    .I1(n767_15),
    .I2(w_screen_mode[3]),
    .I3(n767_18) 
);
defparam n767_s8.INIT=16'h3500;
  LUT3 n768_s7 (
    .F(n768_11),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(n566_31) 
);
defparam n768_s7.INIT=8'h10;
  LUT4 n768_s8 (
    .F(n768_12),
    .I0(ff_next_vram0[3]),
    .I1(n757_16),
    .I2(n768_14),
    .I3(n757_12) 
);
defparam n768_s8.INIT=16'h8F00;
  LUT4 n768_s9 (
    .F(n768_13),
    .I0(n768_15),
    .I1(n767_18),
    .I2(n766_11),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n768_s9.INIT=16'hB0BB;
  LUT4 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(w_address_s_pre_17_5),
    .I1(n566_31),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram7_3_s3.INIT=16'h0C0A;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram1_7_s4.INIT=16'h0100;
  LUT2 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s5.INIT=4'h1;
  LUT4 ff_next_vram1_7_s6 (
    .F(ff_next_vram1_7_11),
    .I0(ff_next_vram1_7_12),
    .I1(ff_phase[2]),
    .I2(n481_6),
    .I3(ff_next_vram1_7_13) 
);
defparam ff_next_vram1_7_s6.INIT=16'h1000;
  LUT3 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(ff_phase[2]),
    .I1(ff_next_vram2_7_12),
    .I2(ff_next_vram3_7_10) 
);
defparam ff_next_vram2_7_s4.INIT=8'hB0;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_9),
    .I0(w_screen_mode[3]),
    .I1(ff_next_vram1_7_9),
    .I2(ff_phase[1]),
    .I3(n566_31) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0FFE;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_10),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram1_7_10),
    .I2(ff_phase[2]),
    .I3(n481_6) 
);
defparam ff_next_vram3_7_s5.INIT=16'h8F00;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(w_screen_mode[3]),
    .I1(ff_next_vram1_7_9),
    .I2(n566_31),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram5_7_s4.INIT=16'h00FE;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_10),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram2_3_s5.INIT=16'hCA00;
  LUT2 n184_s3 (
    .F(n184_8),
    .I0(ff_state_1_9),
    .I1(ff_pos_x_5_10) 
);
defparam n184_s3.INIT=4'h8;
  LUT3 n181_s3 (
    .F(n181_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s3.INIT=8'h80;
  LUT4 n180_s3 (
    .F(n180_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n180_s3.INIT=16'h8000;
  LUT4 n560_s2 (
    .F(n560_7),
    .I0(w_screen_mode_3_3),
    .I1(n566_31),
    .I2(n878_27),
    .I3(ff_phase[0]) 
);
defparam n560_s2.INIT=16'hF0EE;
  LUT4 n560_s3 (
    .F(n560_8),
    .I0(n560_10),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n560_s3.INIT=16'hEDD4;
  LUT4 n560_s4 (
    .F(n560_9),
    .I0(ff_next_vram2_3_10),
    .I1(ff_phase[0]),
    .I2(n122_4),
    .I3(n560_13) 
);
defparam n560_s4.INIT=16'h7000;
  LUT4 n140_s4 (
    .F(n140_9),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_14),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram1_7_9) 
);
defparam n140_s4.INIT=16'hCCC5;
  LUT3 n258_s5 (
    .F(n258_10),
    .I0(n258_11),
    .I1(ff_state_1_9),
    .I2(n258_12) 
);
defparam n258_s5.INIT=8'h40;
  LUT2 w_screen_mode_3_s2 (
    .F(w_screen_mode_3_5),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]) 
);
defparam w_screen_mode_3_s2.INIT=4'h1;
  LUT3 n1505_s5 (
    .F(n1505_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[7]) 
);
defparam n1505_s5.INIT=8'h35;
  LUT3 n1506_s4 (
    .F(n1506_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1506_s4.INIT=8'h35;
  LUT2 n1507_s4 (
    .F(n1507_7),
    .I0(reg_backdrop_color[5]),
    .I1(w_next_0_4) 
);
defparam n1507_s4.INIT=4'h8;
  LUT3 n1507_s5 (
    .F(n1507_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[7]) 
);
defparam n1507_s5.INIT=8'h53;
  LUT2 n1508_s4 (
    .F(n1508_7),
    .I0(reg_backdrop_color[4]),
    .I1(w_next_0_4) 
);
defparam n1508_s4.INIT=4'h8;
  LUT3 n1508_s5 (
    .F(n1508_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[7]) 
);
defparam n1508_s5.INIT=8'h53;
  LUT3 n1509_s5 (
    .F(n1509_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1509_s5.INIT=8'h40;
  LUT3 n1509_s6 (
    .F(n1509_9),
    .I0(n1509_11),
    .I1(ff_next_vram2[7]),
    .I2(n1535_11) 
);
defparam n1509_s6.INIT=8'hA3;
  LUT3 n1509_s7 (
    .F(n1509_10),
    .I0(n1505_8),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1509_s7.INIT=8'h3A;
  LUT3 n1510_s4 (
    .F(n1510_7),
    .I0(n1510_9),
    .I1(ff_next_vram2[6]),
    .I2(n1535_11) 
);
defparam n1510_s4.INIT=8'hA3;
  LUT3 n1510_s5 (
    .F(n1510_8),
    .I0(n1506_7),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1510_s5.INIT=8'h3A;
  LUT3 n1511_s4 (
    .F(n1511_7),
    .I0(n1511_9),
    .I1(ff_next_vram2[5]),
    .I2(n1535_11) 
);
defparam n1511_s4.INIT=8'hA3;
  LUT3 n1511_s5 (
    .F(n1511_8),
    .I0(n1507_8),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1511_s5.INIT=8'h3A;
  LUT3 n1512_s4 (
    .F(n1512_7),
    .I0(n1512_9),
    .I1(ff_next_vram2[4]),
    .I2(n1535_11) 
);
defparam n1512_s4.INIT=8'hA3;
  LUT3 n1512_s5 (
    .F(n1512_8),
    .I0(n1508_8),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1512_s5.INIT=8'h3A;
  LUT3 n1515_s3 (
    .F(n1515_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]) 
);
defparam n1515_s3.INIT=8'hAC;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]),
    .I3(n1535_11) 
);
defparam n1517_s3.INIT=16'h3533;
  LUT3 n1517_s4 (
    .F(n1517_7),
    .I0(n1509_11),
    .I1(ff_next_vram1[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1517_s4.INIT=8'h3A;
  LUT4 n1518_s3 (
    .F(n1518_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]),
    .I3(n1535_11) 
);
defparam n1518_s3.INIT=16'h3533;
  LUT3 n1518_s4 (
    .F(n1518_7),
    .I0(n1510_9),
    .I1(ff_next_vram1[2]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1518_s4.INIT=8'h3A;
  LUT4 n1519_s3 (
    .F(n1519_6),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[4]),
    .I3(n1535_11) 
);
defparam n1519_s3.INIT=16'h3533;
  LUT3 n1519_s4 (
    .F(n1519_7),
    .I0(n1511_9),
    .I1(ff_next_vram1[1]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1519_s4.INIT=8'h3A;
  LUT4 n1520_s3 (
    .F(n1520_6),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[4]),
    .I3(n1535_11) 
);
defparam n1520_s3.INIT=16'h3533;
  LUT3 n1520_s4 (
    .F(n1520_7),
    .I0(n1512_9),
    .I1(ff_next_vram1[0]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1520_s4.INIT=8'h3A;
  LUT2 n1521_s5 (
    .F(n1521_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1521_s5.INIT=4'h8;
  LUT4 n1522_s3 (
    .F(n1522_6),
    .I0(w_screen_mode_3_3),
    .I1(n1522_7),
    .I2(ff_next_vram2[6]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1522_s3.INIT=16'h0DDD;
  LUT2 n1523_s4 (
    .F(n1523_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1523_s4.INIT=4'h8;
  LUT4 n1524_s3 (
    .F(n1524_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]),
    .I3(w_screen_mode_3_3) 
);
defparam n1524_s3.INIT=16'hAC00;
  LUT2 n1524_s4 (
    .F(n1524_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2_3_10) 
);
defparam n1524_s4.INIT=4'h8;
  LUT4 n1525_s3 (
    .F(n1525_6),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram1[5]),
    .I2(w_screen_mode[3]),
    .I3(n1525_7) 
);
defparam n1525_s3.INIT=16'h00F4;
  LUT3 n1529_s3 (
    .F(n1529_6),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1529_s3.INIT=8'hAC;
  LUT3 n1530_s3 (
    .F(n1530_6),
    .I0(ff_next_vram3[2]),
    .I1(ff_next_vram3[6]),
    .I2(ff_next_vram5[7]) 
);
defparam n1530_s3.INIT=8'hCA;
  LUT4 n1531_s3 (
    .F(n1531_6),
    .I0(ff_next_vram3[1]),
    .I1(ff_next_vram3[5]),
    .I2(ff_next_vram5[7]),
    .I3(w_screen_mode_3_3) 
);
defparam n1531_s3.INIT=16'hCA00;
  LUT3 n1532_s3 (
    .F(n1532_6),
    .I0(ff_next_vram3[0]),
    .I1(ff_next_vram3[4]),
    .I2(ff_next_vram5[7]) 
);
defparam n1532_s3.INIT=8'hCA;
  LUT3 n1533_s3 (
    .F(n1533_6),
    .I0(ff_next_vram3[3]),
    .I1(n1533_8),
    .I2(ff_next_vram2_3_10) 
);
defparam n1533_s3.INIT=8'h53;
  LUT3 n1533_s4 (
    .F(n1533_7),
    .I0(ff_next_vram2[7]),
    .I1(n1533_9),
    .I2(n1535_11) 
);
defparam n1533_s4.INIT=8'h35;
  LUT3 n1534_s3 (
    .F(n1534_6),
    .I0(ff_next_vram3[2]),
    .I1(n1534_8),
    .I2(ff_next_vram2_3_10) 
);
defparam n1534_s3.INIT=8'h53;
  LUT3 n1534_s4 (
    .F(n1534_7),
    .I0(ff_next_vram2[6]),
    .I1(n1534_9),
    .I2(n1535_11) 
);
defparam n1534_s4.INIT=8'hC5;
  LUT3 n1535_s6 (
    .F(n1535_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1535_s6.INIT=8'h53;
  LUT3 n1535_s7 (
    .F(n1535_10),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[6]) 
);
defparam n1535_s7.INIT=8'h53;
  LUT4 n1535_s8 (
    .F(n1535_11),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(n1535_12) 
);
defparam n1535_s8.INIT=16'h31CF;
  LUT3 n1536_s5 (
    .F(n1536_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1536_s5.INIT=8'h53;
  LUT3 n1536_s6 (
    .F(n1536_9),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[6]) 
);
defparam n1536_s6.INIT=8'h53;
  LUT3 n1538_s3 (
    .F(n1538_6),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1538_s3.INIT=8'h53;
  LUT3 n1539_s3 (
    .F(n1539_6),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[5]) 
);
defparam n1539_s3.INIT=8'h53;
  LUT3 n1540_s3 (
    .F(n1540_6),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1540_s3.INIT=8'h53;
  LUT3 n1541_s3 (
    .F(n1541_6),
    .I0(n1521_9),
    .I1(ff_next_vram4[3]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1541_s3.INIT=8'h3A;
  LUT3 n1541_s4 (
    .F(n1541_7),
    .I0(ff_next_vram2[3]),
    .I1(n1541_8),
    .I2(n1535_11) 
);
defparam n1541_s4.INIT=8'hC5;
  LUT3 n1542_s3 (
    .F(n1542_6),
    .I0(ff_next_vram2[2]),
    .I1(n1542_8),
    .I2(n1535_11) 
);
defparam n1542_s3.INIT=8'hC5;
  LUT3 n1542_s4 (
    .F(n1542_7),
    .I0(n1522_7),
    .I1(ff_next_vram4[2]),
    .I2(ff_next_vram2_3_10) 
);
defparam n1542_s4.INIT=8'hC5;
  LUT3 n1543_s5 (
    .F(n1543_8),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[4]) 
);
defparam n1543_s5.INIT=8'hAC;
  LUT3 n1543_s6 (
    .F(n1543_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1543_s6.INIT=8'h53;
  LUT4 n1544_s3 (
    .F(n1544_6),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[4]),
    .I3(n1535_11) 
);
defparam n1544_s3.INIT=16'h5300;
  LUT4 n1544_s5 (
    .F(n1544_8),
    .I0(ff_next_vram4[0]),
    .I1(n1544_9),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1544_s5.INIT=16'h0A0C;
  LUT3 n1545_s3 (
    .F(n1545_6),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1545_s3.INIT=8'hAC;
  LUT3 n1548_s3 (
    .F(n1548_6),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1548_s3.INIT=8'hAC;
  LUT3 n1549_s3 (
    .F(n1549_6),
    .I0(ff_next_vram5[3]),
    .I1(n1549_8),
    .I2(ff_next_vram2_3_10) 
);
defparam n1549_s3.INIT=8'h5C;
  LUT3 n1549_s4 (
    .F(n1549_7),
    .I0(ff_next_vram2[3]),
    .I1(n1549_9),
    .I2(n1535_11) 
);
defparam n1549_s4.INIT=8'hC5;
  LUT3 n1550_s3 (
    .F(n1550_6),
    .I0(ff_next_vram5[2]),
    .I1(n1550_8),
    .I2(ff_next_vram2_3_10) 
);
defparam n1550_s3.INIT=8'h5C;
  LUT3 n1550_s4 (
    .F(n1550_7),
    .I0(ff_next_vram2[2]),
    .I1(n1550_9),
    .I2(n1535_11) 
);
defparam n1550_s4.INIT=8'h35;
  LUT3 n1551_s5 (
    .F(n1551_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1551_s5.INIT=8'hAC;
  LUT3 n1551_s6 (
    .F(n1551_9),
    .I0(ff_next_vram3[5]),
    .I1(ff_next_vram3[1]),
    .I2(ff_next_vram5[2]) 
);
defparam n1551_s6.INIT=8'hAC;
  LUT4 n1552_s3 (
    .F(n1552_6),
    .I0(ff_next_vram3[4]),
    .I1(ff_next_vram3[0]),
    .I2(ff_next_vram5[2]),
    .I3(n1535_11) 
);
defparam n1552_s3.INIT=16'h5300;
  LUT4 n1552_s4 (
    .F(n1552_7),
    .I0(ff_next_vram5[0]),
    .I1(n1552_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1552_s4.INIT=16'h0A0C;
  LUT4 n1557_s4 (
    .F(n1557_7),
    .I0(n1557_8),
    .I1(w_screen_mode[3]),
    .I2(ff_next_vram6[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1557_s4.INIT=16'h0FDD;
  LUT2 n1558_s3 (
    .F(n1558_6),
    .I0(ff_next_vram2[2]),
    .I1(w_screen_mode_3_8) 
);
defparam n1558_s3.INIT=4'h8;
  LUT4 n1558_s4 (
    .F(n1558_7),
    .I0(ff_next_vram6[2]),
    .I1(n1558_8),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1558_s4.INIT=16'h0A03;
  LUT3 n1559_s3 (
    .F(n1559_6),
    .I0(ff_next_vram6[1]),
    .I1(n1559_8),
    .I2(ff_next_vram2_3_10) 
);
defparam n1559_s3.INIT=8'h53;
  LUT3 n1559_s4 (
    .F(n1559_7),
    .I0(ff_next_vram2[1]),
    .I1(reg_backdrop_color[1]),
    .I2(n1535_11) 
);
defparam n1559_s4.INIT=8'h35;
  LUT3 n1560_s3 (
    .F(n1560_6),
    .I0(ff_next_vram6[0]),
    .I1(n1560_8),
    .I2(ff_next_vram2_3_10) 
);
defparam n1560_s3.INIT=8'h5C;
  LUT3 n1560_s4 (
    .F(n1560_7),
    .I0(ff_next_vram2[0]),
    .I1(reg_backdrop_color[0]),
    .I2(n1535_11) 
);
defparam n1560_s4.INIT=8'hCA;
  LUT4 n1778_s2 (
    .F(n1778_5),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1778_s2.INIT=16'h0001;
  LUT3 n854_s23 (
    .F(n854_31),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n566_31) 
);
defparam n854_s23.INIT=8'h0D;
  LUT3 n855_s24 (
    .F(n855_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n855_s24.INIT=8'h60;
  LUT3 n856_s23 (
    .F(n856_31),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n856_s23.INIT=8'h60;
  LUT3 n862_s26 (
    .F(n862_32),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n862_s26.INIT=8'hCA;
  LUT3 n863_s25 (
    .F(n863_31),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n863_s25.INIT=8'hCA;
  LUT3 n864_s25 (
    .F(n864_31),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n864_s25.INIT=8'hCA;
  LUT3 n865_s25 (
    .F(n865_31),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n865_s25.INIT=8'hCA;
  LUT4 n878_s21 (
    .F(n878_27),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n878_s21.INIT=16'hF5C3;
  LUT4 n1124_s16 (
    .F(n1124_20),
    .I0(n878_26),
    .I1(n830_9),
    .I2(reg_backdrop_color[7]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1124_s16.INIT=16'h0BBB;
  LUT4 n1124_s17 (
    .F(n1124_21),
    .I0(n878_26),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(n566_31) 
);
defparam n1124_s17.INIT=16'h0BBB;
  LUT4 n1124_s18 (
    .F(n1124_22),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[7]),
    .I2(ff_interleaving_page),
    .I3(n1124_23) 
);
defparam n1124_s18.INIT=16'h0C0A;
  LUT4 n1125_s16 (
    .F(n1125_20),
    .I0(ff_next_vram2_3_10),
    .I1(ff_next_vram2[6]),
    .I2(reg_backdrop_color[6]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1125_s16.INIT=16'h0777;
  LUT4 n1126_s15 (
    .F(n1126_19),
    .I0(n878_26),
    .I1(n832_9),
    .I2(reg_backdrop_color[5]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1126_s15.INIT=16'h0BBB;
  LUT4 n1126_s16 (
    .F(n1126_20),
    .I0(n878_26),
    .I1(ff_next_vram2[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(n566_31) 
);
defparam n1126_s16.INIT=16'h0BBB;
  LUT4 n1127_s15 (
    .F(n1127_19),
    .I0(n878_26),
    .I1(n833_9),
    .I2(reg_backdrop_color[4]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1127_s15.INIT=16'h0BBB;
  LUT4 n1127_s16 (
    .F(n1127_20),
    .I0(n878_26),
    .I1(ff_next_vram2[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(n566_31) 
);
defparam n1127_s16.INIT=16'h0BBB;
  LUT4 n1128_s18 (
    .F(n1128_22),
    .I0(n878_26),
    .I1(n834_9),
    .I2(reg_backdrop_color[3]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1128_s18.INIT=16'h0BBB;
  LUT4 n1129_s18 (
    .F(n1129_22),
    .I0(n878_26),
    .I1(n835_9),
    .I2(reg_backdrop_color[2]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1129_s18.INIT=16'h0BBB;
  LUT4 n1130_s18 (
    .F(n1130_22),
    .I0(n878_26),
    .I1(n836_9),
    .I2(reg_backdrop_color[1]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1130_s18.INIT=16'h0BBB;
  LUT4 n1131_s18 (
    .F(n1131_22),
    .I0(n878_26),
    .I1(n837_9),
    .I2(reg_backdrop_color[0]),
    .I3(ff_next_vram1_7_9) 
);
defparam n1131_s18.INIT=16'h0BBB;
  LUT4 n1132_s16 (
    .F(n1132_20),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[6]),
    .I2(ff_interleaving_page),
    .I3(n1124_23) 
);
defparam n1132_s16.INIT=16'h0C0A;
  LUT4 n1501_s21 (
    .F(n1501_25),
    .I0(ff_next_vram7[3]),
    .I1(n1501_26),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1501_s21.INIT=16'h0A0C;
  LUT4 n1502_s21 (
    .F(n1502_25),
    .I0(ff_next_vram7[2]),
    .I1(n1502_26),
    .I2(w_screen_mode[3]),
    .I3(ff_next_vram2_3_10) 
);
defparam n1502_s21.INIT=16'h0A0C;
  LUT3 n1503_s22 (
    .F(n1503_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1503_s22.INIT=8'h53;
  LUT3 n1504_s22 (
    .F(n1504_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1504_s22.INIT=8'h53;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(ff_pos_x_5_11),
    .I1(w_pixel_phase_x[0]),
    .I2(w_pixel_phase_x[1]),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s5.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_screen_h_in_active_12),
    .I1(w_pixel_phase_x[0]),
    .I2(w_pixel_phase_x[1]),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT4 n752_s9 (
    .F(n752_13),
    .I0(ff_interleaving_page),
    .I1(ff_blink_base[0]),
    .I2(reg_interleaving_mode),
    .I3(n752_20) 
);
defparam n752_s9.INIT=16'h008F;
  LUT3 n752_s10 (
    .F(n752_14),
    .I0(ff_next_vram0_7_9),
    .I1(reg_pattern_name_table_base[16]),
    .I2(n768_11) 
);
defparam n752_s10.INIT=8'h07;
  LUT4 n753_s8 (
    .F(n753_12),
    .I0(w_screen_mode[3]),
    .I1(n878_26),
    .I2(reg_color_table_base[15]),
    .I3(n753_14) 
);
defparam n753_s8.INIT=16'h00EF;
  LUT4 n753_s9 (
    .F(n753_13),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n753_15),
    .I3(n566_31) 
);
defparam n753_s9.INIT=16'h770F;
  LUT4 n754_s10 (
    .F(n754_14),
    .I0(n754_17),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n751_16),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n754_s10.INIT=16'hD000;
  LUT4 n755_s10 (
    .F(n755_14),
    .I0(n754_17),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n751_16),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n755_s10.INIT=16'hD000;
  LUT4 n756_s10 (
    .F(n756_14),
    .I0(n759_14),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n756_17),
    .I3(n757_19) 
);
defparam n756_s10.INIT=16'h8F00;
  LUT4 n756_s11 (
    .F(n756_15),
    .I0(n759_14),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n757_16),
    .I3(reg_color_table_base[12]) 
);
defparam n756_s11.INIT=16'hF800;
  LUT4 n756_s12 (
    .F(n756_16),
    .I0(n754_17),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n751_16),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n756_s12.INIT=16'hD000;
  LUT2 n757_s11 (
    .F(n757_15),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(n759_14) 
);
defparam n757_s11.INIT=4'h8;
  LUT4 n757_s12 (
    .F(n757_16),
    .I0(w_screen_mode_3_3),
    .I1(n757_26),
    .I2(n757_22),
    .I3(n1535_11) 
);
defparam n757_s12.INIT=16'h1000;
  LUT4 n757_s13 (
    .F(n757_17),
    .I0(w_screen_mode_3_3),
    .I1(reg_color_table_base[12]),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(w_screen_mode_3_8) 
);
defparam n757_s13.INIT=16'h0777;
  LUT3 n757_s14 (
    .F(n757_18),
    .I0(n759_14),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n756_17) 
);
defparam n757_s14.INIT=8'h70;
  LUT3 n757_s15 (
    .F(n757_19),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]) 
);
defparam n757_s15.INIT=8'h10;
  LUT4 n757_s16 (
    .F(n757_20),
    .I0(n754_17),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n751_16),
    .I3(n757_23) 
);
defparam n757_s16.INIT=16'hD000;
  LUT4 n758_s11 (
    .F(n758_15),
    .I0(w_screen_mode_3_3),
    .I1(n878_26),
    .I2(ff_next_vram0[7]),
    .I3(n757_16) 
);
defparam n758_s11.INIT=16'h00EF;
  LUT4 n758_s12 (
    .F(n758_16),
    .I0(ff_next_vram0[7]),
    .I1(w_screen_mode_3_8),
    .I2(reg_color_table_base[11]),
    .I3(w_screen_mode_3_3) 
);
defparam n758_s12.INIT=16'h0777;
  LUT4 n758_s13 (
    .F(n758_17),
    .I0(n566_31),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(ff_next_vram2_3_10),
    .I3(ff_next_vram0_7_9) 
);
defparam n758_s13.INIT=16'h4F00;
  LUT4 n759_s10 (
    .F(n759_14),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(w_screen_mode_3_5),
    .I3(w_sprite_mode2_4) 
);
defparam n759_s10.INIT=16'h4100;
  LUT3 n759_s11 (
    .F(n759_15),
    .I0(n759_17),
    .I1(n759_18),
    .I2(ff_next_vram0_7_9) 
);
defparam n759_s11.INIT=8'h70;
  LUT4 n759_s12 (
    .F(n759_16),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n768_11),
    .I2(ff_next_vram0[6]),
    .I3(n761_11) 
);
defparam n759_s12.INIT=16'h0777;
  LUT4 n760_s10 (
    .F(n760_14),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(w_address_s_pre_17_5),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(ff_next_vram1_7_9) 
);
defparam n760_s10.INIT=16'h0777;
  LUT4 n760_s11 (
    .F(n760_15),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pattern_name_t12_pre[7]),
    .I3(w_screen_mode_3_3) 
);
defparam n760_s11.INIT=16'h0FBB;
  LUT4 n760_s12 (
    .F(n760_16),
    .I0(n759_14),
    .I1(ff_next_vram0[5]),
    .I2(n757_16),
    .I3(reg_color_table_base[8]) 
);
defparam n760_s12.INIT=16'hF800;
  LUT4 n760_s13 (
    .F(n760_17),
    .I0(w_screen_mode_3_3),
    .I1(reg_color_table_base[9]),
    .I2(ff_next_vram0[5]),
    .I3(w_screen_mode_3_8) 
);
defparam n760_s13.INIT=16'h0777;
  LUT4 n760_s14 (
    .F(n760_18),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(n768_11),
    .I2(ff_next_vram0[5]),
    .I3(n761_11) 
);
defparam n760_s14.INIT=16'h0777;
  LUT4 n761_s10 (
    .F(n761_14),
    .I0(w_pattern_name_t12_pre[10]),
    .I1(reg_color_table_base[8]),
    .I2(w_screen_mode_3_3),
    .I3(n761_18) 
);
defparam n761_s10.INIT=16'h007F;
  LUT4 n761_s11 (
    .F(n761_15),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pattern_name_t12_pre[6]),
    .I3(w_screen_mode_3_3) 
);
defparam n761_s11.INIT=16'h0FBB;
  LUT4 n761_s12 (
    .F(n761_16),
    .I0(ff_next_vram1_7_9),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(w_pixel_pos_y_Z[0]),
    .I3(w_address_s_pre_17_5) 
);
defparam n761_s12.INIT=16'h0777;
  LUT4 n761_s13 (
    .F(n761_17),
    .I0(w_pos_x[7]),
    .I1(n768_11),
    .I2(ff_next_vram4[4]),
    .I3(n760_11) 
);
defparam n761_s13.INIT=16'h0777;
  LUT3 n762_s10 (
    .F(n762_14),
    .I0(n757_22),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(n757_26) 
);
defparam n762_s10.INIT=8'h40;
  LUT4 n762_s11 (
    .F(n762_15),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(w_screen_mode_3_3) 
);
defparam n762_s11.INIT=16'h0FBB;
  LUT4 n762_s12 (
    .F(n762_16),
    .I0(w_pattern_name_t12_pre[9]),
    .I1(reg_color_table_base[7]),
    .I2(w_screen_mode_3_3),
    .I3(n762_18) 
);
defparam n762_s12.INIT=16'h007F;
  LUT4 n762_s13 (
    .F(n762_17),
    .I0(w_pos_x[6]),
    .I1(n768_11),
    .I2(ff_next_vram0[3]),
    .I3(n761_11) 
);
defparam n762_s13.INIT=16'h0777;
  LUT4 n763_s10 (
    .F(n763_14),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(n763_19),
    .I3(n761_11) 
);
defparam n763_s10.INIT=16'h00EF;
  LUT4 n763_s11 (
    .F(n763_15),
    .I0(reg_color_table_base[6]),
    .I1(w_pattern_name_t12_pre[8]),
    .I2(w_screen_mode_3_3),
    .I3(n757_12) 
);
defparam n763_s11.INIT=16'h8000;
  LUT4 n763_s12 (
    .F(n763_16),
    .I0(w_pos_x[5]),
    .I1(n768_11),
    .I2(ff_next_vram4[2]),
    .I3(n760_11) 
);
defparam n763_s12.INIT=16'h0777;
  LUT4 n764_s10 (
    .F(n764_14),
    .I0(n878_26),
    .I1(w_pos_x[7]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(w_screen_mode_3_3) 
);
defparam n764_s10.INIT=16'h0FBB;
  LUT4 n764_s11 (
    .F(n764_15),
    .I0(w_pattern_name_t12_pre[7]),
    .I1(ff_next_vram0[7]),
    .I2(w_screen_mode[3]),
    .I3(n764_17) 
);
defparam n764_s11.INIT=16'hAC00;
  LUT4 n764_s12 (
    .F(n764_16),
    .I0(w_pos_x[4]),
    .I1(n768_11),
    .I2(ff_next_vram4[1]),
    .I3(n760_11) 
);
defparam n764_s12.INIT=16'h0777;
  LUT4 n765_s10 (
    .F(n765_14),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(ff_next_vram0[6]),
    .I2(w_screen_mode[3]),
    .I3(n764_17) 
);
defparam n765_s10.INIT=16'hAC00;
  LUT4 n765_s11 (
    .F(n765_15),
    .I0(w_pos_x[3]),
    .I1(n768_11),
    .I2(ff_next_vram4[0]),
    .I3(n760_11) 
);
defparam n765_s11.INIT=16'h0777;
  LUT3 n766_s10 (
    .F(n766_14),
    .I0(w_address_s_pre_17_5),
    .I1(w_pos_x[3]),
    .I2(n766_16) 
);
defparam n766_s10.INIT=8'h70;
  LUT4 n766_s11 (
    .F(n766_15),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(w_screen_mode_3_8) 
);
defparam n766_s11.INIT=16'h0777;
  LUT4 n767_s9 (
    .F(n767_13),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_screen_mode_3_8) 
);
defparam n767_s9.INIT=16'h0777;
  LUT4 n767_s10 (
    .F(n767_14),
    .I0(n1535_11),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n757_22) 
);
defparam n767_s10.INIT=16'h0FBB;
  LUT3 n767_s11 (
    .F(n767_15),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n1535_11) 
);
defparam n767_s11.INIT=8'h53;
  LUT4 n768_s10 (
    .F(n768_14),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(w_screen_mode_3_8) 
);
defparam n768_s10.INIT=16'h0777;
  LUT4 n768_s11 (
    .F(n768_15),
    .I0(n1535_11),
    .I1(ff_pos_x[0]),
    .I2(n768_16),
    .I3(n757_22) 
);
defparam n768_s11.INIT=16'h0FBB;
  LUT2 ff_next_vram1_7_s7 (
    .F(ff_next_vram1_7_12),
    .I0(n566_31),
    .I1(ff_phase[1]) 
);
defparam ff_next_vram1_7_s7.INIT=4'h4;
  LUT4 ff_next_vram1_7_s8 (
    .F(ff_next_vram1_7_13),
    .I0(ff_next_vram2_3_10),
    .I1(ff_phase[0]),
    .I2(w_screen_mode_3_8),
    .I3(w_screen_mode_3_3) 
);
defparam ff_next_vram1_7_s8.INIT=16'hCC07;
  LUT4 n560_s5 (
    .F(n560_10),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[0]) 
);
defparam n560_s5.INIT=16'h8A7F;
  LUT4 n258_s6 (
    .F(n258_11),
    .I0(n1778_5),
    .I1(n1333_19),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[12]) 
);
defparam n258_s6.INIT=16'hF53F;
  LUT4 n258_s7 (
    .F(n258_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n258_s7.INIT=16'h0100;
  LUT3 n1509_s8 (
    .F(n1509_11),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]) 
);
defparam n1509_s8.INIT=8'h35;
  LUT3 n1510_s6 (
    .F(n1510_9),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]) 
);
defparam n1510_s6.INIT=8'h35;
  LUT3 n1511_s6 (
    .F(n1511_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1511_s6.INIT=8'h53;
  LUT3 n1512_s6 (
    .F(n1512_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1512_s6.INIT=8'h53;
  LUT3 n1521_s6 (
    .F(n1521_9),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[3]) 
);
defparam n1521_s6.INIT=8'h35;
  LUT3 n1522_s4 (
    .F(n1522_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[3]) 
);
defparam n1522_s4.INIT=8'h35;
  LUT2 n1525_s4 (
    .F(n1525_7),
    .I0(ff_next_vram1[2]),
    .I1(w_screen_mode_3_3) 
);
defparam n1525_s4.INIT=4'h4;
  LUT3 n1533_s5 (
    .F(n1533_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]) 
);
defparam n1533_s5.INIT=8'hCA;
  LUT3 n1533_s6 (
    .F(n1533_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[6]) 
);
defparam n1533_s6.INIT=8'hAC;
  LUT3 n1534_s5 (
    .F(n1534_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]) 
);
defparam n1534_s5.INIT=8'hCA;
  LUT3 n1534_s6 (
    .F(n1534_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[6]) 
);
defparam n1534_s6.INIT=8'h53;
  LUT4 n1535_s9 (
    .F(n1535_12),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1535_s9.INIT=16'h2335;
  LUT3 n1541_s5 (
    .F(n1541_8),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[4]) 
);
defparam n1541_s5.INIT=8'h53;
  LUT3 n1542_s5 (
    .F(n1542_8),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[4]) 
);
defparam n1542_s5.INIT=8'h53;
  LUT3 n1544_s6 (
    .F(n1544_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1544_s6.INIT=8'hAC;
  LUT3 n1549_s5 (
    .F(n1549_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[2]) 
);
defparam n1549_s5.INIT=8'h35;
  LUT3 n1549_s6 (
    .F(n1549_9),
    .I0(ff_next_vram3[7]),
    .I1(ff_next_vram3[3]),
    .I2(ff_next_vram5[2]) 
);
defparam n1549_s6.INIT=8'h53;
  LUT3 n1550_s5 (
    .F(n1550_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[2]) 
);
defparam n1550_s5.INIT=8'h35;
  LUT3 n1550_s6 (
    .F(n1550_9),
    .I0(ff_next_vram3[6]),
    .I1(ff_next_vram3[2]),
    .I2(ff_next_vram5[2]) 
);
defparam n1550_s6.INIT=8'hAC;
  LUT3 n1552_s5 (
    .F(n1552_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1552_s5.INIT=8'hAC;
  LUT3 n1557_s5 (
    .F(n1557_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[1]) 
);
defparam n1557_s5.INIT=8'hCA;
  LUT3 n1558_s5 (
    .F(n1558_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[1]) 
);
defparam n1558_s5.INIT=8'h35;
  LUT3 n1559_s5 (
    .F(n1559_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1559_s5.INIT=8'hAC;
  LUT3 n1560_s5 (
    .F(n1560_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1560_s5.INIT=8'h53;
  LUT2 n1124_s19 (
    .F(n1124_23),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]) 
);
defparam n1124_s19.INIT=4'h1;
  LUT3 n1501_s22 (
    .F(n1501_26),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]) 
);
defparam n1501_s22.INIT=8'hCA;
  LUT3 n1502_s22 (
    .F(n1502_26),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]) 
);
defparam n1502_s22.INIT=8'hCA;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=16'h0100;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[4]),
    .I3(w_scroll_pos_x[5]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[6]),
    .I1(w_scroll_pos_x[7]),
    .I2(w_scroll_pos_x[8]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT2 n753_s10 (
    .F(n753_14),
    .I0(reg_color_table_base[16]),
    .I1(w_screen_mode_3_3) 
);
defparam n753_s10.INIT=4'h8;
  LUT4 n753_s11 (
    .F(n753_15),
    .I0(n752_13),
    .I1(ff_next_vram2_3_10),
    .I2(ff_next_vram0_7_9),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n753_s11.INIT=16'hB000;
  LUT3 n756_s13 (
    .F(n756_17),
    .I0(n1535_11),
    .I1(n757_22),
    .I2(n757_26) 
);
defparam n756_s13.INIT=8'hE7;
  LUT3 n757_s18 (
    .F(n757_22),
    .I0(n1967_127),
    .I1(ff_next_vram1_7_9),
    .I2(n566_31) 
);
defparam n757_s18.INIT=8'h01;
  LUT3 n757_s19 (
    .F(n757_23),
    .I0(w_screen_mode_3_3),
    .I1(w_pattern_name_t12_pre[10]),
    .I2(reg_pattern_name_table_base[11]) 
);
defparam n757_s19.INIT=8'hD0;
  LUT4 n759_s13 (
    .F(n759_17),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(w_address_s_pre_17_5),
    .I2(w_pattern_name_t12_pre[9]),
    .I3(ff_next_vram1_7_9) 
);
defparam n759_s13.INIT=16'h0777;
  LUT4 n759_s14 (
    .F(n759_18),
    .I0(n878_26),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(w_pattern_name_t12_pre[8]),
    .I3(w_screen_mode_3_3) 
);
defparam n759_s14.INIT=16'h0FBB;
  LUT4 n761_s14 (
    .F(n761_18),
    .I0(reg_color_table_base[7]),
    .I1(n759_14),
    .I2(w_screen_mode_3_8),
    .I3(ff_next_vram0[4]) 
);
defparam n761_s14.INIT=16'hF800;
  LUT4 n762_s14 (
    .F(n762_18),
    .I0(reg_color_table_base[6]),
    .I1(n759_14),
    .I2(w_screen_mode_3_8),
    .I3(ff_next_vram0[3]) 
);
defparam n762_s14.INIT=16'hF800;
  LUT4 n764_s13 (
    .F(n764_17),
    .I0(n757_26),
    .I1(n757_12),
    .I2(n757_22),
    .I3(n1535_11) 
);
defparam n764_s13.INIT=16'h4000;
  LUT4 n766_s12 (
    .F(n766_16),
    .I0(n878_26),
    .I1(w_pos_x[5]),
    .I2(ff_pos_x[1]),
    .I3(w_screen_mode_3_3) 
);
defparam n766_s12.INIT=16'h0FBB;
  LUT2 n768_s12 (
    .F(n768_16),
    .I0(w_screen_mode_3_3),
    .I1(w_pos_x[3]) 
);
defparam n768_s12.INIT=4'h4;
  LUT4 n757_s21 (
    .F(n757_26),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[1]) 
);
defparam n757_s21.INIT=16'h0014;
  LUT4 n1521_s7 (
    .F(n1521_11),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram2[7]),
    .I3(ff_next_vram1[3]) 
);
defparam n1521_s7.INIT=16'hA088;
  LUT4 n1523_s5 (
    .F(n1523_9),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram2[1]),
    .I3(ff_next_vram1[3]) 
);
defparam n1523_s5.INIT=16'h88A0;
  LUT4 w_screen_mode_3_s4 (
    .F(w_screen_mode_3_8),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_screen_mode_3_s4.INIT=16'h0004;
  LUT4 n1506_s5 (
    .F(n1506_9),
    .I0(reg_backdrop_color[6]),
    .I1(w_next_0_4),
    .I2(n1554_5),
    .I3(n1521_5) 
);
defparam n1506_s5.INIT=16'h00F8;
  LUT4 n763_s14 (
    .F(n763_19),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(n757_12) 
);
defparam n763_s14.INIT=16'h5600;
  LUT3 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(ff_phase[2]),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]) 
);
defparam ff_next_vram0_7_s4.INIT=8'h01;
  LUT4 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(w_address_s_pre_17_5),
    .I3(ff_next_vram1_7_11) 
);
defparam ff_next_vram1_3_s4.INIT=16'hFE00;
  LUT4 n1826_s4 (
    .F(n1826_10),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1826_s4.INIT=16'h4000;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n180_s4 (
    .F(n180_10),
    .I0(ff_state_1_9),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[4]),
    .I3(n180_8) 
);
defparam n180_s4.INIT=16'h0770;
  LUT4 n181_s4 (
    .F(n181_10),
    .I0(ff_state_1_9),
    .I1(ff_pos_x_5_10),
    .I2(n181_8),
    .I3(ff_pos_x[3]) 
);
defparam n181_s4.INIT=16'h0770;
  LUT4 n183_s3 (
    .F(n183_9),
    .I0(ff_state_1_9),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n183_s3.INIT=16'h0770;
  LUT4 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pos_x_5_10) 
);
defparam ff_pos_x_5_s8.INIT=16'h00BF;
  LUT4 n1509_s9 (
    .F(n1509_13),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1521_5) 
);
defparam n1509_s9.INIT=16'hBF00;
  LUT3 n1827_s4 (
    .F(n1827_8),
    .I0(w_screen_mode_3_3),
    .I1(n1967_127),
    .I2(n1826_10) 
);
defparam n1827_s4.INIT=8'h0E;
  LUT4 n1823_s3 (
    .F(n1823_9),
    .I0(n1826_10),
    .I1(w_screen_mode_3_3),
    .I2(n1967_127),
    .I3(ff_pattern0[7]) 
);
defparam n1823_s3.INIT=16'h0100;
  LUT4 n1824_s3 (
    .F(n1824_9),
    .I0(n1826_10),
    .I1(w_screen_mode_3_3),
    .I2(n1967_127),
    .I3(ff_pattern0[6]) 
);
defparam n1824_s3.INIT=16'h0100;
  LUT4 n1825_s3 (
    .F(n1825_9),
    .I0(n1826_10),
    .I1(w_screen_mode_3_3),
    .I2(n1967_127),
    .I3(ff_pattern0[5]) 
);
defparam n1825_s3.INIT=16'h0100;
  LUT4 n1826_s5 (
    .F(n1826_12),
    .I0(n1826_10),
    .I1(w_screen_mode_3_3),
    .I2(n1967_127),
    .I3(ff_pattern0[4]) 
);
defparam n1826_s5.INIT=16'h0100;
  LUT4 n758_s14 (
    .F(n758_19),
    .I0(ff_next_vram0[7]),
    .I1(w_screen_mode_3_8),
    .I2(ff_next_vram2_3_10),
    .I3(n757_19) 
);
defparam n758_s14.INIT=16'h0200;
  LUT3 ff_next_vram4_3_s5 (
    .F(ff_next_vram4_3_10),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram2_3_10),
    .I2(ff_next_vram0_7_11) 
);
defparam ff_next_vram4_3_s5.INIT=8'hE0;
  LUT4 n856_s24 (
    .F(n856_33),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram2_3_10),
    .I2(n832_9),
    .I3(n856_30) 
);
defparam n856_s24.INIT=16'h10FF;
  LUT4 n855_s25 (
    .F(n855_34),
    .I0(w_screen_mode_3_3),
    .I1(ff_next_vram2_3_10),
    .I2(n831_9),
    .I3(n855_31) 
);
defparam n855_s25.INIT=16'h10FF;
  LUT4 n1510_s7 (
    .F(n1510_11),
    .I0(n1521_5),
    .I1(reg_screen_mode[2]),
    .I2(n1967_127),
    .I3(reg_backdrop_color[2]) 
);
defparam n1510_s7.INIT=16'h4500;
  LUT4 n1509_s10 (
    .F(n1509_15),
    .I0(n1521_5),
    .I1(reg_screen_mode[2]),
    .I2(n1967_127),
    .I3(reg_backdrop_color[3]) 
);
defparam n1509_s10.INIT=16'h4500;
  LUT3 n767_s13 (
    .F(n767_18),
    .I0(n1967_127),
    .I1(n1940_105),
    .I2(ff_next_vram0_7_9) 
);
defparam n767_s13.INIT=8'h10;
  LUT4 n560_s7 (
    .F(n560_13),
    .I0(ff_phase[2]),
    .I1(reg_display_on),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n560_s7.INIT=16'h4000;
  LUT3 n1512_s7 (
    .F(n1512_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[0]) 
);
defparam n1512_s7.INIT=8'h70;
  LUT3 n1511_s7 (
    .F(n1511_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[1]) 
);
defparam n1511_s7.INIT=8'h70;
  LUT4 n1524_s5 (
    .F(n1524_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1524_5),
    .I3(n1508_5) 
);
defparam n1524_s5.INIT=16'hFF80;
  LUT4 n1523_s6 (
    .F(n1523_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1523_5),
    .I3(n1507_5) 
);
defparam n1523_s6.INIT=16'hFF80;
  LUT4 n1522_s5 (
    .F(n1522_9),
    .I0(n1522_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1506_9) 
);
defparam n1522_s5.INIT=16'hFF80;
  LUT4 n1521_s8 (
    .F(n1521_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1521_6),
    .I3(n1505_6) 
);
defparam n1521_s8.INIT=16'hFF80;
  LUT4 n754_s12 (
    .F(n754_17),
    .I0(n757_22),
    .I1(n1535_11),
    .I2(reg_screen_mode[1]),
    .I3(n878_27) 
);
defparam n754_s12.INIT=16'h000E;
  LUT4 n755_s11 (
    .F(n755_16),
    .I0(w_screen_mode_3_8),
    .I1(reg_screen_mode[1]),
    .I2(n878_27),
    .I3(reg_color_table_base[13]) 
);
defparam n755_s11.INIT=16'h5400;
  LUT4 n754_s13 (
    .F(n754_19),
    .I0(w_screen_mode_3_8),
    .I1(reg_screen_mode[1]),
    .I2(n878_27),
    .I3(reg_color_table_base[14]) 
);
defparam n754_s13.INIT=16'h5400;
  LUT4 n752_s13 (
    .F(n752_18),
    .I0(w_screen_mode_3_8),
    .I1(reg_screen_mode[1]),
    .I2(n878_27),
    .I3(reg_color_table_base[16]) 
);
defparam n752_s13.INIT=16'h5400;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_10),
    .I0(reg_screen_mode[1]),
    .I1(n878_27),
    .I2(ff_phase[1]),
    .I3(ff_next_vram5_7_8) 
);
defparam ff_next_vram5_3_s4.INIT=16'hF100;
  LUT3 ff_next_vram6_3_s5 (
    .F(ff_next_vram6_3_10),
    .I0(reg_screen_mode[1]),
    .I1(n878_27),
    .I2(ff_next_vram6_7_7) 
);
defparam ff_next_vram6_3_s5.INIT=8'h10;
  LUT4 ff_next_vram2_7_s6 (
    .F(ff_next_vram2_7_12),
    .I0(w_screen_mode_3_3),
    .I1(w_screen_mode_3_8),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram2_7_s6.INIT=16'h0FFE;
  LUT4 n1544_s7 (
    .F(n1544_11),
    .I0(n1535_11),
    .I1(ff_next_vram2[0]),
    .I2(w_screen_mode_3_3),
    .I3(w_screen_mode_3_8) 
);
defparam n1544_s7.INIT=16'hEEE0;
  LUT4 n184_s6 (
    .F(n184_13),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_14),
    .I2(ff_state_1_9),
    .I3(ff_pos_x[0]) 
);
defparam n184_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_16),
    .I0(ff_pos_x_5_14),
    .I1(ff_state_1_9) 
);
defparam ff_pos_x_5_s9.INIT=4'h4;
  LUT4 n752_s14 (
    .F(n752_20),
    .I0(GND),
    .I1(w_pixel_pos_x_Z[8]),
    .I2(w_pos_x_7_4),
    .I3(reg_scroll_planes) 
);
defparam n752_s14.INIT=16'h9600;
  LUT4 ff_next_vram0_7_s5 (
    .F(ff_next_vram0_7_11),
    .I0(n481_6),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam ff_next_vram0_7_s5.INIT=16'h0002;
  LUT4 n751_s11 (
    .F(n751_16),
    .I0(n566_31),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(ff_phase[1]) 
);
defparam n751_s11.INIT=16'h0001;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_8),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n560_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_screen_mode_vram_address[17]),
    .D(n751_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n752_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n753_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n754_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n755_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n756_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n757_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n758_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n759_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n760_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n761_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n762_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n763_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n764_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n765_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n766_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n767_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n768_10),
    .CLK(clk85m),
    .CE(n122_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n854_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n855_34),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n856_33),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n857_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n858_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n859_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n860_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n861_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n1148_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n1149_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n1150_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n1151_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n1152_17),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n1153_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n1154_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n1155_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n1124_17),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n1125_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n1126_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n1127_16),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n1128_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n1129_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n1130_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n1131_18),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n1132_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n1133_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n1134_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n1135_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n1136_18),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n1137_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n1138_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n1139_17),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n862_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n863_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n864_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n865_29),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n866_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n867_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n868_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n869_30),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n1140_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n1141_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n1142_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n1143_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n1144_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n1145_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n1146_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n1147_13),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n878_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n879_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n880_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n881_25),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n882_26),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n883_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n884_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n885_24),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1156_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1157_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1158_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1159_14),
    .CLK(clk85m),
    .CE(ff_next_vram7_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram7_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1505_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1506_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1507_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1508_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1509_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1510_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1511_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1512_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1513_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1514_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1515_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1516_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1517_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1518_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1519_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1520_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1521_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1522_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1523_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1524_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1525_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1526_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1527_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1528_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1529_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1530_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1531_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1532_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1533_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1534_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1535_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1536_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1537_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1538_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1539_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1540_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1541_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1542_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1543_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1544_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1545_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1546_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1547_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1548_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1549_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1550_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1551_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1552_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1553_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1554_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1555_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1556_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1557_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1558_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1559_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1560_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1497_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1498_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1499_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1500_29),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1501_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1502_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1503_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1504_23),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFE ff_display_color_en_s0 (
    .Q(w_screen_mode_display_color_en),
    .D(n1778_3),
    .CLK(clk85m),
    .CE(n1779_2) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n180_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n181_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n182_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n183_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n258_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1823_9),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1824_9),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1825_9),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1826_12),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(n1827_5),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(n1828_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(n1829_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(n1830_4),
    .CLK(clk85m),
    .CE(n1779_2) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n184_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n322_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n321_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n317_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_pixel_phase_x_0_s (
    .SUM(w_pixel_phase_x[0]),
    .COUT(w_pixel_phase_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pixel_phase_x_0_s.ALU_MODE=1;
  ALU w_pixel_phase_x_1_s (
    .SUM(w_pixel_phase_x[1]),
    .COUT(w_pixel_phase_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pixel_phase_x_0_3) 
);
defparam w_pixel_phase_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pixel_phase_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n322_s (
    .SUM(n322_2),
    .COUT(n322_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n322_3) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n317_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  MUX2_LUT5 n830_s5 (
    .O(n830_9),
    .I0(n830_6),
    .I1(n830_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n831_s5 (
    .O(n831_9),
    .I0(n831_6),
    .I1(n831_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n832_s5 (
    .O(n832_9),
    .I0(n832_6),
    .I1(n832_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n833_s5 (
    .O(n833_9),
    .I0(n833_6),
    .I1(n833_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n834_s5 (
    .O(n834_9),
    .I0(n834_6),
    .I1(n834_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n835_s5 (
    .O(n835_9),
    .I0(n835_6),
    .I1(n835_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n836_s5 (
    .O(n836_9),
    .I0(n836_6),
    .I1(n836_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n837_s5 (
    .O(n837_9),
    .I0(n837_6),
    .I1(n837_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n866_s26 (
    .O(n866_30),
    .I0(n866_28),
    .I1(n850_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n867_s26 (
    .O(n867_30),
    .I0(n867_28),
    .I1(n851_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n868_s26 (
    .O(n868_30),
    .I0(n868_28),
    .I1(n852_2),
    .S0(w_screen_mode[3]) 
);
  MUX2_LUT5 n869_s26 (
    .O(n869_30),
    .I0(n869_28),
    .I1(n853_2),
    .S0(w_screen_mode[3]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  n122_4,
  reg_sprite_magify,
  n1267_4,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_mode_3_3,
  ff_next_vram1_7_9,
  n870_16,
  w_sprite_mode2,
  n1778_5,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_7,
  w_screen_pos_x_Z_12,
  w_screen_pos_x_Z_13,
  ff_vram_valid,
  w_selected_en,
  n481_6,
  w_selected_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input n122_4;
input reg_sprite_magify;
input n1267_4;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_mode_3_3;
input ff_next_vram1_7_9;
input n870_16;
input w_sprite_mode2;
input n1778_5;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_7;
input w_screen_pos_x_Z_12;
input w_screen_pos_x_Z_13;
output ff_vram_valid;
output w_selected_en;
output n481_6;
output [4:0] w_selected_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n481_4;
wire n479_3;
wire ff_vram_valid_6;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n363_7;
wire n362_7;
wire n361_7;
wire n360_7;
wire n368_9;
wire n165_7;
wire n164_7;
wire n136_6;
wire n129_7;
wire n128_7;
wire n127_7;
wire n126_7;
wire n125_7;
wire n358_7;
wire n481_5;
wire ff_selected_count_3_7;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n360_8;
wire n136_7;
wire n136_8;
wire n126_8;
wire ff_select_finish_10;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_select_finish_11;
wire n368_12;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n270_9;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire VCC;
wire GND;
  LUT4 n481_s1 (
    .F(n481_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(n481_5),
    .I3(n481_6) 
);
defparam n481_s1.INIT=16'h8000;
  LUT3 n479_s0 (
    .F(n479_3),
    .I0(n122_4),
    .I1(n481_5),
    .I2(ff_vram_valid_6) 
);
defparam n479_s0.INIT=8'h80;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_vram_valid_s2 (
    .F(ff_vram_valid_6),
    .I0(w_screen_pos_x_Z_13),
    .I1(w_screen_v_active),
    .I2(reg_display_on) 
);
defparam ff_vram_valid_s2.INIT=8'h40;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(w_selected_en),
    .I3(n358_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT4 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_7),
    .I1(n1267_4),
    .I2(ff_select_finish_9),
    .I3(n358_7) 
);
defparam ff_select_finish_s3.INIT=16'h80FF;
  LUT3 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n1267_4),
    .I2(n358_7) 
);
defparam ff_selected_en_s3.INIT=8'h4F;
  LUT2 n363_s2 (
    .F(n363_7),
    .I0(w_selected_count[0]),
    .I1(n358_7) 
);
defparam n363_s2.INIT=4'h4;
  LUT3 n362_s2 (
    .F(n362_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n358_7) 
);
defparam n362_s2.INIT=8'h60;
  LUT4 n361_s2 (
    .F(n361_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n358_7) 
);
defparam n361_s2.INIT=16'h7800;
  LUT3 n360_s2 (
    .F(n360_7),
    .I0(n360_8),
    .I1(w_selected_count[3]),
    .I2(n358_7) 
);
defparam n360_s2.INIT=8'h60;
  LUT2 n368_s4 (
    .F(n368_9),
    .I0(n358_7),
    .I1(n368_12) 
);
defparam n368_s4.INIT=4'h8;
  LUT2 n165_s2 (
    .F(n165_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n165_s2.INIT=4'h4;
  LUT2 n164_s2 (
    .F(n164_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n164_s2.INIT=4'h4;
  LUT4 n136_s1 (
    .F(n136_6),
    .I0(n136_7),
    .I1(n136_8),
    .I2(n122_4),
    .I3(n481_5) 
);
defparam n136_s1.INIT=16'hE000;
  LUT2 n129_s2 (
    .F(n129_7),
    .I0(w_selected_plane_num[0]),
    .I1(n136_7) 
);
defparam n129_s2.INIT=4'h1;
  LUT3 n128_s2 (
    .F(n128_7),
    .I0(n136_7),
    .I1(w_selected_plane_num[1]),
    .I2(w_selected_plane_num[0]) 
);
defparam n128_s2.INIT=8'h14;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(n136_7),
    .I3(w_selected_plane_num[2]) 
);
defparam n127_s2.INIT=16'h0708;
  LUT3 n126_s2 (
    .F(n126_7),
    .I0(n136_7),
    .I1(w_selected_plane_num[3]),
    .I2(n126_8) 
);
defparam n126_s2.INIT=8'h14;
  LUT4 n125_s2 (
    .F(n125_7),
    .I0(w_selected_plane_num[3]),
    .I1(n126_8),
    .I2(n136_7),
    .I3(w_selected_plane_num[4]) 
);
defparam n125_s2.INIT=16'h0708;
  LUT4 n358_s2 (
    .F(n358_7),
    .I0(reg_sprite_disable),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram1_7_9),
    .I3(n870_16) 
);
defparam n358_s2.INIT=16'h0001;
  LUT3 n481_s2 (
    .F(n481_5),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n481_s2.INIT=8'h40;
  LUT4 n481_s3 (
    .F(n481_6),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n481_s3.INIT=16'h1000;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT3 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10) 
);
defparam ff_select_finish_s4.INIT=8'h90;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(n136_8),
    .I1(ff_selected_en_8),
    .I2(ff_selected_en_9),
    .I3(n368_12) 
);
defparam ff_selected_en_s4.INIT=16'h7F00;
  LUT3 n360_s3 (
    .F(n360_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n360_s3.INIT=8'h80;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(w_screen_pos_x_Z_7),
    .I1(w_screen_pos_x_Z_12),
    .I2(w_screen_pos_x_Z_13),
    .I3(n1778_5) 
);
defparam n136_s2.INIT=16'h0100;
  LUT4 n136_s3 (
    .F(n136_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n136_s3.INIT=16'h000B;
  LUT3 n126_s3 (
    .F(n126_8),
    .I0(w_selected_plane_num[1]),
    .I1(w_selected_plane_num[0]),
    .I2(w_selected_plane_num[2]) 
);
defparam n126_s3.INIT=8'h80;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n270_9) 
);
defparam ff_selected_en_s5.INIT=16'h0100;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=16'hF331;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[4]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s6.INIT=16'h4000;
  LUT4 n368_s6 (
    .F(n368_12),
    .I0(ff_y[3]),
    .I1(w_sprite_mode2),
    .I2(ff_select_finish_10),
    .I3(ff_selected_count_3_7) 
);
defparam n368_s6.INIT=16'h6F00;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(w_selected_plane_num[3]),
    .D(n126_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(w_selected_plane_num[2]),
    .D(n127_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(w_selected_plane_num[1]),
    .D(n128_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(w_selected_plane_num[0]),
    .D(n129_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n136_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n481_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(w_selected_plane_num[4]),
    .D(n125_7),
    .CLK(clk85m),
    .CE(n479_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n360_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n361_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n362_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n363_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n358_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n368_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n270_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_reset_n2_1,
  w_screen_v_active,
  w_selected_en,
  reg_display_on,
  n215_6,
  reg_sprite_16x16,
  n122_4,
  n1778_5,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_plane_num,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  ff_active,
  w_ic_vram_valid,
  n870_16,
  n1333_18,
  n1333_19,
  n1267_4,
  ff_screen_h_active_9,
  ff_state_1_9,
  w_plane_x,
  ff_state,
  w_makeup_plane,
  ff_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_pattern
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_reset_n2_1;
input w_screen_v_active;
input w_selected_en;
input reg_display_on;
input n215_6;
input reg_sprite_16x16;
input n122_4;
input n1778_5;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [4:0] w_selected_plane_num;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
output ff_active;
output w_ic_vram_valid;
output n870_16;
output n1333_18;
output n1333_19;
output n1267_4;
output ff_screen_h_active_9;
output ff_state_1_9;
output [7:0] w_plane_x;
output [1:0] ff_state;
output [2:0] w_makeup_plane;
output [17:0] ff_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_5;
output w_color_6;
output w_color_7;
output [7:0] w_pattern;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire ff_screen_h_active_8;
wire ff_current_plane_2_6;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire \ff_selected_ram[0]_ER_101 ;
wire \ff_selected_ram[0]_ER_103 ;
wire \ff_selected_ram[0]_ER_105 ;
wire \ff_selected_ram[0]_ER_107 ;
wire \ff_selected_ram[0]_ER_109 ;
wire \ff_selected_ram[0]_ER_111 ;
wire \ff_selected_ram[0]_ER_113 ;
wire \ff_selected_ram[0]_ER_115 ;
wire \ff_selected_ram[0]_ER_117 ;
wire \ff_selected_ram[0]_ER_119 ;
wire n1567_8;
wire ff_vram_valid_6;
wire n1511_8;
wire n1562_7;
wire n1302_8;
wire n1301_7;
wire n1581_8;
wire n1580_8;
wire n1579_8;
wire n1578_8;
wire n1577_8;
wire n1576_8;
wire n1574_8;
wire n1573_8;
wire n1572_8;
wire n1571_8;
wire n1570_8;
wire n1569_8;
wire n1568_8;
wire n1267_5;
wire ff_selected_q_31_7;
wire ff_current_plane_2_7;
wire ff_current_plane_2_8;
wire ff_active_9;
wire ff_active_10;
wire n1567_11;
wire n1581_9;
wire n1580_9;
wire n1580_10;
wire n1577_9;
wire n1576_9;
wire n1267_6;
wire ff_current_plane_2_9;
wire ff_active_11;
wire n1567_12;
wire ff_current_plane_2_10;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire n1267_8;
wire ff_selected_q_31_9;
wire n1512_10;
wire ff_vram_valid_9;
wire n1567_14;
wire n1575_10;
wire n1582_10;
wire n1583_10;
wire n1584_10;
wire n1513_10;
wire n1514_11;
wire n1585_12;
wire ff_sprite_mode2;
wire ff_screen_h_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_27 ;
wire \ff_selected_ram[0]_ER_28 ;
wire \ff_selected_ram[0]_ER_29 ;
wire \ff_selected_ram[0]_ER_30 ;
wire \ff_selected_ram[0]_ER_init_31 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_32 ;
wire [31:0] ff_selected_q;
wire [3:3] ff_current_plane;
wire [3:2] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(w_makeup_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT4 n1333_s14 (
    .F(n870_16),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_19) 
);
defparam n1333_s14.INIT=16'h8000;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(ff_selected_q[31]),
    .I1(w_sprite_vram_rdata8[7]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hCA;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(ff_screen_h_active_9),
    .I1(w_screen_v_active),
    .I2(n1267_5),
    .I3(n870_16) 
);
defparam ff_screen_h_active_s3.INIT=16'hFF80;
  LUT4 ff_current_plane_2_s3 (
    .F(ff_current_plane_2_6),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_7),
    .I2(ff_selected_q_31_7),
    .I3(ff_current_plane_2_8) 
);
defparam ff_current_plane_2_s3.INIT=16'hACFF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n870_16),
    .I1(ff_active),
    .I2(ff_active_9),
    .I3(ff_active_10) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(reg_display_on),
    .I3(ff_selected_q_31_7) 
);
defparam ff_current_plane_3_s4.INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_31 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_32 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s74  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s74 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s75  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s75 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s76  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s76 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s77  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s77 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s78  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s78 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s79  (
    .F(\ff_selected_ram[0]_ER_101 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s79 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s80  (
    .F(\ff_selected_ram[0]_ER_103 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s80 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s81  (
    .F(\ff_selected_ram[0]_ER_105 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s81 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s82  (
    .F(\ff_selected_ram[0]_ER_107 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s82 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s83  (
    .F(\ff_selected_ram[0]_ER_109 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_28 ) 
);
defparam \ff_selected_ram[0]_ER_s83 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s84  (
    .F(\ff_selected_ram[0]_ER_111 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_27 ) 
);
defparam \ff_selected_ram[0]_ER_s84 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s85  (
    .F(\ff_selected_ram[0]_ER_113 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s85 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s86  (
    .F(\ff_selected_ram[0]_ER_115 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s86 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s87  (
    .F(\ff_selected_ram[0]_ER_117 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_30 ) 
);
defparam \ff_selected_ram[0]_ER_s87 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s88  (
    .F(\ff_selected_ram[0]_ER_119 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_29 ) 
);
defparam \ff_selected_ram[0]_ER_s88 .INIT=4'h8;
  LUT4 n1567_s3 (
    .F(n1567_8),
    .I0(ff_selected_q_31_7),
    .I1(ff_active),
    .I2(n1567_11),
    .I3(ff_current_plane_2_8) 
);
defparam n1567_s3.INIT=16'h40FF;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_active),
    .I1(ff_vram_valid_9),
    .I2(ff_selected_q_31_7),
    .I3(ff_current_plane_2_8) 
);
defparam ff_vram_valid_s3.INIT=16'hF2FF;
  LUT4 n1511_s3 (
    .F(n1511_8),
    .I0(w_makeup_plane[2]),
    .I1(n215_6),
    .I2(ff_current_plane[3]),
    .I3(ff_current_plane_2_8) 
);
defparam n1511_s3.INIT=16'h7800;
  LUT2 n1562_s2 (
    .F(n1562_7),
    .I0(reg_display_on),
    .I1(ff_active_10) 
);
defparam n1562_s2.INIT=4'h8;
  LUT3 n1302_s3 (
    .F(n1302_8),
    .I0(ff_state[0]),
    .I1(n870_16),
    .I2(n1267_8) 
);
defparam n1302_s3.INIT=8'h01;
  LUT4 n1301_s2 (
    .F(n1301_7),
    .I0(n870_16),
    .I1(n1267_8),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1301_s2.INIT=16'h0110;
  LUT4 w_pattern_0_s (
    .F(w_pattern[0]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_0_s.INIT=16'hEF00;
  LUT4 w_pattern_1_s (
    .F(w_pattern[1]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_1_s.INIT=16'hEF00;
  LUT4 w_pattern_2_s (
    .F(w_pattern[2]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_2_s.INIT=16'hEF00;
  LUT4 w_pattern_3_s (
    .F(w_pattern[3]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_3_s.INIT=16'hEF00;
  LUT4 w_pattern_4_s (
    .F(w_pattern[4]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_4_s.INIT=16'hEF00;
  LUT4 w_pattern_5_s (
    .F(w_pattern[5]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_5_s.INIT=16'hEF00;
  LUT4 w_pattern_6_s (
    .F(w_pattern[6]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_6_s.INIT=16'hEF00;
  LUT4 w_pattern_7_s (
    .F(w_pattern[7]),
    .I0(ff_state[0]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_7_s.INIT=16'hEF00;
  LUT4 n1581_s3 (
    .F(n1581_8),
    .I0(ff_selected_q[3]),
    .I1(ff_selected_q[12]),
    .I2(n1581_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1581_s3.INIT=16'hCA00;
  LUT4 n1580_s3 (
    .F(n1580_8),
    .I0(n1580_9),
    .I1(ff_selected_q[24]),
    .I2(n1580_10),
    .I3(ff_current_plane_2_8) 
);
defparam n1580_s3.INIT=16'h0D00;
  LUT4 n1579_s3 (
    .F(n1579_8),
    .I0(ff_selected_q[25]),
    .I1(ff_selected_q[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1579_s3.INIT=16'hAC00;
  LUT4 n1578_s3 (
    .F(n1578_8),
    .I0(ff_selected_q[26]),
    .I1(ff_selected_q[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1578_s3.INIT=16'hAC00;
  LUT4 n1577_s3 (
    .F(n1577_8),
    .I0(ff_selected_q[16]),
    .I1(n1577_9),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1577_s3.INIT=16'hCA00;
  LUT4 n1576_s3 (
    .F(n1576_8),
    .I0(ff_selected_q[17]),
    .I1(n1576_9),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1576_s3.INIT=16'hCA00;
  LUT4 n1574_s3 (
    .F(n1574_8),
    .I0(reg_sprite_attribute_table_base_10),
    .I1(ff_selected_q[19]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1574_s3.INIT=16'hAC00;
  LUT4 n1573_s3 (
    .F(n1573_8),
    .I0(reg_sprite_attribute_table_base_11),
    .I1(reg_sprite_pattern_generator_table_base[11]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1573_s3.INIT=16'hAC00;
  LUT4 n1572_s3 (
    .F(n1572_8),
    .I0(reg_sprite_attribute_table_base_12),
    .I1(reg_sprite_pattern_generator_table_base[12]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1572_s3.INIT=16'hAC00;
  LUT4 n1571_s3 (
    .F(n1571_8),
    .I0(reg_sprite_attribute_table_base_13),
    .I1(reg_sprite_pattern_generator_table_base[13]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1571_s3.INIT=16'hAC00;
  LUT4 n1570_s3 (
    .F(n1570_8),
    .I0(reg_sprite_attribute_table_base_14),
    .I1(reg_sprite_pattern_generator_table_base[14]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1570_s3.INIT=16'hAC00;
  LUT4 n1569_s3 (
    .F(n1569_8),
    .I0(reg_sprite_attribute_table_base_15),
    .I1(reg_sprite_pattern_generator_table_base[15]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1569_s3.INIT=16'hAC00;
  LUT4 n1568_s3 (
    .F(n1568_8),
    .I0(reg_sprite_attribute_table_base_16),
    .I1(reg_sprite_pattern_generator_table_base[16]),
    .I2(n1580_9),
    .I3(ff_current_plane_2_8) 
);
defparam n1568_s3.INIT=16'hAC00;
  LUT2 w_color_6_s (
    .F(w_color_6),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_color_6_s.INIT=4'h8;
  LUT2 w_color_5_s (
    .F(w_color_5),
    .I0(ff_sprite_mode2),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_color_5_s.INIT=4'h8;
  LUT3 n1333_s15 (
    .F(n1333_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_9),
    .I2(ff_screen_h_active_9) 
);
defparam n1333_s15.INIT=8'h80;
  LUT4 n1333_s16 (
    .F(n1333_19),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1333_s16.INIT=16'h8000;
  LUT3 n1267_s1 (
    .F(n1267_4),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active_9) 
);
defparam n1267_s1.INIT=8'h80;
  LUT4 n1267_s2 (
    .F(n1267_5),
    .I0(w_screen_pos_x_Z[7]),
    .I1(n1267_6),
    .I2(w_screen_pos_x_Z[12]),
    .I3(ff_state_1_9) 
);
defparam n1267_s2.INIT=16'h4000;
  LUT2 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_selected_q_31_s3.INIT=4'h8;
  LUT3 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_9),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam ff_screen_h_active_s4.INIT=8'h80;
  LUT4 ff_current_plane_2_s4 (
    .F(ff_current_plane_2_7),
    .I0(ff_current_plane_2_9),
    .I1(ff_state_1_9),
    .I2(n1580_9),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s4.INIT=16'h4000;
  LUT2 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_8),
    .I0(n870_16),
    .I1(ff_active_10) 
);
defparam ff_current_plane_2_s5.INIT=4'h1;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_selected_q_31_7),
    .I1(n1580_9),
    .I2(ff_state_1_9),
    .I3(ff_current_plane_2_9) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_11),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active_9),
    .I3(n1267_5) 
);
defparam ff_active_s5.INIT=16'h4000;
  LUT2 n1567_s5 (
    .F(n1567_11),
    .I0(n1567_12),
    .I1(n122_4) 
);
defparam n1567_s5.INIT=4'h8;
  LUT2 n1581_s4 (
    .F(n1581_9),
    .I0(reg_sprite_16x16),
    .I1(ff_state[1]) 
);
defparam n1581_s4.INIT=4'h1;
  LUT2 n1580_s4 (
    .F(n1580_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1580_s4.INIT=4'h8;
  LUT3 n1580_s5 (
    .F(n1580_10),
    .I0(ff_selected_q[13]),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]) 
);
defparam n1580_s5.INIT=8'h0D;
  LUT2 n1577_s4 (
    .F(n1577_9),
    .I0(reg_sprite_attribute_table_base_7),
    .I1(ff_selected_q[27]) 
);
defparam n1577_s4.INIT=4'h8;
  LUT2 n1576_s4 (
    .F(n1576_9),
    .I0(reg_sprite_attribute_table_base_8),
    .I1(ff_selected_q[28]) 
);
defparam n1576_s4.INIT=4'h8;
  LUT2 n1267_s3 (
    .F(n1267_6),
    .I0(w_screen_pos_x_Z[13]),
    .I1(n1778_5) 
);
defparam n1267_s3.INIT=4'h4;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_9),
    .I0(ff_current_plane_2_10),
    .I1(w_makeup_plane[0]),
    .I2(ff_current_plane_2_11),
    .I3(w_selected_count[0]) 
);
defparam ff_current_plane_2_s6.INIT=16'h1004;
  LUT4 ff_active_s6 (
    .F(ff_active_11),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s6.INIT=16'h0001;
  LUT4 n1567_s6 (
    .F(n1567_12),
    .I0(ff_sprite_mode2),
    .I1(reg_sprite_16x16),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1567_s6.INIT=16'hAFC0;
  LUT4 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_10),
    .I0(ff_current_plane_2_12),
    .I1(w_makeup_plane[2]),
    .I2(n215_6),
    .I3(w_selected_count[2]) 
);
defparam ff_current_plane_2_s7.INIT=16'hD7BD;
  LUT2 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_11),
    .I0(w_selected_count[1]),
    .I1(w_makeup_plane[1]) 
);
defparam ff_current_plane_2_s8.INIT=4'h9;
  LUT2 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_12),
    .I0(w_selected_count[3]),
    .I1(ff_current_plane[3]) 
);
defparam ff_current_plane_2_s9.INIT=4'h9;
  LUT4 n1267_s4 (
    .F(n1267_8),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active_9),
    .I3(n1267_5) 
);
defparam n1267_s4.INIT=16'h8000;
  LUT4 ff_state_1_s3 (
    .F(ff_state_1_9),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_state_1_s3.INIT=16'h8000;
  LUT4 ff_selected_q_31_s4 (
    .F(ff_selected_q_31_9),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(reg_display_on),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s4.INIT=16'h7F00;
  LUT4 n1512_s4 (
    .F(n1512_10),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(ff_current_plane_2_8) 
);
defparam n1512_s4.INIT=16'h6A00;
  LUT3 ff_vram_valid_s5 (
    .F(ff_vram_valid_9),
    .I0(ff_state_1_9),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_vram_valid_s5.INIT=8'h80;
  LUT4 n1567_s7 (
    .F(n1567_14),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(reg_sprite_pattern_generator_table_base[17]),
    .I3(ff_current_plane_2_8) 
);
defparam n1567_s7.INIT=16'h7000;
  LUT4 n1575_s4 (
    .F(n1575_10),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_selected_q[18]),
    .I3(ff_current_plane_2_8) 
);
defparam n1575_s4.INIT=16'h7000;
  LUT3 n1582_s4 (
    .F(n1582_10),
    .I0(ff_selected_q[2]),
    .I1(n870_16),
    .I2(ff_active_10) 
);
defparam n1582_s4.INIT=8'h02;
  LUT3 n1583_s4 (
    .F(n1583_10),
    .I0(ff_selected_q[1]),
    .I1(n870_16),
    .I2(ff_active_10) 
);
defparam n1583_s4.INIT=8'h02;
  LUT3 n1584_s4 (
    .F(n1584_10),
    .I0(ff_selected_q[0]),
    .I1(n870_16),
    .I2(ff_active_10) 
);
defparam n1584_s4.INIT=8'h02;
  LUT4 n1513_s4 (
    .F(n1513_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(n870_16),
    .I3(ff_active_10) 
);
defparam n1513_s4.INIT=16'h0006;
  LUT3 n1514_s5 (
    .F(n1514_11),
    .I0(w_makeup_plane[0]),
    .I1(n870_16),
    .I2(ff_active_10) 
);
defparam n1514_s5.INIT=8'h01;
  LUT4 n1585_s5 (
    .F(n1585_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(n1567_12),
    .I3(n122_4) 
);
defparam n1585_s5.INIT=16'h7000;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_119 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_28_s0 (
    .Q(ff_selected_q[28]),
    .D(\ff_selected_ram[0]_ER_117 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_27_s0 (
    .Q(ff_selected_q[27]),
    .D(\ff_selected_ram[0]_ER_115 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_26_s0 (
    .Q(ff_selected_q[26]),
    .D(\ff_selected_ram[0]_ER_113 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_25_s0 (
    .Q(ff_selected_q[25]),
    .D(\ff_selected_ram[0]_ER_111 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_24_s0 (
    .Q(ff_selected_q[24]),
    .D(\ff_selected_ram[0]_ER_109 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_107 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_105 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_103 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_101 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_9) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1267_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n870_16),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1301_7),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1302_8),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(w_makeup_plane[2]),
    .D(n1512_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(w_makeup_plane[1]),
    .D(n1513_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(w_makeup_plane[0]),
    .D(n1514_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1562_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1511_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_6),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFCE ff_vram_address_17_s1 (
    .Q(ff_vram_address[17]),
    .D(n1567_14),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s1 (
    .Q(ff_vram_address[16]),
    .D(n1568_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s1 (
    .Q(ff_vram_address[15]),
    .D(n1569_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s1 (
    .Q(ff_vram_address[14]),
    .D(n1570_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s1 (
    .Q(ff_vram_address[13]),
    .D(n1571_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s1 (
    .Q(ff_vram_address[12]),
    .D(n1572_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s1 (
    .Q(ff_vram_address[11]),
    .D(n1573_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s1 (
    .Q(ff_vram_address[10]),
    .D(n1574_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s1 (
    .Q(ff_vram_address[9]),
    .D(n1575_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s1 (
    .Q(ff_vram_address[8]),
    .D(n1576_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s1 (
    .Q(ff_vram_address[7]),
    .D(n1577_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s1 (
    .Q(ff_vram_address[6]),
    .D(n1578_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s1 (
    .Q(ff_vram_address[5]),
    .D(n1579_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s1 (
    .Q(ff_vram_address[4]),
    .D(n1580_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s1 (
    .Q(ff_vram_address[3]),
    .D(n1581_8),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s1 (
    .Q(ff_vram_address[2]),
    .D(n1582_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s1 (
    .Q(ff_vram_address[1]),
    .D(n1583_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s1 (
    .Q(ff_vram_address[0]),
    .D(n1584_10),
    .CLK(clk85m),
    .CE(n1567_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_ic_vram_valid),
    .D(n1585_12),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({\ff_selected_ram[0]_ER_25 ,\ff_selected_ram[0]_ER_26 ,\ff_selected_ram[0]_ER_27 ,\ff_selected_ram[0]_ER_28 }),
    .DI(w_selected_plane_num[3:0]),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_7_s  (
    .DO({DO[3:2],\ff_selected_ram[0]_ER_29 ,\ff_selected_ram[0]_ER_30 }),
    .DI({GND,GND,w_selected_color_7,w_selected_plane_num[4]}),
    .AD({GND,w_makeup_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_31 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(w_makeup_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_32 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(w_makeup_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  n870_16,
  ff_state_1_9,
  reg_sprite_magify,
  n1333_18,
  n1333_19,
  reg_display_on,
  n1007_37,
  ff_transfer_ready_13,
  ff_active,
  n481_6,
  n1004_38,
  n339_6,
  w_sprite_mode2,
  w_screen_v_active,
  reg_color0_opaque,
  reg_sprite_16x16,
  w_pattern,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_5,
  w_color_6,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_status_register_pointer,
  ff_state,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_7,
  n215_6,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n870_16;
input ff_state_1_9;
input reg_sprite_magify;
input n1333_18;
input n1333_19;
input reg_display_on;
input n1007_37;
input ff_transfer_ready_13;
input ff_active;
input n481_6;
input n1004_38;
input n339_6;
input w_sprite_mode2;
input w_screen_v_active;
input reg_color0_opaque;
input reg_sprite_16x16;
input [7:0] w_pattern;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_5;
input w_color_6;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:2] w_screen_pos_x_Z;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [1:0] ff_status_register_pointer;
input [1:0] ff_state;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_7;
output n215_6;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_6_10;
wire w_color_6_11;
wire w_color_6_12;
wire w_color_6_13;
wire w_color_3_10;
wire w_color_3_11;
wire w_color_3_12;
wire w_color_3_13;
wire w_color_2_10;
wire w_color_2_11;
wire w_color_2_12;
wire w_color_2_13;
wire w_color_1_10;
wire w_color_1_11;
wire w_color_1_12;
wire w_color_1_13;
wire w_color_0_10;
wire w_color_0_11;
wire w_color_0_12;
wire w_color_0_13;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_5_30;
wire w_color_5_31;
wire w_color_5_32;
wire w_color_5_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n231_4;
wire n247_4;
wire n263_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n223_4;
wire n239_4;
wire n255_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire ff_active_8;
wire ff_current_plane_3_8;
wire n1174_7;
wire n1165_7;
wire n1164_7;
wire n1162_7;
wire n1161_7;
wire n1064_7;
wire n1063_7;
wire n1062_7;
wire n1061_7;
wire n902_6;
wire n1024_6;
wire n915_9;
wire n914_9;
wire n913_9;
wire n912_10;
wire n215_5;
wire n207_5;
wire n725_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire ff_current_plane_3_9;
wire n1173_8;
wire n1172_8;
wire n1163_8;
wire n1028_7;
wire n1024_7;
wire n1024_8;
wire n1024_9;
wire n912_11;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1024_10;
wire n1024_11;
wire n1024_12;
wire n1024_13;
wire ff_sprite_collision_11;
wire n1024_14;
wire n1025_8;
wire n1026_8;
wire n1027_8;
wire n1028_9;
wire n757_6;
wire n725_7;
wire n562_6;
wire n530_7;
wire n271_6;
wire n207_7;
wire n279_6;
wire n215_8;
wire n530_9;
wire n1163_10;
wire n1166_9;
wire n1167_10;
wire n1168_9;
wire n1169_9;
wire n1171_9;
wire n1172_10;
wire n1173_10;
wire n1175_9;
wire n1176_9;
wire n1177_9;
wire n1178_9;
wire n1179_9;
wire ff_sprite_collision_x_8_9;
wire ff_sprite_collision_13;
wire n1060_10;
wire ff_pre_pixel_color_en_14;
wire n1249_9;
wire n1272_10;
wire n1273_10;
wire n1274_10;
wire n1275_10;
wire n1276_10;
wire ff_color_en;
wire ff_active_33;
wire ff_pre_pixel_color_en;
wire ff_last_cc_base_pixel;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n975_9;
wire n929_1_SUM;
wire n929_3;
wire n930_1_SUM;
wire n930_3;
wire n931_1_SUM;
wire n931_3;
wire n932_1_SUM;
wire n933_2;
wire w_color_6_15;
wire w_color_6_17;
wire w_color_3_15;
wire w_color_3_17;
wire w_color_2_15;
wire w_color_2_17;
wire w_color_1_15;
wire w_color_1_17;
wire w_color_0_15;
wire w_color_0_17;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_5_35;
wire w_color_5_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_visible_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_current_plane;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_6_s16 (
    .F(w_color_6_10),
    .I0(ff_color0[6]),
    .I1(ff_color1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s16.INIT=8'hCA;
  LUT3 w_color_6_s17 (
    .F(w_color_6_11),
    .I0(ff_color2[6]),
    .I1(ff_color3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s17.INIT=8'hCA;
  LUT3 w_color_6_s18 (
    .F(w_color_6_12),
    .I0(ff_color4[6]),
    .I1(ff_color5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s18.INIT=8'hCA;
  LUT3 w_color_6_s19 (
    .F(w_color_6_13),
    .I0(ff_color6[6]),
    .I1(ff_color7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_6_s19.INIT=8'hCA;
  LUT3 w_color_3_s16 (
    .F(w_color_3_10),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s16.INIT=8'hCA;
  LUT3 w_color_3_s17 (
    .F(w_color_3_11),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s17.INIT=8'hCA;
  LUT3 w_color_3_s18 (
    .F(w_color_3_12),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s18.INIT=8'hCA;
  LUT3 w_color_3_s19 (
    .F(w_color_3_13),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s19.INIT=8'hCA;
  LUT3 w_color_2_s16 (
    .F(w_color_2_10),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s16.INIT=8'hCA;
  LUT3 w_color_2_s17 (
    .F(w_color_2_11),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s17.INIT=8'hCA;
  LUT3 w_color_2_s18 (
    .F(w_color_2_12),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s18.INIT=8'hCA;
  LUT3 w_color_2_s19 (
    .F(w_color_2_13),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s19.INIT=8'hCA;
  LUT3 w_color_1_s16 (
    .F(w_color_1_10),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s16.INIT=8'hCA;
  LUT3 w_color_1_s17 (
    .F(w_color_1_11),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s17.INIT=8'hCA;
  LUT3 w_color_1_s18 (
    .F(w_color_1_12),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s18.INIT=8'hCA;
  LUT3 w_color_1_s19 (
    .F(w_color_1_13),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s19.INIT=8'hCA;
  LUT3 w_color_0_s16 (
    .F(w_color_0_10),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s16.INIT=8'hCA;
  LUT3 w_color_0_s17 (
    .F(w_color_0_11),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s17.INIT=8'hCA;
  LUT3 w_color_0_s18 (
    .F(w_color_0_12),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s18.INIT=8'hCA;
  LUT3 w_color_0_s19 (
    .F(w_color_0_13),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s19.INIT=8'hCA;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_5_s32 (
    .F(w_color_5_30),
    .I0(ff_color0[5]),
    .I1(ff_color1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s32.INIT=8'hCA;
  LUT3 w_color_5_s33 (
    .F(w_color_5_31),
    .I0(ff_color2[5]),
    .I1(ff_color3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s33.INIT=8'hCA;
  LUT3 w_color_5_s34 (
    .F(w_color_5_32),
    .I0(ff_color4[5]),
    .I1(ff_color5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s34.INIT=8'hCA;
  LUT3 w_color_5_s35 (
    .F(w_color_5_33),
    .I0(ff_color6[5]),
    .I1(ff_color7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_5_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n223_s1.INIT=16'h4000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n255_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n287_s1.INIT=16'h1000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n207_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n207_5) 
);
defparam n319_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_9) 
);
defparam n538_s1.INIT=16'h4000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n530_9) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_9) 
);
defparam n554_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n530_9) 
);
defparam n570_s1.INIT=16'h1000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n530_9) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n530_9) 
);
defparam n586_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n733_s1.INIT=16'h4000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n749_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n765_s1.INIT=16'h1000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n725_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n725_5) 
);
defparam n781_s1.INIT=16'h0100;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_19) 
);
defparam ff_active_s3.INIT=16'h9000;
  LUT4 ff_current_plane_3_s3 (
    .F(ff_current_plane_3_8),
    .I0(n933_2),
    .I1(ff_active_33),
    .I2(ff_state_1_9),
    .I3(ff_current_plane_3_9) 
);
defparam ff_current_plane_3_s3.INIT=16'h00F8;
  LUT4 n1174_s2 (
    .F(n1174_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1174_s2.INIT=16'h0708;
  LUT4 n1165_s2 (
    .F(n1165_7),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1165_s2.INIT=16'h010E;
  LUT4 n1164_s2 (
    .F(n1164_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(ff_sprite_collision_7),
    .I2(w_screen_pos_x_Z[9]),
    .I3(n1165_7) 
);
defparam n1164_s2.INIT=16'h3012;
  LUT4 n1162_s2 (
    .F(n1162_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1163_8),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1162_s2.INIT=16'h0708;
  LUT4 n1161_s2 (
    .F(n1161_7),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(ff_sprite_collision_7),
    .I3(n1333_19) 
);
defparam n1161_s2.INIT=16'h0E00;
  LUT2 n1064_s2 (
    .F(n1064_7),
    .I0(n870_16),
    .I1(ff_color[0]) 
);
defparam n1064_s2.INIT=4'h4;
  LUT2 n1063_s2 (
    .F(n1063_7),
    .I0(n870_16),
    .I1(ff_color[1]) 
);
defparam n1063_s2.INIT=4'h4;
  LUT2 n1062_s2 (
    .F(n1062_7),
    .I0(n870_16),
    .I1(ff_color[2]) 
);
defparam n1062_s2.INIT=4'h4;
  LUT2 n1061_s2 (
    .F(n1061_7),
    .I0(n870_16),
    .I1(ff_color[3]) 
);
defparam n1061_s2.INIT=4'h4;
  LUT2 n902_s1 (
    .F(n902_6),
    .I0(reg_display_on),
    .I1(n870_16) 
);
defparam n902_s1.INIT=4'h8;
  LUT4 n1024_s1 (
    .F(n1024_6),
    .I0(n1028_7),
    .I1(n1024_7),
    .I2(n1024_8),
    .I3(n1024_9) 
);
defparam n1024_s1.INIT=16'h0800;
  LUT2 n915_s4 (
    .F(n915_9),
    .I0(ff_current_plane[0]),
    .I1(ff_state_1_9) 
);
defparam n915_s4.INIT=4'h1;
  LUT3 n914_s4 (
    .F(n914_9),
    .I0(ff_state_1_9),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n914_s4.INIT=8'h14;
  LUT4 n913_s4 (
    .F(n913_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_9),
    .I3(ff_current_plane[2]) 
);
defparam n913_s4.INIT=16'h0708;
  LUT3 n912_s5 (
    .F(n912_10),
    .I0(ff_state_1_9),
    .I1(n912_11),
    .I2(ff_current_plane[3]) 
);
defparam n912_s5.INIT=8'h14;
  LUT4 n1199_s2 (
    .F(n1199_7),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(n1007_37),
    .I3(ff_transfer_ready_13) 
);
defparam n1199_s2.INIT=16'hEFFF;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active),
    .I3(n481_6) 
);
defparam n215_s2.INIT=16'h4000;
  LUT2 n215_s3 (
    .F(n215_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]) 
);
defparam n215_s3.INIT=4'h8;
  LUT4 n207_s2 (
    .F(n207_5),
    .I0(ff_state[0]),
    .I1(ff_active),
    .I2(ff_state[1]),
    .I3(n481_6) 
);
defparam n207_s2.INIT=16'h4000;
  LUT4 n725_s2 (
    .F(n725_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n481_6) 
);
defparam n725_s2.INIT=16'h1000;
  LUT2 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13) 
);
defparam ff_sprite_collision_s4.INIT=4'h8;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n339_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_sprite_collision_9),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=16'h4000;
  LUT4 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n1333_18),
    .I3(n1333_19) 
);
defparam ff_current_plane_3_s4.INIT=16'h1000;
  LUT3 n1173_s3 (
    .F(n1173_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1173_s3.INIT=8'h80;
  LUT4 n1172_s3 (
    .F(n1172_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1172_s3.INIT=16'h8000;
  LUT4 n1163_s3 (
    .F(n1163_8),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[8]),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1163_s3.INIT=16'hE000;
  LUT3 n1028_s2 (
    .F(n1028_7),
    .I0(w_sprite_mode2),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]) 
);
defparam n1028_s2.INIT=8'h0B;
  LUT4 n1024_s2 (
    .F(n1024_7),
    .I0(n1024_10),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n975_9) 
);
defparam n1024_s2.INIT=16'h0140;
  LUT4 n1024_s3 (
    .F(n1024_8),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1024_11),
    .I3(n1024_12) 
);
defparam n1024_s3.INIT=16'h305F;
  LUT4 n1024_s4 (
    .F(n1024_9),
    .I0(n1024_13),
    .I1(w_screen_v_active),
    .I2(n933_2),
    .I3(ff_active_33) 
);
defparam n1024_s4.INIT=16'h8000;
  LUT3 n912_s6 (
    .F(n912_11),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n912_s6.INIT=8'h80;
  LUT3 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(w_color_4[6]),
    .I1(ff_last_cc_base_pixel),
    .I2(w_color_4[5]) 
);
defparam ff_sprite_collision_s6.INIT=8'h07;
  LUT4 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[0]),
    .I1(reg_color0_opaque),
    .I2(ff_sprite_collision_11),
    .I3(w_sprite_collision) 
);
defparam ff_sprite_collision_s7.INIT=16'h00EF;
  LUT4 n1024_s5 (
    .F(n1024_10),
    .I0(w_offset_x[6]),
    .I1(w_offset_x[5]),
    .I2(w_color_4[7]),
    .I3(w_offset_x[7]) 
);
defparam n1024_s5.INIT=16'h7FFE;
  LUT3 n1024_s6 (
    .F(n1024_11),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s6.INIT=8'h35;
  LUT4 n1024_s7 (
    .F(n1024_12),
    .I0(w_pattern_0_447),
    .I1(w_pattern_0_449),
    .I2(n1024_11),
    .I3(n1024_14) 
);
defparam n1024_s7.INIT=16'hFA0C;
  LUT4 n1024_s8 (
    .F(n1024_13),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1024_s8.INIT=16'hF331;
  LUT3 ff_sprite_collision_s8 (
    .F(ff_sprite_collision_11),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s8.INIT=8'h01;
  LUT3 n1024_s9 (
    .F(n1024_14),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1024_s9.INIT=8'h35;
  LUT4 n1025_s2 (
    .F(n1025_8),
    .I0(w_color_4[3]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n1025_s2.INIT=16'h008A;
  LUT4 n1026_s2 (
    .F(n1026_8),
    .I0(w_color_4[2]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n1026_s2.INIT=16'h008A;
  LUT4 n1027_s2 (
    .F(n1027_8),
    .I0(w_color_4[1]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n1027_s2.INIT=16'h008A;
  LUT4 n1028_s3 (
    .F(n1028_9),
    .I0(w_color_4[0]),
    .I1(w_sprite_mode2),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n1028_s3.INIT=16'h008A;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n757_s2.INIT=16'h4000;
  LUT4 n725_s3 (
    .F(n725_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n725_5) 
);
defparam n725_s3.INIT=16'h8000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_9) 
);
defparam n562_s2.INIT=16'h4000;
  LUT4 n530_s3 (
    .F(n530_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n530_9) 
);
defparam n530_s3.INIT=16'h8000;
  LUT4 n271_s2 (
    .F(n271_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n271_s2.INIT=16'h4000;
  LUT4 n207_s3 (
    .F(n207_7),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(n207_5) 
);
defparam n207_s3.INIT=16'h8000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(n215_5),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n215_s4 (
    .F(n215_8),
    .I0(w_makeup_plane[2]),
    .I1(n215_5),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[1]) 
);
defparam n215_s4.INIT=16'h8000;
  LUT4 n530_s4 (
    .F(n530_9),
    .I0(ff_active),
    .I1(n481_6),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n530_s4.INIT=16'h8000;
  LUT4 n1163_s4 (
    .F(n1163_10),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(w_screen_pos_x_Z[10]),
    .I3(n1163_8) 
);
defparam n1163_s4.INIT=16'h0770;
  LUT4 n1166_s3 (
    .F(n1166_9),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(w_screen_pos_x_Z[7]),
    .I3(w_screen_pos_x_Z[6]) 
);
defparam n1166_s3.INIT=16'h7007;
  LUT3 n1167_s4 (
    .F(n1167_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(n1004_38),
    .I2(ff_transfer_ready_13) 
);
defparam n1167_s4.INIT=8'h15;
  LUT3 n1168_s3 (
    .F(n1168_9),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(w_screen_pos_x_Z[5]) 
);
defparam n1168_s3.INIT=8'h70;
  LUT3 n1169_s3 (
    .F(n1169_9),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(w_screen_pos_x_Z[4]) 
);
defparam n1169_s3.INIT=8'h70;
  LUT4 n1171_s3 (
    .F(n1171_9),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_8) 
);
defparam n1171_s3.INIT=16'h7000;
  LUT4 n1172_s4 (
    .F(n1172_10),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n1172_8) 
);
defparam n1172_s4.INIT=16'h0770;
  LUT4 n1173_s4 (
    .F(n1173_10),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(n1173_8),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1173_s4.INIT=16'h0770;
  LUT4 n1175_s3 (
    .F(n1175_9),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(w_pixel_pos_y_Z[4]) 
);
defparam n1175_s3.INIT=16'h0770;
  LUT3 n1176_s3 (
    .F(n1176_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(n1004_38),
    .I2(ff_transfer_ready_13) 
);
defparam n1176_s3.INIT=8'h15;
  LUT3 n1177_s3 (
    .F(n1177_9),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n1177_s3.INIT=8'h70;
  LUT3 n1178_s3 (
    .F(n1178_9),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(w_pixel_pos_y_Z[1]) 
);
defparam n1178_s3.INIT=8'h70;
  LUT3 n1179_s3 (
    .F(n1179_9),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(w_pixel_pos_y_Z[0]) 
);
defparam n1179_s3.INIT=8'h70;
  LUT4 ff_sprite_collision_x_8_s5 (
    .F(ff_sprite_collision_x_8_9),
    .I0(ff_sprite_collision_8),
    .I1(n1004_38),
    .I2(ff_transfer_ready_13),
    .I3(n1199_7) 
);
defparam ff_sprite_collision_x_8_s5.INIT=16'hEA00;
  LUT4 ff_sprite_collision_s9 (
    .F(ff_sprite_collision_13),
    .I0(n1004_38),
    .I1(ff_transfer_ready_13),
    .I2(ff_sprite_collision_8),
    .I3(n1199_7) 
);
defparam ff_sprite_collision_s9.INIT=16'h70FF;
  LUT4 n1060_s4 (
    .F(n1060_10),
    .I0(n339_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_color_en),
    .I3(n870_16) 
);
defparam n1060_s4.INIT=16'h00F4;
  LUT3 ff_pre_pixel_color_en_s6 (
    .F(ff_pre_pixel_color_en_14),
    .I0(n870_16),
    .I1(n339_6),
    .I2(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s6.INIT=8'hEF;
  LUT4 n1249_s3 (
    .F(n1249_9),
    .I0(ff_pre_pixel_color_en),
    .I1(n339_6),
    .I2(ff_last_cc_base_pixel),
    .I3(w_color_4[6]) 
);
defparam n1249_s3.INIT=16'h30DC;
  LUT4 n1272_s4 (
    .F(n1272_10),
    .I0(ff_pixel_color_en),
    .I1(ff_pre_pixel_color_en),
    .I2(n870_16),
    .I3(n339_6) 
);
defparam n1272_s4.INIT=16'h0C0A;
  LUT4 n1273_s4 (
    .F(n1273_10),
    .I0(ff_pixel_color[3]),
    .I1(ff_pre_pixel_color[3]),
    .I2(n870_16),
    .I3(n339_6) 
);
defparam n1273_s4.INIT=16'h0C0A;
  LUT4 n1274_s4 (
    .F(n1274_10),
    .I0(ff_pixel_color[2]),
    .I1(ff_pre_pixel_color[2]),
    .I2(n870_16),
    .I3(n339_6) 
);
defparam n1274_s4.INIT=16'h0C0A;
  LUT4 n1275_s4 (
    .F(n1275_10),
    .I0(ff_pixel_color[1]),
    .I1(ff_pre_pixel_color[1]),
    .I2(n870_16),
    .I3(n339_6) 
);
defparam n1275_s4.INIT=16'h0C0A;
  LUT4 n1276_s4 (
    .F(n1276_10),
    .I0(ff_pixel_color[0]),
    .I1(ff_pre_pixel_color[0]),
    .I2(n870_16),
    .I3(n339_6) 
);
defparam n1276_s4.INIT=16'h0C0A;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n271_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n207_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_pattern[1]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_pattern[2]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_pattern[3]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_pattern[4]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_pattern[5]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_pattern[6]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_pattern[7]),
    .CLK(clk85m),
    .CE(n215_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_6_s0 (
    .Q(ff_color0[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_5_s0 (
    .Q(ff_color0[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_6_s0 (
    .Q(ff_color1[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_5_s0 (
    .Q(ff_color1[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_6_s0 (
    .Q(ff_color2[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_5_s0 (
    .Q(ff_color2[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_6_s0 (
    .Q(ff_color3[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_5_s0 (
    .Q(ff_color3[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_6_s0 (
    .Q(ff_color4[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_5_s0 (
    .Q(ff_color4[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_6_s0 (
    .Q(ff_color5[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_5_s0 (
    .Q(ff_color5[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_6_s0 (
    .Q(ff_color6[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_5_s0 (
    .Q(ff_color6[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_6_s0 (
    .Q(ff_color7[6]),
    .D(w_color_6),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_5_s0 (
    .Q(ff_color7[5]),
    .D(w_color_5),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n530_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n725_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_3_s0 (
    .Q(ff_visible_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_2_s0 (
    .Q(ff_visible_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_1_s0 (
    .Q(ff_visible_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFCE ff_visible_planes_0_s0 (
    .Q(ff_visible_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n870_16),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1024_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(n1025_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(n1026_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(n1027_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(n1028_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1161_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1162_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1163_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1164_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1165_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1166_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1167_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1168_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1169_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1171_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1172_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1173_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1174_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1175_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1176_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1177_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1178_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1179_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s1 (
    .Q(ff_active_33),
    .D(n902_6),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1061_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1062_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1063_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1064_7),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_14),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1199_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_13),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n912_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n913_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n914_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n915_9),
    .CLK(clk85m),
    .CE(ff_current_plane_3_8),
    .CLEAR(n36_6) 
);
  DFFC ff_pre_pixel_color_en_s5 (
    .Q(ff_pre_pixel_color_en),
    .D(n1060_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s5.INIT=1'b0;
  DFFC ff_last_cc_base_pixel_s4 (
    .Q(ff_last_cc_base_pixel),
    .D(n1249_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_last_cc_base_pixel_s4.INIT=1'b0;
  DFFC ff_pixel_color_en_s4 (
    .Q(ff_pixel_color_en),
    .D(n1272_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s4.INIT=1'b0;
  DFFC ff_pixel_color_3_s3 (
    .Q(ff_pixel_color[3]),
    .D(n1273_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s3.INIT=1'b0;
  DFFC ff_pixel_color_2_s3 (
    .Q(ff_pixel_color[2]),
    .D(n1274_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s3.INIT=1'b0;
  DFFC ff_pixel_color_1_s3 (
    .Q(ff_pixel_color[1]),
    .D(n1275_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s3.INIT=1'b0;
  DFFC ff_pixel_color_0_s3 (
    .Q(ff_pixel_color[0]),
    .D(n1276_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n975_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n929_s0 (
    .SUM(n929_1_SUM),
    .COUT(n929_3),
    .I0(ff_current_plane[0]),
    .I1(ff_visible_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n929_s0.ALU_MODE=3;
  ALU n930_s0 (
    .SUM(n930_1_SUM),
    .COUT(n930_3),
    .I0(ff_current_plane[1]),
    .I1(ff_visible_planes[1]),
    .I3(GND),
    .CIN(n929_3) 
);
defparam n930_s0.ALU_MODE=3;
  ALU n931_s0 (
    .SUM(n931_1_SUM),
    .COUT(n931_3),
    .I0(ff_current_plane[2]),
    .I1(ff_visible_planes[2]),
    .I3(GND),
    .CIN(n930_3) 
);
defparam n931_s0.ALU_MODE=3;
  ALU n932_s0 (
    .SUM(n932_1_SUM),
    .COUT(n933_2),
    .I0(ff_current_plane[3]),
    .I1(ff_visible_planes[3]),
    .I3(GND),
    .CIN(n931_3) 
);
defparam n932_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_6_s14 (
    .O(w_color_6_15),
    .I0(w_color_6_10),
    .I1(w_color_6_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_6_s15 (
    .O(w_color_6_17),
    .I0(w_color_6_12),
    .I1(w_color_6_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s14 (
    .O(w_color_3_15),
    .I0(w_color_3_10),
    .I1(w_color_3_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s15 (
    .O(w_color_3_17),
    .I0(w_color_3_12),
    .I1(w_color_3_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s14 (
    .O(w_color_2_15),
    .I0(w_color_2_10),
    .I1(w_color_2_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s15 (
    .O(w_color_2_17),
    .I0(w_color_2_12),
    .I1(w_color_2_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s14 (
    .O(w_color_1_15),
    .I0(w_color_1_10),
    .I1(w_color_1_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s15 (
    .O(w_color_1_17),
    .I0(w_color_1_12),
    .I1(w_color_1_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s14 (
    .O(w_color_0_15),
    .I0(w_color_0_10),
    .I1(w_color_0_11),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s15 (
    .O(w_color_0_17),
    .I0(w_color_0_12),
    .I1(w_color_0_13),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s30 (
    .O(w_color_5_35),
    .I0(w_color_5_30),
    .I1(w_color_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_5_s31 (
    .O(w_color_5_37),
    .I0(w_color_5_32),
    .I1(w_color_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_6_s13 (
    .O(w_color_4[6]),
    .I0(w_color_6_15),
    .I1(w_color_6_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s13 (
    .O(w_color_4[3]),
    .I0(w_color_3_15),
    .I1(w_color_3_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s13 (
    .O(w_color_4[2]),
    .I0(w_color_2_15),
    .I1(w_color_2_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s13 (
    .O(w_color_4[1]),
    .I0(w_color_1_15),
    .I1(w_color_1_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s13 (
    .O(w_color_4[0]),
    .I0(w_color_0_15),
    .I1(w_color_0_17),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_5_s29 (
    .O(w_color_4[5]),
    .I0(w_color_5_35),
    .I1(w_color_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  w_screen_v_active,
  reg_display_on,
  n122_4,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_mode_3_3,
  ff_next_vram1_7_9,
  n1778_5,
  ff_reset_n2_1,
  n1007_37,
  ff_transfer_ready_13,
  n1004_38,
  n339_6,
  reg_color0_opaque,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  n481_6,
  w_ic_vram_valid,
  n1333_19,
  ff_screen_h_active_9,
  ff_state_1_9,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_7,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input w_screen_v_active;
input reg_display_on;
input n122_4;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_mode_3_3;
input ff_next_vram1_7_9;
input n1778_5;
input ff_reset_n2_1;
input n1007_37;
input ff_transfer_ready_13;
input n1004_38;
input n339_6;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output n481_6;
output w_ic_vram_valid;
output n1333_19;
output ff_screen_h_active_9;
output ff_state_1_9;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_7;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_selected_en;
wire ff_active;
wire n870_16;
wire n1333_18;
wire n1267_4;
wire n215_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [1:0] ff_state;
wire [2:0] w_makeup_plane;
wire [7:0] w_color;
wire [7:0] w_pattern;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n122_4(n122_4),
    .reg_sprite_magify(reg_sprite_magify),
    .n1267_4(n1267_4),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .n870_16(n870_16),
    .w_sprite_mode2(w_sprite_mode2),
    .n1778_5(n1778_5),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_7(w_screen_pos_x_Z[7]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n481_6(n481_6),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_screen_v_active(w_screen_v_active),
    .w_selected_en(w_selected_en),
    .reg_display_on(reg_display_on),
    .n215_6(n215_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n122_4(n122_4),
    .n1778_5(n1778_5),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .w_selected_count(w_selected_count[3:0]),
    .ff_active(ff_active),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n870_16(n870_16),
    .n1333_18(n1333_18),
    .n1333_19(n1333_19),
    .n1267_4(n1267_4),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .ff_state_1_9(ff_state_1_9),
    .w_plane_x(w_plane_x[7:0]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_pattern(w_pattern[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n870_16(n870_16),
    .ff_state_1_9(ff_state_1_9),
    .reg_sprite_magify(reg_sprite_magify),
    .n1333_18(n1333_18),
    .n1333_19(n1333_19),
    .reg_display_on(reg_display_on),
    .n1007_37(n1007_37),
    .ff_transfer_ready_13(ff_transfer_ready_13),
    .ff_active(ff_active),
    .n481_6(n481_6),
    .n1004_38(n1004_38),
    .n339_6(n339_6),
    .w_sprite_mode2(w_sprite_mode2),
    .w_screen_v_active(w_screen_v_active),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_sprite_16x16(reg_sprite_16x16),
    .w_pattern(w_pattern[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_5(w_color[5]),
    .w_color_6(w_color[6]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:2]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .ff_state(ff_state[1:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_7(n1199_7),
    .n215_6(n215_6),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_50hz_mode,
  n103_9,
  reg_interlace_mode,
  n122_4,
  reg_display_on,
  w_next_0_4,
  n496_4,
  n1967_127,
  reg_left_mask,
  w_address_s_pre_17_5,
  reg_interleaving_mode,
  n1940_105,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_reset_n2_1,
  n1007_37,
  ff_transfer_ready_13,
  n1004_38,
  n339_6,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_screen_mode,
  reg_text_back_color,
  reg_color_table_base,
  reg_pattern_name_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_attribute_table_base_7,
  reg_sprite_attribute_table_base_8,
  reg_sprite_attribute_table_base_10,
  reg_sprite_attribute_table_base_11,
  reg_sprite_attribute_table_base_12,
  reg_sprite_attribute_table_base_13,
  reg_sprite_attribute_table_base_14,
  reg_sprite_attribute_table_base_15,
  reg_sprite_attribute_table_base_16,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  ff_v_active_7,
  w_screen_mode_vram_valid,
  w_screen_mode_display_color_en,
  n566_31,
  w_screen_mode_3_3,
  n100_8,
  n2043_4,
  ff_next_vram1_7_9,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_vram_valid,
  w_ic_vram_valid,
  n1333_19,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1199_7,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  w_pixel_phase_x,
  w_selected_plane_num,
  ff_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_50hz_mode;
input n103_9;
input reg_interlace_mode;
input n122_4;
input reg_display_on;
input w_next_0_4;
input n496_4;
input n1967_127;
input reg_left_mask;
input w_address_s_pre_17_5;
input reg_interleaving_mode;
input n1940_105;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_reset_n2_1;
input n1007_37;
input ff_transfer_ready_13;
input n1004_38;
input n339_6;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [7:0] reg_backdrop_color;
input [17:11] reg_pattern_generator_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_text_back_color;
input [17:6] reg_color_table_base;
input [17:10] reg_pattern_name_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input reg_sprite_attribute_table_base_7;
input reg_sprite_attribute_table_base_8;
input reg_sprite_attribute_table_base_10;
input reg_sprite_attribute_table_base_11;
input reg_sprite_attribute_table_base_12;
input reg_sprite_attribute_table_base_13;
input reg_sprite_attribute_table_base_14;
input reg_sprite_attribute_table_base_15;
input reg_sprite_attribute_table_base_16;
input [17:11] reg_sprite_pattern_generator_table_base;
input [1:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output ff_v_active_7;
output w_screen_mode_vram_valid;
output w_screen_mode_display_color_en;
output n566_31;
output w_screen_mode_3_3;
output n100_8;
output n2043_4;
output ff_next_vram1_7_9;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_vram_valid;
output w_ic_vram_valid;
output n1333_19;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1199_7;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [17:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [1:0] w_pixel_phase_x;
output [4:0] w_selected_plane_num;
output [17:0] ff_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire n1778_5;
wire n481_6;
wire ff_screen_h_active_9;
wire ff_state_1_9;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [0:0] ff_blink_base;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n103_9(n103_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_7(ff_v_active_7),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_blink_base(ff_blink_base[0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .ff_state_1_9(ff_state_1_9),
    .n36_6(n36_6),
    .n122_4(n122_4),
    .reg_display_on(reg_display_on),
    .w_next_0_4(w_next_0_4),
    .n496_4(n496_4),
    .n481_6(n481_6),
    .n1967_127(n1967_127),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .reg_left_mask(reg_left_mask),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1333_19(n1333_19),
    .n1940_105(n1940_105),
    .reg_scroll_planes(reg_scroll_planes),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .ff_blink_base(ff_blink_base[0]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n566_31(n566_31),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n100_8(n100_8),
    .n2043_4(n2043_4),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .n1778_5(n1778_5),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .n122_4(n122_4),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .n1778_5(n1778_5),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1007_37(n1007_37),
    .ff_transfer_ready_13(ff_transfer_ready_13),
    .n1004_38(n1004_38),
    .n339_6(n339_6),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base_7),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base_8),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base_10),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base_11),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base_12),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base_13),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base_14),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base_15),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base_16),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n481_6(n481_6),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_19(n1333_19),
    .ff_screen_h_active_9(ff_screen_h_active_9),
    .ff_state_1_9(ff_state_1_9),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_7(n1199_7),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_vram_write,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  w_command_vram_rdata_en,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n19_3,
  n386_8,
  w_pulse1,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_cache_flush_end,
  n5388_7,
  ff_vram_valid_8,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_vram_write;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input w_command_vram_rdata_en;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n19_3;
input n386_8;
input w_pulse1;
input [17:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_cache_flush_end;
output n5388_7;
output ff_vram_valid_8;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n128_6;
wire n128_7;
wire n129_6;
wire n129_7;
wire n130_6;
wire n130_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n132_7;
wire n476_6;
wire n476_7;
wire n479_6;
wire n479_7;
wire n480_6;
wire n480_7;
wire n481_6;
wire n481_7;
wire n482_6;
wire n482_7;
wire n483_6;
wire n483_7;
wire n484_6;
wire n484_7;
wire n485_6;
wire n485_7;
wire n486_6;
wire n486_7;
wire n519_6;
wire n519_7;
wire n522_6;
wire n522_7;
wire n523_6;
wire n523_7;
wire n524_6;
wire n524_7;
wire n525_6;
wire n525_7;
wire n526_6;
wire n526_7;
wire n527_6;
wire n527_7;
wire n528_6;
wire n528_7;
wire n529_6;
wire n529_7;
wire n562_6;
wire n562_7;
wire n565_6;
wire n565_7;
wire n566_6;
wire n566_7;
wire n567_6;
wire n567_7;
wire n568_6;
wire n568_7;
wire n569_6;
wire n569_7;
wire n570_6;
wire n570_7;
wire n571_6;
wire n571_7;
wire n572_6;
wire n572_7;
wire n605_6;
wire n605_7;
wire n608_6;
wire n608_7;
wire n609_6;
wire n609_7;
wire n610_6;
wire n610_7;
wire n611_6;
wire n611_7;
wire n612_6;
wire n612_7;
wire n613_6;
wire n613_7;
wire n614_6;
wire n614_7;
wire n615_6;
wire n615_7;
wire n4875_6;
wire n4875_7;
wire n4876_6;
wire n4876_7;
wire n4877_6;
wire n4877_7;
wire n4878_6;
wire n4878_7;
wire n4879_6;
wire n4879_7;
wire n4880_6;
wire n4880_7;
wire n4881_6;
wire n4881_7;
wire n4882_6;
wire n4882_7;
wire w_cache2_hit;
wire n5184_5;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5188_4;
wire n5189_4;
wire n5190_4;
wire n5191_4;
wire n5192_4;
wire n5193_4;
wire n5194_4;
wire n5195_4;
wire n5196_4;
wire n5197_4;
wire n5198_4;
wire n5199_4;
wire n5260_5;
wire n5261_4;
wire n5262_4;
wire n5263_4;
wire n5264_4;
wire n5265_4;
wire n5266_4;
wire n5267_4;
wire n5268_5;
wire n5269_4;
wire n5270_4;
wire n5271_4;
wire n5272_4;
wire n5273_4;
wire n5274_4;
wire n5275_4;
wire n5276_5;
wire n5277_4;
wire n5278_4;
wire n5279_4;
wire n5280_4;
wire n5281_4;
wire n5282_4;
wire n5283_4;
wire n5284_5;
wire n5285_4;
wire n5286_4;
wire n5287_4;
wire n5288_4;
wire n5289_4;
wire n5290_4;
wire n5291_4;
wire n5965_9;
wire n5966_9;
wire n5967_9;
wire n5968_9;
wire n5969_9;
wire n5970_9;
wire n5971_9;
wire n5972_9;
wire n5973_9;
wire n5974_9;
wire n5975_9;
wire n5976_9;
wire n5977_9;
wire n5978_9;
wire n5979_9;
wire n5980_9;
wire n5981_4;
wire n5982_4;
wire n5983_4;
wire n5984_4;
wire n5985_4;
wire n5986_4;
wire n5987_4;
wire n5988_4;
wire n5989_4;
wire n5990_4;
wire n5991_4;
wire n5992_4;
wire n5993_4;
wire n5994_4;
wire n5995_4;
wire n5996_4;
wire n5997_4;
wire n5998_4;
wire n5999_4;
wire n6001_4;
wire n6002_4;
wire n6003_4;
wire n6004_4;
wire n6005_4;
wire n6006_4;
wire n6007_4;
wire n6008_4;
wire n6009_4;
wire n6010_4;
wire n6011_4;
wire n6012_4;
wire n6013_9;
wire n6014_9;
wire n6015_9;
wire n6016_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_1_7;
wire n6823_7;
wire ff_vram_wdata_31_7;
wire ff_cache0_address_16_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_17_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_17_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_17_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_address_17_14;
wire n6535_8;
wire n6533_10;
wire n6826_9;
wire n6824_11;
wire n6823_9;
wire n6822_10;
wire n5964_9;
wire n5753_8;
wire n5752_8;
wire n5751_8;
wire n5750_8;
wire n5748_9;
wire n5747_9;
wire n5746_9;
wire n5745_9;
wire n5743_9;
wire n5742_9;
wire n5741_9;
wire n5740_9;
wire n5735_8;
wire n5734_8;
wire n5733_8;
wire n5732_8;
wire n5114_8;
wire n5115_7;
wire n5116_7;
wire n5117_7;
wire n5118_7;
wire n5119_7;
wire n5120_7;
wire n5121_7;
wire n1387_4;
wire n5965_10;
wire n5965_11;
wire n5965_12;
wire n5966_10;
wire n5966_11;
wire n5966_12;
wire n5966_13;
wire n5967_10;
wire n5967_11;
wire n5967_12;
wire n5968_10;
wire n5968_11;
wire n5968_12;
wire n5969_10;
wire n5969_11;
wire n5969_12;
wire n5969_13;
wire n5970_10;
wire n5970_11;
wire n5970_12;
wire n5971_10;
wire n5971_11;
wire n5971_12;
wire n5972_10;
wire n5972_11;
wire n5972_12;
wire n5973_10;
wire n5973_11;
wire n5973_12;
wire n5974_10;
wire n5974_11;
wire n5974_12;
wire n5975_10;
wire n5975_11;
wire n5975_12;
wire n5976_10;
wire n5976_11;
wire n5976_12;
wire n5977_10;
wire n5977_11;
wire n5977_12;
wire n5978_10;
wire n5978_11;
wire n5978_12;
wire n5979_10;
wire n5979_11;
wire n5979_12;
wire n5980_10;
wire n5980_11;
wire n5980_12;
wire n5981_5;
wire n5981_7;
wire n5981_8;
wire n5982_5;
wire n5982_6;
wire n5983_6;
wire n5983_7;
wire n5984_6;
wire n5984_7;
wire n5985_6;
wire n5985_7;
wire n5986_5;
wire n5986_6;
wire n5987_5;
wire n5987_6;
wire n5987_7;
wire n5988_6;
wire n5988_7;
wire n5989_5;
wire n5989_6;
wire n5990_5;
wire n5990_6;
wire n5991_5;
wire n5991_6;
wire n5992_6;
wire n5992_7;
wire n5993_5;
wire n5993_6;
wire n5994_5;
wire n5994_6;
wire n5995_5;
wire n5995_6;
wire n5995_8;
wire n5996_5;
wire n5996_6;
wire n5996_7;
wire n5997_5;
wire n5997_6;
wire n5997_7;
wire n5998_5;
wire n5998_6;
wire n5999_5;
wire n5999_6;
wire n6000_5;
wire n6001_5;
wire n6001_6;
wire n6001_7;
wire n6002_5;
wire n6002_6;
wire n6003_5;
wire n6003_7;
wire n6004_5;
wire n6004_6;
wire n6004_7;
wire n6005_5;
wire n6005_6;
wire n6006_5;
wire n6006_6;
wire n6007_5;
wire n6007_6;
wire n6008_6;
wire n6008_7;
wire n6009_5;
wire n6009_6;
wire n6010_5;
wire n6011_5;
wire n6011_6;
wire n6012_5;
wire n6012_6;
wire n6013_10;
wire n6013_11;
wire n6013_12;
wire n6014_10;
wire n6014_11;
wire n6014_12;
wire n6015_10;
wire n6015_11;
wire n6015_12;
wire n6016_10;
wire n6016_11;
wire n6016_12;
wire ff_cache0_already_read_10;
wire ff_cache1_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache2_already_read_10;
wire ff_cache2_already_read_11;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire ff_cache_vram_rdata_en_10;
wire n6822_12;
wire n6822_13;
wire ff_vram_wdata_31_8;
wire ff_vram_wdata_31_9;
wire ff_cache0_address_16_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_23_11;
wire ff_cache0_data_15_11;
wire ff_cache0_data_7_11;
wire ff_cache1_address_17_11;
wire ff_cache1_address_17_12;
wire ff_cache1_data_31_12;
wire ff_cache1_data_31_13;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_17_11;
wire ff_cache2_address_17_12;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_17_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_vram_address_17_15;
wire ff_cache0_data_en_9;
wire ff_cache0_data_en_11;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_11;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_cache3_data_en_10;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_2_14;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_14;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_9;
wire ff_vram_valid_10;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire n6308_8;
wire n6824_12;
wire n6822_15;
wire n5964_10;
wire n5964_11;
wire n5753_9;
wire n5735_9;
wire n5965_15;
wire n5965_17;
wire n5965_18;
wire n5966_15;
wire n5966_16;
wire n5966_17;
wire n5967_13;
wire n5967_14;
wire n5967_15;
wire n5968_13;
wire n5968_14;
wire n5968_15;
wire n5969_14;
wire n5969_15;
wire n5969_16;
wire n5969_17;
wire n5969_18;
wire n5970_13;
wire n5970_14;
wire n5970_15;
wire n5970_16;
wire n5971_13;
wire n5971_14;
wire n5971_15;
wire n5972_13;
wire n5972_14;
wire n5972_15;
wire n5973_13;
wire n5973_14;
wire n5973_15;
wire n5973_16;
wire n5974_13;
wire n5974_14;
wire n5974_15;
wire n5975_13;
wire n5975_14;
wire n5975_15;
wire n5976_13;
wire n5976_14;
wire n5976_15;
wire n5977_13;
wire n5977_14;
wire n5977_15;
wire n5977_16;
wire n5978_13;
wire n5978_14;
wire n5978_15;
wire n5978_16;
wire n5979_13;
wire n5979_14;
wire n5979_15;
wire n5980_13;
wire n5980_14;
wire n5980_15;
wire n5981_11;
wire n5981_12;
wire n5981_13;
wire n5981_14;
wire n5982_9;
wire n5982_11;
wire n5982_12;
wire n5983_8;
wire n5983_9;
wire n5983_10;
wire n5983_12;
wire n5983_13;
wire n5983_14;
wire n5984_8;
wire n5984_9;
wire n5984_10;
wire n5984_11;
wire n5984_12;
wire n5984_13;
wire n5985_8;
wire n5985_9;
wire n5985_10;
wire n5985_11;
wire n5985_12;
wire n5986_8;
wire n5986_9;
wire n5986_10;
wire n5986_11;
wire n5986_12;
wire n5987_9;
wire n5987_11;
wire n5987_12;
wire n5987_13;
wire n5988_8;
wire n5988_9;
wire n5988_10;
wire n5988_11;
wire n5988_12;
wire n5989_7;
wire n5989_8;
wire n5989_9;
wire n5989_10;
wire n5989_12;
wire n5990_8;
wire n5990_9;
wire n5990_10;
wire n5990_11;
wire n5990_12;
wire n5991_8;
wire n5991_9;
wire n5991_10;
wire n5991_12;
wire n5991_13;
wire n5991_14;
wire n5992_8;
wire n5992_9;
wire n5992_10;
wire n5992_11;
wire n5992_12;
wire n5993_8;
wire n5993_9;
wire n5993_10;
wire n5993_11;
wire n5993_12;
wire n5994_7;
wire n5994_8;
wire n5994_9;
wire n5994_11;
wire n5994_12;
wire n5995_9;
wire n5995_10;
wire n5995_11;
wire n5995_12;
wire n5995_13;
wire n5996_8;
wire n5996_9;
wire n5996_10;
wire n5996_11;
wire n5996_12;
wire n5996_13;
wire n5997_8;
wire n5997_12;
wire n5997_13;
wire n5998_8;
wire n5998_9;
wire n5998_11;
wire n5998_12;
wire n5999_7;
wire n5999_8;
wire n5999_11;
wire n5999_12;
wire n6000_6;
wire n6000_7;
wire n6000_8;
wire n6001_8;
wire n6001_10;
wire n6001_11;
wire n6001_12;
wire n6001_13;
wire n6002_7;
wire n6002_8;
wire n6002_9;
wire n6002_10;
wire n6002_11;
wire n6003_8;
wire n6003_9;
wire n6003_10;
wire n6003_12;
wire n6003_13;
wire n6004_9;
wire n6004_12;
wire n6004_13;
wire n6005_7;
wire n6005_8;
wire n6005_9;
wire n6005_10;
wire n6005_11;
wire n6006_7;
wire n6006_8;
wire n6006_9;
wire n6006_10;
wire n6006_11;
wire n6006_12;
wire n6007_7;
wire n6007_8;
wire n6007_9;
wire n6007_11;
wire n6007_12;
wire n6008_8;
wire n6008_10;
wire n6008_11;
wire n6008_13;
wire n6008_14;
wire n6009_7;
wire n6009_8;
wire n6009_9;
wire n6009_10;
wire n6009_11;
wire n6010_8;
wire n6010_9;
wire n6010_10;
wire n6010_11;
wire n6011_8;
wire n6011_9;
wire n6011_10;
wire n6011_11;
wire n6011_12;
wire n6012_9;
wire n6012_10;
wire n6012_11;
wire n6012_12;
wire n6012_13;
wire n6013_13;
wire n6013_14;
wire n6013_15;
wire n6013_16;
wire n6013_18;
wire n6013_19;
wire n6013_21;
wire n6014_13;
wire n6014_14;
wire n6014_15;
wire n6014_16;
wire n6014_17;
wire n6014_18;
wire n6014_19;
wire n6015_13;
wire n6015_14;
wire n6015_15;
wire n6015_16;
wire n6015_17;
wire n6015_18;
wire n6015_19;
wire n6016_13;
wire n6016_14;
wire n6016_15;
wire n6016_16;
wire n6016_17;
wire n6016_18;
wire n6016_19;
wire ff_cache0_already_read_12;
wire ff_cache1_already_read_12;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache3_already_read_13;
wire ff_cache_vram_rdata_en_11;
wire ff_cache_vram_rdata_en_12;
wire n6822_16;
wire ff_vram_wdata_31_10;
wire ff_cache0_address_16_13;
wire ff_cache0_address_16_14;
wire ff_cache0_data_31_12;
wire ff_cache1_address_17_13;
wire ff_cache1_address_17_14;
wire ff_cache2_address_17_14;
wire ff_cache3_address_17_13;
wire ff_cache0_data_mask_2_16;
wire ff_cache0_data_mask_2_17;
wire ff_cache3_data_mask_3_16;
wire ff_cache1_data_mask_3_18;
wire ff_cache2_data_mask_3_16;
wire n6824_16;
wire n5964_12;
wire n5964_13;
wire n5965_19;
wire n5982_16;
wire n5985_15;
wire n5985_16;
wire n5986_14;
wire n5988_15;
wire n5988_16;
wire n5989_16;
wire n5990_17;
wire n5990_18;
wire n5991_17;
wire n5992_13;
wire n5992_14;
wire n5992_15;
wire n5992_16;
wire n5992_17;
wire n5993_17;
wire n5994_14;
wire n5994_15;
wire n5995_16;
wire n5995_17;
wire n5995_18;
wire n5999_16;
wire n6000_9;
wire n6000_10;
wire n6000_11;
wire n6000_12;
wire n6000_13;
wire n6001_14;
wire n6002_12;
wire n6002_15;
wire n6003_15;
wire n6005_12;
wire n6005_13;
wire n6005_14;
wire n6005_15;
wire n6005_16;
wire n6006_13;
wire n6007_14;
wire n6007_15;
wire n6008_16;
wire n6009_13;
wire n6010_13;
wire n6010_14;
wire n6010_15;
wire n6010_16;
wire n6010_17;
wire n6011_14;
wire n6012_14;
wire n6013_22;
wire n6014_20;
wire n6015_20;
wire n6016_20;
wire ff_cache_vram_rdata_en_13;
wire ff_cache0_address_16_15;
wire ff_cache1_address_17_16;
wire n6824_17;
wire n6000_14;
wire n6000_15;
wire n6000_16;
wire ff_cache_vram_rdata_en_14;
wire n6824_18;
wire n6308_10;
wire ff_busy_10;
wire ff_vram_address_17_17;
wire ff_cache3_already_read_15;
wire ff_cache0_data_mask_2_19;
wire ff_cache0_already_read_15;
wire ff_cache2_address_17_16;
wire ff_cache2_already_read_15;
wire ff_cache1_address_17_18;
wire ff_cache1_data_mask_3_21;
wire n5989_18;
wire ff_cache1_data_31_16;
wire n6823_12;
wire n5121_10;
wire ff_cache3_address_17_15;
wire n5982_18;
wire ff_cache3_already_read_17;
wire n6008_18;
wire ff_cache0_already_read_17;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_14;
wire ff_cache0_already_read_19;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_mask_3_18;
wire ff_cache3_data_mask_3_20;
wire n6822_21;
wire ff_cache1_data_mask_3_23;
wire ff_cache1_data_31_18;
wire n1394_5;
wire n1393_5;
wire n1392_5;
wire n1391_5;
wire n1390_5;
wire n1389_5;
wire n1388_5;
wire n1387_6;
wire ff_cache1_already_read_16;
wire ff_cache2_data_mask_3_19;
wire ff_cache3_data_31_17;
wire n5984_18;
wire n5998_18;
wire n5965_21;
wire n5999_19;
wire n6535_11;
wire ff_cache1_data_mask_3_25;
wire n5992_19;
wire ff_cache1_data_en_16;
wire n6824_20;
wire n6010_19;
wire n6010_21;
wire n5998_20;
wire n5995_20;
wire n5993_19;
wire n5981_18;
wire n5965_23;
wire n6000_18;
wire n5990_20;
wire n6004_17;
wire n5991_19;
wire n5997_17;
wire ff_cache2_data_en_12;
wire n5966_21;
wire n6011_18;
wire n6009_18;
wire n6007_17;
wire n6004_19;
wire n5999_21;
wire n5998_22;
wire n5993_21;
wire n5991_21;
wire n5990_22;
wire n5989_20;
wire n5986_18;
wire n5983_19;
wire n6824_22;
wire n6008_20;
wire n6001_19;
wire n5997_19;
wire n5987_17;
wire n5982_20;
wire n5981_20;
wire n5965_25;
wire n6011_20;
wire n6010_23;
wire n6009_20;
wire n6006_17;
wire n6003_18;
wire n6002_17;
wire n6001_21;
wire n5999_23;
wire n5998_24;
wire n5997_21;
wire n5994_17;
wire n5993_23;
wire n5990_24;
wire n5989_22;
wire n5988_18;
wire n5987_19;
wire n5986_20;
wire n5985_18;
wire n5984_20;
wire n5983_21;
wire n5982_22;
wire n5981_22;
wire n6824_24;
wire n6013_24;
wire n6012_18;
wire n6004_21;
wire n6012_20;
wire n6011_22;
wire n6009_22;
wire n6008_22;
wire n6006_19;
wire n6001_23;
wire n5999_25;
wire n5998_26;
wire n5996_17;
wire n5995_22;
wire n5993_25;
wire n5990_26;
wire n5989_24;
wire n5988_20;
wire n5985_20;
wire n5984_22;
wire n5983_23;
wire n5982_24;
wire n5981_24;
wire n6007_19;
wire n6004_23;
wire n6003_20;
wire n5997_23;
wire n5987_21;
wire n6012_22;
wire n6009_24;
wire n6004_25;
wire n6003_22;
wire n6002_19;
wire n6001_25;
wire n5999_27;
wire n5998_28;
wire n5997_25;
wire n5996_19;
wire n5995_24;
wire n5993_27;
wire n5991_23;
wire n5990_28;
wire n5987_23;
wire n5982_26;
wire n6011_24;
wire n6008_24;
wire n5994_19;
wire n5986_22;
wire n5981_26;
wire ff_cache0_data_31_15;
wire n6822_23;
wire ff_cache_vram_rdata_7_12;
wire ff_cache0_address_16_17;
wire n6822_25;
wire ff_cache_vram_rdata_en_16;
wire n5982_28;
wire n5984_24;
wire n5985_22;
wire n5988_22;
wire n5991_25;
wire n6003_24;
wire n6012_24;
wire ff_cache3_already_read_19;
wire ff_cache3_data_mask_3_22;
wire ff_cache1_data_en_18;
wire n5983_25;
wire n5983_27;
wire n5999_29;
wire n6821_11;
wire ff_cache0_data_en_13;
wire n5986_24;
wire n6013_26;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire w_command_vram_valid;
wire ff_busy;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n19_1_SUM;
wire n19_3_34;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n36_1_SUM;
wire n36_3;
wire n37_1_SUM;
wire n37_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n53_1_SUM;
wire n53_3;
wire n54_1_SUM;
wire n54_3;
wire n55_1_SUM;
wire n55_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n70_1_SUM;
wire n70_3;
wire n71_1_SUM;
wire n71_3;
wire n72_1_SUM;
wire n72_3;
wire n73_1_SUM;
wire n73_3;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n103_9;
wire n106_9;
wire n107_9;
wire n109_9;
wire n110_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n128_9;
wire n129_9;
wire n130_9;
wire n131_9;
wire n476_9;
wire n479_9;
wire n480_9;
wire n481_9;
wire n482_9;
wire n483_9;
wire n484_9;
wire n485_9;
wire n486_9;
wire n519_9;
wire n522_9;
wire n523_9;
wire n524_9;
wire n525_9;
wire n526_9;
wire n527_9;
wire n528_9;
wire n529_9;
wire n562_9;
wire n565_9;
wire n566_9;
wire n567_9;
wire n568_9;
wire n569_9;
wire n570_9;
wire n571_9;
wire n572_9;
wire n605_9;
wire n608_9;
wire n609_9;
wire n610_9;
wire n611_9;
wire n612_9;
wire n613_9;
wire n614_9;
wire n615_9;
wire n4875_9;
wire n4876_9;
wire n4877_9;
wire n4878_9;
wire n4879_9;
wire n4880_9;
wire n4881_9;
wire n4882_9;
wire n1242_3;
wire n1243_3;
wire n1244_3;
wire n1245_3;
wire n1246_3;
wire n1247_3;
wire n1248_3;
wire n1249_3;
wire n5114_6;
wire n5115_5;
wire n5116_5;
wire n5117_5;
wire n5118_5;
wire n5119_5;
wire n5120_5;
wire n5121_5;
wire n5122_8;
wire [17:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [17:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [17:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [17:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [2:0] ff_flush_state;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache1_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache3_address[17]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s3 (
    .F(n102_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s3.INIT=8'hCA;
  LUT3 n102_s4 (
    .F(n102_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n102_s4.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s3 (
    .F(n104_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s3.INIT=8'hCA;
  LUT3 n104_s4 (
    .F(n104_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n104_s4.INIT=8'hCA;
  LUT3 n105_s3 (
    .F(n105_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s3.INIT=8'hCA;
  LUT3 n105_s4 (
    .F(n105_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n105_s4.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s3 (
    .F(n108_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s3.INIT=8'hCA;
  LUT3 n108_s4 (
    .F(n108_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n108_s4.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s3 (
    .F(n111_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s3.INIT=8'hCA;
  LUT3 n111_s4 (
    .F(n111_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n111_s4.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s3 (
    .F(n123_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s3.INIT=8'hCA;
  LUT3 n123_s4 (
    .F(n123_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n123_s4.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n128_s6 (
    .F(n128_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s6.INIT=8'hCA;
  LUT3 n128_s7 (
    .F(n128_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n128_s7.INIT=8'hCA;
  LUT3 n129_s6 (
    .F(n129_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s6.INIT=8'hCA;
  LUT3 n129_s7 (
    .F(n129_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n129_s7.INIT=8'hCA;
  LUT3 n130_s6 (
    .F(n130_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s6.INIT=8'hCA;
  LUT3 n130_s7 (
    .F(n130_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n130_s7.INIT=8'hCA;
  LUT3 n131_s6 (
    .F(n131_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s6.INIT=8'hCA;
  LUT3 n131_s7 (
    .F(n131_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n131_s7.INIT=8'hCA;
  LUT3 n132_s3 (
    .F(n132_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s3.INIT=8'hCA;
  LUT3 n132_s4 (
    .F(n132_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n132_s4.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n479_s6 (
    .F(n479_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s6.INIT=8'hCA;
  LUT3 n479_s7 (
    .F(n479_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n479_s7.INIT=8'hCA;
  LUT3 n480_s6 (
    .F(n480_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s6.INIT=8'hCA;
  LUT3 n480_s7 (
    .F(n480_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n480_s7.INIT=8'hCA;
  LUT3 n481_s6 (
    .F(n481_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s6.INIT=8'hCA;
  LUT3 n481_s7 (
    .F(n481_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n481_s7.INIT=8'hCA;
  LUT3 n482_s6 (
    .F(n482_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s6.INIT=8'hCA;
  LUT3 n482_s7 (
    .F(n482_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n482_s7.INIT=8'hCA;
  LUT3 n483_s6 (
    .F(n483_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s6.INIT=8'hCA;
  LUT3 n483_s7 (
    .F(n483_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n483_s7.INIT=8'hCA;
  LUT3 n484_s6 (
    .F(n484_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s6.INIT=8'hCA;
  LUT3 n484_s7 (
    .F(n484_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n484_s7.INIT=8'hCA;
  LUT3 n485_s6 (
    .F(n485_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s6.INIT=8'hCA;
  LUT3 n485_s7 (
    .F(n485_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n485_s7.INIT=8'hCA;
  LUT3 n486_s6 (
    .F(n486_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s6.INIT=8'hCA;
  LUT3 n486_s7 (
    .F(n486_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n486_s7.INIT=8'hCA;
  LUT3 n519_s6 (
    .F(n519_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s6.INIT=8'hCA;
  LUT3 n519_s7 (
    .F(n519_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n519_s7.INIT=8'hCA;
  LUT3 n522_s6 (
    .F(n522_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s6.INIT=8'hCA;
  LUT3 n522_s7 (
    .F(n522_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n522_s7.INIT=8'hCA;
  LUT3 n523_s6 (
    .F(n523_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s6.INIT=8'hCA;
  LUT3 n523_s7 (
    .F(n523_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n523_s7.INIT=8'hCA;
  LUT3 n524_s6 (
    .F(n524_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s6.INIT=8'hCA;
  LUT3 n524_s7 (
    .F(n524_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n524_s7.INIT=8'hCA;
  LUT3 n525_s6 (
    .F(n525_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s6.INIT=8'hCA;
  LUT3 n525_s7 (
    .F(n525_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n525_s7.INIT=8'hCA;
  LUT3 n526_s6 (
    .F(n526_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s6.INIT=8'hCA;
  LUT3 n526_s7 (
    .F(n526_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n526_s7.INIT=8'hCA;
  LUT3 n527_s6 (
    .F(n527_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s6.INIT=8'hCA;
  LUT3 n527_s7 (
    .F(n527_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n527_s7.INIT=8'hCA;
  LUT3 n528_s6 (
    .F(n528_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s6.INIT=8'hCA;
  LUT3 n528_s7 (
    .F(n528_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n528_s7.INIT=8'hCA;
  LUT3 n529_s6 (
    .F(n529_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s6.INIT=8'hCA;
  LUT3 n529_s7 (
    .F(n529_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n529_s7.INIT=8'hCA;
  LUT3 n562_s6 (
    .F(n562_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s6.INIT=8'hCA;
  LUT3 n562_s7 (
    .F(n562_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n562_s7.INIT=8'hCA;
  LUT3 n1242_s3 (
    .F(n565_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s3.INIT=8'hCA;
  LUT3 n1242_s4 (
    .F(n565_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s4.INIT=8'hCA;
  LUT3 n1243_s3 (
    .F(n566_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s3.INIT=8'hCA;
  LUT3 n1243_s4 (
    .F(n566_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s4.INIT=8'hCA;
  LUT3 n1244_s3 (
    .F(n567_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s3.INIT=8'hCA;
  LUT3 n1244_s4 (
    .F(n567_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s4.INIT=8'hCA;
  LUT3 n1245_s3 (
    .F(n568_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s3.INIT=8'hCA;
  LUT3 n1245_s4 (
    .F(n568_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s4.INIT=8'hCA;
  LUT3 n1246_s3 (
    .F(n569_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s3.INIT=8'hCA;
  LUT3 n1246_s4 (
    .F(n569_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s4.INIT=8'hCA;
  LUT3 n1247_s3 (
    .F(n570_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s3.INIT=8'hCA;
  LUT3 n1247_s4 (
    .F(n570_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s4.INIT=8'hCA;
  LUT3 n1248_s3 (
    .F(n571_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s3.INIT=8'hCA;
  LUT3 n1248_s4 (
    .F(n571_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s4.INIT=8'hCA;
  LUT3 n1249_s3 (
    .F(n572_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s3.INIT=8'hCA;
  LUT3 n1249_s4 (
    .F(n572_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s4.INIT=8'hCA;
  LUT3 n605_s6 (
    .F(n605_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s6.INIT=8'hCA;
  LUT3 n605_s7 (
    .F(n605_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n605_s7.INIT=8'hCA;
  LUT3 n1242_s5 (
    .F(n608_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s5.INIT=8'hCA;
  LUT3 n1242_s6 (
    .F(n608_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1242_s6.INIT=8'hCA;
  LUT3 n1243_s5 (
    .F(n609_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s5.INIT=8'hCA;
  LUT3 n1243_s6 (
    .F(n609_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1243_s6.INIT=8'hCA;
  LUT3 n1244_s5 (
    .F(n610_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s5.INIT=8'hCA;
  LUT3 n1244_s6 (
    .F(n610_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1244_s6.INIT=8'hCA;
  LUT3 n1245_s5 (
    .F(n611_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s5.INIT=8'hCA;
  LUT3 n1245_s6 (
    .F(n611_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1245_s6.INIT=8'hCA;
  LUT3 n1246_s5 (
    .F(n612_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s5.INIT=8'hCA;
  LUT3 n1246_s6 (
    .F(n612_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1246_s6.INIT=8'hCA;
  LUT3 n1247_s5 (
    .F(n613_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s5.INIT=8'hCA;
  LUT3 n1247_s6 (
    .F(n613_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1247_s6.INIT=8'hCA;
  LUT3 n1248_s5 (
    .F(n614_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s5.INIT=8'hCA;
  LUT3 n1248_s6 (
    .F(n614_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1248_s6.INIT=8'hCA;
  LUT3 n1249_s5 (
    .F(n615_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s5.INIT=8'hCA;
  LUT3 n1249_s6 (
    .F(n615_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1249_s6.INIT=8'hCA;
  LUT3 n4875_s6 (
    .F(n4875_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s6.INIT=8'hCA;
  LUT3 n4875_s7 (
    .F(n4875_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4875_s7.INIT=8'hCA;
  LUT3 n4876_s6 (
    .F(n4876_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s6.INIT=8'hCA;
  LUT3 n4876_s7 (
    .F(n4876_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4876_s7.INIT=8'hCA;
  LUT3 n4877_s6 (
    .F(n4877_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s6.INIT=8'hCA;
  LUT3 n4877_s7 (
    .F(n4877_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4877_s7.INIT=8'hCA;
  LUT3 n4878_s6 (
    .F(n4878_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s6.INIT=8'hCA;
  LUT3 n4878_s7 (
    .F(n4878_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4878_s7.INIT=8'hCA;
  LUT3 n4879_s6 (
    .F(n4879_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s6.INIT=8'hCA;
  LUT3 n4879_s7 (
    .F(n4879_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4879_s7.INIT=8'hCA;
  LUT3 n4880_s6 (
    .F(n4880_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s6.INIT=8'hCA;
  LUT3 n4880_s7 (
    .F(n4880_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4880_s7.INIT=8'hCA;
  LUT3 n4881_s6 (
    .F(n4881_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s6.INIT=8'hCA;
  LUT3 n4881_s7 (
    .F(n4881_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4881_s7.INIT=8'hCA;
  LUT3 n4882_s6 (
    .F(n4882_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s6.INIT=8'hCA;
  LUT3 n4882_s7 (
    .F(n4882_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4882_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n55_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5184_s2 (
    .F(n5184_5),
    .I0(ff_cache_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n5388_7) 
);
defparam n5184_s2.INIT=8'hCA;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5388_7) 
);
defparam n5185_s1.INIT=8'hCA;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5388_7) 
);
defparam n5186_s1.INIT=8'hCA;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5388_7) 
);
defparam n5187_s1.INIT=8'hCA;
  LUT3 n5188_s1 (
    .F(n5188_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5388_7) 
);
defparam n5188_s1.INIT=8'hCA;
  LUT3 n5189_s1 (
    .F(n5189_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5388_7) 
);
defparam n5189_s1.INIT=8'hCA;
  LUT3 n5190_s1 (
    .F(n5190_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5388_7) 
);
defparam n5190_s1.INIT=8'hCA;
  LUT3 n5191_s1 (
    .F(n5191_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5388_7) 
);
defparam n5191_s1.INIT=8'hCA;
  LUT3 n5192_s1 (
    .F(n5192_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5388_7) 
);
defparam n5192_s1.INIT=8'hCA;
  LUT3 n5193_s1 (
    .F(n5193_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5388_7) 
);
defparam n5193_s1.INIT=8'hCA;
  LUT3 n5194_s1 (
    .F(n5194_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5388_7) 
);
defparam n5194_s1.INIT=8'hCA;
  LUT3 n5195_s1 (
    .F(n5195_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5388_7) 
);
defparam n5195_s1.INIT=8'hCA;
  LUT3 n5196_s1 (
    .F(n5196_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5388_7) 
);
defparam n5196_s1.INIT=8'hCA;
  LUT3 n5197_s1 (
    .F(n5197_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5388_7) 
);
defparam n5197_s1.INIT=8'hCA;
  LUT3 n5198_s1 (
    .F(n5198_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5388_7) 
);
defparam n5198_s1.INIT=8'hCA;
  LUT3 n5199_s1 (
    .F(n5199_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5388_7) 
);
defparam n5199_s1.INIT=8'hCA;
  LUT3 n5260_s2 (
    .F(n5260_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5388_7) 
);
defparam n5260_s2.INIT=8'hCA;
  LUT3 n5261_s1 (
    .F(n5261_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5388_7) 
);
defparam n5261_s1.INIT=8'hCA;
  LUT3 n5262_s1 (
    .F(n5262_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5388_7) 
);
defparam n5262_s1.INIT=8'hCA;
  LUT3 n5263_s1 (
    .F(n5263_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5388_7) 
);
defparam n5263_s1.INIT=8'hCA;
  LUT3 n5264_s1 (
    .F(n5264_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5388_7) 
);
defparam n5264_s1.INIT=8'hCA;
  LUT3 n5265_s1 (
    .F(n5265_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5388_7) 
);
defparam n5265_s1.INIT=8'hCA;
  LUT3 n5266_s1 (
    .F(n5266_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5388_7) 
);
defparam n5266_s1.INIT=8'hCA;
  LUT3 n5267_s1 (
    .F(n5267_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5388_7) 
);
defparam n5267_s1.INIT=8'hCA;
  LUT3 n5268_s2 (
    .F(n5268_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5268_s2.INIT=8'hAC;
  LUT3 n5269_s1 (
    .F(n5269_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5269_s1.INIT=8'hAC;
  LUT3 n5270_s1 (
    .F(n5270_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5270_s1.INIT=8'hAC;
  LUT3 n5271_s1 (
    .F(n5271_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5271_s1.INIT=8'hAC;
  LUT3 n5272_s1 (
    .F(n5272_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5272_s1.INIT=8'hAC;
  LUT3 n5273_s1 (
    .F(n5273_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5273_s1.INIT=8'hAC;
  LUT3 n5274_s1 (
    .F(n5274_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5274_s1.INIT=8'hAC;
  LUT3 n5275_s1 (
    .F(n5275_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5275_s1.INIT=8'hAC;
  LUT3 n5276_s2 (
    .F(n5276_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5276_s2.INIT=8'hAC;
  LUT3 n5277_s1 (
    .F(n5277_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5277_s1.INIT=8'hAC;
  LUT3 n5278_s1 (
    .F(n5278_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5278_s1.INIT=8'hAC;
  LUT3 n5279_s1 (
    .F(n5279_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5279_s1.INIT=8'hAC;
  LUT3 n5280_s1 (
    .F(n5280_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5280_s1.INIT=8'hAC;
  LUT3 n5281_s1 (
    .F(n5281_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5281_s1.INIT=8'hAC;
  LUT3 n5282_s1 (
    .F(n5282_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5282_s1.INIT=8'hAC;
  LUT3 n5283_s1 (
    .F(n5283_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5283_s1.INIT=8'hAC;
  LUT3 n5284_s2 (
    .F(n5284_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5388_7) 
);
defparam n5284_s2.INIT=8'hAC;
  LUT3 n5285_s1 (
    .F(n5285_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5388_7) 
);
defparam n5285_s1.INIT=8'hAC;
  LUT3 n5286_s1 (
    .F(n5286_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5388_7) 
);
defparam n5286_s1.INIT=8'hAC;
  LUT3 n5287_s1 (
    .F(n5287_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5388_7) 
);
defparam n5287_s1.INIT=8'hAC;
  LUT3 n5288_s1 (
    .F(n5288_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5388_7) 
);
defparam n5288_s1.INIT=8'hAC;
  LUT3 n5289_s1 (
    .F(n5289_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5388_7) 
);
defparam n5289_s1.INIT=8'hAC;
  LUT3 n5290_s1 (
    .F(n5290_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5388_7) 
);
defparam n5290_s1.INIT=8'hAC;
  LUT3 n5291_s1 (
    .F(n5291_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5388_7) 
);
defparam n5291_s1.INIT=8'hAC;
  LUT4 n5965_s6 (
    .F(n5965_9),
    .I0(n5965_10),
    .I1(n5965_11),
    .I2(n5965_12),
    .I3(n5965_23) 
);
defparam n5965_s6.INIT=16'h77F0;
  LUT4 n5966_s6 (
    .F(n5966_9),
    .I0(n5966_10),
    .I1(n5966_11),
    .I2(n5966_12),
    .I3(n5966_13) 
);
defparam n5966_s6.INIT=16'h004F;
  LUT4 n5967_s6 (
    .F(n5967_9),
    .I0(n5967_10),
    .I1(n5966_11),
    .I2(n5967_11),
    .I3(n5967_12) 
);
defparam n5967_s6.INIT=16'h004F;
  LUT4 n5968_s6 (
    .F(n5968_9),
    .I0(n5968_10),
    .I1(n5966_11),
    .I2(n5968_11),
    .I3(n5968_12) 
);
defparam n5968_s6.INIT=16'h004F;
  LUT4 n5969_s6 (
    .F(n5969_9),
    .I0(n5969_10),
    .I1(n5969_11),
    .I2(n5969_12),
    .I3(n5969_13) 
);
defparam n5969_s6.INIT=16'h00EF;
  LUT4 n5970_s6 (
    .F(n5970_9),
    .I0(n5969_10),
    .I1(n5970_10),
    .I2(n5970_11),
    .I3(n5970_12) 
);
defparam n5970_s6.INIT=16'h00EF;
  LUT4 n5971_s6 (
    .F(n5971_9),
    .I0(n5971_10),
    .I1(n5966_11),
    .I2(n5971_11),
    .I3(n5971_12) 
);
defparam n5971_s6.INIT=16'h004F;
  LUT4 n5972_s6 (
    .F(n5972_9),
    .I0(n5972_10),
    .I1(n5966_11),
    .I2(n5972_11),
    .I3(n5972_12) 
);
defparam n5972_s6.INIT=16'h004F;
  LUT4 n5973_s6 (
    .F(n5973_9),
    .I0(n5969_10),
    .I1(n5973_10),
    .I2(n5973_11),
    .I3(n5973_12) 
);
defparam n5973_s6.INIT=16'h00BF;
  LUT4 n5974_s6 (
    .F(n5974_9),
    .I0(n5974_10),
    .I1(n5966_11),
    .I2(n5974_11),
    .I3(n5974_12) 
);
defparam n5974_s6.INIT=16'h004F;
  LUT4 n5975_s6 (
    .F(n5975_9),
    .I0(n5975_10),
    .I1(n5966_11),
    .I2(n5975_11),
    .I3(n5975_12) 
);
defparam n5975_s6.INIT=16'h004F;
  LUT4 n5976_s6 (
    .F(n5976_9),
    .I0(n5976_10),
    .I1(n5966_11),
    .I2(n5976_11),
    .I3(n5976_12) 
);
defparam n5976_s6.INIT=16'h004F;
  LUT4 n5977_s6 (
    .F(n5977_9),
    .I0(n5969_10),
    .I1(n5977_10),
    .I2(n5977_11),
    .I3(n5977_12) 
);
defparam n5977_s6.INIT=16'h00BF;
  LUT4 n5978_s6 (
    .F(n5978_9),
    .I0(n5969_10),
    .I1(n5978_10),
    .I2(n5978_11),
    .I3(n5978_12) 
);
defparam n5978_s6.INIT=16'h00EF;
  LUT4 n5979_s6 (
    .F(n5979_9),
    .I0(n5979_10),
    .I1(n5966_11),
    .I2(n5979_11),
    .I3(n5979_12) 
);
defparam n5979_s6.INIT=16'h004F;
  LUT4 n5980_s6 (
    .F(n5980_9),
    .I0(n5980_10),
    .I1(n5966_11),
    .I2(n5980_11),
    .I3(n5980_12) 
);
defparam n5980_s6.INIT=16'h004F;
  LUT4 n5981_s1 (
    .F(n5981_4),
    .I0(n5981_5),
    .I1(n5981_18),
    .I2(n5981_7),
    .I3(n5981_8) 
);
defparam n5981_s1.INIT=16'h004F;
  LUT4 n5982_s1 (
    .F(n5982_4),
    .I0(n5982_5),
    .I1(n5982_6),
    .I2(n5969_10),
    .I3(n5982_28) 
);
defparam n5982_s1.INIT=16'h00F1;
  LUT4 n5983_s1 (
    .F(n5983_4),
    .I0(n5983_25),
    .I1(n103_9),
    .I2(n5983_6),
    .I3(n5983_7) 
);
defparam n5983_s1.INIT=16'hFFF8;
  LUT4 n5984_s1 (
    .F(n5984_4),
    .I0(n5984_24),
    .I1(n5984_6),
    .I2(n5984_7),
    .I3(n5965_23) 
);
defparam n5984_s1.INIT=16'h0F11;
  LUT4 n5985_s1 (
    .F(n5985_4),
    .I0(n5985_22),
    .I1(n5985_6),
    .I2(n5985_7),
    .I3(n5965_23) 
);
defparam n5985_s1.INIT=16'h0FEE;
  LUT4 n5986_s1 (
    .F(n5986_4),
    .I0(n5986_5),
    .I1(n5986_6),
    .I2(n106_9),
    .I3(n5983_25) 
);
defparam n5986_s1.INIT=16'hF011;
  LUT4 n5987_s1 (
    .F(n5987_4),
    .I0(n5987_5),
    .I1(n5987_6),
    .I2(n5987_7),
    .I3(n5965_23) 
);
defparam n5987_s1.INIT=16'hBBF0;
  LUT4 n5988_s1 (
    .F(n5988_4),
    .I0(n5988_22),
    .I1(n5988_6),
    .I2(n5988_7),
    .I3(n5965_23) 
);
defparam n5988_s1.INIT=16'h0FEE;
  LUT4 n5989_s1 (
    .F(n5989_4),
    .I0(n5983_25),
    .I1(n109_9),
    .I2(n5989_5),
    .I3(n5989_6) 
);
defparam n5989_s1.INIT=16'h000D;
  LUT4 n5990_s1 (
    .F(n5990_4),
    .I0(n5983_25),
    .I1(n110_9),
    .I2(n5990_5),
    .I3(n5990_6) 
);
defparam n5990_s1.INIT=16'h000D;
  LUT4 n5991_s1 (
    .F(n5991_4),
    .I0(n5991_5),
    .I1(n5991_6),
    .I2(n5969_10),
    .I3(n5991_25) 
);
defparam n5991_s1.INIT=16'h00F1;
  LUT4 n5992_s1 (
    .F(n5992_4),
    .I0(n5992_19),
    .I1(n5992_6),
    .I2(n5992_7),
    .I3(n5969_10) 
);
defparam n5992_s1.INIT=16'hCC07;
  LUT4 n5993_s1 (
    .F(n5993_4),
    .I0(n5992_19),
    .I1(n5993_5),
    .I2(n5993_6),
    .I3(n5993_19) 
);
defparam n5993_s1.INIT=16'hFF70;
  LUT4 n5994_s1 (
    .F(n5994_4),
    .I0(n5983_25),
    .I1(n114_9),
    .I2(n5994_5),
    .I3(n5994_6) 
);
defparam n5994_s1.INIT=16'h000D;
  LUT4 n5995_s1 (
    .F(n5995_4),
    .I0(n5995_5),
    .I1(n5995_6),
    .I2(n5995_20),
    .I3(n5995_8) 
);
defparam n5995_s1.INIT=16'hEF00;
  LUT4 n5996_s1 (
    .F(n5996_4),
    .I0(n5996_5),
    .I1(n5996_6),
    .I2(n5969_10),
    .I3(n5996_7) 
);
defparam n5996_s1.INIT=16'hB0BB;
  LUT4 n5997_s1 (
    .F(n5997_4),
    .I0(n5997_5),
    .I1(n5997_6),
    .I2(n5997_7),
    .I3(n5965_23) 
);
defparam n5997_s1.INIT=16'h77F0;
  LUT4 n5998_s1 (
    .F(n5998_4),
    .I0(n5998_5),
    .I1(n5992_19),
    .I2(n5998_6),
    .I3(n5998_20) 
);
defparam n5998_s1.INIT=16'hFFB0;
  LUT4 n5999_s1 (
    .F(n5999_4),
    .I0(n119_9),
    .I1(n5999_5),
    .I2(n5999_6),
    .I3(n5969_10) 
);
defparam n5999_s1.INIT=16'h0A03;
  LUT4 n6001_s1 (
    .F(n6001_4),
    .I0(n6001_5),
    .I1(n6001_6),
    .I2(n6001_7),
    .I3(n5965_23) 
);
defparam n6001_s1.INIT=16'hBBF0;
  LUT4 n6002_s1 (
    .F(n6002_4),
    .I0(n5983_25),
    .I1(n122_9),
    .I2(n6002_5),
    .I3(n6002_6) 
);
defparam n6002_s1.INIT=16'h000D;
  LUT4 n6003_s1 (
    .F(n6003_4),
    .I0(n6003_5),
    .I1(n6003_24),
    .I2(n6003_7),
    .I3(n5965_23) 
);
defparam n6003_s1.INIT=16'h0FEE;
  LUT4 n6004_s1 (
    .F(n6004_4),
    .I0(n6004_5),
    .I1(n6004_6),
    .I2(n6004_7),
    .I3(n5965_23) 
);
defparam n6004_s1.INIT=16'h77F0;
  LUT4 n6005_s1 (
    .F(n6005_4),
    .I0(n5992_19),
    .I1(n6005_5),
    .I2(n6005_6),
    .I3(n5969_10) 
);
defparam n6005_s1.INIT=16'hCC07;
  LUT4 n6006_s1 (
    .F(n6006_4),
    .I0(n5983_25),
    .I1(n126_9),
    .I2(n6006_5),
    .I3(n6006_6) 
);
defparam n6006_s1.INIT=16'h000D;
  LUT4 n6007_s1 (
    .F(n6007_4),
    .I0(n6007_5),
    .I1(n6007_6),
    .I2(n127_9),
    .I3(n5983_25) 
);
defparam n6007_s1.INIT=16'hF011;
  LUT4 n6008_s1 (
    .F(n6008_4),
    .I0(n5965_23),
    .I1(n6008_18),
    .I2(n6008_6),
    .I3(n6008_7) 
);
defparam n6008_s1.INIT=16'h00EF;
  LUT4 n6009_s1 (
    .F(n6009_4),
    .I0(n5983_25),
    .I1(n129_9),
    .I2(n6009_5),
    .I3(n6009_6) 
);
defparam n6009_s1.INIT=16'h000D;
  LUT4 n6010_s1 (
    .F(n6010_4),
    .I0(n5992_19),
    .I1(n6010_5),
    .I2(n6010_21),
    .I3(n6010_19) 
);
defparam n6010_s1.INIT=16'hFF70;
  LUT4 n6011_s1 (
    .F(n6011_4),
    .I0(n6011_5),
    .I1(n6011_6),
    .I2(n131_9),
    .I3(n5969_10) 
);
defparam n6011_s1.INIT=16'hF011;
  LUT4 n6012_s1 (
    .F(n6012_4),
    .I0(n6012_5),
    .I1(n6012_6),
    .I2(n5969_10),
    .I3(n6012_24) 
);
defparam n6012_s1.INIT=16'h00F1;
  LUT4 n6013_s6 (
    .F(n6013_9),
    .I0(n6013_10),
    .I1(n6013_11),
    .I2(n5969_10),
    .I3(n6013_12) 
);
defparam n6013_s6.INIT=16'h00F1;
  LUT4 n6014_s6 (
    .F(n6014_9),
    .I0(n6014_10),
    .I1(n6014_11),
    .I2(n5969_10),
    .I3(n6014_12) 
);
defparam n6014_s6.INIT=16'h00F1;
  LUT4 n6015_s6 (
    .F(n6015_9),
    .I0(n6015_10),
    .I1(n6015_11),
    .I2(n5969_10),
    .I3(n6015_12) 
);
defparam n6015_s6.INIT=16'h00F1;
  LUT4 n6016_s6 (
    .F(n6016_9),
    .I0(n6016_10),
    .I1(n6016_11),
    .I2(n5969_10),
    .I3(n6016_12) 
);
defparam n6016_s6.INIT=16'h00F1;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache0_already_read_10),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_already_read_9),
    .I2(n5388_7),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_15),
    .I1(ff_cache2_already_read_10),
    .I2(ff_cache2_already_read_11) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT3 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache3_already_read_19),
    .I2(ff_cache0_already_read_17) 
);
defparam ff_cache3_already_read_s5.INIT=8'hE0;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_16),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hD000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(n5969_10),
    .I1(n5992_19),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6822_s3 (
    .F(n6823_7),
    .I0(n6822_25),
    .I1(n6822_12),
    .I2(n6822_13),
    .I3(ff_start) 
);
defparam n6822_s3.INIT=16'hFFE0;
  LUT4 ff_vram_wdata_31_s4 (
    .F(ff_vram_wdata_31_7),
    .I0(ff_vram_wdata_31_8),
    .I1(n5995_20),
    .I2(ff_start),
    .I3(ff_vram_wdata_31_9) 
);
defparam ff_vram_wdata_31_s4.INIT=16'h0B00;
  LUT4 ff_cache0_address_16_s5 (
    .F(ff_cache0_address_16_10),
    .I0(ff_cache0_address_16_11),
    .I1(ff_cache0_address_16_17),
    .I2(ff_cache0_already_read_15),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_31_11),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_23_11),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_15_11),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_data_7_11),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_17_s5 (
    .F(ff_cache1_address_17_10),
    .I0(n5388_7),
    .I1(ff_cache1_address_17_11),
    .I2(ff_cache1_address_17_12),
    .I3(ff_cache1_already_read_10) 
);
defparam ff_cache1_address_17_s5.INIT=16'hFE00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_31_12),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_23_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_15_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_31_16),
    .I2(ff_cache1_data_7_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_17_s5 (
    .F(ff_cache2_address_17_10),
    .I0(ff_cache2_address_17_11),
    .I1(ff_cache2_address_17_12),
    .I2(ff_cache2_address_17_16),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache2_address_17_s5.INIT=16'h0B00;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_31_11),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_23_11),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_15_11),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_already_read_15),
    .I2(ff_cache2_data_7_11),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_17_s5 (
    .F(ff_cache3_address_17_10),
    .I0(n5388_7),
    .I1(ff_cache3_address_17_11),
    .I2(ff_cache3_already_read_17),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache3_address_17_s5.INIT=16'hF400;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_already_read_17),
    .I2(ff_cache3_data_31_11),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_already_read_17),
    .I2(ff_cache3_data_23_11),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_already_read_17),
    .I2(ff_cache3_data_15_11),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_already_read_17),
    .I2(ff_cache3_data_7_11),
    .I3(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache_vram_rdata_7_12),
    .I2(n6822_25),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hF800;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data_en_13),
    .I2(ff_cache0_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache1_data_en_16),
    .I2(ff_cache1_data_en_11),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_12),
    .I1(ff_cache2_data_en_10),
    .I2(ff_cache1_data_en_16),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_data_en_9),
    .I1(ff_cache0_data_en_13),
    .I2(ff_cache3_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFFE0;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_20),
    .I1(ff_cache3_data_mask_3_18),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_20),
    .I1(ff_cache3_data_mask_2_13),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_20),
    .I1(ff_cache3_data_mask_1_13),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_20),
    .I1(ff_cache3_data_mask_0_13),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_mask_2_13),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(ff_vram_valid_9),
    .I2(ff_start),
    .I3(ff_vram_valid_10) 
);
defparam ff_vram_valid_s4.INIT=16'hFFF8;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_25) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_25) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_25) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_25) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_13),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0700;
  LUT2 ff_vram_address_17_s10 (
    .F(ff_vram_address_17_14),
    .I0(ff_start),
    .I1(ff_vram_valid_10) 
);
defparam ff_vram_address_17_s10.INIT=4'h4;
  LUT4 n6535_s3 (
    .F(n6535_8),
    .I0(ff_cache_flush_start),
    .I1(ff_cache3_data_en_9),
    .I2(n6535_11),
    .I3(ff_start) 
);
defparam n6535_s3.INIT=16'h00FE;
  LUT3 n6533_s5 (
    .F(n6533_10),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6533_s5.INIT=8'h0E;
  LUT3 n6826_s4 (
    .F(n6826_9),
    .I0(ff_cache_vram_rdata_en_16),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6826_s4.INIT=8'h0E;
  LUT4 n6824_s6 (
    .F(n6824_11),
    .I0(n6824_12),
    .I1(n6824_20),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam n6824_s6.INIT=16'h0007;
  LUT4 n6823_s3 (
    .F(n6823_9),
    .I0(ff_priority[0]),
    .I1(n6823_12),
    .I2(ff_start),
    .I3(ff_cache_vram_rdata_7_12) 
);
defparam n6823_s3.INIT=16'h0C05;
  LUT4 n6822_s4 (
    .F(n6822_10),
    .I0(n6822_21),
    .I1(n6822_15),
    .I2(ff_start),
    .I3(ff_cache_vram_rdata_7_12) 
);
defparam n6822_s4.INIT=16'h0A03;
  LUT4 n5964_s4 (
    .F(n5964_9),
    .I0(n5964_10),
    .I1(w_command_vram_write),
    .I2(n5992_19),
    .I3(n5964_11) 
);
defparam n5964_s4.INIT=16'h135C;
  LUT4 w_cache_flush_end_s (
    .F(w_cache_flush_end),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam w_cache_flush_end_s.INIT=16'h0100;
  LUT3 n5388_s2 (
    .F(n5388_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5388_s2.INIT=8'hEF;
  LUT4 n5753_s3 (
    .F(n5753_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5753_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5753_s3.INIT=16'h0EFF;
  LUT4 n5752_s3 (
    .F(n5752_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5753_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5752_s3.INIT=16'h0BFF;
  LUT4 n5751_s3 (
    .F(n5751_8),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5751_s3.INIT=16'h0BFF;
  LUT4 n5750_s3 (
    .F(n5750_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5753_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5750_s3.INIT=16'h07FF;
  LUT4 n5748_s4 (
    .F(n5748_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5748_s4.INIT=16'h0EFF;
  LUT4 n5747_s4 (
    .F(n5747_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5747_s4.INIT=16'h0BFF;
  LUT4 n5746_s4 (
    .F(n5746_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5746_s4.INIT=16'h0BFF;
  LUT4 n5745_s4 (
    .F(n5745_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5745_s4.INIT=16'h07FF;
  LUT4 n5743_s4 (
    .F(n5743_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1387_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5743_s4.INIT=16'h0EFF;
  LUT4 n5742_s4 (
    .F(n5742_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1387_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5742_s4.INIT=16'h0BFF;
  LUT4 n5741_s4 (
    .F(n5741_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1387_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5741_s4.INIT=16'h0BFF;
  LUT4 n5740_s4 (
    .F(n5740_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1387_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5740_s4.INIT=16'h07FF;
  LUT4 n5735_s3 (
    .F(n5735_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5735_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5735_s3.INIT=16'h0EFF;
  LUT4 n5734_s3 (
    .F(n5734_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5735_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5734_s3.INIT=16'h0BFF;
  LUT4 n5733_s3 (
    .F(n5733_8),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5735_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5733_s3.INIT=16'h0BFF;
  LUT4 n5732_s3 (
    .F(n5732_8),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5735_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5732_s3.INIT=16'h07FF;
  LUT3 n5114_s7 (
    .F(n5114_8),
    .I0(n479_9),
    .I1(n4875_9),
    .I2(n5388_7) 
);
defparam n5114_s7.INIT=8'hCA;
  LUT3 n5115_s5 (
    .F(n5115_7),
    .I0(n480_9),
    .I1(n4876_9),
    .I2(n5388_7) 
);
defparam n5115_s5.INIT=8'hCA;
  LUT3 n5116_s5 (
    .F(n5116_7),
    .I0(n481_9),
    .I1(n4877_9),
    .I2(n5388_7) 
);
defparam n5116_s5.INIT=8'hCA;
  LUT3 n5117_s5 (
    .F(n5117_7),
    .I0(n482_9),
    .I1(n4878_9),
    .I2(n5388_7) 
);
defparam n5117_s5.INIT=8'hCA;
  LUT3 n5118_s5 (
    .F(n5118_7),
    .I0(n483_9),
    .I1(n4879_9),
    .I2(n5388_7) 
);
defparam n5118_s5.INIT=8'hCA;
  LUT3 n5119_s5 (
    .F(n5119_7),
    .I0(n484_9),
    .I1(n4880_9),
    .I2(n5388_7) 
);
defparam n5119_s5.INIT=8'hCA;
  LUT3 n5120_s5 (
    .F(n5120_7),
    .I0(n485_9),
    .I1(n4881_9),
    .I2(n5388_7) 
);
defparam n5120_s5.INIT=8'hCA;
  LUT3 n5121_s6 (
    .F(n5121_7),
    .I0(n486_9),
    .I1(n4882_9),
    .I2(n5388_7) 
);
defparam n5121_s6.INIT=8'hCA;
  LUT2 n1387_s1 (
    .F(n1387_4),
    .I0(n37_3),
    .I1(ff_cache1_data_en) 
);
defparam n1387_s1.INIT=4'h4;
  LUT4 n5965_s7 (
    .F(n5965_10),
    .I0(n5965_21),
    .I1(n5965_15),
    .I2(w_command_vram_address[17]),
    .I3(n6308_8) 
);
defparam n5965_s7.INIT=16'h8BAF;
  LUT4 n5965_s8 (
    .F(n5965_11),
    .I0(n6535_11),
    .I1(n5965_25),
    .I2(n5965_17),
    .I3(n5965_18) 
);
defparam n5965_s8.INIT=16'h000D;
  LUT3 n5965_s9 (
    .F(n5965_12),
    .I0(n85_9),
    .I1(ff_cache_vram_address[17]),
    .I2(n5964_10) 
);
defparam n5965_s9.INIT=8'hCA;
  LUT4 n5966_s7 (
    .F(n5966_10),
    .I0(ff_cache1_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5992_19),
    .I3(n5966_21) 
);
defparam n5966_s7.INIT=16'h0503;
  LUT3 n5966_s8 (
    .F(n5966_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5966_s8.INIT=8'hD3;
  LUT4 n5966_s9 (
    .F(n5966_12),
    .I0(n5966_15),
    .I1(n5969_10),
    .I2(n5966_16),
    .I3(n5966_17) 
);
defparam n5966_s9.INIT=16'h0001;
  LUT4 n5966_s10 (
    .F(n5966_13),
    .I0(n86_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5966_s10.INIT=16'h0305;
  LUT4 n5967_s7 (
    .F(n5967_10),
    .I0(ff_cache1_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5992_19),
    .I3(n5966_21) 
);
defparam n5967_s7.INIT=16'h0503;
  LUT4 n5967_s8 (
    .F(n5967_11),
    .I0(n5967_13),
    .I1(n5969_10),
    .I2(n5967_14),
    .I3(n5967_15) 
);
defparam n5967_s8.INIT=16'h0001;
  LUT4 n5967_s9 (
    .F(n5967_12),
    .I0(n87_9),
    .I1(ff_cache_vram_address[15]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5967_s9.INIT=16'h0305;
  LUT4 n5968_s7 (
    .F(n5968_10),
    .I0(ff_cache1_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5992_19),
    .I3(n5966_21) 
);
defparam n5968_s7.INIT=16'h0503;
  LUT4 n5968_s8 (
    .F(n5968_11),
    .I0(n5968_13),
    .I1(n5969_10),
    .I2(n5968_14),
    .I3(n5968_15) 
);
defparam n5968_s8.INIT=16'h0001;
  LUT4 n5968_s9 (
    .F(n5968_12),
    .I0(n88_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5968_s9.INIT=16'h0305;
  LUT2 n5969_s7 (
    .F(n5969_10),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5969_s7.INIT=4'h8;
  LUT4 n5969_s8 (
    .F(n5969_11),
    .I0(ff_cache1_data_en_11),
    .I1(n5969_14),
    .I2(n5969_15),
    .I3(w_command_vram_address[13]) 
);
defparam n5969_s8.INIT=16'hFC8F;
  LUT3 n5969_s9 (
    .F(n5969_12),
    .I0(n5969_16),
    .I1(n5969_17),
    .I2(n5969_18) 
);
defparam n5969_s9.INIT=8'h01;
  LUT4 n5969_s10 (
    .F(n5969_13),
    .I0(n89_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5969_s10.INIT=16'h0305;
  LUT4 n5970_s7 (
    .F(n5970_10),
    .I0(ff_cache1_data_en_11),
    .I1(n5969_14),
    .I2(n5970_13),
    .I3(w_command_vram_address[12]) 
);
defparam n5970_s7.INIT=16'hFC8F;
  LUT3 n5970_s8 (
    .F(n5970_11),
    .I0(n5970_14),
    .I1(n5970_15),
    .I2(n5970_16) 
);
defparam n5970_s8.INIT=8'h01;
  LUT4 n5970_s9 (
    .F(n5970_12),
    .I0(n90_9),
    .I1(ff_cache_vram_address[12]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5970_s9.INIT=16'h0305;
  LUT4 n5971_s7 (
    .F(n5971_10),
    .I0(ff_cache1_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5992_19),
    .I3(n5966_21) 
);
defparam n5971_s7.INIT=16'h0503;
  LUT4 n5971_s8 (
    .F(n5971_11),
    .I0(n5971_13),
    .I1(n5969_10),
    .I2(n5971_14),
    .I3(n5971_15) 
);
defparam n5971_s8.INIT=16'h0001;
  LUT4 n5971_s9 (
    .F(n5971_12),
    .I0(n91_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5971_s9.INIT=16'h0305;
  LUT4 n5972_s7 (
    .F(n5972_10),
    .I0(ff_cache1_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5992_19),
    .I3(n5966_21) 
);
defparam n5972_s7.INIT=16'h0503;
  LUT4 n5972_s8 (
    .F(n5972_11),
    .I0(n5972_13),
    .I1(n5969_10),
    .I2(n5972_14),
    .I3(n5972_15) 
);
defparam n5972_s8.INIT=16'h0001;
  LUT4 n5972_s9 (
    .F(n5972_12),
    .I0(n92_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5972_s9.INIT=16'h0305;
  LUT4 n5973_s7 (
    .F(n5973_10),
    .I0(w_command_vram_address[9]),
    .I1(ff_cache1_data_en_11),
    .I2(n5969_14),
    .I3(n5973_13) 
);
defparam n5973_s7.INIT=16'h001F;
  LUT3 n5973_s8 (
    .F(n5973_11),
    .I0(n5973_14),
    .I1(n5973_15),
    .I2(n5973_16) 
);
defparam n5973_s8.INIT=8'h01;
  LUT4 n5973_s9 (
    .F(n5973_12),
    .I0(n93_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5973_s9.INIT=16'h0305;
  LUT4 n5974_s7 (
    .F(n5974_10),
    .I0(ff_cache1_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5992_19),
    .I3(n5966_21) 
);
defparam n5974_s7.INIT=16'h0503;
  LUT4 n5974_s8 (
    .F(n5974_11),
    .I0(n5974_13),
    .I1(n5969_10),
    .I2(n5974_14),
    .I3(n5974_15) 
);
defparam n5974_s8.INIT=16'h0001;
  LUT4 n5974_s9 (
    .F(n5974_12),
    .I0(n94_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5974_s9.INIT=16'h0305;
  LUT4 n5975_s7 (
    .F(n5975_10),
    .I0(ff_cache1_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5992_19),
    .I3(n5966_21) 
);
defparam n5975_s7.INIT=16'h0503;
  LUT4 n5975_s8 (
    .F(n5975_11),
    .I0(n5975_13),
    .I1(n5969_10),
    .I2(n5975_14),
    .I3(n5975_15) 
);
defparam n5975_s8.INIT=16'h0001;
  LUT4 n5975_s9 (
    .F(n5975_12),
    .I0(n95_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5975_s9.INIT=16'h0305;
  LUT4 n5976_s7 (
    .F(n5976_10),
    .I0(ff_cache1_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5992_19),
    .I3(n5966_21) 
);
defparam n5976_s7.INIT=16'h0503;
  LUT4 n5976_s8 (
    .F(n5976_11),
    .I0(n5976_13),
    .I1(n5969_10),
    .I2(n5976_14),
    .I3(n5976_15) 
);
defparam n5976_s8.INIT=16'h0001;
  LUT4 n5976_s9 (
    .F(n5976_12),
    .I0(n96_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5976_s9.INIT=16'h0305;
  LUT4 n5977_s7 (
    .F(n5977_10),
    .I0(w_command_vram_address[5]),
    .I1(ff_cache1_data_en_11),
    .I2(n5969_14),
    .I3(n5977_13) 
);
defparam n5977_s7.INIT=16'h001F;
  LUT3 n5977_s8 (
    .F(n5977_11),
    .I0(n5977_14),
    .I1(n5977_15),
    .I2(n5977_16) 
);
defparam n5977_s8.INIT=8'h01;
  LUT4 n5977_s9 (
    .F(n5977_12),
    .I0(n97_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5977_s9.INIT=16'h0305;
  LUT4 n5978_s7 (
    .F(n5978_10),
    .I0(ff_cache1_data_en_11),
    .I1(n5969_14),
    .I2(n5978_13),
    .I3(w_command_vram_address[4]) 
);
defparam n5978_s7.INIT=16'hFC8F;
  LUT3 n5978_s8 (
    .F(n5978_11),
    .I0(n5978_14),
    .I1(n5978_15),
    .I2(n5978_16) 
);
defparam n5978_s8.INIT=8'h01;
  LUT4 n5978_s9 (
    .F(n5978_12),
    .I0(n98_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5978_s9.INIT=16'h0305;
  LUT4 n5979_s7 (
    .F(n5979_10),
    .I0(ff_cache1_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5992_19),
    .I3(n5966_21) 
);
defparam n5979_s7.INIT=16'h0503;
  LUT4 n5979_s8 (
    .F(n5979_11),
    .I0(n5979_13),
    .I1(n5969_10),
    .I2(n5979_14),
    .I3(n5979_15) 
);
defparam n5979_s8.INIT=16'h0001;
  LUT4 n5979_s9 (
    .F(n5979_12),
    .I0(n99_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5979_s9.INIT=16'h0305;
  LUT4 n5980_s7 (
    .F(n5980_10),
    .I0(ff_cache1_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5992_19),
    .I3(n5966_21) 
);
defparam n5980_s7.INIT=16'h0503;
  LUT4 n5980_s8 (
    .F(n5980_11),
    .I0(n5980_13),
    .I1(n5969_10),
    .I2(n5980_14),
    .I3(n5980_15) 
);
defparam n5980_s8.INIT=16'h0001;
  LUT4 n5980_s9 (
    .F(n5980_12),
    .I0(n100_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n5965_23),
    .I3(n5964_10) 
);
defparam n5980_s9.INIT=16'h0305;
  LUT4 n5981_s2 (
    .F(n5981_5),
    .I0(n5981_26),
    .I1(n5981_20),
    .I2(ff_priority[0]),
    .I3(n5981_11) 
);
defparam n5981_s2.INIT=16'hAFC0;
  LUT3 n5981_s4 (
    .F(n5981_7),
    .I0(n5981_18),
    .I1(n101_9),
    .I2(n5965_23) 
);
defparam n5981_s4.INIT=8'h0B;
  LUT3 n5981_s5 (
    .F(n5981_8),
    .I0(n5981_12),
    .I1(n5981_13),
    .I2(n5981_14) 
);
defparam n5981_s5.INIT=8'h80;
  LUT4 n5982_s2 (
    .F(n5982_5),
    .I0(n5982_20),
    .I1(n5982_9),
    .I2(ff_priority[0]),
    .I3(n5982_18) 
);
defparam n5982_s2.INIT=16'hE300;
  LUT4 n5982_s3 (
    .F(n5982_6),
    .I0(n5982_20),
    .I1(n6535_11),
    .I2(n5982_11),
    .I3(n5982_12) 
);
defparam n5982_s3.INIT=16'h0B00;
  LUT4 n5983_s3 (
    .F(n5983_6),
    .I0(n5983_8),
    .I1(n5983_9),
    .I2(n5983_10),
    .I3(n5983_27) 
);
defparam n5983_s3.INIT=16'h1000;
  LUT4 n5983_s4 (
    .F(n5983_7),
    .I0(n5983_12),
    .I1(n5983_13),
    .I2(n5983_14),
    .I3(n5965_23) 
);
defparam n5983_s4.INIT=16'hBF00;
  LUT4 n5984_s3 (
    .F(n5984_6),
    .I0(n5984_8),
    .I1(n5984_9),
    .I2(n5984_10),
    .I3(n5981_18) 
);
defparam n5984_s3.INIT=16'h0E00;
  LUT3 n5984_s4 (
    .F(n5984_7),
    .I0(n5984_11),
    .I1(n5984_12),
    .I2(n5984_13) 
);
defparam n5984_s4.INIT=8'h10;
  LUT4 n5985_s3 (
    .F(n5985_6),
    .I0(n5985_8),
    .I1(n5985_9),
    .I2(n5985_10),
    .I3(n5981_18) 
);
defparam n5985_s3.INIT=16'h3A00;
  LUT4 n5985_s4 (
    .F(n5985_7),
    .I0(n5969_14),
    .I1(n5985_11),
    .I2(w_command_vram_wdata[27]),
    .I3(n5985_12) 
);
defparam n5985_s4.INIT=16'h1C00;
  LUT4 n5986_s2 (
    .F(n5986_5),
    .I0(n5986_22),
    .I1(ff_cache3_data_en_9),
    .I2(n5986_8),
    .I3(n5986_9) 
);
defparam n5986_s2.INIT=16'h0B00;
  LUT4 n5986_s3 (
    .F(n5986_6),
    .I0(n5986_10),
    .I1(n5986_11),
    .I2(n5986_12),
    .I3(n5986_24) 
);
defparam n5986_s3.INIT=16'h0100;
  LUT4 n5987_s2 (
    .F(n5987_5),
    .I0(n5987_17),
    .I1(ff_flush_state[1]),
    .I2(n5987_9),
    .I3(ff_flush_state[2]) 
);
defparam n5987_s2.INIT=16'h0D03;
  LUT4 n5987_s3 (
    .F(n5987_6),
    .I0(n5987_21),
    .I1(ff_flush_state[1]),
    .I2(n5987_11),
    .I3(ff_flush_state[2]) 
);
defparam n5987_s3.INIT=16'hEFF3;
  LUT4 n5987_s4 (
    .F(n5987_7),
    .I0(n5987_12),
    .I1(n5987_13),
    .I2(n107_9),
    .I3(n5981_18) 
);
defparam n5987_s4.INIT=16'hEEF0;
  LUT4 n5988_s3 (
    .F(n5988_6),
    .I0(n5988_8),
    .I1(n5988_9),
    .I2(n5988_10),
    .I3(n5981_18) 
);
defparam n5988_s3.INIT=16'h3A00;
  LUT4 n5988_s4 (
    .F(n5988_7),
    .I0(n5969_14),
    .I1(n5988_11),
    .I2(w_command_vram_wdata[24]),
    .I3(n5988_12) 
);
defparam n5988_s4.INIT=16'h1C00;
  LUT4 n5989_s2 (
    .F(n5989_5),
    .I0(n5969_10),
    .I1(n5989_7),
    .I2(n5989_8),
    .I3(n5989_9) 
);
defparam n5989_s2.INIT=16'h1000;
  LUT4 n5989_s3 (
    .F(n5989_6),
    .I0(n5989_10),
    .I1(n5989_18),
    .I2(n5989_12),
    .I3(n5983_27) 
);
defparam n5989_s3.INIT=16'hFE00;
  LUT4 n5990_s2 (
    .F(n5990_5),
    .I0(n5990_20),
    .I1(n5969_10),
    .I2(n5990_8),
    .I3(n5990_9) 
);
defparam n5990_s2.INIT=16'h1000;
  LUT4 n5990_s3 (
    .F(n5990_6),
    .I0(n5990_10),
    .I1(n5990_11),
    .I2(n5990_12),
    .I3(n5995_20) 
);
defparam n5990_s3.INIT=16'hF800;
  LUT4 n5991_s2 (
    .F(n5991_5),
    .I0(n5991_8),
    .I1(n5991_9),
    .I2(n5991_10),
    .I3(n5986_24) 
);
defparam n5991_s2.INIT=16'hFE00;
  LUT4 n5991_s3 (
    .F(n5991_6),
    .I0(n5991_19),
    .I1(n5991_12),
    .I2(n5991_13),
    .I3(n5991_14) 
);
defparam n5991_s3.INIT=16'h0100;
  LUT4 n5992_s3 (
    .F(n5992_6),
    .I0(ff_cache_vram_write),
    .I1(n5992_8),
    .I2(n5969_10),
    .I3(n112_9) 
);
defparam n5992_s3.INIT=16'hF10B;
  LUT4 n5992_s4 (
    .F(n5992_7),
    .I0(n5992_9),
    .I1(n5992_10),
    .I2(n5992_11),
    .I3(n5992_12) 
);
defparam n5992_s4.INIT=16'h0001;
  LUT4 n5993_s2 (
    .F(n5993_5),
    .I0(n5993_8),
    .I1(n5993_9),
    .I2(n113_9),
    .I3(ff_cache_vram_write) 
);
defparam n5993_s2.INIT=16'h0F77;
  LUT4 n5993_s3 (
    .F(n5993_6),
    .I0(n5993_10),
    .I1(n5993_11),
    .I2(n5993_12),
    .I3(n5969_10) 
);
defparam n5993_s3.INIT=16'h00EF;
  LUT4 n5994_s2 (
    .F(n5994_5),
    .I0(n5994_7),
    .I1(n5994_8),
    .I2(n5994_9),
    .I3(n5983_27) 
);
defparam n5994_s2.INIT=16'hF400;
  LUT4 n5994_s3 (
    .F(n5994_6),
    .I0(n5994_19),
    .I1(ff_cache3_data_en_9),
    .I2(n5994_11),
    .I3(n5994_12) 
);
defparam n5994_s3.INIT=16'hB000;
  LUT4 n5995_s2 (
    .F(n5995_5),
    .I0(n5995_9),
    .I1(n5995_10),
    .I2(ff_cache_vram_write),
    .I3(n5995_11) 
);
defparam n5995_s2.INIT=16'h000E;
  LUT2 n5995_s3 (
    .F(n5995_6),
    .I0(ff_cache_vram_write),
    .I1(n115_9) 
);
defparam n5995_s3.INIT=4'h8;
  LUT4 n5995_s5 (
    .F(n5995_8),
    .I0(n5995_12),
    .I1(n5995_13),
    .I2(n115_9),
    .I3(n5969_10) 
);
defparam n5995_s5.INIT=16'hF0BB;
  LUT4 n5996_s2 (
    .F(n5996_5),
    .I0(n5996_8),
    .I1(n5996_9),
    .I2(n5996_10),
    .I3(n5981_18) 
);
defparam n5996_s2.INIT=16'h1000;
  LUT3 n5996_s3 (
    .F(n5996_6),
    .I0(n5981_18),
    .I1(n116_9),
    .I2(n5965_23) 
);
defparam n5996_s3.INIT=8'h0B;
  LUT4 n5996_s4 (
    .F(n5996_7),
    .I0(n5996_11),
    .I1(n5966_11),
    .I2(n5996_12),
    .I3(n5996_13) 
);
defparam n5996_s4.INIT=16'h0B00;
  LUT4 n5997_s2 (
    .F(n5997_5),
    .I0(n5969_14),
    .I1(w_command_vram_wdata[15]),
    .I2(n5997_8),
    .I3(n5997_17) 
);
defparam n5997_s2.INIT=16'h0007;
  LUT4 n5997_s3 (
    .F(n5997_6),
    .I0(n5997_23),
    .I1(ff_cache0_data_en_9),
    .I2(n6535_11),
    .I3(n5997_19) 
);
defparam n5997_s3.INIT=16'hBB0B;
  LUT4 n5997_s4 (
    .F(n5997_7),
    .I0(n5997_12),
    .I1(n5997_13),
    .I2(n117_9),
    .I3(n5981_18) 
);
defparam n5997_s4.INIT=16'hEEF0;
  LUT4 n5998_s2 (
    .F(n5998_5),
    .I0(n5998_8),
    .I1(n5998_9),
    .I2(n118_9),
    .I3(ff_cache_vram_write) 
);
defparam n5998_s2.INIT=16'hF0EE;
  LUT4 n5998_s3 (
    .F(n5998_6),
    .I0(n5998_18),
    .I1(n5998_11),
    .I2(n5998_12),
    .I3(n5969_10) 
);
defparam n5998_s3.INIT=16'h00BF;
  LUT4 n5999_s2 (
    .F(n5999_5),
    .I0(n5999_7),
    .I1(n5999_8),
    .I2(n5999_29),
    .I3(n5992_19) 
);
defparam n5999_s2.INIT=16'hF400;
  LUT4 n5999_s3 (
    .F(n5999_6),
    .I0(n5969_10),
    .I1(n5999_19),
    .I2(n5999_11),
    .I3(n5999_12) 
);
defparam n5999_s3.INIT=16'h1000;
  LUT4 n6000_s2 (
    .F(n6000_5),
    .I0(n6000_6),
    .I1(n6000_7),
    .I2(n6000_8),
    .I3(n5992_19) 
);
defparam n6000_s2.INIT=16'h7077;
  LUT4 n6001_s2 (
    .F(n6001_5),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n6001_s2.INIT=16'hAC00;
  LUT4 n6001_s3 (
    .F(n6001_6),
    .I0(n6001_19),
    .I1(n6535_11),
    .I2(n6001_10),
    .I3(n6001_11) 
);
defparam n6001_s3.INIT=16'h0B00;
  LUT4 n6001_s4 (
    .F(n6001_7),
    .I0(n6001_12),
    .I1(n6001_13),
    .I2(n121_9),
    .I3(n5981_18) 
);
defparam n6001_s4.INIT=16'hEEF0;
  LUT4 n6002_s2 (
    .F(n6002_5),
    .I0(n6002_7),
    .I1(n5969_10),
    .I2(n6002_8),
    .I3(n6002_9) 
);
defparam n6002_s2.INIT=16'h0100;
  LUT4 n6002_s3 (
    .F(n6002_6),
    .I0(n6002_10),
    .I1(n5990_11),
    .I2(n6002_11),
    .I3(n5995_20) 
);
defparam n6002_s3.INIT=16'hF800;
  LUT4 n6003_s2 (
    .F(n6003_5),
    .I0(n6003_8),
    .I1(n6003_9),
    .I2(n6003_10),
    .I3(n5981_18) 
);
defparam n6003_s2.INIT=16'h1000;
  LUT4 n6003_s4 (
    .F(n6003_7),
    .I0(n6003_20),
    .I1(ff_cache0_data_en_9),
    .I2(n6003_12),
    .I3(n6003_13) 
);
defparam n6003_s4.INIT=16'h0B00;
  LUT4 n6004_s2 (
    .F(n6004_5),
    .I0(n5969_14),
    .I1(n6004_17),
    .I2(n6004_9),
    .I3(w_command_vram_wdata[8]) 
);
defparam n6004_s2.INIT=16'h0130;
  LUT4 n6004_s3 (
    .F(n6004_6),
    .I0(n6004_21),
    .I1(n6308_8),
    .I2(ff_cache0_data_en_9),
    .I3(n6004_23) 
);
defparam n6004_s3.INIT=16'hBB0B;
  LUT4 n6004_s4 (
    .F(n6004_7),
    .I0(n6004_12),
    .I1(n6004_13),
    .I2(n124_9),
    .I3(n5981_18) 
);
defparam n6004_s4.INIT=16'hEEF0;
  LUT4 n6005_s2 (
    .F(n6005_5),
    .I0(ff_cache_vram_write),
    .I1(n6005_7),
    .I2(n5969_10),
    .I3(n125_9) 
);
defparam n6005_s2.INIT=16'hF10B;
  LUT4 n6005_s3 (
    .F(n6005_6),
    .I0(n6005_8),
    .I1(n6005_9),
    .I2(n6005_10),
    .I3(n6005_11) 
);
defparam n6005_s3.INIT=16'h0001;
  LUT4 n6006_s2 (
    .F(n6006_5),
    .I0(n6006_7),
    .I1(n5969_10),
    .I2(n6006_8),
    .I3(n6006_9) 
);
defparam n6006_s2.INIT=16'h0100;
  LUT4 n6006_s3 (
    .F(n6006_6),
    .I0(n6006_10),
    .I1(n6006_11),
    .I2(n6006_12),
    .I3(n5983_27) 
);
defparam n6006_s3.INIT=16'hFE00;
  LUT4 n6007_s2 (
    .F(n6007_5),
    .I0(n6007_7),
    .I1(n6007_8),
    .I2(n6007_9),
    .I3(n5986_24) 
);
defparam n6007_s2.INIT=16'hFE00;
  LUT4 n6007_s3 (
    .F(n6007_6),
    .I0(n6007_19),
    .I1(ff_cache0_data_en_9),
    .I2(n6007_11),
    .I3(n6007_12) 
);
defparam n6007_s3.INIT=16'h0B00;
  LUT4 n6008_s3 (
    .F(n6008_6),
    .I0(n6008_10),
    .I1(n6008_11),
    .I2(n128_9),
    .I3(n5981_18) 
);
defparam n6008_s3.INIT=16'hEE0F;
  LUT4 n6008_s4 (
    .F(n6008_7),
    .I0(n6008_20),
    .I1(ff_cache1_data_en_11),
    .I2(n6008_13),
    .I3(n6008_14) 
);
defparam n6008_s4.INIT=16'hB000;
  LUT4 n6009_s2 (
    .F(n6009_5),
    .I0(n5969_10),
    .I1(n6009_7),
    .I2(n6009_8),
    .I3(n6009_9) 
);
defparam n6009_s2.INIT=16'h0100;
  LUT4 n6009_s3 (
    .F(n6009_6),
    .I0(n6009_10),
    .I1(n5990_11),
    .I2(n6009_11),
    .I3(n5995_20) 
);
defparam n6009_s3.INIT=16'hF800;
  LUT4 n6010_s2 (
    .F(n6010_5),
    .I0(n6010_8),
    .I1(n6010_9),
    .I2(n130_9),
    .I3(ff_cache_vram_write) 
);
defparam n6010_s2.INIT=16'h0FBB;
  LUT4 n6011_s2 (
    .F(n6011_5),
    .I0(n6011_24),
    .I1(ff_cache3_data_en_9),
    .I2(n6011_8),
    .I3(n6011_9) 
);
defparam n6011_s2.INIT=16'h0B00;
  LUT4 n6011_s3 (
    .F(n6011_6),
    .I0(n6011_10),
    .I1(n6011_11),
    .I2(ff_cache_vram_write),
    .I3(n6011_12) 
);
defparam n6011_s3.INIT=16'hF100;
  LUT4 n6012_s2 (
    .F(n6012_5),
    .I0(n6012_18),
    .I1(n6308_8),
    .I2(n6012_9),
    .I3(n6012_10) 
);
defparam n6012_s2.INIT=16'h0B00;
  LUT4 n6012_s3 (
    .F(n6012_6),
    .I0(n6012_11),
    .I1(n6012_12),
    .I2(n6012_13),
    .I3(n5986_24) 
);
defparam n6012_s3.INIT=16'hFE00;
  LUT4 n6013_s7 (
    .F(n6013_10),
    .I0(n6013_13),
    .I1(n6013_14),
    .I2(n6013_15),
    .I3(n6013_16) 
);
defparam n6013_s7.INIT=16'h0001;
  LUT4 n6013_s8 (
    .F(n6013_11),
    .I0(n6013_24),
    .I1(n6013_18),
    .I2(n6013_19),
    .I3(n6013_26) 
);
defparam n6013_s8.INIT=16'hF400;
  LUT3 n6013_s9 (
    .F(n6013_12),
    .I0(n6013_21),
    .I1(n6013_18),
    .I2(n5983_25) 
);
defparam n6013_s9.INIT=8'hE0;
  LUT4 n6014_s7 (
    .F(n6014_10),
    .I0(n6014_13),
    .I1(n6014_14),
    .I2(n6014_15),
    .I3(n6014_16) 
);
defparam n6014_s7.INIT=16'h0001;
  LUT4 n6014_s8 (
    .F(n6014_11),
    .I0(n6013_24),
    .I1(n6014_17),
    .I2(n6014_18),
    .I3(n6013_26) 
);
defparam n6014_s8.INIT=16'hF400;
  LUT3 n6014_s9 (
    .F(n6014_12),
    .I0(n6014_19),
    .I1(n6014_17),
    .I2(n5983_25) 
);
defparam n6014_s9.INIT=8'hE0;
  LUT4 n6015_s7 (
    .F(n6015_10),
    .I0(n6015_13),
    .I1(n6015_14),
    .I2(n6015_15),
    .I3(n6015_16) 
);
defparam n6015_s7.INIT=16'h0100;
  LUT4 n6015_s8 (
    .F(n6015_11),
    .I0(n6013_24),
    .I1(n6015_17),
    .I2(n6015_18),
    .I3(n6013_26) 
);
defparam n6015_s8.INIT=16'hF400;
  LUT3 n6015_s9 (
    .F(n6015_12),
    .I0(n6015_19),
    .I1(n6015_17),
    .I2(n5983_25) 
);
defparam n6015_s9.INIT=8'hE0;
  LUT4 n6016_s7 (
    .F(n6016_10),
    .I0(n6016_13),
    .I1(n6016_14),
    .I2(n6016_15),
    .I3(n6016_16) 
);
defparam n6016_s7.INIT=16'h0100;
  LUT4 n6016_s8 (
    .F(n6016_11),
    .I0(n6013_24),
    .I1(n6016_17),
    .I2(n6016_18),
    .I3(n6013_26) 
);
defparam n6016_s8.INIT=16'hF400;
  LUT3 n6016_s9 (
    .F(n6016_12),
    .I0(n6016_19),
    .I1(n6016_17),
    .I2(n5983_25) 
);
defparam n6016_s9.INIT=8'hE0;
  LUT4 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(n5388_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_already_read_s6.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(ff_cache1_data_en),
    .I1(ff_cache_vram_write),
    .I2(n19_3_34),
    .I3(ff_cache1_already_read_16) 
);
defparam ff_cache1_already_read_s5.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache1_already_read_s6.INIT=16'h8F00;
  LUT4 ff_cache2_already_read_s6 (
    .F(ff_cache2_already_read_10),
    .I0(ff_cache2_data_en),
    .I1(n5388_7),
    .I2(n5753_9),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_already_read_s6.INIT=16'h0100;
  LUT4 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_cache_vram_write),
    .I1(n6822_21),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache2_already_read_s7.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(ff_cache0_already_read),
    .I1(n476_9),
    .I2(ff_cache_vram_rdata_en_11),
    .I3(n5735_9) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=16'hBBF0;
  LUT4 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_cache_vram_rdata_en_12),
    .I1(w_command_vram_valid),
    .I2(n5969_10),
    .I3(n5992_19) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=16'h0100;
  LUT2 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=4'h1;
  LUT4 n6822_s6 (
    .F(n6822_12),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(ff_cache_vram_write),
    .I2(n6822_16),
    .I3(n6822_23) 
);
defparam n6822_s6.INIT=16'hC100;
  LUT2 n6822_s7 (
    .F(n6822_13),
    .I0(ff_cache1_data_en_16),
    .I1(ff_cache0_data_en_13) 
);
defparam n6822_s7.INIT=4'h8;
  LUT3 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(ff_vram_wdata_31_10),
    .I1(n6822_16),
    .I2(ff_cache_vram_rdata_en_16) 
);
defparam ff_vram_wdata_31_s5.INIT=8'h40;
  LUT2 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s6.INIT=4'h1;
  LUT4 ff_cache0_address_16_s6 (
    .F(ff_cache0_address_16_11),
    .I0(ff_cache0_address_16_13),
    .I1(ff_cache0_already_read_12),
    .I2(ff_cache0_address_16_14),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_16_s6.INIT=16'hF077;
  LUT3 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache0_data_31_12) 
);
defparam ff_cache0_data_31_s6.INIT=8'h80;
  LUT3 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache0_data_31_12) 
);
defparam ff_cache0_data_23_s6.INIT=8'h40;
  LUT3 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache0_data_31_12) 
);
defparam ff_cache0_data_15_s6.INIT=8'h40;
  LUT3 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache0_data_31_12) 
);
defparam ff_cache0_data_7_s6.INIT=8'h10;
  LUT3 ff_cache1_address_17_s6 (
    .F(ff_cache1_address_17_11),
    .I0(ff_cache_vram_write),
    .I1(n6822_16),
    .I2(ff_cache1_address_17_13) 
);
defparam ff_cache1_address_17_s6.INIT=8'h80;
  LUT4 ff_cache1_address_17_s7 (
    .F(ff_cache1_address_17_12),
    .I0(ff_cache_vram_write),
    .I1(ff_cache1_address_17_14),
    .I2(n6822_16),
    .I3(ff_cache1_already_read_12) 
);
defparam ff_cache1_address_17_s7.INIT=16'h4000;
  LUT4 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(n5388_7),
    .I1(ff_cache1_data_31_18),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s7.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(n5735_9),
    .I1(ff_cache_vram_write),
    .I2(n5388_7),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache1_data_31_s8.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(n5388_7),
    .I2(ff_cache1_data_31_18),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s6.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(n5388_7),
    .I2(ff_cache1_data_31_18),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s6.INIT=16'h0100;
  LUT4 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5388_7),
    .I3(ff_cache1_data_31_18) 
);
defparam ff_cache1_data_7_s6.INIT=16'h0001;
  LUT4 ff_cache2_address_17_s6 (
    .F(ff_cache2_address_17_11),
    .I0(ff_cache_vram_write),
    .I1(n5965_15),
    .I2(n6822_16),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_17_s6.INIT=16'h4000;
  LUT4 ff_cache2_address_17_s7 (
    .F(ff_cache2_address_17_12),
    .I0(ff_cache_vram_write),
    .I1(n6822_16),
    .I2(ff_cache2_address_17_14),
    .I3(n5388_7) 
);
defparam ff_cache2_address_17_s7.INIT=16'h007F;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(n5388_7),
    .I1(ff_cache2_data_31_14),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s6.INIT=16'h1000;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(n5388_7),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(n5388_7),
    .I2(ff_cache2_data_31_14),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0100;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5388_7),
    .I3(ff_cache2_data_31_14) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0001;
  LUT4 ff_cache3_address_17_s6 (
    .F(ff_cache3_address_17_11),
    .I0(n6822_16),
    .I1(ff_cache3_address_17_15),
    .I2(ff_cache_vram_write),
    .I3(ff_cache3_address_17_13) 
);
defparam ff_cache3_address_17_s6.INIT=16'h008F;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(n5388_7),
    .I1(ff_cache3_data_31_15),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s6.INIT=16'h1000;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(n5388_7),
    .I2(ff_cache3_data_31_15),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0100;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(n5388_7),
    .I2(ff_cache3_data_31_15),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0100;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5388_7),
    .I3(ff_cache3_data_31_15) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0001;
  LUT4 ff_vram_address_17_s11 (
    .F(ff_vram_address_17_15),
    .I0(ff_cache_vram_rdata_en_16),
    .I1(ff_cache_vram_write),
    .I2(ff_vram_wdata_31_8),
    .I3(n5995_20) 
);
defparam ff_vram_address_17_s11.INIT=16'h0D00;
  LUT3 ff_cache0_data_en_s4 (
    .F(ff_cache0_data_en_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache0_data_en_s4.INIT=8'h40;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_11),
    .I0(ff_cache0_already_read_15),
    .I1(ff_cache3_already_read_13),
    .I2(n5992_19),
    .I3(ff_cache1_data_en_16) 
);
defparam ff_cache0_data_en_s6.INIT=16'hEF00;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache1_data_en_18),
    .I1(ff_cache1_data_31_16),
    .I2(w_cache_vram_rdata_en),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00F1;
  LUT2 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s6.INIT=4'h1;
  LUT4 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_cache3_already_read_13),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_already_read_15),
    .I3(n5992_19) 
);
defparam ff_cache2_data_en_s5.INIT=16'h0700;
  LUT3 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam ff_cache3_data_en_s4.INIT=8'h10;
  LUT4 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(ff_cache3_already_read_19),
    .I1(ff_cache3_already_read_17),
    .I2(n5992_19),
    .I3(ff_cache1_data_en_16) 
);
defparam ff_cache3_data_en_s5.INIT=16'hEF00;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(ff_cache_vram_address[0]),
    .I1(n5388_7),
    .I2(ff_cache_vram_address[1]),
    .I3(n5735_9) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h1000;
  LUT4 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache0_address_16_17),
    .I1(ff_cache0_data_mask_2_19),
    .I2(ff_cache0_already_read_15),
    .I3(n5992_19) 
);
defparam ff_cache0_data_mask_2_s8.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(ff_cache0_data_en_13),
    .I1(ff_cache0_data_en_9),
    .I2(ff_cache0_data_mask_2_16),
    .I3(ff_cache0_data_mask_2_17) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h0E00;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(ff_cache_vram_address[1]),
    .I1(n5388_7),
    .I2(ff_cache_vram_address[0]),
    .I3(n5735_9) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h1000;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5388_7),
    .I3(n5735_9) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h0100;
  LUT3 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_data_mask_3_16),
    .I1(ff_cache3_already_read_17),
    .I2(n5992_19) 
);
defparam ff_cache3_data_mask_3_s9.INIT=8'h10;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5388_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n5735_9) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h4000;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_command_vram_valid),
    .I3(n19_3) 
);
defparam ff_vram_valid_s5.INIT=16'h1000;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(n386_8),
    .I1(w_pulse1),
    .I2(ff_cache_flush_start),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_vram_valid_s6.INIT=16'h030A;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(ff_cache_vram_rdata_en_8),
    .I1(n5995_20),
    .I2(ff_vram_address_17_15),
    .I3(ff_vram_wdata_31_9) 
);
defparam ff_vram_valid_s7.INIT=16'h0700;
  LUT3 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(n5388_7),
    .I1(ff_cache_vram_write),
    .I2(n5992_19) 
);
defparam ff_cache1_data_mask_3_s8.INIT=8'h40;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache1_already_read_16),
    .I3(n1387_4) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h770F;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_data_mask_3_21),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache1_data_mask_3_18),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'h00FE;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache1_already_read_16),
    .I3(n1387_4) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'hBB0F;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache1_already_read_16),
    .I3(n1387_4) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'hBB0F;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache1_already_read_16),
    .I3(n1387_4) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'hEE0F;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5753_9),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h77F0;
  LUT3 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache2_address_17_16),
    .I1(ff_cache2_data_mask_3_16),
    .I2(n5992_19) 
);
defparam ff_cache2_data_mask_3_s9.INIT=8'hE0;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_cache0_data_en_13),
    .I1(n6308_8),
    .I2(ff_cache2_data_mask_3_19),
    .I3(ff_cache0_data_mask_2_17) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'h0E00;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5753_9),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'hBBF0;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5753_9),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'hBBF0;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5753_9),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'hEEF0;
  LUT3 n6308_s3 (
    .F(n6308_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6308_s3.INIT=8'h40;
  LUT4 n6824_s7 (
    .F(n6824_12),
    .I0(n6824_22),
    .I1(n6824_24),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6824_s7.INIT=16'hFA3F;
  LUT2 n6822_s9 (
    .F(n6822_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6822_s9.INIT=4'h9;
  LUT4 n5964_s5 (
    .F(n5964_10),
    .I0(n5964_12),
    .I1(n5964_13),
    .I2(n6822_16),
    .I3(n5981_18) 
);
defparam n5964_s5.INIT=16'h1F00;
  LUT3 n5964_s6 (
    .F(n5964_11),
    .I0(n6824_12),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5964_s6.INIT=8'hC5;
  LUT2 n5753_s4 (
    .F(n5753_9),
    .I0(n73_3),
    .I1(ff_cache3_data_en) 
);
defparam n5753_s4.INIT=4'h4;
  LUT2 n5735_s4 (
    .F(n5735_9),
    .I0(n19_3_34),
    .I1(ff_cache0_data_en) 
);
defparam n5735_s4.INIT=4'h4;
  LUT2 n5965_s12 (
    .F(n5965_15),
    .I0(n5965_19),
    .I1(ff_cache2_data_en) 
);
defparam n5965_s12.INIT=4'h4;
  LUT4 n5965_s14 (
    .F(n5965_17),
    .I0(ff_cache3_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5965_s14.INIT=16'hAC00;
  LUT4 n5965_s15 (
    .F(n5965_18),
    .I0(ff_cache0_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5965_s15.INIT=16'hAC00;
  LUT4 n5966_s12 (
    .F(n5966_15),
    .I0(ff_cache2_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5966_s12.INIT=16'hAC00;
  LUT4 n5966_s13 (
    .F(n5966_16),
    .I0(ff_cache0_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5966_s13.INIT=16'hAC00;
  LUT4 n5966_s14 (
    .F(n5966_17),
    .I0(ff_cache3_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5966_s14.INIT=16'hAC00;
  LUT4 n5967_s10 (
    .F(n5967_13),
    .I0(ff_cache2_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5967_s10.INIT=16'hAC00;
  LUT4 n5967_s11 (
    .F(n5967_14),
    .I0(ff_cache0_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5967_s11.INIT=16'hAC00;
  LUT4 n5967_s12 (
    .F(n5967_15),
    .I0(ff_cache3_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5967_s12.INIT=16'hAC00;
  LUT4 n5968_s10 (
    .F(n5968_13),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5968_s10.INIT=16'hAC00;
  LUT4 n5968_s11 (
    .F(n5968_14),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5968_s11.INIT=16'hAC00;
  LUT4 n5968_s12 (
    .F(n5968_15),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5968_s12.INIT=16'hAC00;
  LUT2 n5969_s11 (
    .F(n5969_14),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5969_s11.INIT=4'h9;
  LUT4 n5969_s12 (
    .F(n5969_15),
    .I0(n6308_8),
    .I1(ff_cache2_address[13]),
    .I2(n5965_15),
    .I3(w_command_vram_address[13]) 
);
defparam n5969_s12.INIT=16'h8A7F;
  LUT4 n5969_s13 (
    .F(n5969_16),
    .I0(ff_cache0_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5969_s13.INIT=16'hAC00;
  LUT4 n5969_s14 (
    .F(n5969_17),
    .I0(ff_cache3_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5969_s14.INIT=16'hAC00;
  LUT4 n5969_s15 (
    .F(n5969_18),
    .I0(ff_cache1_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_11) 
);
defparam n5969_s15.INIT=16'hAC00;
  LUT4 n5970_s10 (
    .F(n5970_13),
    .I0(n6308_8),
    .I1(ff_cache2_address[12]),
    .I2(n5965_15),
    .I3(w_command_vram_address[12]) 
);
defparam n5970_s10.INIT=16'h8A7F;
  LUT4 n5970_s11 (
    .F(n5970_14),
    .I0(ff_cache0_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5970_s11.INIT=16'hAC00;
  LUT4 n5970_s12 (
    .F(n5970_15),
    .I0(ff_cache3_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5970_s12.INIT=16'hAC00;
  LUT4 n5970_s13 (
    .F(n5970_16),
    .I0(ff_cache1_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_11) 
);
defparam n5970_s13.INIT=16'hAC00;
  LUT4 n5971_s10 (
    .F(n5971_13),
    .I0(ff_cache2_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5971_s10.INIT=16'hAC00;
  LUT4 n5971_s11 (
    .F(n5971_14),
    .I0(ff_cache0_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5971_s11.INIT=16'hAC00;
  LUT4 n5971_s12 (
    .F(n5971_15),
    .I0(ff_cache3_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5971_s12.INIT=16'hAC00;
  LUT4 n5972_s10 (
    .F(n5972_13),
    .I0(ff_cache2_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5972_s10.INIT=16'hAC00;
  LUT4 n5972_s11 (
    .F(n5972_14),
    .I0(ff_cache0_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5972_s11.INIT=16'hAC00;
  LUT4 n5972_s12 (
    .F(n5972_15),
    .I0(ff_cache3_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5972_s12.INIT=16'hAC00;
  LUT4 n5973_s10 (
    .F(n5973_13),
    .I0(ff_cache2_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5973_s10.INIT=16'hAC00;
  LUT4 n5973_s11 (
    .F(n5973_14),
    .I0(ff_cache0_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5973_s11.INIT=16'hAC00;
  LUT4 n5973_s12 (
    .F(n5973_15),
    .I0(ff_cache3_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5973_s12.INIT=16'hAC00;
  LUT4 n5973_s13 (
    .F(n5973_16),
    .I0(ff_cache1_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_11) 
);
defparam n5973_s13.INIT=16'hAC00;
  LUT4 n5974_s10 (
    .F(n5974_13),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5974_s10.INIT=16'hAC00;
  LUT4 n5974_s11 (
    .F(n5974_14),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5974_s11.INIT=16'hAC00;
  LUT4 n5974_s12 (
    .F(n5974_15),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5974_s12.INIT=16'hAC00;
  LUT4 n5975_s10 (
    .F(n5975_13),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5975_s10.INIT=16'hAC00;
  LUT4 n5975_s11 (
    .F(n5975_14),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5975_s11.INIT=16'hAC00;
  LUT4 n5975_s12 (
    .F(n5975_15),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5975_s12.INIT=16'hAC00;
  LUT4 n5976_s10 (
    .F(n5976_13),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5976_s10.INIT=16'hAC00;
  LUT4 n5976_s11 (
    .F(n5976_14),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5976_s11.INIT=16'hAC00;
  LUT4 n5976_s12 (
    .F(n5976_15),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5976_s12.INIT=16'hAC00;
  LUT4 n5977_s10 (
    .F(n5977_13),
    .I0(ff_cache2_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5977_s10.INIT=16'hAC00;
  LUT4 n5977_s11 (
    .F(n5977_14),
    .I0(ff_cache0_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5977_s11.INIT=16'hAC00;
  LUT4 n5977_s12 (
    .F(n5977_15),
    .I0(ff_cache3_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5977_s12.INIT=16'hAC00;
  LUT4 n5977_s13 (
    .F(n5977_16),
    .I0(ff_cache1_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_11) 
);
defparam n5977_s13.INIT=16'hAC00;
  LUT4 n5978_s10 (
    .F(n5978_13),
    .I0(n6308_8),
    .I1(ff_cache2_address[4]),
    .I2(n5965_15),
    .I3(w_command_vram_address[4]) 
);
defparam n5978_s10.INIT=16'h8A7F;
  LUT4 n5978_s11 (
    .F(n5978_14),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5978_s11.INIT=16'hAC00;
  LUT4 n5978_s12 (
    .F(n5978_15),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5978_s12.INIT=16'hAC00;
  LUT4 n5978_s13 (
    .F(n5978_16),
    .I0(ff_cache1_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_11) 
);
defparam n5978_s13.INIT=16'hAC00;
  LUT4 n5979_s10 (
    .F(n5979_13),
    .I0(ff_cache2_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5979_s10.INIT=16'hAC00;
  LUT4 n5979_s11 (
    .F(n5979_14),
    .I0(ff_cache0_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5979_s11.INIT=16'hAC00;
  LUT4 n5979_s12 (
    .F(n5979_15),
    .I0(ff_cache3_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5979_s12.INIT=16'hAC00;
  LUT4 n5980_s10 (
    .F(n5980_13),
    .I0(ff_cache2_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5980_s10.INIT=16'hAC00;
  LUT4 n5980_s11 (
    .F(n5980_14),
    .I0(ff_cache0_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5980_s11.INIT=16'hAC00;
  LUT4 n5980_s12 (
    .F(n5980_15),
    .I0(ff_cache3_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5980_s12.INIT=16'hAC00;
  LUT4 n5981_s8 (
    .F(n5981_11),
    .I0(n5981_22),
    .I1(n5981_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5981_s8.INIT=16'hFA0C;
  LUT4 n5981_s9 (
    .F(n5981_12),
    .I0(n5981_24),
    .I1(ff_cache0_data_en_9),
    .I2(ff_cache1_data_en_11),
    .I3(n5981_20) 
);
defparam n5981_s9.INIT=16'hBB0B;
  LUT4 n5981_s10 (
    .F(n5981_13),
    .I0(ff_cache3_data_en_9),
    .I1(n5981_26),
    .I2(n5969_14),
    .I3(w_command_vram_wdata[31]) 
);
defparam n5981_s10.INIT=16'h0DDD;
  LUT3 n5981_s11 (
    .F(n5981_14),
    .I0(n5981_22),
    .I1(n6308_8),
    .I2(n5965_23) 
);
defparam n5981_s11.INIT=8'hB0;
  LUT4 n5982_s6 (
    .F(n5982_9),
    .I0(n5982_22),
    .I1(n5982_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5982_s6.INIT=16'hF503;
  LUT4 n5982_s8 (
    .F(n5982_11),
    .I0(ff_cache1_data_en_11),
    .I1(n5969_14),
    .I2(n5982_16),
    .I3(w_command_vram_wdata[30]) 
);
defparam n5982_s8.INIT=16'hFC8F;
  LUT4 n5982_s9 (
    .F(n5982_12),
    .I0(n5982_22),
    .I1(n6308_8),
    .I2(ff_cache0_data_en_9),
    .I3(n5982_24) 
);
defparam n5982_s9.INIT=16'hBB0B;
  LUT4 n5983_s5 (
    .F(n5983_8),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_already_read_12) 
);
defparam n5983_s5.INIT=16'h5300;
  LUT4 n5983_s6 (
    .F(n5983_9),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6001_8),
    .I3(n6008_8) 
);
defparam n5983_s6.INIT=16'h5300;
  LUT4 n5983_s7 (
    .F(n5983_10),
    .I0(n5983_21),
    .I1(n5983_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5983_s7.INIT=16'hF53F;
  LUT4 n5983_s9 (
    .F(n5983_12),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5983_s9.INIT=16'hAC00;
  LUT4 n5983_s10 (
    .F(n5983_13),
    .I0(n6308_8),
    .I1(n5983_21),
    .I2(n5969_14),
    .I3(w_command_vram_wdata[29]) 
);
defparam n5983_s10.INIT=16'h0DDD;
  LUT4 n5983_s11 (
    .F(n5983_14),
    .I0(n6535_11),
    .I1(n5983_19),
    .I2(n5983_23),
    .I3(ff_cache0_data_en_9) 
);
defparam n5983_s11.INIT=16'hD0DD;
  LUT4 n5984_s5 (
    .F(n5984_8),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_priority[0]) 
);
defparam n5984_s5.INIT=16'h5300;
  LUT4 n5984_s6 (
    .F(n5984_9),
    .I0(n5984_20),
    .I1(n5984_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5984_s6.INIT=16'hFA0C;
  LUT4 n5984_s7 (
    .F(n5984_10),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6001_8),
    .I3(n6008_8) 
);
defparam n5984_s7.INIT=16'hAC00;
  LUT4 n5984_s8 (
    .F(n5984_11),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_data_en_11) 
);
defparam n5984_s8.INIT=16'hAC00;
  LUT4 n5984_s9 (
    .F(n5984_12),
    .I0(n5984_18),
    .I1(n6001_8),
    .I2(w_command_vram_wdata[28]),
    .I3(ff_cache3_data_en_9) 
);
defparam n5984_s9.INIT=16'h74A0;
  LUT4 n5984_s10 (
    .F(n5984_13),
    .I0(n6308_8),
    .I1(n5984_20),
    .I2(ff_cache0_data_en_9),
    .I3(n5984_22) 
);
defparam n5984_s10.INIT=16'hDD0D;
  LUT4 n5985_s5 (
    .F(n5985_8),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n6001_8),
    .I3(ff_priority[0]) 
);
defparam n5985_s5.INIT=16'hAC00;
  LUT4 n5985_s6 (
    .F(n5985_9),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_priority[0]) 
);
defparam n5985_s6.INIT=16'h5300;
  LUT4 n5985_s7 (
    .F(n5985_10),
    .I0(n5985_20),
    .I1(n5985_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5985_s7.INIT=16'h03F5;
  LUT4 n5985_s8 (
    .F(n5985_11),
    .I0(ff_cache3_data_en_9),
    .I1(ff_cache3_data[27]),
    .I2(n6001_8),
    .I3(w_command_vram_wdata[27]) 
);
defparam n5985_s8.INIT=16'h8A7F;
  LUT4 n5985_s9 (
    .F(n5985_12),
    .I0(n5985_20),
    .I1(ff_cache0_data_en_9),
    .I2(n5985_15),
    .I3(n5985_16) 
);
defparam n5985_s9.INIT=16'h000B;
  LUT4 n5986_s5 (
    .F(n5986_8),
    .I0(ff_cache1_data_en_11),
    .I1(n5969_14),
    .I2(n5986_14),
    .I3(w_command_vram_wdata[26]) 
);
defparam n5986_s5.INIT=16'hFC8F;
  LUT4 n5986_s6 (
    .F(n5986_9),
    .I0(n6535_11),
    .I1(n5986_18),
    .I2(n5986_20),
    .I3(n6308_8) 
);
defparam n5986_s6.INIT=16'hD0DD;
  LUT4 n5986_s7 (
    .F(n5986_10),
    .I0(n5986_18),
    .I1(n5986_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5986_s7.INIT=16'h3500;
  LUT4 n5986_s8 (
    .F(n5986_11),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_already_read_12) 
);
defparam n5986_s8.INIT=16'hAC00;
  LUT4 n5986_s9 (
    .F(n5986_12),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5965_15),
    .I3(ff_cache2_already_read_12) 
);
defparam n5986_s9.INIT=16'hAC00;
  LUT4 n5987_s6 (
    .F(n5987_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[25]),
    .I3(ff_flush_state[1]) 
);
defparam n5987_s6.INIT=16'h3D8A;
  LUT4 n5987_s8 (
    .F(n5987_11),
    .I0(n5987_19),
    .I1(n5987_23),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5987_s8.INIT=16'hAFC0;
  LUT4 n5987_s9 (
    .F(n5987_12),
    .I0(n5987_21),
    .I1(n5987_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5987_s9.INIT=16'h0305;
  LUT4 n5987_s10 (
    .F(n5987_13),
    .I0(n5987_17),
    .I1(n5987_23),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5987_s10.INIT=16'h3500;
  LUT4 n5988_s5 (
    .F(n5988_8),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6001_8),
    .I3(ff_priority[0]) 
);
defparam n5988_s5.INIT=16'hAC00;
  LUT4 n5988_s6 (
    .F(n5988_9),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_priority[0]) 
);
defparam n5988_s6.INIT=16'h5300;
  LUT4 n5988_s7 (
    .F(n5988_10),
    .I0(n5988_20),
    .I1(n5988_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5988_s7.INIT=16'h03F5;
  LUT4 n5988_s8 (
    .F(n5988_11),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache0_address_16_13),
    .I3(w_command_vram_wdata[24]) 
);
defparam n5988_s8.INIT=16'h8A7F;
  LUT4 n5988_s9 (
    .F(n5988_12),
    .I0(n5988_18),
    .I1(n6308_8),
    .I2(n5988_15),
    .I3(n5988_16) 
);
defparam n5988_s9.INIT=16'h000B;
  LUT4 n5989_s4 (
    .F(n5989_7),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5989_s4.INIT=16'hAC00;
  LUT4 n5989_s5 (
    .F(n5989_8),
    .I0(n6308_8),
    .I1(n5989_22),
    .I2(ff_cache0_data_en_9),
    .I3(n5989_24) 
);
defparam n5989_s5.INIT=16'hDD0D;
  LUT4 n5989_s6 (
    .F(n5989_9),
    .I0(n5989_20),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(n5989_16) 
);
defparam n5989_s6.INIT=16'h3FC8;
  LUT4 n5989_s7 (
    .F(n5989_10),
    .I0(n5989_24),
    .I1(n5989_22),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5989_s7.INIT=16'h0C0A;
  LUT4 n5989_s9 (
    .F(n5989_12),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6001_8),
    .I3(n6008_8) 
);
defparam n5989_s9.INIT=16'h5300;
  LUT4 n5990_s5 (
    .F(n5990_8),
    .I0(n5990_24),
    .I1(n6308_8),
    .I2(ff_cache3_data_en_9),
    .I3(n5990_28) 
);
defparam n5990_s5.INIT=16'hBB0B;
  LUT4 n5990_s6 (
    .F(n5990_9),
    .I0(n5990_22),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5990_17) 
);
defparam n5990_s6.INIT=16'h3FE8;
  LUT3 n5990_s7 (
    .F(n5990_10),
    .I0(n5990_26),
    .I1(n5990_22),
    .I2(ff_priority[0]) 
);
defparam n5990_s7.INIT=8'hCA;
  LUT2 n5990_s8 (
    .F(n5990_11),
    .I0(ff_priority[1]),
    .I1(ff_cache_vram_write) 
);
defparam n5990_s8.INIT=4'h1;
  LUT4 n5990_s9 (
    .F(n5990_12),
    .I0(n5990_24),
    .I1(n5990_28),
    .I2(ff_priority[0]),
    .I3(n5990_18) 
);
defparam n5990_s9.INIT=16'hCA00;
  LUT4 n5991_s5 (
    .F(n5991_8),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5965_15),
    .I3(ff_cache2_already_read_12) 
);
defparam n5991_s5.INIT=16'h5300;
  LUT4 n5991_s6 (
    .F(n5991_9),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_already_read_12) 
);
defparam n5991_s6.INIT=16'h5300;
  LUT4 n5991_s7 (
    .F(n5991_10),
    .I0(n5991_23),
    .I1(n5991_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5991_s7.INIT=16'hAC00;
  LUT4 n5991_s9 (
    .F(n5991_12),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5991_s9.INIT=16'hAC00;
  LUT4 n5991_s10 (
    .F(n5991_13),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5991_s10.INIT=16'hAC00;
  LUT4 n5991_s11 (
    .F(n5991_14),
    .I0(ff_cache1_data_en_11),
    .I1(ff_flush_state[1]),
    .I2(n5991_17),
    .I3(ff_flush_state[2]) 
);
defparam n5991_s11.INIT=16'h1F45;
  LUT4 n5992_s5 (
    .F(n5992_8),
    .I0(n5992_13),
    .I1(n5992_14),
    .I2(n5992_15),
    .I3(n5992_16) 
);
defparam n5992_s5.INIT=16'h0001;
  LUT4 n5992_s6 (
    .F(n5992_9),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5992_s6.INIT=16'hAC00;
  LUT4 n5992_s7 (
    .F(n5992_10),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_11) 
);
defparam n5992_s7.INIT=16'hAC00;
  LUT4 n5992_s8 (
    .F(n5992_11),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5992_s8.INIT=16'hAC00;
  LUT4 n5992_s9 (
    .F(n5992_12),
    .I0(ff_cache1_data_en_11),
    .I1(n5969_14),
    .I2(n5992_17),
    .I3(w_command_vram_wdata[20]) 
);
defparam n5992_s9.INIT=16'hFC8F;
  LUT4 n5993_s5 (
    .F(n5993_8),
    .I0(n5993_23),
    .I1(n5993_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5993_s5.INIT=16'hF53F;
  LUT4 n5993_s6 (
    .F(n5993_9),
    .I0(n5993_25),
    .I1(n5993_27),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5993_s6.INIT=16'h3FF5;
  LUT4 n5993_s7 (
    .F(n5993_10),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5993_s7.INIT=16'hAC00;
  LUT4 n5993_s8 (
    .F(n5993_11),
    .I0(n5993_21),
    .I1(ff_flush_state[1]),
    .I2(n5993_17),
    .I3(ff_flush_state[2]) 
);
defparam n5993_s8.INIT=16'h0D03;
  LUT4 n5993_s9 (
    .F(n5993_12),
    .I0(n6308_8),
    .I1(n5993_23),
    .I2(ff_cache0_data_en_9),
    .I3(n5993_25) 
);
defparam n5993_s9.INIT=16'hDD0D;
  LUT4 n5994_s4 (
    .F(n5994_7),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_address_16_13) 
);
defparam n5994_s4.INIT=16'h0A0C;
  LUT4 n5994_s5 (
    .F(n5994_8),
    .I0(n5994_17),
    .I1(n5994_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5994_s5.INIT=16'hC0AF;
  LUT4 n5994_s6 (
    .F(n5994_9),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5994_s6.INIT=16'h5300;
  LUT4 n5994_s8 (
    .F(n5994_11),
    .I0(ff_cache1_data_en_11),
    .I1(w_command_vram_wdata[18]),
    .I2(n5969_14),
    .I3(n5969_10) 
);
defparam n5994_s8.INIT=16'h001F;
  LUT4 n5994_s9 (
    .F(n5994_12),
    .I0(n5994_17),
    .I1(n6308_8),
    .I2(n5994_14),
    .I3(n5994_15) 
);
defparam n5994_s9.INIT=16'h000B;
  LUT4 n5995_s6 (
    .F(n5995_9),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5995_s6.INIT=16'hAC00;
  LUT4 n5995_s7 (
    .F(n5995_10),
    .I0(n5995_22),
    .I1(n5995_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5995_s7.INIT=16'h3F05;
  LUT4 n5995_s8 (
    .F(n5995_11),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5965_15),
    .I3(ff_cache2_already_read_12) 
);
defparam n5995_s8.INIT=16'h5300;
  LUT4 n5995_s9 (
    .F(n5995_12),
    .I0(n5995_16),
    .I1(ff_cache1_data_en_11),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5995_s9.INIT=16'hE80E;
  LUT4 n5995_s10 (
    .F(n5995_13),
    .I0(n5995_24),
    .I1(ff_cache3_data_en_9),
    .I2(n5995_17),
    .I3(n5995_18) 
);
defparam n5995_s10.INIT=16'h000B;
  LUT4 n5996_s5 (
    .F(n5996_8),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5996_s5.INIT=16'h5300;
  LUT4 n5996_s6 (
    .F(n5996_9),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5965_15),
    .I3(ff_cache2_already_read_12) 
);
defparam n5996_s6.INIT=16'h5300;
  LUT4 n5996_s7 (
    .F(n5996_10),
    .I0(n5996_17),
    .I1(n5996_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5996_s7.INIT=16'h3FF5;
  LUT4 n5996_s8 (
    .F(n5996_11),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5992_19),
    .I3(n5966_21) 
);
defparam n5996_s8.INIT=16'h0503;
  LUT4 n5996_s9 (
    .F(n5996_12),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5996_s9.INIT=16'hAC00;
  LUT4 n5996_s10 (
    .F(n5996_13),
    .I0(n5996_17),
    .I1(ff_cache0_data_en_9),
    .I2(ff_cache3_data_en_9),
    .I3(n5996_19) 
);
defparam n5996_s10.INIT=16'hBB0B;
  LUT4 n5997_s5 (
    .F(n5997_8),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5997_s5.INIT=16'hAC00;
  LUT4 n5997_s9 (
    .F(n5997_12),
    .I0(n5997_23),
    .I1(n5997_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5997_s9.INIT=16'h0305;
  LUT4 n5997_s10 (
    .F(n5997_13),
    .I0(n5997_19),
    .I1(n5997_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5997_s10.INIT=16'h3500;
  LUT4 n5998_s5 (
    .F(n5998_8),
    .I0(n5998_26),
    .I1(n5998_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5998_s5.INIT=16'h0305;
  LUT4 n5998_s6 (
    .F(n5998_9),
    .I0(n5998_24),
    .I1(n5998_28),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5998_s6.INIT=16'h3500;
  LUT4 n5998_s8 (
    .F(n5998_11),
    .I0(n6308_8),
    .I1(n5998_24),
    .I2(ff_cache0_data_en_9),
    .I3(n5998_26) 
);
defparam n5998_s8.INIT=16'hDD0D;
  LUT4 n5998_s9 (
    .F(n5998_12),
    .I0(n5998_22),
    .I1(n6535_11),
    .I2(ff_cache3_data_en_9),
    .I3(n5998_28) 
);
defparam n5998_s9.INIT=16'hBB0B;
  LUT4 n5999_s4 (
    .F(n5999_7),
    .I0(n5999_25),
    .I1(n5999_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5999_s4.INIT=16'h0305;
  LUT4 n5999_s5 (
    .F(n5999_8),
    .I0(n5999_27),
    .I1(n6008_8),
    .I2(n5999_16),
    .I3(ff_cache_vram_write) 
);
defparam n5999_s5.INIT=16'h000B;
  LUT4 n5999_s8 (
    .F(n5999_11),
    .I0(ff_cache0_data_en_9),
    .I1(n5999_25),
    .I2(ff_cache3_data_en_9),
    .I3(n5999_27) 
);
defparam n5999_s8.INIT=16'hDD0D;
  LUT4 n5999_s9 (
    .F(n5999_12),
    .I0(n6308_8),
    .I1(n5999_23),
    .I2(n5969_14),
    .I3(w_command_vram_wdata[13]) 
);
defparam n5999_s9.INIT=16'h0DDD;
  LUT4 n6000_s3 (
    .F(n6000_6),
    .I0(w_command_vram_wdata[12]),
    .I1(ff_cache1_data_en_11),
    .I2(n5969_14),
    .I3(n6000_9) 
);
defparam n6000_s3.INIT=16'h001F;
  LUT3 n6000_s4 (
    .F(n6000_7),
    .I0(n6000_10),
    .I1(ff_cache0_data_en_9),
    .I2(n6000_11) 
);
defparam n6000_s4.INIT=8'hB0;
  LUT4 n6000_s5 (
    .F(n6000_8),
    .I0(n120_9),
    .I1(ff_cache_vram_write),
    .I2(n6000_12),
    .I3(n6000_13) 
);
defparam n6000_s5.INIT=16'h000B;
  LUT2 n6001_s5 (
    .F(n6001_8),
    .I0(n6001_14),
    .I1(ff_cache3_data_en) 
);
defparam n6001_s5.INIT=4'h4;
  LUT4 n6001_s7 (
    .F(n6001_10),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n6001_s7.INIT=16'hAC00;
  LUT4 n6001_s8 (
    .F(n6001_11),
    .I0(n5969_14),
    .I1(w_command_vram_wdata[11]),
    .I2(n6001_21),
    .I3(n6308_8) 
);
defparam n6001_s8.INIT=16'hF077;
  LUT4 n6001_s9 (
    .F(n6001_12),
    .I0(n6001_19),
    .I1(n6001_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6001_s9.INIT=16'h3500;
  LUT4 n6001_s10 (
    .F(n6001_13),
    .I0(n6001_21),
    .I1(n6001_23),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6001_s10.INIT=16'h0503;
  LUT4 n6002_s4 (
    .F(n6002_7),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n6002_s4.INIT=16'hAC00;
  LUT4 n6002_s5 (
    .F(n6002_8),
    .I0(n6002_12),
    .I1(ff_cache1_data_en_11),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n6002_s5.INIT=16'hDC8D;
  LUT4 n6002_s6 (
    .F(n6002_9),
    .I0(n6002_17),
    .I1(n6308_8),
    .I2(ff_cache3_data_en_9),
    .I3(n6002_19) 
);
defparam n6002_s6.INIT=16'hBB0B;
  LUT4 n6002_s7 (
    .F(n6002_10),
    .I0(ff_cache1_data[10]),
    .I1(n6002_15),
    .I2(ff_cache1_address_17_14),
    .I3(ff_priority[0]) 
);
defparam n6002_s7.INIT=16'h53CC;
  LUT4 n6002_s8 (
    .F(n6002_11),
    .I0(n6002_17),
    .I1(n6002_19),
    .I2(ff_priority[0]),
    .I3(n5990_18) 
);
defparam n6002_s8.INIT=16'hCA00;
  LUT4 n6003_s5 (
    .F(n6003_8),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n6003_s5.INIT=16'h5300;
  LUT4 n6003_s6 (
    .F(n6003_9),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5965_15),
    .I3(ff_cache2_already_read_12) 
);
defparam n6003_s6.INIT=16'h5300;
  LUT4 n6003_s7 (
    .F(n6003_10),
    .I0(n6003_20),
    .I1(n6003_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6003_s7.INIT=16'h3FF5;
  LUT4 n6003_s9 (
    .F(n6003_12),
    .I0(n6003_15),
    .I1(ff_cache1_data_en_11),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6003_s9.INIT=16'hE8CE;
  LUT4 n6003_s10 (
    .F(n6003_13),
    .I0(ff_cache3_data_en_9),
    .I1(n6003_22),
    .I2(n6003_18),
    .I3(n6308_8) 
);
defparam n6003_s10.INIT=16'hD0DD;
  LUT4 n6004_s6 (
    .F(n6004_9),
    .I0(n6535_11),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache1_address_17_14),
    .I3(w_command_vram_wdata[8]) 
);
defparam n6004_s6.INIT=16'h8A7F;
  LUT4 n6004_s9 (
    .F(n6004_12),
    .I0(n6004_21),
    .I1(n6004_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6004_s9.INIT=16'h3500;
  LUT4 n6004_s10 (
    .F(n6004_13),
    .I0(n6004_23),
    .I1(n6004_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6004_s10.INIT=16'h0305;
  LUT4 n6005_s4 (
    .F(n6005_7),
    .I0(n6005_12),
    .I1(n6005_13),
    .I2(n6005_14),
    .I3(n6005_15) 
);
defparam n6005_s4.INIT=16'h0001;
  LUT4 n6005_s5 (
    .F(n6005_8),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n6005_s5.INIT=16'hAC00;
  LUT4 n6005_s6 (
    .F(n6005_9),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_11) 
);
defparam n6005_s6.INIT=16'hAC00;
  LUT4 n6005_s7 (
    .F(n6005_10),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n6005_s7.INIT=16'hAC00;
  LUT4 n6005_s8 (
    .F(n6005_11),
    .I0(ff_cache1_data_en_11),
    .I1(n5969_14),
    .I2(n6005_16),
    .I3(w_command_vram_wdata[7]) 
);
defparam n6005_s8.INIT=16'hFC8F;
  LUT4 n6006_s4 (
    .F(n6006_7),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n6006_s4.INIT=16'hAC00;
  LUT4 n6006_s5 (
    .F(n6006_8),
    .I0(n6006_13),
    .I1(ff_cache1_data_en_11),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n6006_s5.INIT=16'hDC8D;
  LUT4 n6006_s6 (
    .F(n6006_9),
    .I0(n6006_17),
    .I1(n6308_8),
    .I2(ff_cache0_data_en_9),
    .I3(n6006_19) 
);
defparam n6006_s6.INIT=16'hBB0B;
  LUT4 n6006_s7 (
    .F(n6006_10),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6001_8),
    .I3(n6008_8) 
);
defparam n6006_s7.INIT=16'h5300;
  LUT4 n6006_s8 (
    .F(n6006_11),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n6006_s8.INIT=16'h5300;
  LUT4 n6006_s9 (
    .F(n6006_12),
    .I0(n6006_19),
    .I1(n6006_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6006_s9.INIT=16'h0C0A;
  LUT4 n6007_s4 (
    .F(n6007_7),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5965_15),
    .I3(ff_cache2_already_read_12) 
);
defparam n6007_s4.INIT=16'h5300;
  LUT4 n6007_s5 (
    .F(n6007_8),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6001_8),
    .I3(n6008_8) 
);
defparam n6007_s5.INIT=16'h5300;
  LUT4 n6007_s6 (
    .F(n6007_9),
    .I0(n6007_19),
    .I1(n6007_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6007_s6.INIT=16'h0C0A;
  LUT4 n6007_s8 (
    .F(n6007_11),
    .I0(ff_cache1_data_en_11),
    .I1(n5969_14),
    .I2(n6007_14),
    .I3(w_command_vram_wdata[5]) 
);
defparam n6007_s8.INIT=16'hFC8F;
  LUT3 n6007_s9 (
    .F(n6007_12),
    .I0(n6007_17),
    .I1(n6535_11),
    .I2(n6007_15) 
);
defparam n6007_s9.INIT=8'h0B;
  LUT2 n6008_s5 (
    .F(n6008_8),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6008_s5.INIT=4'h8;
  LUT4 n6008_s7 (
    .F(n6008_10),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5965_15),
    .I3(ff_priority[1]) 
);
defparam n6008_s7.INIT=16'h5300;
  LUT4 n6008_s8 (
    .F(n6008_11),
    .I0(n6008_20),
    .I1(n6008_22),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6008_s8.INIT=16'hFA0C;
  LUT4 n6008_s10 (
    .F(n6008_13),
    .I0(n6008_22),
    .I1(ff_cache0_data_en_9),
    .I2(ff_cache3_data_en_9),
    .I3(n6008_24) 
);
defparam n6008_s10.INIT=16'hBB0B;
  LUT4 n6008_s11 (
    .F(n6008_14),
    .I0(n5969_14),
    .I1(n6008_16),
    .I2(w_command_vram_wdata[4]),
    .I3(n5965_23) 
);
defparam n6008_s11.INIT=16'h1C00;
  LUT4 n6009_s4 (
    .F(n6009_7),
    .I0(n6009_18),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n6009_13) 
);
defparam n6009_s4.INIT=16'h00D7;
  LUT4 n6009_s5 (
    .F(n6009_8),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n6009_s5.INIT=16'hAC00;
  LUT4 n6009_s6 (
    .F(n6009_9),
    .I0(ff_cache0_data_en_9),
    .I1(n6009_22),
    .I2(ff_cache3_data_en_9),
    .I3(n6009_24) 
);
defparam n6009_s6.INIT=16'hDD0D;
  LUT3 n6009_s7 (
    .F(n6009_10),
    .I0(n6009_22),
    .I1(n6009_18),
    .I2(ff_priority[0]) 
);
defparam n6009_s7.INIT=8'hCA;
  LUT4 n6009_s8 (
    .F(n6009_11),
    .I0(n6009_24),
    .I1(n6009_20),
    .I2(ff_priority[0]),
    .I3(n5990_18) 
);
defparam n6009_s8.INIT=16'hAC00;
  LUT4 n6010_s5 (
    .F(n6010_8),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n6010_s5.INIT=16'h5300;
  LUT4 n6010_s6 (
    .F(n6010_9),
    .I0(n6010_23),
    .I1(ff_cache2_already_read_12),
    .I2(n6010_13),
    .I3(n6010_14) 
);
defparam n6010_s6.INIT=16'h0007;
  LUT4 n6010_s7 (
    .F(n6010_10),
    .I0(n6010_15),
    .I1(ff_cache1_data_en_11),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6010_s7.INIT=16'hE8CE;
  LUT4 n6010_s8 (
    .F(n6010_11),
    .I0(n6010_23),
    .I1(n6308_8),
    .I2(n6010_16),
    .I3(n6010_17) 
);
defparam n6010_s8.INIT=16'h000B;
  LUT4 n6011_s5 (
    .F(n6011_8),
    .I0(n6011_18),
    .I1(ff_flush_state[1]),
    .I2(n6011_14),
    .I3(ff_flush_state[2]) 
);
defparam n6011_s5.INIT=16'h0DF0;
  LUT4 n6011_s6 (
    .F(n6011_9),
    .I0(n6011_20),
    .I1(n6308_8),
    .I2(ff_cache0_data_en_9),
    .I3(n6011_22) 
);
defparam n6011_s6.INIT=16'hBB0B;
  LUT4 n6011_s7 (
    .F(n6011_10),
    .I0(n6011_20),
    .I1(n6011_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6011_s7.INIT=16'h3500;
  LUT4 n6011_s8 (
    .F(n6011_11),
    .I0(n6011_22),
    .I1(n6011_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6011_s8.INIT=16'h0305;
  LUT3 n6011_s9 (
    .F(n6011_12),
    .I0(n131_9),
    .I1(ff_cache_vram_write),
    .I2(n5992_19) 
);
defparam n6011_s9.INIT=8'h70;
  LUT4 n6012_s6 (
    .F(n6012_9),
    .I0(n6012_14),
    .I1(ff_cache1_data_en_11),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam n6012_s6.INIT=16'hDC8D;
  LUT4 n6012_s7 (
    .F(n6012_10),
    .I0(ff_cache0_data_en_9),
    .I1(n6012_20),
    .I2(n6012_22),
    .I3(ff_cache3_data_en_9) 
);
defparam n6012_s7.INIT=16'hD0DD;
  LUT4 n6012_s8 (
    .F(n6012_11),
    .I0(n6012_20),
    .I1(n6012_18),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6012_s8.INIT=16'h0C0A;
  LUT4 n6012_s9 (
    .F(n6012_12),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n6012_s9.INIT=16'h5300;
  LUT4 n6012_s10 (
    .F(n6012_13),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6001_8),
    .I3(n6008_8) 
);
defparam n6012_s10.INIT=16'h5300;
  LUT4 n6013_s10 (
    .F(n6013_13),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n6013_s10.INIT=16'hCA00;
  LUT4 n6013_s11 (
    .F(n6013_14),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n6013_s11.INIT=16'hAC00;
  LUT4 n6013_s12 (
    .F(n6013_15),
    .I0(ff_cache1_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_11) 
);
defparam n6013_s12.INIT=16'hAC00;
  LUT4 n6013_s13 (
    .F(n6013_16),
    .I0(ff_cache1_data_en_11),
    .I1(n5969_14),
    .I2(n6013_22),
    .I3(w_command_vram_wdata_mask[3]) 
);
defparam n6013_s13.INIT=16'hFC8F;
  LUT4 n6013_s15 (
    .F(n6013_18),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6013_s15.INIT=16'h5300;
  LUT4 n6013_s16 (
    .F(n6013_19),
    .I0(ff_cache0_address_16_13),
    .I1(ff_cache1_address_17_14),
    .I2(ff_priority[0]),
    .I3(n6013_21) 
);
defparam n6013_s16.INIT=16'hCA00;
  LUT4 n6013_s18 (
    .F(n6013_21),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6013_s18.INIT=16'h0503;
  LUT4 n6014_s10 (
    .F(n6014_13),
    .I0(w_command_vram_wdata_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n6014_s10.INIT=16'hCA00;
  LUT4 n6014_s11 (
    .F(n6014_14),
    .I0(ff_cache2_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n6014_s11.INIT=16'hAC00;
  LUT4 n6014_s12 (
    .F(n6014_15),
    .I0(ff_cache3_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n6014_s12.INIT=16'hAC00;
  LUT4 n6014_s13 (
    .F(n6014_16),
    .I0(ff_flush_state[2]),
    .I1(ff_cache1_data_en_11),
    .I2(n6014_20),
    .I3(n5966_11) 
);
defparam n6014_s13.INIT=16'hF400;
  LUT4 n6014_s14 (
    .F(n6014_17),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6014_s14.INIT=16'h5300;
  LUT4 n6014_s15 (
    .F(n6014_18),
    .I0(ff_cache0_address_16_13),
    .I1(ff_cache1_address_17_14),
    .I2(ff_priority[0]),
    .I3(n6014_19) 
);
defparam n6014_s15.INIT=16'hCA00;
  LUT4 n6014_s16 (
    .F(n6014_19),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6014_s16.INIT=16'h0503;
  LUT4 n6015_s10 (
    .F(n6015_13),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n6015_s10.INIT=16'hCA00;
  LUT4 n6015_s11 (
    .F(n6015_14),
    .I0(ff_cache1_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_11) 
);
defparam n6015_s11.INIT=16'hAC00;
  LUT4 n6015_s12 (
    .F(n6015_15),
    .I0(ff_cache3_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n6015_s12.INIT=16'hAC00;
  LUT4 n6015_s13 (
    .F(n6015_16),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache1_data_en_11),
    .I2(n5969_14),
    .I3(n6015_20) 
);
defparam n6015_s13.INIT=16'h001F;
  LUT4 n6015_s14 (
    .F(n6015_17),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6015_s14.INIT=16'h5300;
  LUT4 n6015_s15 (
    .F(n6015_18),
    .I0(ff_cache0_address_16_13),
    .I1(ff_cache1_address_17_14),
    .I2(ff_priority[0]),
    .I3(n6015_19) 
);
defparam n6015_s15.INIT=16'hCA00;
  LUT4 n6015_s16 (
    .F(n6015_19),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6015_s16.INIT=16'h0503;
  LUT4 n6016_s10 (
    .F(n6016_13),
    .I0(ff_cache3_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n6016_s10.INIT=16'hAC00;
  LUT4 n6016_s11 (
    .F(n6016_14),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n6016_s11.INIT=16'hCA00;
  LUT4 n6016_s12 (
    .F(n6016_15),
    .I0(ff_cache1_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_11) 
);
defparam n6016_s12.INIT=16'hAC00;
  LUT4 n6016_s13 (
    .F(n6016_16),
    .I0(w_command_vram_wdata_mask[0]),
    .I1(ff_cache1_data_en_11),
    .I2(n5969_14),
    .I3(n6016_20) 
);
defparam n6016_s13.INIT=16'h001F;
  LUT4 n6016_s14 (
    .F(n6016_17),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6016_s14.INIT=16'h5300;
  LUT4 n6016_s15 (
    .F(n6016_18),
    .I0(ff_cache0_address_16_13),
    .I1(ff_cache1_address_17_14),
    .I2(ff_priority[0]),
    .I3(n6016_19) 
);
defparam n6016_s15.INIT=16'hCA00;
  LUT4 n6016_s16 (
    .F(n6016_19),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6016_s16.INIT=16'h0503;
  LUT2 ff_cache0_already_read_s8 (
    .F(ff_cache0_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache0_already_read_s8.INIT=4'h1;
  LUT2 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s9.INIT=4'h8;
  LUT3 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_13),
    .I0(ff_cache0_already_read_19),
    .I1(ff_vram_wdata_31_10),
    .I2(n5121_10) 
);
defparam ff_cache3_already_read_s9.INIT=8'h80;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache1_already_read),
    .I1(n519_9),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(n1387_4) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'hBBF0;
  LUT3 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(w_cache_vram_rdata_en),
    .I1(n6822_25),
    .I2(ff_cache_vram_rdata_7_12) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=8'h01;
  LUT4 n6822_s10 (
    .F(n6822_16),
    .I0(w_cache2_hit),
    .I1(n1387_4),
    .I2(n5735_9),
    .I3(n5753_9) 
);
defparam n6822_s10.INIT=16'h0001;
  LUT4 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_10),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_already_read_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_wdata_31_s7.INIT=16'h7F00;
  LUT2 ff_cache0_address_16_s8 (
    .F(ff_cache0_address_16_13),
    .I0(ff_cache0_address_16_15),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_address_16_s8.INIT=4'h4;
  LUT4 ff_cache0_address_16_s9 (
    .F(ff_cache0_address_16_14),
    .I0(ff_cache3_data_en),
    .I1(ff_cache0_already_read_12),
    .I2(ff_cache3_already_read_15),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_16_s9.INIT=16'h7F00;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_16_14),
    .I1(ff_cache0_already_read_19),
    .I2(n5735_9),
    .I3(ff_cache0_data_31_15) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT3 ff_cache1_address_17_s8 (
    .F(ff_cache1_address_17_13),
    .I0(ff_cache1_data_en),
    .I1(ff_cache1_address_17_18),
    .I2(ff_cache0_data_en) 
);
defparam ff_cache1_address_17_s8.INIT=8'hD0;
  LUT2 ff_cache1_address_17_s9 (
    .F(ff_cache1_address_17_14),
    .I0(ff_cache1_address_17_16),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache1_address_17_s9.INIT=4'h4;
  LUT4 ff_cache2_address_17_s9 (
    .F(ff_cache2_address_17_14),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_17_s9.INIT=16'h8F00;
  LUT4 ff_cache3_address_17_s8 (
    .F(ff_cache3_address_17_13),
    .I0(n6001_8),
    .I1(n6822_16),
    .I2(n6008_8),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_address_17_s8.INIT=16'h007F;
  LUT3 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(n19_3_34),
    .I1(ff_cache0_address_16_14),
    .I2(ff_cache1_data_mask_3_13) 
);
defparam ff_cache0_data_mask_2_s11.INIT=8'h80;
  LUT2 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_17),
    .I0(ff_start),
    .I1(ff_cache1_data_en_16) 
);
defparam ff_cache0_data_mask_2_s12.INIT=4'h4;
  LUT4 ff_cache3_data_mask_3_s11 (
    .F(ff_cache3_data_mask_3_16),
    .I0(w_cache2_hit),
    .I1(n5388_7),
    .I2(ff_cache3_address_17_13),
    .I3(n6822_21) 
);
defparam ff_cache3_data_mask_3_s11.INIT=16'h0100;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_18),
    .I0(n5735_9),
    .I1(ff_cache_vram_write),
    .I2(n5388_7),
    .I3(ff_cache1_address_17_12) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'h000B;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(n6822_21),
    .I1(ff_cache_vram_write),
    .I2(n5388_7),
    .I3(ff_cache2_address_17_11) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'h0007;
  LUT4 n6824_s11 (
    .F(n6824_16),
    .I0(n6008_8),
    .I1(n6001_14),
    .I2(n5992_19),
    .I3(n6824_17) 
);
defparam n6824_s11.INIT=16'h7000;
  LUT4 n5964_s7 (
    .F(n5964_12),
    .I0(ff_cache0_address_16_13),
    .I1(ff_cache1_address_17_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5964_s7.INIT=16'h0C0A;
  LUT4 n5964_s8 (
    .F(n5964_13),
    .I0(n5965_15),
    .I1(n6001_8),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5964_s8.INIT=16'hCA00;
  LUT4 n5965_s16 (
    .F(n5965_19),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5965_s16.INIT=16'h8000;
  LUT4 n5982_s13 (
    .F(n5982_16),
    .I0(ff_cache3_data_en_9),
    .I1(ff_cache3_data[30]),
    .I2(n6001_8),
    .I3(w_command_vram_wdata[30]) 
);
defparam n5982_s13.INIT=16'h8A7F;
  LUT4 n5985_s12 (
    .F(n5985_15),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_data_en_11) 
);
defparam n5985_s12.INIT=16'hAC00;
  LUT4 n5985_s13 (
    .F(n5985_16),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5985_s13.INIT=16'hAC00;
  LUT4 n5986_s11 (
    .F(n5986_14),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache0_address_16_13),
    .I3(w_command_vram_wdata[26]) 
);
defparam n5986_s11.INIT=16'h8A7F;
  LUT4 n5988_s12 (
    .F(n5988_15),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_data_en_11) 
);
defparam n5988_s12.INIT=16'hAC00;
  LUT4 n5988_s13 (
    .F(n5988_16),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n5988_s13.INIT=16'hAC00;
  LUT4 n5989_s13 (
    .F(n5989_16),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[23]),
    .I3(ff_flush_state[1]) 
);
defparam n5989_s13.INIT=16'hF38A;
  LUT4 n5990_s14 (
    .F(n5990_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[22]),
    .I3(ff_flush_state[1]) 
);
defparam n5990_s14.INIT=16'hF38A;
  LUT2 n5990_s15 (
    .F(n5990_18),
    .I0(ff_cache_vram_write),
    .I1(ff_priority[1]) 
);
defparam n5990_s15.INIT=4'h4;
  LUT4 n5991_s14 (
    .F(n5991_17),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_data_en_11),
    .I3(ff_cache1_address_17_14) 
);
defparam n5991_s14.INIT=16'hACCC;
  LUT4 n5992_s10 (
    .F(n5992_13),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5965_15),
    .I3(ff_cache2_already_read_12) 
);
defparam n5992_s10.INIT=16'h5300;
  LUT4 n5992_s11 (
    .F(n5992_14),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_already_read_12) 
);
defparam n5992_s11.INIT=16'h5300;
  LUT4 n5992_s12 (
    .F(n5992_15),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6001_8),
    .I3(n6008_8) 
);
defparam n5992_s12.INIT=16'h5300;
  LUT4 n5992_s13 (
    .F(n5992_16),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5992_s13.INIT=16'h5300;
  LUT4 n5992_s14 (
    .F(n5992_17),
    .I0(ff_cache0_data_en_9),
    .I1(ff_cache0_data[20]),
    .I2(ff_cache0_address_16_13),
    .I3(w_command_vram_wdata[20]) 
);
defparam n5992_s14.INIT=16'h8A7F;
  LUT4 n5993_s14 (
    .F(n5993_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[19]),
    .I3(ff_flush_state[1]) 
);
defparam n5993_s14.INIT=16'h3D8A;
  LUT4 n5994_s11 (
    .F(n5994_14),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache1_address_17_14),
    .I3(n6535_11) 
);
defparam n5994_s11.INIT=16'hAC00;
  LUT4 n5994_s12 (
    .F(n5994_15),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5994_s12.INIT=16'hAC00;
  LUT4 n5995_s13 (
    .F(n5995_16),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache1_data_en_11),
    .I3(ff_cache1_address_17_14) 
);
defparam n5995_s13.INIT=16'hACCC;
  LUT4 n5995_s14 (
    .F(n5995_17),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n5995_s14.INIT=16'hAC00;
  LUT4 n5995_s15 (
    .F(n5995_18),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n5995_s15.INIT=16'hAC00;
  LUT4 n5999_s13 (
    .F(n5999_16),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n5999_s13.INIT=16'hAC00;
  LUT4 n6000_s6 (
    .F(n6000_9),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n6000_s6.INIT=16'hAC00;
  LUT4 n6000_s7 (
    .F(n6000_10),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n6000_s7.INIT=16'h3533;
  LUT4 n6000_s8 (
    .F(n6000_11),
    .I0(n6000_14),
    .I1(n6535_11),
    .I2(ff_cache3_data_en_9),
    .I3(n6000_15) 
);
defparam n6000_s8.INIT=16'hBB0B;
  LUT4 n6000_s9 (
    .F(n6000_12),
    .I0(n6000_10),
    .I1(n6000_14),
    .I2(ff_priority[0]),
    .I3(n5990_11) 
);
defparam n6000_s9.INIT=16'hCA00;
  LUT4 n6000_s10 (
    .F(n6000_13),
    .I0(n6000_15),
    .I1(n6000_16),
    .I2(ff_priority[0]),
    .I3(n5990_18) 
);
defparam n6000_s10.INIT=16'hA300;
  LUT4 n6001_s11 (
    .F(n6001_14),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n6001_s11.INIT=16'h8000;
  LUT4 n6002_s9 (
    .F(n6002_12),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_data_en_11) 
);
defparam n6002_s9.INIT=16'hAC33;
  LUT4 n6002_s12 (
    .F(n6002_15),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_priority[0]) 
);
defparam n6002_s12.INIT=16'hCC53;
  LUT4 n6003_s12 (
    .F(n6003_15),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache1_data_en_11),
    .I3(ff_cache1_address_17_14) 
);
defparam n6003_s12.INIT=16'hACCC;
  LUT4 n6005_s9 (
    .F(n6005_12),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_already_read_12) 
);
defparam n6005_s9.INIT=16'h5300;
  LUT4 n6005_s10 (
    .F(n6005_13),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6001_8),
    .I3(n6008_8) 
);
defparam n6005_s10.INIT=16'h5300;
  LUT4 n6005_s11 (
    .F(n6005_14),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5965_15),
    .I3(ff_cache2_already_read_12) 
);
defparam n6005_s11.INIT=16'h5300;
  LUT4 n6005_s12 (
    .F(n6005_15),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_already_read_12) 
);
defparam n6005_s12.INIT=16'h5300;
  LUT4 n6005_s13 (
    .F(n6005_16),
    .I0(ff_cache3_data_en_9),
    .I1(ff_cache3_data[7]),
    .I2(n6001_8),
    .I3(w_command_vram_wdata[7]) 
);
defparam n6005_s13.INIT=16'h8A7F;
  LUT4 n6006_s10 (
    .F(n6006_13),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_data_en_11) 
);
defparam n6006_s10.INIT=16'hAC33;
  LUT4 n6007_s11 (
    .F(n6007_14),
    .I0(ff_cache3_data_en_9),
    .I1(ff_cache3_data[5]),
    .I2(n6001_8),
    .I3(w_command_vram_wdata[5]) 
);
defparam n6007_s11.INIT=16'h8A7F;
  LUT4 n6007_s12 (
    .F(n6007_15),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n6007_s12.INIT=16'hAC00;
  LUT4 n6008_s13 (
    .F(n6008_16),
    .I0(n6308_8),
    .I1(ff_cache2_data[4]),
    .I2(n5965_15),
    .I3(w_command_vram_wdata[4]) 
);
defparam n6008_s13.INIT=16'h8A7F;
  LUT4 n6009_s10 (
    .F(n6009_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[3]),
    .I3(ff_flush_state[1]) 
);
defparam n6009_s10.INIT=16'h3F8A;
  LUT4 n6010_s10 (
    .F(n6010_13),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6001_8),
    .I3(n6008_8) 
);
defparam n6010_s10.INIT=16'h5300;
  LUT4 n6010_s11 (
    .F(n6010_14),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_already_read_12) 
);
defparam n6010_s11.INIT=16'h5300;
  LUT4 n6010_s12 (
    .F(n6010_15),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache1_data_en_11),
    .I3(ff_cache1_address_17_14) 
);
defparam n6010_s12.INIT=16'hACCC;
  LUT4 n6010_s13 (
    .F(n6010_16),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6001_8),
    .I3(ff_cache3_data_en_9) 
);
defparam n6010_s13.INIT=16'hAC00;
  LUT4 n6010_s14 (
    .F(n6010_17),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache0_data_en_9) 
);
defparam n6010_s14.INIT=16'hAC00;
  LUT4 n6011_s11 (
    .F(n6011_14),
    .I0(ff_flush_state[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n6011_s11.INIT=16'h7425;
  LUT4 n6012_s11 (
    .F(n6012_14),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_17_14),
    .I3(ff_cache1_data_en_11) 
);
defparam n6012_s11.INIT=16'hAC33;
  LUT4 n6013_s19 (
    .F(n6013_22),
    .I0(ff_cache3_data_en_9),
    .I1(ff_cache3_data_mask[3]),
    .I2(n6001_8),
    .I3(w_command_vram_wdata_mask[3]) 
);
defparam n6013_s19.INIT=16'h8A7F;
  LUT4 n6014_s17 (
    .F(n6014_20),
    .I0(ff_cache1_data_mask[2]),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(ff_cache1_data_en_11),
    .I3(ff_cache1_address_17_14) 
);
defparam n6014_s17.INIT=16'hACCC;
  LUT4 n6015_s17 (
    .F(n6015_20),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n6015_s17.INIT=16'hAC00;
  LUT4 n6016_s17 (
    .F(n6016_20),
    .I0(ff_cache2_data_mask[0]),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5965_15),
    .I3(n6308_8) 
);
defparam n6016_s17.INIT=16'hAC00;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(ff_cache2_already_read),
    .I1(n562_9),
    .I2(ff_cache_vram_rdata_en_14),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'hBBF0;
  LUT4 ff_cache0_address_16_s10 (
    .F(ff_cache0_address_16_15),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam ff_cache0_address_16_s10.INIT=16'h8000;
  LUT4 ff_cache1_address_17_s11 (
    .F(ff_cache1_address_17_16),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam ff_cache1_address_17_s11.INIT=16'h8000;
  LUT4 n6824_s12 (
    .F(n6824_17),
    .I0(ff_cache1_address_17_16),
    .I1(n6824_18),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n6824_s12.INIT=16'hF53C;
  LUT4 n6000_s11 (
    .F(n6000_14),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n6000_s11.INIT=16'h3533;
  LUT4 n6000_s12 (
    .F(n6000_15),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n6000_s12.INIT=16'h3533;
  LUT4 n6000_s13 (
    .F(n6000_16),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n6000_s13.INIT=16'hCACC;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_14),
    .I0(n605_9),
    .I1(ff_cache3_already_read),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h0D00;
  LUT3 n6824_s13 (
    .F(n6824_18),
    .I0(ff_cache0_address_16_15),
    .I1(n5965_19),
    .I2(ff_priority[1]) 
);
defparam n6824_s13.INIT=8'hC5;
  LUT4 n6308_s4 (
    .F(n6308_10),
    .I0(n6308_8),
    .I1(n6535_11),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6308_s4.INIT=16'h000E;
  LUT3 ff_busy_s4 (
    .F(ff_busy_10),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_start),
    .I2(ff_cache_flush_start) 
);
defparam ff_busy_s4.INIT=8'hFE;
  LUT4 ff_vram_address_17_s12 (
    .F(ff_vram_address_17_17),
    .I0(ff_start),
    .I1(ff_vram_address_17_15),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_address_17_s12.INIT=16'h0001;
  LUT3 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_15),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s10.INIT=8'h80;
  LUT4 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_19),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache0_address_16_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s13.INIT=16'h00EF;
  LUT3 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6822_25) 
);
defparam ff_cache0_already_read_s10.INIT=8'h10;
  LUT4 ff_cache2_address_17_s10 (
    .F(ff_cache2_address_17_16),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_cache2_address_17_s10.INIT=16'hBF00;
  LUT3 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6822_25) 
);
defparam ff_cache2_already_read_s10.INIT=8'h40;
  LUT4 ff_cache1_address_17_s12 (
    .F(ff_cache1_address_17_18),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_address_17_s12.INIT=16'h0800;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_21),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5388_7) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'hBF00;
  LUT3 n5989_s14 (
    .F(n5989_18),
    .I0(n5989_20),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]) 
);
defparam n5989_s14.INIT=8'h20;
  LUT3 ff_cache1_data_31_s10 (
    .F(ff_cache1_data_31_16),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n6822_25) 
);
defparam ff_cache1_data_31_s10.INIT=8'h40;
  LUT4 n6823_s5 (
    .F(n6823_12),
    .I0(n1387_4),
    .I1(w_cache2_hit),
    .I2(n19_3_34),
    .I3(ff_cache0_data_en) 
);
defparam n6823_s5.INIT=16'hB0BB;
  LUT3 n5121_s5 (
    .F(n5121_10),
    .I0(n5388_7),
    .I1(n19_3_34),
    .I2(ff_cache0_data_en) 
);
defparam n5121_s5.INIT=8'h45;
  LUT4 ff_cache3_address_17_s9 (
    .F(ff_cache3_address_17_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(ff_cache3_data_en),
    .I3(ff_cache3_already_read_15) 
);
defparam ff_cache3_address_17_s9.INIT=16'h8F00;
  LUT4 n5982_s14 (
    .F(n5982_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5982_26),
    .I3(n5986_24) 
);
defparam n5982_s14.INIT=16'hF700;
  LUT3 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_17),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n6822_25) 
);
defparam ff_cache3_already_read_s11.INIT=8'h80;
  LUT4 n6008_s14 (
    .F(n6008_18),
    .I0(n5981_18),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(n6008_24) 
);
defparam n6008_s14.INIT=16'h0080;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(n5992_19),
    .I3(ff_cache1_data_en_16) 
);
defparam ff_cache0_already_read_s11.INIT=16'h1000;
  LUT3 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n73_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_17_15) 
);
defparam ff_cache3_data_31_s9.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_17_14),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(w_cache2_hit),
    .I1(n1387_4),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_already_read_s12.INIT=16'h1011;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'h0100;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_18),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h0800;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_20),
    .I0(ff_cache3_address_17_15),
    .I1(n73_3),
    .I2(ff_cache3_data_en),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h7500;
  LUT4 n6822_s13 (
    .F(n6822_21),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(n19_3_34),
    .I3(ff_cache0_data_en) 
);
defparam n6822_s13.INIT=16'hB0BB;
  LUT4 ff_cache1_data_mask_3_s16 (
    .F(ff_cache1_data_mask_3_23),
    .I0(n37_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_17_13),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache1_data_mask_3_s16.INIT=16'h0B00;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_18),
    .I0(ff_cache1_address_17_13),
    .I1(ff_cache1_already_read_16),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s11.INIT=16'h7077;
  LUT4 n5121_s7 (
    .F(n1394_5),
    .I0(n529_9),
    .I1(n1249_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5121_s7.INIT=16'hCACC;
  LUT4 n5120_s6 (
    .F(n1393_5),
    .I0(n528_9),
    .I1(n1248_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5120_s6.INIT=16'hCACC;
  LUT4 n5119_s6 (
    .F(n1392_5),
    .I0(n527_9),
    .I1(n1247_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5119_s6.INIT=16'hCACC;
  LUT4 n5118_s6 (
    .F(n1391_5),
    .I0(n526_9),
    .I1(n1246_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5118_s6.INIT=16'hCACC;
  LUT4 n5117_s6 (
    .F(n1390_5),
    .I0(n525_9),
    .I1(n1245_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5117_s6.INIT=16'hCACC;
  LUT4 n5116_s6 (
    .F(n1389_5),
    .I0(n524_9),
    .I1(n1244_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5116_s6.INIT=16'hCACC;
  LUT4 n5115_s6 (
    .F(n1388_5),
    .I0(n523_9),
    .I1(n1243_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5115_s6.INIT=16'hCACC;
  LUT4 n5114_s8 (
    .F(n1387_6),
    .I0(n522_9),
    .I1(n1242_3),
    .I2(n37_3),
    .I3(ff_cache1_data_en) 
);
defparam n5114_s8.INIT=16'hCACC;
  LUT4 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_16),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(n73_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache1_already_read_s10.INIT=16'hB0BB;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(n55_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_17_14),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(n5388_7),
    .I1(n55_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache3_data_31_s10.INIT=16'hEF00;
  LUT4 n5984_s14 (
    .F(n5984_18),
    .I0(ff_cache3_data[28]),
    .I1(ff_cache3_data_en_9),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5984_s14.INIT=16'h7447;
  LUT4 n5998_s14 (
    .F(n5998_18),
    .I0(ff_cache1_data_en_11),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5998_s14.INIT=16'hE00E;
  LUT4 n5965_s17 (
    .F(n5965_21),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(ff_cache2_address[17]),
    .I3(n6308_8) 
);
defparam n5965_s17.INIT=16'h0666;
  LUT4 n5999_s15 (
    .F(n5999_19),
    .I0(ff_flush_state[2]),
    .I1(n5999_21),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5999_s15.INIT=16'h0007;
  LUT3 n6535_s5 (
    .F(n6535_11),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6535_s5.INIT=8'h02;
  LUT4 ff_cache1_data_mask_3_s17 (
    .F(ff_cache1_data_mask_3_25),
    .I0(ff_cache1_data_mask_3_23),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache0_data_mask_2_17) 
);
defparam ff_cache1_data_mask_3_s17.INIT=16'h0100;
  LUT3 n5992_s15 (
    .F(n5992_19),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n5992_s15.INIT=8'h01;
  LUT4 ff_cache1_data_en_s9 (
    .F(ff_cache1_data_en_16),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache1_data_en_s9.INIT=16'h0007;
  LUT4 n6824_s14 (
    .F(n6824_20),
    .I0(n6824_16),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n5986_24) 
);
defparam n6824_s14.INIT=16'h0015;
  LUT3 n6010_s15 (
    .F(n6010_19),
    .I0(n130_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n6010_s15.INIT=8'h80;
  LUT4 n6010_s16 (
    .F(n6010_21),
    .I0(n6010_10),
    .I1(n6010_11),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6010_s16.INIT=16'h0BBB;
  LUT3 n5998_s15 (
    .F(n5998_20),
    .I0(n118_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5998_s15.INIT=8'h80;
  LUT3 n5995_s16 (
    .F(n5995_20),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5992_19) 
);
defparam n5995_s16.INIT=8'h70;
  LUT3 n5993_s15 (
    .F(n5993_19),
    .I0(n113_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5993_s15.INIT=8'h80;
  LUT3 n5981_s14 (
    .F(n5981_18),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5981_s14.INIT=8'h15;
  LUT3 n5965_s18 (
    .F(n5965_23),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5992_19) 
);
defparam n5965_s18.INIT=8'h07;
  LUT4 n6000_s14 (
    .F(n6000_18),
    .I0(n120_9),
    .I1(n6000_5),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6000_s14.INIT=16'hACCC;
  LUT4 n5990_s16 (
    .F(n5990_20),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n5990_26) 
);
defparam n5990_s16.INIT=16'h0040;
  LUT4 n6004_s13 (
    .F(n6004_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(n6004_25) 
);
defparam n6004_s13.INIT=16'h0010;
  LUT4 n5991_s15 (
    .F(n5991_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(n5991_23) 
);
defparam n5991_s15.INIT=16'h0010;
  LUT4 n5997_s13 (
    .F(n5997_17),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(n5997_21) 
);
defparam n5997_s13.INIT=16'h0040;
  LUT4 ff_cache2_data_en_s6 (
    .F(ff_cache2_data_en_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]),
    .I3(ff_cache0_data_en_13) 
);
defparam ff_cache2_data_en_s6.INIT=16'h00BF;
  LUT4 n5966_s16 (
    .F(n5966_21),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5966_s16.INIT=16'h0100;
  LUT4 n6011_s14 (
    .F(n6011_18),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n6011_s14.INIT=16'h3533;
  LUT4 n6009_s14 (
    .F(n6009_18),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n6009_s14.INIT=16'h3533;
  LUT4 n6007_s13 (
    .F(n6007_17),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n6007_s13.INIT=16'h3533;
  LUT4 n6004_s14 (
    .F(n6004_19),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n6004_s14.INIT=16'h3533;
  LUT4 n5999_s16 (
    .F(n5999_21),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5999_s16.INIT=16'h3533;
  LUT4 n5998_s16 (
    .F(n5998_22),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5998_s16.INIT=16'h3533;
  LUT4 n5993_s16 (
    .F(n5993_21),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5993_s16.INIT=16'h3533;
  LUT4 n5991_s16 (
    .F(n5991_21),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5991_s16.INIT=16'h3533;
  LUT4 n5990_s17 (
    .F(n5990_22),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5990_s17.INIT=16'h3533;
  LUT4 n5989_s15 (
    .F(n5989_20),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5989_s15.INIT=16'h3533;
  LUT4 n5986_s14 (
    .F(n5986_18),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5986_s14.INIT=16'h3533;
  LUT4 n5983_s15 (
    .F(n5983_19),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5983_s15.INIT=16'h3533;
  LUT4 n6824_s15 (
    .F(n6824_22),
    .I0(ff_cache1_address_17_16),
    .I1(ff_cache1_data_en),
    .I2(ff_cache0_address_16_13),
    .I3(ff_flush_state[0]) 
);
defparam n6824_s15.INIT=16'h0FBB;
  LUT4 n6008_s15 (
    .F(n6008_20),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n6008_s15.INIT=16'h3533;
  LUT4 n6001_s15 (
    .F(n6001_19),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n6001_s15.INIT=16'h3533;
  LUT4 n5997_s14 (
    .F(n5997_19),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5997_s14.INIT=16'h3533;
  LUT4 n5987_s13 (
    .F(n5987_17),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5987_s13.INIT=16'h3533;
  LUT4 n5982_s15 (
    .F(n5982_20),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5982_s15.INIT=16'h3533;
  LUT4 n5981_s15 (
    .F(n5981_20),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5981_s15.INIT=16'h3533;
  LUT4 n5965_s19 (
    .F(n5965_25),
    .I0(ff_cache1_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(ff_cache1_address_17_16),
    .I3(ff_cache1_data_en) 
);
defparam n5965_s19.INIT=16'h3533;
  LUT4 n6011_s15 (
    .F(n6011_20),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n6011_s15.INIT=16'h3533;
  LUT4 n6010_s17 (
    .F(n6010_23),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n6010_s17.INIT=16'h3533;
  LUT4 n6009_s15 (
    .F(n6009_20),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n6009_s15.INIT=16'h3533;
  LUT4 n6006_s13 (
    .F(n6006_17),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n6006_s13.INIT=16'h3533;
  LUT4 n6003_s14 (
    .F(n6003_18),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n6003_s14.INIT=16'h3533;
  LUT4 n6002_s13 (
    .F(n6002_17),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n6002_s13.INIT=16'h3533;
  LUT4 n6001_s16 (
    .F(n6001_21),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n6001_s16.INIT=16'h3533;
  LUT4 n5999_s17 (
    .F(n5999_23),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5999_s17.INIT=16'h3533;
  LUT4 n5998_s17 (
    .F(n5998_24),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5998_s17.INIT=16'h3533;
  LUT4 n5997_s15 (
    .F(n5997_21),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5997_s15.INIT=16'h3533;
  LUT4 n5994_s13 (
    .F(n5994_17),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5994_s13.INIT=16'h3533;
  LUT4 n5993_s17 (
    .F(n5993_23),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5993_s17.INIT=16'h3533;
  LUT4 n5990_s18 (
    .F(n5990_24),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5990_s18.INIT=16'h3533;
  LUT4 n5989_s16 (
    .F(n5989_22),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5989_s16.INIT=16'h3533;
  LUT4 n5988_s14 (
    .F(n5988_18),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5988_s14.INIT=16'h3533;
  LUT4 n5987_s14 (
    .F(n5987_19),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5987_s14.INIT=16'h3533;
  LUT4 n5986_s15 (
    .F(n5986_20),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5986_s15.INIT=16'h3533;
  LUT4 n5985_s14 (
    .F(n5985_18),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5985_s14.INIT=16'h3533;
  LUT4 n5984_s15 (
    .F(n5984_20),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5984_s15.INIT=16'h3533;
  LUT4 n5983_s16 (
    .F(n5983_21),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5983_s16.INIT=16'h3533;
  LUT4 n5982_s16 (
    .F(n5982_22),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5982_s16.INIT=16'h3533;
  LUT4 n5981_s16 (
    .F(n5981_22),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n5981_s16.INIT=16'h3533;
  LUT4 n6824_s16 (
    .F(n6824_24),
    .I0(n6001_8),
    .I1(n5965_19),
    .I2(ff_cache2_data_en),
    .I3(ff_flush_state[0]) 
);
defparam n6824_s16.INIT=16'h30AA;
  LUT4 n6013_s20 (
    .F(n6013_24),
    .I0(n5965_19),
    .I1(ff_cache2_data_en),
    .I2(n6001_8),
    .I3(ff_priority[0]) 
);
defparam n6013_s20.INIT=16'h0FBB;
  LUT4 n6012_s14 (
    .F(n6012_18),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n6012_s14.INIT=16'h3533;
  LUT4 n6004_s15 (
    .F(n6004_21),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5965_19),
    .I3(ff_cache2_data_en) 
);
defparam n6004_s15.INIT=16'h3533;
  LUT4 n6012_s15 (
    .F(n6012_20),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n6012_s15.INIT=16'h3533;
  LUT4 n6011_s16 (
    .F(n6011_22),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n6011_s16.INIT=16'h3533;
  LUT4 n6009_s16 (
    .F(n6009_22),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n6009_s16.INIT=16'h3533;
  LUT4 n6008_s16 (
    .F(n6008_22),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n6008_s16.INIT=16'h3533;
  LUT4 n6006_s14 (
    .F(n6006_19),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n6006_s14.INIT=16'h3533;
  LUT4 n6001_s17 (
    .F(n6001_23),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n6001_s17.INIT=16'h3533;
  LUT4 n5999_s18 (
    .F(n5999_25),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5999_s18.INIT=16'h3533;
  LUT4 n5998_s18 (
    .F(n5998_26),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5998_s18.INIT=16'h3533;
  LUT4 n5996_s13 (
    .F(n5996_17),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5996_s13.INIT=16'h3533;
  LUT4 n5995_s17 (
    .F(n5995_22),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5995_s17.INIT=16'h3533;
  LUT4 n5993_s18 (
    .F(n5993_25),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5993_s18.INIT=16'h3533;
  LUT4 n5990_s19 (
    .F(n5990_26),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5990_s19.INIT=16'h3533;
  LUT4 n5989_s17 (
    .F(n5989_24),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5989_s17.INIT=16'h3533;
  LUT4 n5988_s15 (
    .F(n5988_20),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5988_s15.INIT=16'h3533;
  LUT4 n5985_s15 (
    .F(n5985_20),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5985_s15.INIT=16'h3533;
  LUT4 n5984_s16 (
    .F(n5984_22),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5984_s16.INIT=16'h3533;
  LUT4 n5983_s17 (
    .F(n5983_23),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5983_s17.INIT=16'h3533;
  LUT4 n5982_s17 (
    .F(n5982_24),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5982_s17.INIT=16'h3533;
  LUT4 n5981_s17 (
    .F(n5981_24),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5981_s17.INIT=16'h3533;
  LUT4 n6007_s14 (
    .F(n6007_19),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n6007_s14.INIT=16'h3533;
  LUT4 n6004_s16 (
    .F(n6004_23),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n6004_s16.INIT=16'h3533;
  LUT4 n6003_s15 (
    .F(n6003_20),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n6003_s15.INIT=16'h3533;
  LUT4 n5997_s16 (
    .F(n5997_23),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5997_s16.INIT=16'h3533;
  LUT4 n5987_s15 (
    .F(n5987_21),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(ff_cache0_address_16_15),
    .I3(ff_cache0_data_en) 
);
defparam n5987_s15.INIT=16'h3533;
  LUT4 n6012_s16 (
    .F(n6012_22),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n6012_s16.INIT=16'h3533;
  LUT4 n6009_s17 (
    .F(n6009_24),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n6009_s17.INIT=16'h3533;
  LUT4 n6004_s17 (
    .F(n6004_25),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n6004_s17.INIT=16'h3533;
  LUT4 n6003_s16 (
    .F(n6003_22),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n6003_s16.INIT=16'h3533;
  LUT4 n6002_s14 (
    .F(n6002_19),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n6002_s14.INIT=16'h3533;
  LUT4 n6001_s18 (
    .F(n6001_25),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n6001_s18.INIT=16'h3533;
  LUT4 n5999_s19 (
    .F(n5999_27),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5999_s19.INIT=16'h3533;
  LUT4 n5998_s19 (
    .F(n5998_28),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5998_s19.INIT=16'h3533;
  LUT4 n5997_s17 (
    .F(n5997_25),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5997_s17.INIT=16'h3533;
  LUT4 n5996_s14 (
    .F(n5996_19),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5996_s14.INIT=16'h3533;
  LUT4 n5995_s18 (
    .F(n5995_24),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5995_s18.INIT=16'h3533;
  LUT4 n5993_s19 (
    .F(n5993_27),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5993_s19.INIT=16'h3533;
  LUT4 n5991_s17 (
    .F(n5991_23),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5991_s17.INIT=16'h3533;
  LUT4 n5990_s20 (
    .F(n5990_28),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5990_s20.INIT=16'h3533;
  LUT4 n5987_s16 (
    .F(n5987_23),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5987_s16.INIT=16'h3533;
  LUT4 n5982_s18 (
    .F(n5982_26),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5982_s18.INIT=16'h3533;
  LUT4 n6011_s17 (
    .F(n6011_24),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n6011_s17.INIT=16'h3533;
  LUT4 n6008_s17 (
    .F(n6008_24),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n6008_s17.INIT=16'h3533;
  LUT4 n5994_s14 (
    .F(n5994_19),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5994_s14.INIT=16'h3533;
  LUT4 n5986_s16 (
    .F(n5986_22),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5986_s16.INIT=16'h3533;
  LUT4 n5981_s18 (
    .F(n5981_26),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6001_14),
    .I3(ff_cache3_data_en) 
);
defparam n5981_s18.INIT=16'h3533;
  LUT4 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s9.INIT=16'h1000;
  LUT4 n6822_s14 (
    .F(n6822_23),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_vram_wdata_31_10) 
);
defparam n6822_s14.INIT=16'h0010;
  LUT4 ff_cache_vram_rdata_7_s8 (
    .F(ff_cache_vram_rdata_7_12),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_7_s8.INIT=16'h0100;
  LUT4 ff_cache0_address_16_s11 (
    .F(ff_cache0_address_16_17),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(n6822_16) 
);
defparam ff_cache0_address_16_s11.INIT=16'h1000;
  LUT4 n6822_s15 (
    .F(n6822_25),
    .I0(w_command_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6822_s15.INIT=16'hA8AA;
  LUT4 ff_cache_vram_rdata_en_s12 (
    .F(ff_cache_vram_rdata_en_16),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_en_s12.INIT=16'h0100;
  LUT4 n5982_s19 (
    .F(n5982_28),
    .I0(n102_6),
    .I1(n102_7),
    .I2(ff_priority[1]),
    .I3(n5983_25) 
);
defparam n5982_s19.INIT=16'h3500;
  LUT4 n5984_s17 (
    .F(n5984_24),
    .I0(n104_6),
    .I1(n104_7),
    .I2(ff_priority[1]),
    .I3(n5981_18) 
);
defparam n5984_s17.INIT=16'h0035;
  LUT4 n5985_s16 (
    .F(n5985_22),
    .I0(n5981_18),
    .I1(n105_6),
    .I2(n105_7),
    .I3(ff_priority[1]) 
);
defparam n5985_s16.INIT=16'h5044;
  LUT4 n5988_s16 (
    .F(n5988_22),
    .I0(n5981_18),
    .I1(n108_6),
    .I2(n108_7),
    .I3(ff_priority[1]) 
);
defparam n5988_s16.INIT=16'h5044;
  LUT4 n5991_s18 (
    .F(n5991_25),
    .I0(n111_6),
    .I1(n111_7),
    .I2(ff_priority[1]),
    .I3(n5983_25) 
);
defparam n5991_s18.INIT=16'h3500;
  LUT4 n6003_s17 (
    .F(n6003_24),
    .I0(n5981_18),
    .I1(n123_6),
    .I2(n123_7),
    .I3(ff_priority[1]) 
);
defparam n6003_s17.INIT=16'h5044;
  LUT4 n6012_s17 (
    .F(n6012_24),
    .I0(n132_6),
    .I1(n132_7),
    .I2(ff_priority[1]),
    .I3(n5983_25) 
);
defparam n6012_s17.INIT=16'h3500;
  LUT4 ff_cache3_already_read_s12 (
    .F(ff_cache3_already_read_19),
    .I0(ff_cache2_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache1_data_en),
    .I3(ff_cache3_already_read_13) 
);
defparam ff_cache3_already_read_s12.INIT=16'h8000;
  LUT4 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_22),
    .I0(ff_cache0_data_en_13),
    .I1(ff_cache3_data_en_9),
    .I2(ff_start),
    .I3(ff_cache1_data_en_16) 
);
defparam ff_cache3_data_mask_3_s14.INIT=16'h0E00;
  LUT4 ff_cache1_data_en_s10 (
    .F(ff_cache1_data_en_18),
    .I0(ff_cache0_data_en),
    .I1(ff_cache0_already_read_19),
    .I2(ff_vram_wdata_31_10),
    .I3(n5121_10) 
);
defparam ff_cache1_data_en_s10.INIT=16'h8000;
  LUT4 n5983_s18 (
    .F(n5983_25),
    .I0(n5965_23),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5983_s18.INIT=16'h5444;
  LUT4 n5983_s19 (
    .F(n5983_27),
    .I0(n5992_19),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5983_s19.INIT=16'h0222;
  LUT4 n5999_s20 (
    .F(n5999_29),
    .I0(n119_9),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5999_s20.INIT=16'h5444;
  LUT4 n6821_s5 (
    .F(n6821_11),
    .I0(ff_start),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n6821_s5.INIT=16'h0001;
  LUT4 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_13),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache0_data_en_s7.INIT=16'h0001;
  LUT4 n5986_s17 (
    .F(n5986_24),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5986_s17.INIT=16'h0001;
  LUT4 n6013_s21 (
    .F(n6013_26),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n6822_16) 
);
defparam n6013_s21.INIT=16'h0100;
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5733_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5734_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5735_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_17_s0 (
    .Q(ff_cache1_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5740_9),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5741_9),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5742_9),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5743_9),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_17_s0 (
    .Q(ff_cache2_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5745_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5746_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5747_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5748_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_17_s0 (
    .Q(ff_cache3_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5188_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5189_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5190_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5191_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5192_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5193_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5194_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5195_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5196_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5197_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5198_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5199_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_17_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5260_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5261_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5262_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5263_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5264_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5265_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5266_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5267_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5268_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5269_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5270_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5271_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5272_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5273_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5274_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5275_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5276_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5277_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5278_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5279_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5280_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5281_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5282_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5283_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5284_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5285_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5286_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5287_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5288_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5289_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5290_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5291_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5750_8),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5751_8),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5752_8),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5753_8),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5388_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_command_vram_address[17]),
    .D(n5965_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5966_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5967_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5968_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5969_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5970_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5971_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5972_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5973_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5974_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5975_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5976_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5977_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5978_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5979_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5980_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5964_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5981_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5982_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5983_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5984_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5985_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5986_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5987_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5988_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5989_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5990_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5991_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5992_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5993_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5994_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5995_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5996_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5997_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5998_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5999_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n6000_18),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n6001_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n6002_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n6003_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n6004_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n6005_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n6006_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n6007_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n6008_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n6009_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n6010_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n6011_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n6012_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n6013_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n6014_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n6015_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n6016_9),
    .CLK(clk85m),
    .CE(ff_vram_address_17_14),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5114_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5115_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5116_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5117_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5118_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5119_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5120_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5121_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5122_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_17_s0 (
    .Q(ff_cache0_address[17]),
    .D(n5184_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_16_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5732_8),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6533_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6308_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6535_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6821_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6822_10),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6823_9),
    .CLK(clk85m),
    .CE(n6823_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6824_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6826_9),
    .CLK(clk85m),
    .CE(ff_busy_10),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n19_s0 (
    .SUM(n19_1_SUM),
    .COUT(n19_3_34),
    .I0(ff_cache0_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n18_3) 
);
defparam n19_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n36_s0 (
    .SUM(n36_1_SUM),
    .COUT(n36_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n35_3) 
);
defparam n36_s0.ALU_MODE=3;
  ALU n37_s0 (
    .SUM(n37_1_SUM),
    .COUT(n37_3),
    .I0(ff_cache1_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n36_3) 
);
defparam n37_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n53_s0 (
    .SUM(n53_1_SUM),
    .COUT(n53_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n52_3) 
);
defparam n53_s0.ALU_MODE=3;
  ALU n54_s0 (
    .SUM(n54_1_SUM),
    .COUT(n54_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n53_3) 
);
defparam n54_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache2_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n54_3) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  ALU n70_s0 (
    .SUM(n70_1_SUM),
    .COUT(n70_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n69_3) 
);
defparam n70_s0.ALU_MODE=3;
  ALU n71_s0 (
    .SUM(n71_1_SUM),
    .COUT(n71_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n70_3) 
);
defparam n71_s0.ALU_MODE=3;
  ALU n72_s0 (
    .SUM(n72_1_SUM),
    .COUT(n72_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n71_3) 
);
defparam n72_s0.ALU_MODE=3;
  ALU n73_s0 (
    .SUM(n73_1_SUM),
    .COUT(n73_3),
    .I0(ff_cache3_address[17]),
    .I1(ff_cache_vram_address[17]),
    .I3(GND),
    .CIN(n72_3) 
);
defparam n73_s0.ALU_MODE=3;
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n128_s5 (
    .O(n128_9),
    .I0(n128_6),
    .I1(n128_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n129_s5 (
    .O(n129_9),
    .I0(n129_6),
    .I1(n129_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n130_s5 (
    .O(n130_9),
    .I0(n130_6),
    .I1(n130_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n131_s5 (
    .O(n131_9),
    .I0(n131_6),
    .I1(n131_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n479_s5 (
    .O(n479_9),
    .I0(n479_6),
    .I1(n479_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n480_s5 (
    .O(n480_9),
    .I0(n480_6),
    .I1(n480_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n481_s5 (
    .O(n481_9),
    .I0(n481_6),
    .I1(n481_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n482_s5 (
    .O(n482_9),
    .I0(n482_6),
    .I1(n482_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n483_s5 (
    .O(n483_9),
    .I0(n483_6),
    .I1(n483_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n484_s5 (
    .O(n484_9),
    .I0(n484_6),
    .I1(n484_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n485_s5 (
    .O(n485_9),
    .I0(n485_6),
    .I1(n485_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n486_s5 (
    .O(n486_9),
    .I0(n486_6),
    .I1(n486_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n519_s5 (
    .O(n519_9),
    .I0(n519_6),
    .I1(n519_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n522_s5 (
    .O(n522_9),
    .I0(n522_6),
    .I1(n522_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n523_s5 (
    .O(n523_9),
    .I0(n523_6),
    .I1(n523_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n524_s5 (
    .O(n524_9),
    .I0(n524_6),
    .I1(n524_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n525_s5 (
    .O(n525_9),
    .I0(n525_6),
    .I1(n525_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n526_s5 (
    .O(n526_9),
    .I0(n526_6),
    .I1(n526_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n527_s5 (
    .O(n527_9),
    .I0(n527_6),
    .I1(n527_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n528_s5 (
    .O(n528_9),
    .I0(n528_6),
    .I1(n528_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n529_s5 (
    .O(n529_9),
    .I0(n529_6),
    .I1(n529_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n562_s5 (
    .O(n562_9),
    .I0(n562_6),
    .I1(n562_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s2 (
    .O(n565_9),
    .I0(n565_6),
    .I1(n565_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s2 (
    .O(n566_9),
    .I0(n566_6),
    .I1(n566_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s2 (
    .O(n567_9),
    .I0(n567_6),
    .I1(n567_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s2 (
    .O(n568_9),
    .I0(n568_6),
    .I1(n568_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s2 (
    .O(n569_9),
    .I0(n569_6),
    .I1(n569_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s2 (
    .O(n570_9),
    .I0(n570_6),
    .I1(n570_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s2 (
    .O(n571_9),
    .I0(n571_6),
    .I1(n571_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s2 (
    .O(n572_9),
    .I0(n572_6),
    .I1(n572_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n605_s5 (
    .O(n605_9),
    .I0(n605_6),
    .I1(n605_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1242_s1 (
    .O(n608_9),
    .I0(n608_6),
    .I1(n608_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1243_s1 (
    .O(n609_9),
    .I0(n609_6),
    .I1(n609_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1244_s1 (
    .O(n610_9),
    .I0(n610_6),
    .I1(n610_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1245_s1 (
    .O(n611_9),
    .I0(n611_6),
    .I1(n611_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1246_s1 (
    .O(n612_9),
    .I0(n612_6),
    .I1(n612_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1247_s1 (
    .O(n613_9),
    .I0(n613_6),
    .I1(n613_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1248_s1 (
    .O(n614_9),
    .I0(n614_6),
    .I1(n614_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1249_s1 (
    .O(n615_9),
    .I0(n615_6),
    .I1(n615_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4875_s5 (
    .O(n4875_9),
    .I0(n4875_6),
    .I1(n4875_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4876_s5 (
    .O(n4876_9),
    .I0(n4876_6),
    .I1(n4876_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4877_s5 (
    .O(n4877_9),
    .I0(n4877_6),
    .I1(n4877_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4878_s5 (
    .O(n4878_9),
    .I0(n4878_6),
    .I1(n4878_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4879_s5 (
    .O(n4879_9),
    .I0(n4879_6),
    .I1(n4879_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4880_s5 (
    .O(n4880_9),
    .I0(n4880_6),
    .I1(n4880_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4881_s5 (
    .O(n4881_9),
    .I0(n4881_6),
    .I1(n4881_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4882_s5 (
    .O(n4882_9),
    .I0(n4882_6),
    .I1(n4882_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1242_s0 (
    .O(n1242_3),
    .I0(n608_9),
    .I1(n565_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1243_s0 (
    .O(n1243_3),
    .I0(n609_9),
    .I1(n566_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1244_s0 (
    .O(n1244_3),
    .I0(n610_9),
    .I1(n567_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1245_s0 (
    .O(n1245_3),
    .I0(n611_9),
    .I1(n568_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1246_s0 (
    .O(n1246_3),
    .I0(n612_9),
    .I1(n569_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1247_s0 (
    .O(n1247_3),
    .I0(n613_9),
    .I1(n570_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1248_s0 (
    .O(n1248_3),
    .I0(n614_9),
    .I1(n571_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1249_s0 (
    .O(n1249_3),
    .I0(n615_9),
    .I1(n572_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5114_s4 (
    .O(n5114_6),
    .I0(n5114_8),
    .I1(n1387_6),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5115_s3 (
    .O(n5115_5),
    .I0(n5115_7),
    .I1(n1388_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5116_s3 (
    .O(n5116_5),
    .I0(n5116_7),
    .I1(n1389_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5117_s3 (
    .O(n5117_5),
    .I0(n5117_7),
    .I1(n1390_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5118_s3 (
    .O(n5118_5),
    .I0(n5118_7),
    .I1(n1391_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5119_s3 (
    .O(n5119_5),
    .I0(n5119_7),
    .I1(n1392_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5120_s3 (
    .O(n5120_5),
    .I0(n5120_7),
    .I1(n1393_5),
    .S0(n5121_10) 
);
  MUX2_LUT5 n5121_s3 (
    .O(n5121_5),
    .I0(n5121_7),
    .I1(n1394_5),
    .S0(n5121_10) 
);
  INV n5122_s3 (
    .O(n5122_8),
    .I(w_cache_vram_rdata_en) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  n1729_4,
  n1717_4,
  w_register_write,
  reg_vram256k_mode,
  n1755_4,
  n566_31,
  w_sprite_mode2_4,
  n1006_39,
  ff_reset_n2_1,
  n496_4,
  ff_port1,
  ff_busy,
  ff_bus_write,
  ff_bus_valid,
  w_command_vram_rdata_en,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n19_3,
  n386_8,
  w_pulse1,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  ff_status_register_pointer,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_transfer_ready,
  w_status_command_execute,
  w_status_border_detect,
  w_address_s_pre_17_5,
  w_next_0_4,
  n1967_127,
  n1940_105,
  ff_transfer_ready_13,
  w_command_vram_write,
  ff_vram_valid_8,
  w_status_border_position,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input n1729_4;
input n1717_4;
input w_register_write;
input reg_vram256k_mode;
input n1755_4;
input n566_31;
input w_sprite_mode2_4;
input n1006_39;
input ff_reset_n2_1;
input n496_4;
input ff_port1;
input ff_busy;
input ff_bus_write;
input ff_bus_valid;
input w_command_vram_rdata_en;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n19_3;
input n386_8;
input w_pulse1;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:0] reg_screen_mode;
input [3:0] ff_status_register_pointer;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_transfer_ready;
output w_status_command_execute;
output w_status_border_detect;
output w_address_s_pre_17_5;
output w_next_0_4;
output n1967_127;
output n1940_105;
output ff_transfer_ready_13;
output w_command_vram_write;
output ff_vram_valid_8;
output [8:0] w_status_border_position;
output [7:0] w_status_color;
output [17:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire w_address_s_pre_17_3;
wire w_address_d_pre_17_3;
wire n1529_6;
wire n1529_7;
wire n1530_6;
wire n1530_7;
wire n2606_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n326_3;
wire n327_3;
wire n328_3;
wire n329_3;
wire n330_3;
wire n331_3;
wire n368_3;
wire n376_3;
wire n416_3;
wire n417_3;
wire n418_3;
wire n419_3;
wire n420_3;
wire n421_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire n426_3;
wire n2695_3;
wire n2696_3;
wire n622_6;
wire n623_6;
wire n624_6;
wire n625_6;
wire n626_6;
wire n627_6;
wire n628_6;
wire n629_6;
wire n630_6;
wire n660_2;
wire n668_3;
wire n748_3;
wire n749_3;
wire n750_3;
wire n751_3;
wire n752_3;
wire n753_3;
wire n754_3;
wire n755_3;
wire n756_3;
wire n757_3;
wire n758_3;
wire n2838_3;
wire n1079_3;
wire n1080_3;
wire n1081_3;
wire n1082_3;
wire n1083_3;
wire n1084_3;
wire n1085_3;
wire n1086_3;
wire n1087_3;
wire n1122_4;
wire n1125_4;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n1218_3;
wire n1219_3;
wire n1220_3;
wire n1221_3;
wire n1222_3;
wire n1223_3;
wire n1224_3;
wire n1276_3;
wire n1277_3;
wire n1278_3;
wire n1279_3;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n1284_3;
wire n1285_3;
wire n2954_3;
wire n1362_3;
wire n1380_3;
wire n1381_3;
wire n1382_3;
wire n1383_3;
wire n1384_3;
wire n1385_3;
wire n1386_3;
wire n1387_3;
wire n2026_6;
wire n2027_5;
wire n2028_5;
wire n2029_5;
wire n2030_5;
wire n2031_5;
wire n2032_5;
wire n2033_5;
wire n2040_8;
wire n2041_9;
wire n2042_8;
wire n2043_10;
wire n1940_96;
wire n1941_96;
wire n1942_96;
wire n1943_96;
wire n1944_96;
wire n1945_96;
wire n1946_96;
wire n1947_96;
wire n1948_96;
wire n1949_96;
wire n1950_96;
wire n1951_96;
wire n1952_96;
wire n1953_96;
wire n1954_96;
wire n1955_96;
wire n1956_96;
wire n1971_96;
wire n1972_95;
wire ff_read_color_8;
wire ff_transfer_ready_6;
wire ff_command_execute_6;
wire n2035_8;
wire ff_source_7_6;
wire ff_dx_8_8;
wire ff_cache_vram_wdata_7_11;
wire ff_next_state_3_12;
wire ff_state_2_11;
wire ff_cache_flush_start_11;
wire ff_next_state_1_12;
wire ff_count_valid_12;
wire ff_cache_vram_valid_13;
wire n1967_126;
wire n1965_112;
wire n1921_160;
wire n1546_7;
wire n1545_7;
wire n1544_7;
wire n1543_7;
wire n1450_8;
wire n1403_9;
wire n1275_7;
wire n1929_93;
wire n1928_92;
wire n1927_90;
wire n1926_90;
wire n1925_90;
wire n1924_90;
wire n1923_90;
wire n1922_92;
wire n2039_12;
wire n2036_12;
wire n2035_10;
wire n1968_114;
wire n1966_107;
wire ff_xsel_1_12;
wire ff_state_0_13;
wire ff_border_detect_6;
wire n1969_127;
wire n1939_102;
wire n2605_4;
wire n323_4;
wire n323_5;
wire n323_6;
wire n324_4;
wire n325_4;
wire n326_4;
wire n327_4;
wire n328_4;
wire n329_4;
wire n330_4;
wire n331_4;
wire n368_4;
wire n622_7;
wire n658_4;
wire n658_5;
wire n2835_4;
wire n1079_4;
wire n1079_5;
wire n1079_6;
wire n1080_4;
wire n1080_5;
wire n1080_6;
wire n1081_4;
wire n1081_5;
wire n1081_6;
wire n1082_4;
wire n1082_5;
wire n1083_4;
wire n1083_5;
wire n1084_4;
wire n1084_5;
wire n1085_5;
wire n1085_6;
wire n1085_7;
wire n1086_4;
wire n1086_5;
wire n1087_4;
wire n1087_5;
wire n1122_5;
wire n1214_4;
wire n1215_4;
wire n1216_4;
wire n1217_4;
wire n1218_4;
wire n1219_4;
wire n1220_4;
wire n1221_4;
wire n1222_4;
wire n1276_4;
wire n1277_4;
wire n1278_4;
wire n1279_4;
wire n1280_4;
wire n1281_4;
wire n1282_4;
wire n1283_4;
wire n1284_4;
wire n1285_4;
wire n1362_4;
wire n1362_5;
wire n2040_9;
wire n2040_10;
wire n2040_11;
wire n2041_10;
wire n2041_11;
wire n2042_9;
wire n2042_10;
wire n2042_11;
wire n2042_12;
wire n2043_11;
wire n2043_12;
wire n2043_13;
wire n2043_14;
wire n1940_99;
wire n1941_97;
wire n1941_98;
wire n1942_97;
wire n1942_98;
wire n1943_97;
wire n1943_98;
wire n1944_97;
wire n1944_98;
wire n1945_97;
wire n1945_98;
wire n1947_97;
wire n1947_98;
wire n1947_99;
wire n1948_97;
wire n1948_98;
wire n1949_97;
wire n1949_98;
wire n1950_97;
wire n1950_98;
wire n1952_98;
wire n1952_99;
wire n1953_97;
wire n1953_98;
wire n1954_97;
wire n1955_99;
wire n1956_97;
wire ff_sx_9_9;
wire ff_read_color_10;
wire ff_transfer_ready_8;
wire n2035_11;
wire ff_source_7_7;
wire ff_dx_8_9;
wire ff_cache_vram_wdata_7_12;
wire ff_cache_vram_wdata_7_13;
wire ff_cache_vram_wdata_7_14;
wire ff_next_state_5_12;
wire ff_next_state_5_13;
wire ff_next_state_5_14;
wire ff_next_state_5_15;
wire ff_state_5_12;
wire ff_state_5_13;
wire ff_cache_flush_start_12;
wire ff_cache_flush_start_13;
wire ff_cache_flush_start_14;
wire ff_next_state_0_13;
wire ff_count_valid_13;
wire ff_count_valid_14;
wire ff_count_valid_15;
wire ff_cache_vram_valid_14;
wire ff_cache_vram_valid_15;
wire n1970_114;
wire n1967_128;
wire n1967_129;
wire n1921_161;
wire n1921_162;
wire n1546_8;
wire n1546_9;
wire n1545_8;
wire n1544_8;
wire n1450_9;
wire n1450_10;
wire n1929_95;
wire n1928_94;
wire n1927_91;
wire n1927_92;
wire n1927_93;
wire n1926_91;
wire n1926_92;
wire n1926_93;
wire n1926_94;
wire n1925_91;
wire n1925_92;
wire n1924_91;
wire n1924_92;
wire n1923_91;
wire n1923_92;
wire n1923_93;
wire n1922_93;
wire n1922_94;
wire n2039_13;
wire n2039_14;
wire n2038_14;
wire n2038_15;
wire n2038_16;
wire n2036_13;
wire n2036_14;
wire n2035_12;
wire n2034_14;
wire n2034_15;
wire n1968_115;
wire n1968_116;
wire n1966_108;
wire n1966_109;
wire ff_state_0_14;
wire ff_border_detect_7;
wire n1969_128;
wire n1939_103;
wire n323_8;
wire n368_6;
wire n368_7;
wire n368_8;
wire n658_6;
wire n1079_7;
wire n1079_8;
wire n1080_7;
wire n1080_8;
wire n1081_7;
wire n1082_6;
wire n1083_6;
wire n1084_6;
wire n1085_9;
wire n1086_6;
wire n1086_7;
wire n1086_8;
wire n1087_6;
wire n1087_7;
wire n1362_6;
wire n2040_12;
wire n2040_13;
wire n2040_14;
wire n2040_16;
wire n2041_12;
wire n2041_13;
wire n2041_14;
wire n2042_13;
wire n2042_14;
wire n2042_15;
wire n2042_16;
wire n2042_18;
wire n2043_15;
wire n2043_16;
wire n2043_17;
wire n2043_18;
wire n2043_19;
wire n2043_21;
wire n2043_22;
wire n1940_100;
wire n1940_101;
wire n1940_102;
wire n1940_103;
wire n1940_104;
wire n1941_99;
wire n1942_99;
wire n1943_99;
wire n1945_99;
wire n1946_98;
wire n1947_100;
wire n1948_99;
wire n1949_99;
wire n1950_99;
wire n1950_101;
wire n1952_100;
wire n1952_101;
wire n1952_102;
wire n1953_99;
wire n1954_99;
wire n1955_100;
wire n1955_101;
wire n1955_102;
wire n1971_98;
wire n2035_13;
wire ff_source_7_8;
wire ff_dx_8_10;
wire ff_dx_8_11;
wire ff_dx_8_12;
wire ff_cache_vram_wdata_7_15;
wire ff_next_state_5_16;
wire ff_next_state_5_17;
wire ff_next_state_5_19;
wire ff_state_5_14;
wire ff_state_5_15;
wire ff_cache_flush_start_15;
wire ff_cache_flush_start_16;
wire ff_cache_flush_start_17;
wire ff_next_state_0_14;
wire ff_count_valid_16;
wire ff_count_valid_17;
wire n1450_11;
wire n1929_96;
wire n1929_97;
wire n1929_98;
wire n1928_95;
wire n1928_96;
wire n1927_96;
wire n1927_97;
wire n1926_95;
wire n1926_97;
wire n1926_98;
wire n1925_93;
wire n1925_94;
wire n1924_93;
wire n1924_94;
wire n1923_94;
wire n1923_95;
wire n1923_96;
wire n1923_97;
wire n1922_95;
wire n1922_96;
wire n1922_97;
wire n2039_15;
wire n2039_16;
wire n2039_17;
wire n2038_17;
wire n2038_18;
wire n2038_19;
wire n2038_20;
wire n2038_21;
wire n2036_15;
wire n2035_14;
wire n2035_15;
wire n2034_17;
wire n368_9;
wire n368_10;
wire n1079_9;
wire n1081_8;
wire n1082_7;
wire n1083_7;
wire n1087_8;
wire n2040_17;
wire n2040_18;
wire n2040_19;
wire n2040_20;
wire n2041_15;
wire n2041_16;
wire n2042_19;
wire n2043_23;
wire n2043_24;
wire n2043_25;
wire n2043_26;
wire n1950_103;
wire n1951_99;
wire n1952_103;
wire n1954_101;
wire n1955_103;
wire ff_next_state_5_20;
wire ff_next_state_5_22;
wire ff_count_valid_18;
wire n1929_99;
wire n1929_100;
wire n1929_101;
wire n1929_102;
wire n1928_97;
wire n1928_98;
wire n1927_98;
wire n1926_99;
wire n1926_100;
wire n1926_101;
wire n1925_95;
wire n1925_96;
wire n1925_97;
wire n1924_95;
wire n1924_96;
wire n1923_98;
wire n1922_98;
wire n1922_99;
wire n2038_22;
wire n2035_16;
wire n2035_17;
wire n2035_18;
wire n2034_18;
wire ff_cache_vram_address_17_15;
wire n1079_10;
wire n2040_21;
wire n2041_17;
wire n1929_103;
wire n1929_104;
wire n1929_105;
wire n1928_99;
wire n1927_99;
wire n1926_102;
wire n1925_98;
wire n1922_100;
wire n2035_19;
wire n2040_22;
wire n2040_23;
wire n2040_24;
wire ff_cache_vram_address_17_17;
wire n2042_23;
wire n1541_9;
wire n1542_9;
wire n2042_25;
wire ff_state_0_17;
wire n368_12;
wire ff_sx_9_11;
wire ff_transfer_ready_11;
wire n323_10;
wire n1085_11;
wire n1539_9;
wire n1540_9;
wire n2043_28;
wire n1970_116;
wire n1122_8;
wire n1950_105;
wire n1490_5;
wire n2034_20;
wire ff_next_state_5_24;
wire n2037_16;
wire n2038_24;
wire n1928_101;
wire n1929_107;
wire n1971_100;
wire n2835_6;
wire n2605_6;
wire n2034_22;
wire n2040_26;
wire ff_xsel_1_15;
wire ff_read_color_12;
wire n1965_117;
wire ff_next_state_5_26;
wire n1926_104;
wire n1927_101;
wire n1927_103;
wire n322_9;
wire n1954_103;
wire n1951_101;
wire n1950_107;
wire n1955_105;
wire n1955_107;
wire n1952_105;
wire n1940_107;
wire n1940_109;
wire n1954_105;
wire n1951_103;
wire n1946_100;
wire n1547_10;
wire n1547_12;
wire ff_read_pixel_7_15;
wire n1548_10;
wire n1548_12;
wire n1549_10;
wire n1550_10;
wire n1551_10;
wire n1551_12;
wire n1552_10;
wire n1552_12;
wire n1553_10;
wire n1554_10;
wire ff_cache_vram_address_17_19;
wire ff_cache_vram_write_18;
wire ff_maj;
wire ff_eq;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_vram_write;
wire ff_read_color;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_count_valid;
wire ff_border_detect_request;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_1 ;
wire \w_next_sy[10]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_1 ;
wire \w_next_dy[10]_1_1 ;
wire \w_next_dy[11]_1_0_COUT ;
wire n1252_1;
wire n1252_2;
wire n1251_1;
wire n1251_2;
wire n1250_1;
wire n1250_2;
wire n1249_1;
wire n1249_2;
wire n1248_1;
wire n1248_2;
wire n1247_1;
wire n1247_2;
wire n1246_1;
wire n1246_2;
wire n1245_1;
wire n1245_2;
wire n1244_1;
wire n1244_2;
wire n1243_1;
wire n1243_2;
wire n1242_1;
wire n1242_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire w_next_nyb_9_3;
wire n1342_9;
wire n1051_2;
wire n1051_3;
wire n1050_2;
wire n1050_3;
wire n1049_2;
wire n1049_3;
wire n1048_2;
wire n1048_3;
wire n1047_2;
wire n1047_3;
wire n1046_2;
wire n1046_3;
wire n1045_2;
wire n1045_3;
wire n1044_2;
wire n1044_3;
wire n1043_2;
wire n1043_0_COUT;
wire n1707_1_SUM;
wire n1707_3;
wire n1708_1_SUM;
wire n1708_3;
wire n1709_1_SUM;
wire n1709_3;
wire n1710_1_SUM;
wire n1710_3;
wire n1711_1_SUM;
wire n1711_3;
wire n1712_1_SUM;
wire n1712_3;
wire n1713_1_SUM;
wire n1713_3;
wire n1714_1_SUM;
wire n1714_3;
wire n1529_9;
wire n1530_9;
wire n1939_100;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_vram_rdata_en;
wire w_cache_flush_end;
wire n5388_7;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [10:0] reg_nx;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [17:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [9:9] ff_sx;
wire [10:0] ff_sy;
wire [10:0] ff_dy;
wire [8:0] ff_nx;
wire [10:0] ff_ny;
wire [10:0] ff_nyb;
wire [7:0] ff_color;
wire [8:0] ff_dx;
wire [5:0] ff_state;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [10:0] w_next_sy;
wire [9:0] w_next_dx;
wire [11:0] w_next_dy;
wire [10:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire VCC;
wire GND;
  LUT3 n1939_s99 (
    .F(w_address_s_pre_17_3),
    .I0(ff_sy[9]),
    .I1(ff_sy[10]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1939_s99.INIT=8'hCA;
  LUT3 n1939_s100 (
    .F(w_address_d_pre_17_3),
    .I0(ff_dy[9]),
    .I1(ff_dy[10]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1939_s100.INIT=8'hCA;
  LUT3 n1529_s6 (
    .F(n1529_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1529_s6.INIT=8'hCA;
  LUT3 n1529_s7 (
    .F(n1529_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1529_s7.INIT=8'hCA;
  LUT3 n1530_s6 (
    .F(n1530_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1530_s6.INIT=8'hCA;
  LUT3 n1530_s7 (
    .F(n1530_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1530_s7.INIT=8'hCA;
  LUT3 w_next_0_s0 (
    .F(w_next[0]),
    .I0(w_next_0_4),
    .I1(ff_command[3]),
    .I2(ff_command[2]) 
);
defparam w_next_0_s0.INIT=8'hBF;
  LUT4 n2606_s0 (
    .F(n2606_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2605_4) 
);
defparam n2606_s0.INIT=16'h0100;
  LUT4 n323_s0 (
    .F(n323_3),
    .I0(n323_4),
    .I1(w_next_sx[8]),
    .I2(n323_5),
    .I3(n323_6) 
);
defparam n323_s0.INIT=16'h8F88;
  LUT4 n324_s0 (
    .F(n324_3),
    .I0(w_next_sx[7]),
    .I1(n323_4),
    .I2(n324_4),
    .I3(n323_6) 
);
defparam n324_s0.INIT=16'h0BBB;
  LUT4 n325_s0 (
    .F(n325_3),
    .I0(n323_4),
    .I1(w_next_sx[6]),
    .I2(n325_4),
    .I3(n323_6) 
);
defparam n325_s0.INIT=16'h8F88;
  LUT4 n326_s0 (
    .F(n326_3),
    .I0(n323_4),
    .I1(w_next_sx[5]),
    .I2(n326_4),
    .I3(n323_6) 
);
defparam n326_s0.INIT=16'h8F88;
  LUT4 n327_s0 (
    .F(n327_3),
    .I0(n323_4),
    .I1(w_next_sx[4]),
    .I2(n327_4),
    .I3(n323_6) 
);
defparam n327_s0.INIT=16'h8F88;
  LUT4 n328_s0 (
    .F(n328_3),
    .I0(n323_4),
    .I1(w_next_sx[3]),
    .I2(n328_4),
    .I3(n323_6) 
);
defparam n328_s0.INIT=16'h8F88;
  LUT4 n329_s0 (
    .F(n329_3),
    .I0(n323_4),
    .I1(w_next_sx[2]),
    .I2(n329_4),
    .I3(n323_6) 
);
defparam n329_s0.INIT=16'h8F88;
  LUT4 n330_s0 (
    .F(n330_3),
    .I0(n323_4),
    .I1(w_next_sx[1]),
    .I2(n330_4),
    .I3(n323_6) 
);
defparam n330_s0.INIT=16'h8F88;
  LUT4 n331_s0 (
    .F(n331_3),
    .I0(n323_4),
    .I1(w_next_sx[0]),
    .I2(n331_4),
    .I3(n323_6) 
);
defparam n331_s0.INIT=16'h8F88;
  LUT4 n368_s0 (
    .F(n368_3),
    .I0(n368_4),
    .I1(n368_12),
    .I2(n1729_4),
    .I3(n2605_4) 
);
defparam n368_s0.INIT=16'hF444;
  LUT4 n376_s0 (
    .F(n376_3),
    .I0(n368_4),
    .I1(n368_12),
    .I2(n1717_4),
    .I3(n2605_4) 
);
defparam n376_s0.INIT=16'hF444;
  LUT4 n416_s0 (
    .F(n416_3),
    .I0(w_next_sy[10]),
    .I1(w_register_data[2]),
    .I2(w_register_write),
    .I3(reg_vram256k_mode) 
);
defparam n416_s0.INIT=16'h0AC0;
  LUT3 n417_s0 (
    .F(n417_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n417_s0.INIT=8'hCA;
  LUT3 n418_s0 (
    .F(n418_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n418_s0.INIT=8'hCA;
  LUT3 n419_s0 (
    .F(n419_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n419_s0.INIT=8'hCA;
  LUT3 n420_s0 (
    .F(n420_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n420_s0.INIT=8'hCA;
  LUT3 n421_s0 (
    .F(n421_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n421_s0.INIT=8'hCA;
  LUT3 n422_s0 (
    .F(n422_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n422_s0.INIT=8'hCA;
  LUT3 n423_s0 (
    .F(n423_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n423_s0.INIT=8'hCA;
  LUT3 n424_s0 (
    .F(n424_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n424_s0.INIT=8'hCA;
  LUT3 n425_s0 (
    .F(n425_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n425_s0.INIT=8'hCA;
  LUT3 n426_s0 (
    .F(n426_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n426_s0.INIT=8'hCA;
  LUT4 n2695_s0 (
    .F(n2695_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2605_4) 
);
defparam n2695_s0.INIT=16'h4000;
  LUT4 n2696_s0 (
    .F(n2696_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2605_4) 
);
defparam n2696_s0.INIT=16'h1000;
  LUT3 n622_s3 (
    .F(n622_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n622_7) 
);
defparam n622_s3.INIT=8'hAC;
  LUT3 n623_s3 (
    .F(n623_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n622_7) 
);
defparam n623_s3.INIT=8'hAC;
  LUT3 n624_s3 (
    .F(n624_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n622_7) 
);
defparam n624_s3.INIT=8'hAC;
  LUT3 n625_s3 (
    .F(n625_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n622_7) 
);
defparam n625_s3.INIT=8'hAC;
  LUT3 n626_s3 (
    .F(n626_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n622_7) 
);
defparam n626_s3.INIT=8'hAC;
  LUT3 n627_s3 (
    .F(n627_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n622_7) 
);
defparam n627_s3.INIT=8'hAC;
  LUT3 n628_s3 (
    .F(n628_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n622_7) 
);
defparam n628_s3.INIT=8'hAC;
  LUT3 n629_s3 (
    .F(n629_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n622_7) 
);
defparam n629_s3.INIT=8'hAC;
  LUT3 n630_s3 (
    .F(n630_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n622_7) 
);
defparam n630_s3.INIT=8'hAC;
  LUT2 n658_s0 (
    .F(n660_2),
    .I0(n658_4),
    .I1(n658_5) 
);
defparam n658_s0.INIT=4'hE;
  LUT3 n668_s0 (
    .F(n668_3),
    .I0(n2605_4),
    .I1(n1755_4),
    .I2(n658_5) 
);
defparam n668_s0.INIT=8'hF8;
  LUT4 n748_s0 (
    .F(n748_3),
    .I0(w_next_dy[10]),
    .I1(w_register_data[2]),
    .I2(w_register_write),
    .I3(reg_vram256k_mode) 
);
defparam n748_s0.INIT=16'hCA00;
  LUT3 n749_s0 (
    .F(n749_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n749_s0.INIT=8'hCA;
  LUT3 n750_s0 (
    .F(n750_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n750_s0.INIT=8'hCA;
  LUT3 n751_s0 (
    .F(n751_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n751_s0.INIT=8'hCA;
  LUT3 n752_s0 (
    .F(n752_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n752_s0.INIT=8'hCA;
  LUT3 n753_s0 (
    .F(n753_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n753_s0.INIT=8'hCA;
  LUT3 n754_s0 (
    .F(n754_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n754_s0.INIT=8'hCA;
  LUT3 n755_s0 (
    .F(n755_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n755_s0.INIT=8'hCA;
  LUT3 n756_s0 (
    .F(n756_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n756_s0.INIT=8'hCA;
  LUT3 n757_s0 (
    .F(n757_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n757_s0.INIT=8'hCA;
  LUT3 n758_s0 (
    .F(n758_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n758_s0.INIT=8'hCA;
  LUT4 n2838_s0 (
    .F(n2838_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2835_4) 
);
defparam n2838_s0.INIT=16'h0100;
  LUT4 n1079_s0 (
    .F(n1079_3),
    .I0(n1079_4),
    .I1(n1079_5),
    .I2(n1079_6),
    .I3(ff_start) 
);
defparam n1079_s0.INIT=16'h0FEE;
  LUT4 n1080_s0 (
    .F(n1080_3),
    .I0(n1080_4),
    .I1(ff_nx[7]),
    .I2(n1080_5),
    .I3(n1080_6) 
);
defparam n1080_s0.INIT=16'h3CAA;
  LUT4 n1081_s0 (
    .F(n1081_3),
    .I0(n1081_4),
    .I1(n1081_5),
    .I2(n1081_6),
    .I3(ff_start) 
);
defparam n1081_s0.INIT=16'h335C;
  LUT4 n1082_s0 (
    .F(n1082_3),
    .I0(n1082_4),
    .I1(n1082_5),
    .I2(n1081_6),
    .I3(ff_start) 
);
defparam n1082_s0.INIT=16'h335C;
  LUT4 n1083_s0 (
    .F(n1083_3),
    .I0(n1083_4),
    .I1(n1081_6),
    .I2(ff_start),
    .I3(n1083_5) 
);
defparam n1083_s0.INIT=16'h0BF8;
  LUT4 n1084_s0 (
    .F(n1084_3),
    .I0(n1084_4),
    .I1(n1084_5),
    .I2(ff_start),
    .I3(n1081_6) 
);
defparam n1084_s0.INIT=16'h3533;
  LUT4 n1085_s0 (
    .F(n1085_3),
    .I0(n1085_11),
    .I1(n1085_5),
    .I2(n1085_6),
    .I3(n1085_7) 
);
defparam n1085_s0.INIT=16'h0FEE;
  LUT3 n1086_s0 (
    .F(n1086_3),
    .I0(n1086_4),
    .I1(n1086_5),
    .I2(ff_start) 
);
defparam n1086_s0.INIT=8'hCA;
  LUT3 n1087_s0 (
    .F(n1087_3),
    .I0(n1087_4),
    .I1(n1087_5),
    .I2(ff_start) 
);
defparam n1087_s0.INIT=8'hAC;
  LUT3 n1122_s1 (
    .F(n1122_4),
    .I0(n2835_4),
    .I1(n1729_4),
    .I2(n1122_5) 
);
defparam n1122_s1.INIT=8'hF8;
  LUT3 n1125_s1 (
    .F(n1125_4),
    .I0(n2835_4),
    .I1(n1717_4),
    .I2(n1122_5) 
);
defparam n1125_s1.INIT=8'hF8;
  LUT4 n1214_s0 (
    .F(n1214_3),
    .I0(w_register_data[2]),
    .I1(reg_vram256k_mode),
    .I2(n1214_4),
    .I3(w_register_write) 
);
defparam n1214_s0.INIT=16'h88F0;
  LUT4 n1215_s0 (
    .F(n1215_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[9]),
    .I2(n1215_4),
    .I3(w_register_write) 
);
defparam n1215_s0.INIT=16'hAA3C;
  LUT4 n1216_s0 (
    .F(n1216_3),
    .I0(w_register_data[0]),
    .I1(n1216_4),
    .I2(ff_ny[8]),
    .I3(w_register_write) 
);
defparam n1216_s0.INIT=16'hAA3C;
  LUT4 n1217_s0 (
    .F(n1217_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1217_4),
    .I3(w_register_write) 
);
defparam n1217_s0.INIT=16'hAA3C;
  LUT4 n1218_s0 (
    .F(n1218_3),
    .I0(w_register_data[6]),
    .I1(n1218_4),
    .I2(ff_ny[6]),
    .I3(w_register_write) 
);
defparam n1218_s0.INIT=16'hAA3C;
  LUT4 n1219_s0 (
    .F(n1219_3),
    .I0(w_register_data[5]),
    .I1(n1219_4),
    .I2(ff_ny[5]),
    .I3(w_register_write) 
);
defparam n1219_s0.INIT=16'hAA3C;
  LUT4 n1220_s0 (
    .F(n1220_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1220_4),
    .I3(w_register_write) 
);
defparam n1220_s0.INIT=16'hAA3C;
  LUT4 n1221_s0 (
    .F(n1221_3),
    .I0(w_register_data[3]),
    .I1(n1221_4),
    .I2(ff_ny[3]),
    .I3(w_register_write) 
);
defparam n1221_s0.INIT=16'hAA3C;
  LUT4 n1222_s0 (
    .F(n1222_3),
    .I0(w_register_data[2]),
    .I1(n1222_4),
    .I2(ff_ny[2]),
    .I3(w_register_write) 
);
defparam n1222_s0.INIT=16'hAA3C;
  LUT4 n1223_s0 (
    .F(n1223_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1223_s0.INIT=16'hAAC3;
  LUT3 n1224_s0 (
    .F(n1224_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1224_s0.INIT=8'hC5;
  LUT3 n1276_s0 (
    .F(n1276_3),
    .I0(reg_nx[10]),
    .I1(n1276_4),
    .I2(ff_start) 
);
defparam n1276_s0.INIT=8'hA3;
  LUT3 n1277_s0 (
    .F(n1277_3),
    .I0(reg_nx[9]),
    .I1(n1277_4),
    .I2(ff_start) 
);
defparam n1277_s0.INIT=8'hA3;
  LUT3 n1278_s0 (
    .F(n1278_3),
    .I0(reg_nx[8]),
    .I1(n1278_4),
    .I2(ff_start) 
);
defparam n1278_s0.INIT=8'hA3;
  LUT3 n1279_s0 (
    .F(n1279_3),
    .I0(reg_nx[7]),
    .I1(n1279_4),
    .I2(ff_start) 
);
defparam n1279_s0.INIT=8'hA3;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(reg_nx[6]),
    .I1(n1280_4),
    .I2(ff_start) 
);
defparam n1280_s0.INIT=8'hA3;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(reg_nx[5]),
    .I1(n1281_4),
    .I2(ff_start) 
);
defparam n1281_s0.INIT=8'hA3;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(reg_nx[4]),
    .I1(n1282_4),
    .I2(ff_start) 
);
defparam n1282_s0.INIT=8'hA3;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(reg_nx[3]),
    .I1(n1283_4),
    .I2(ff_start) 
);
defparam n1283_s0.INIT=8'hA3;
  LUT3 n1284_s0 (
    .F(n1284_3),
    .I0(reg_nx[2]),
    .I1(n1284_4),
    .I2(ff_start) 
);
defparam n1284_s0.INIT=8'hA3;
  LUT3 n1285_s0 (
    .F(n1285_3),
    .I0(reg_nx[1]),
    .I1(n1285_4),
    .I2(ff_start) 
);
defparam n1285_s0.INIT=8'hA3;
  LUT4 n2954_s0 (
    .F(n2954_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2835_4) 
);
defparam n2954_s0.INIT=16'h4000;
  LUT3 n1362_s0 (
    .F(n1362_3),
    .I0(w_register_write),
    .I1(n1362_4),
    .I2(n1362_5) 
);
defparam n1362_s0.INIT=8'hF4;
  LUT3 n1380_s0 (
    .F(n1380_3),
    .I0(w_status_color[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n1380_s0.INIT=8'hCA;
  LUT3 n1381_s0 (
    .F(n1381_3),
    .I0(w_status_color[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1381_s0.INIT=8'hCA;
  LUT3 n1382_s0 (
    .F(n1382_3),
    .I0(w_status_color[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n1382_s0.INIT=8'hCA;
  LUT3 n1383_s0 (
    .F(n1383_3),
    .I0(w_status_color[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n1383_s0.INIT=8'hCA;
  LUT3 n1384_s0 (
    .F(n1384_3),
    .I0(w_status_color[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1384_s0.INIT=8'hCA;
  LUT3 n1385_s0 (
    .F(n1385_3),
    .I0(w_status_color[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n1385_s0.INIT=8'hCA;
  LUT3 n1386_s0 (
    .F(n1386_3),
    .I0(w_status_color[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n1386_s0.INIT=8'hCA;
  LUT3 n1387_s0 (
    .F(n1387_3),
    .I0(w_status_color[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1387_s0.INIT=8'hCA;
  LUT4 n2026_s3 (
    .F(n2026_6),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2026_s3.INIT=16'hCACC;
  LUT4 n2027_s2 (
    .F(n2027_5),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2027_s2.INIT=16'hCACC;
  LUT4 n2028_s2 (
    .F(n2028_5),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2028_s2.INIT=16'hCACC;
  LUT4 n2029_s2 (
    .F(n2029_5),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2029_s2.INIT=16'hCACC;
  LUT4 n2030_s2 (
    .F(n2030_5),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2030_s2.INIT=16'hCACC;
  LUT4 n2031_s2 (
    .F(n2031_5),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2031_s2.INIT=16'hCACC;
  LUT4 n2032_s2 (
    .F(n2032_5),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2032_s2.INIT=16'hCACC;
  LUT4 n2033_s2 (
    .F(n2033_5),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start),
    .I3(ff_state[4]) 
);
defparam n2033_s2.INIT=16'hCACC;
  LUT4 n2040_s5 (
    .F(n2040_8),
    .I0(n2040_9),
    .I1(n2040_10),
    .I2(n2040_11),
    .I3(ff_start) 
);
defparam n2040_s5.INIT=16'hFAF3;
  LUT3 n2041_s6 (
    .F(n2041_9),
    .I0(n2041_10),
    .I1(n2041_11),
    .I2(ff_start) 
);
defparam n2041_s6.INIT=8'h35;
  LUT4 n2042_s5 (
    .F(n2042_8),
    .I0(n2042_9),
    .I1(n2042_10),
    .I2(n2042_11),
    .I3(n2042_12) 
);
defparam n2042_s5.INIT=16'h00EF;
  LUT4 n2043_s7 (
    .F(n2043_10),
    .I0(n2043_11),
    .I1(n2043_12),
    .I2(n2043_13),
    .I3(n2043_14) 
);
defparam n2043_s7.INIT=16'h00EF;
  LUT4 n1940_s92 (
    .F(n1940_96),
    .I0(n1940_109),
    .I1(n1940_107),
    .I2(n566_31),
    .I3(n1940_99) 
);
defparam n1940_s92.INIT=16'h503F;
  LUT4 n1941_s92 (
    .F(n1941_96),
    .I0(n1941_97),
    .I1(ff_sy[8]),
    .I2(n1939_102),
    .I3(n1941_98) 
);
defparam n1941_s92.INIT=16'hFC05;
  LUT4 n1942_s92 (
    .F(n1942_96),
    .I0(n1941_97),
    .I1(n1942_97),
    .I2(n1939_102),
    .I3(n1942_98) 
);
defparam n1942_s92.INIT=16'h05F3;
  LUT4 n1943_s92 (
    .F(n1943_96),
    .I0(n1942_97),
    .I1(n1943_97),
    .I2(n1939_102),
    .I3(n1943_98) 
);
defparam n1943_s92.INIT=16'h05F3;
  LUT4 n1944_s92 (
    .F(n1944_96),
    .I0(n1939_102),
    .I1(n1943_97),
    .I2(n1944_97),
    .I3(n1944_98) 
);
defparam n1944_s92.INIT=16'h110F;
  LUT4 n1945_s92 (
    .F(n1945_96),
    .I0(n1945_97),
    .I1(n1944_97),
    .I2(n1945_98),
    .I3(n566_31) 
);
defparam n1945_s92.INIT=16'h11F0;
  LUT3 n1946_s92 (
    .F(n1946_96),
    .I0(n1945_98),
    .I1(n1946_100),
    .I2(n566_31) 
);
defparam n1946_s92.INIT=8'hA3;
  LUT4 n1947_s92 (
    .F(n1947_96),
    .I0(n1947_97),
    .I1(n1947_98),
    .I2(n1939_102),
    .I3(n1947_99) 
);
defparam n1947_s92.INIT=16'hF305;
  LUT4 n1948_s92 (
    .F(n1948_96),
    .I0(n1947_97),
    .I1(n1948_97),
    .I2(n1939_102),
    .I3(n1948_98) 
);
defparam n1948_s92.INIT=16'h3503;
  LUT3 n1949_s92 (
    .F(n1949_96),
    .I0(n1949_97),
    .I1(n1948_97),
    .I2(n1949_98) 
);
defparam n1949_s92.INIT=8'hA3;
  LUT4 n1950_s92 (
    .F(n1950_96),
    .I0(n1950_97),
    .I1(n1949_97),
    .I2(n1950_98),
    .I3(n566_31) 
);
defparam n1950_s92.INIT=16'hEEF0;
  LUT3 n1951_s92 (
    .F(n1951_96),
    .I0(n1950_98),
    .I1(n1951_103),
    .I2(n566_31) 
);
defparam n1951_s92.INIT=8'hA3;
  LUT4 n1952_s92 (
    .F(n1952_96),
    .I0(n1952_105),
    .I1(n1952_98),
    .I2(n1939_102),
    .I3(n1952_99) 
);
defparam n1952_s92.INIT=16'h3503;
  LUT3 n1953_s92 (
    .F(n1953_96),
    .I0(n1953_97),
    .I1(n1952_98),
    .I2(n1953_98) 
);
defparam n1953_s92.INIT=8'hA3;
  LUT4 n1954_s92 (
    .F(n1954_96),
    .I0(n1953_97),
    .I1(n1954_97),
    .I2(n1954_105),
    .I3(n566_31) 
);
defparam n1954_s92.INIT=16'hEE0F;
  LUT4 n1955_s92 (
    .F(n1955_96),
    .I0(n1955_107),
    .I1(n1955_105),
    .I2(n1939_102),
    .I3(n1955_99) 
);
defparam n1955_s92.INIT=16'h05F3;
  LUT4 n1956_s92 (
    .F(n1956_96),
    .I0(n1940_109),
    .I1(n1955_105),
    .I2(n1939_102),
    .I3(n1956_97) 
);
defparam n1956_s92.INIT=16'hF305;
  LUT3 n1971_s92 (
    .F(n1971_96),
    .I0(ff_dx[1]),
    .I1(w_status_border_position[1]),
    .I2(n1971_100) 
);
defparam n1971_s92.INIT=8'hCA;
  LUT3 n1972_s91 (
    .F(n1972_95),
    .I0(ff_dx[0]),
    .I1(w_status_border_position[0]),
    .I2(n1971_100) 
);
defparam n1972_s91.INIT=8'hCA;
  LUT4 w_address_s_pre_17_s2 (
    .F(w_address_s_pre_17_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_address_s_pre_17_s2.INIT=16'h1800;
  LUT4 ff_read_color_s3 (
    .F(ff_read_color_8),
    .I0(ff_read_color_12),
    .I1(ff_state[5]),
    .I2(ff_read_color_10),
    .I3(ff_start) 
);
defparam ff_read_color_s3.INIT=16'hFFF8;
  LUT4 ff_transfer_ready_s3 (
    .F(ff_transfer_ready_6),
    .I0(ff_transfer_ready_13),
    .I1(n1006_39),
    .I2(n1362_5),
    .I3(ff_transfer_ready_8) 
);
defparam ff_transfer_ready_s3.INIT=16'hF8FF;
  LUT2 ff_command_execute_s3 (
    .F(ff_command_execute_6),
    .I0(ff_start),
    .I1(w_cache_flush_end) 
);
defparam ff_command_execute_s3.INIT=4'hE;
  LUT3 n2035_s3 (
    .F(n2035_8),
    .I0(ff_cache_vram_valid),
    .I1(n2035_11),
    .I2(ff_start) 
);
defparam n2035_s3.INIT=8'hF1;
  LUT3 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_source_7_7),
    .I1(ff_start),
    .I2(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=8'hE0;
  LUT4 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(n1080_6),
    .I2(ff_maj),
    .I3(ff_sx_9_11) 
);
defparam ff_dx_8_s3.INIT=16'h7F00;
  LUT4 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_11),
    .I0(ff_state[5]),
    .I1(ff_cache_vram_wdata_7_12),
    .I2(ff_cache_vram_wdata_7_13),
    .I3(ff_cache_vram_wdata_7_14) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=16'hF100;
  LUT4 ff_next_state_5_s7 (
    .F(ff_next_state_3_12),
    .I0(ff_next_state_5_12),
    .I1(ff_next_state_5_13),
    .I2(ff_next_state_5_14),
    .I3(ff_next_state_5_15) 
);
defparam ff_next_state_5_s7.INIT=16'h4F00;
  LUT4 ff_state_5_s6 (
    .F(ff_state_2_11),
    .I0(ff_cache_vram_valid),
    .I1(ff_state_5_12),
    .I2(ff_state_5_13),
    .I3(ff_start) 
);
defparam ff_state_5_s6.INIT=16'hFF01;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_flush_start_12),
    .I1(ff_cache_flush_start_13),
    .I2(ff_cache_flush_start_14),
    .I3(ff_start) 
);
defparam ff_cache_flush_start_s6.INIT=16'hFF70;
  LUT2 ff_next_state_0_s8 (
    .F(ff_next_state_1_12),
    .I0(ff_next_state_0_13),
    .I1(ff_next_state_3_12) 
);
defparam ff_next_state_0_s8.INIT=4'h4;
  LUT4 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_count_valid_13),
    .I1(ff_count_valid_14),
    .I2(ff_count_valid_15),
    .I3(ff_start) 
);
defparam ff_count_valid_s7.INIT=16'hFFB0;
  LUT4 ff_cache_vram_valid_s8 (
    .F(ff_cache_vram_valid_13),
    .I0(ff_cache_vram_valid_14),
    .I1(ff_cache_vram_valid_15),
    .I2(ff_start),
    .I3(n5388_7) 
);
defparam ff_cache_vram_valid_s8.INIT=16'hF8FF;
  LUT4 n1967_s108 (
    .F(n1967_126),
    .I0(n1967_127),
    .I1(n1967_128),
    .I2(ff_state[4]),
    .I3(n1967_129) 
);
defparam n1967_s108.INIT=16'h0B00;
  LUT4 n1965_s98 (
    .F(n1965_112),
    .I0(ff_next_state_0_13),
    .I1(ff_next_state[5]),
    .I2(ff_next_state_5_14),
    .I3(n1965_117) 
);
defparam n1965_s98.INIT=16'hFFF8;
  LUT4 n1921_s132 (
    .F(n1921_160),
    .I0(n1921_161),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(n1921_162) 
);
defparam n1921_s132.INIT=16'h3111;
  LUT4 n1546_s2 (
    .F(n1546_7),
    .I0(n1530_9),
    .I1(n1546_8),
    .I2(ff_start),
    .I3(n1546_9) 
);
defparam n1546_s2.INIT=16'h0A0C;
  LUT4 n1545_s2 (
    .F(n1545_7),
    .I0(n1529_9),
    .I1(n1545_8),
    .I2(ff_start),
    .I3(n1546_9) 
);
defparam n1545_s2.INIT=16'h0A0C;
  LUT4 n1544_s2 (
    .F(n1544_7),
    .I0(n1552_12),
    .I1(n1548_12),
    .I2(n1546_9),
    .I3(n1544_8) 
);
defparam n1544_s2.INIT=16'h0C0A;
  LUT4 n1543_s2 (
    .F(n1543_7),
    .I0(n1551_12),
    .I1(n1547_12),
    .I2(n1546_9),
    .I3(n1544_8) 
);
defparam n1543_s2.INIT=16'h0C0A;
  LUT3 n1450_s3 (
    .F(n1450_8),
    .I0(n1450_9),
    .I1(n1450_10),
    .I2(n1362_5) 
);
defparam n1450_s3.INIT=8'h0E;
  LUT3 n1403_s4 (
    .F(n1403_9),
    .I0(ff_start),
    .I1(n1006_39),
    .I2(ff_transfer_ready_13) 
);
defparam n1403_s4.INIT=8'h40;
  LUT4 n1275_s2 (
    .F(n1275_7),
    .I0(n1242_1),
    .I1(w_next_nyb[10]),
    .I2(ff_start),
    .I3(ff_dx_8_9) 
);
defparam n1275_s2.INIT=16'h0C0A;
  LUT4 n1929_s87 (
    .F(n1929_93),
    .I0(n1929_107),
    .I1(n1929_95),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1929_s87.INIT=16'h0305;
  LUT4 n1928_s86 (
    .F(n1928_92),
    .I0(n1928_101),
    .I1(n1928_94),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1928_s86.INIT=16'h0305;
  LUT4 n1927_s84 (
    .F(n1927_90),
    .I0(n1927_91),
    .I1(n1927_92),
    .I2(n1927_93),
    .I3(ff_state[5]) 
);
defparam n1927_s84.INIT=16'h000D;
  LUT4 n1926_s84 (
    .F(n1926_90),
    .I0(n1926_91),
    .I1(n1926_92),
    .I2(n1926_93),
    .I3(n1926_94) 
);
defparam n1926_s84.INIT=16'h44F0;
  LUT4 n1925_s84 (
    .F(n1925_90),
    .I0(n1925_91),
    .I1(n1925_92),
    .I2(ff_state[5]),
    .I3(n1926_94) 
);
defparam n1925_s84.INIT=16'h050C;
  LUT4 n1924_s84 (
    .F(n1924_90),
    .I0(n1924_91),
    .I1(n1924_92),
    .I2(ff_state[5]),
    .I3(n1926_94) 
);
defparam n1924_s84.INIT=16'h050C;
  LUT4 n1923_s84 (
    .F(n1923_90),
    .I0(n1923_91),
    .I1(n1923_92),
    .I2(n1926_94),
    .I3(n1923_93) 
);
defparam n1923_s84.INIT=16'hEF00;
  LUT4 n1922_s86 (
    .F(n1922_92),
    .I0(ff_state[5]),
    .I1(n1926_94),
    .I2(n1922_93),
    .I3(n1922_94) 
);
defparam n1922_s86.INIT=16'hFF40;
  LUT3 n2039_s7 (
    .F(n2039_12),
    .I0(n2039_13),
    .I1(n2039_14),
    .I2(ff_start) 
);
defparam n2039_s7.INIT=8'h0D;
  LUT4 n2036_s7 (
    .F(n2036_12),
    .I0(n2036_13),
    .I1(n2036_14),
    .I2(ff_state[5]),
    .I3(ff_start) 
);
defparam n2036_s7.INIT=16'h00EF;
  LUT4 n2035_s4 (
    .F(n2035_10),
    .I0(ff_eq),
    .I1(n2035_12),
    .I2(ff_state[4]),
    .I3(n2038_15) 
);
defparam n2035_s4.INIT=16'hF800;
  LUT4 n1968_s98 (
    .F(n1968_114),
    .I0(n1968_115),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(n1968_116) 
);
defparam n1968_s98.INIT=16'hCDFC;
  LUT4 n1966_s93 (
    .F(n1966_107),
    .I0(ff_state[0]),
    .I1(n1966_108),
    .I2(n1966_109),
    .I3(ff_next_state_5_14) 
);
defparam n1966_s93.INIT=16'h007F;
  LUT4 ff_xsel_1_s8 (
    .F(ff_xsel_1_12),
    .I0(ff_state[3]),
    .I1(ff_xsel_1_15),
    .I2(ff_next_state_0_13),
    .I3(ff_next_state_5_15) 
);
defparam ff_xsel_1_s8.INIT=16'h0D00;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(n2038_15),
    .I1(ff_state_0_14),
    .I2(ff_state_2_11),
    .I3(ff_state_0_17) 
);
defparam ff_state_0_s8.INIT=16'hF070;
  LUT4 ff_border_detect_s3 (
    .F(ff_border_detect_6),
    .I0(ff_border_detect_7),
    .I1(ff_transfer_ready_13),
    .I2(ff_border_detect_request),
    .I3(w_cache_flush_end) 
);
defparam ff_border_detect_s3.INIT=16'hF088;
  LUT2 n1969_s107 (
    .F(n1969_127),
    .I0(ff_state[4]),
    .I1(n1969_128) 
);
defparam n1969_s107.INIT=4'h4;
  LUT2 n1939_s97 (
    .F(n1939_102),
    .I0(n1939_103),
    .I1(ff_state[4]) 
);
defparam n1939_s97.INIT=4'hE;
  LUT4 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_next_0_s1.INIT=16'h8000;
  LUT4 n2605_s1 (
    .F(n2605_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2605_s1.INIT=16'h1000;
  LUT3 n323_s1 (
    .F(n323_4),
    .I0(n368_4),
    .I1(n323_10),
    .I2(ff_start) 
);
defparam n323_s1.INIT=8'h0E;
  LUT3 n323_s2 (
    .F(n323_5),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n1085_11) 
);
defparam n323_s2.INIT=8'h53;
  LUT4 n323_s3 (
    .F(n323_6),
    .I0(ff_start),
    .I1(n323_8),
    .I2(ff_command[3]),
    .I3(n323_4) 
);
defparam n323_s3.INIT=16'h007F;
  LUT3 n324_s1 (
    .F(n324_4),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n1085_11) 
);
defparam n324_s1.INIT=8'h53;
  LUT3 n325_s1 (
    .F(n325_4),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n1085_11) 
);
defparam n325_s1.INIT=8'h53;
  LUT3 n326_s1 (
    .F(n326_4),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n1085_11) 
);
defparam n326_s1.INIT=8'h53;
  LUT3 n327_s1 (
    .F(n327_4),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n1085_11) 
);
defparam n327_s1.INIT=8'h53;
  LUT3 n328_s1 (
    .F(n328_4),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n1085_11) 
);
defparam n328_s1.INIT=8'h53;
  LUT3 n329_s1 (
    .F(n329_4),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n1085_11) 
);
defparam n329_s1.INIT=8'h53;
  LUT3 n330_s1 (
    .F(n330_4),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n1085_11) 
);
defparam n330_s1.INIT=8'h53;
  LUT3 n331_s1 (
    .F(n331_4),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n1085_11) 
);
defparam n331_s1.INIT=8'h53;
  LUT3 n368_s1 (
    .F(n368_4),
    .I0(n368_6),
    .I1(n368_7),
    .I2(n368_8) 
);
defparam n368_s1.INIT=8'h01;
  LUT4 n622_s4 (
    .F(n622_7),
    .I0(n1081_6),
    .I1(ff_dx_8_9),
    .I2(ff_maj),
    .I3(n1085_7) 
);
defparam n622_s4.INIT=16'h7F00;
  LUT4 n658_s1 (
    .F(n658_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2605_4) 
);
defparam n658_s1.INIT=16'h8000;
  LUT4 n658_s2 (
    .F(n658_5),
    .I0(n368_4),
    .I1(n658_6),
    .I2(n1081_6),
    .I3(n368_12) 
);
defparam n658_s2.INIT=16'h3500;
  LUT4 n2835_s1 (
    .F(n2835_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2835_s1.INIT=16'h4000;
  LUT4 n1079_s1 (
    .F(n1079_4),
    .I0(ff_nx[7]),
    .I1(n1080_5),
    .I2(ff_nx[8]),
    .I3(n1081_6) 
);
defparam n1079_s1.INIT=16'hB400;
  LUT4 n1079_s2 (
    .F(n1079_5),
    .I0(n1043_2),
    .I1(n1079_7),
    .I2(n1081_6),
    .I3(n368_4) 
);
defparam n1079_s2.INIT=16'h0A03;
  LUT4 n1079_s3 (
    .F(n1079_6),
    .I0(w_next_0_4),
    .I1(n1079_8),
    .I2(reg_nx[8]),
    .I3(n1085_11) 
);
defparam n1079_s3.INIT=16'hAAC3;
  LUT4 n1080_s1 (
    .F(n1080_4),
    .I0(n1044_2),
    .I1(n1080_7),
    .I2(ff_start),
    .I3(n368_4) 
);
defparam n1080_s1.INIT=16'h3A33;
  LUT4 n1080_s2 (
    .F(n1080_5),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]),
    .I3(n1080_8) 
);
defparam n1080_s2.INIT=16'h0100;
  LUT2 n1080_s3 (
    .F(n1080_6),
    .I0(ff_start),
    .I1(n1081_6) 
);
defparam n1080_s3.INIT=4'h4;
  LUT4 n1081_s1 (
    .F(n1081_4),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n1080_8),
    .I3(ff_nx[6]) 
);
defparam n1081_s1.INIT=16'h10EF;
  LUT4 n1081_s2 (
    .F(n1081_5),
    .I0(n1045_2),
    .I1(n368_4),
    .I2(ff_start),
    .I3(n1081_7) 
);
defparam n1081_s2.INIT=16'hF80B;
  LUT4 n1081_s3 (
    .F(n1081_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n1081_s3.INIT=16'h4000;
  LUT3 n1082_s1 (
    .F(n1082_4),
    .I0(ff_nx[4]),
    .I1(n1080_8),
    .I2(ff_nx[5]) 
);
defparam n1082_s1.INIT=8'h4B;
  LUT4 n1082_s2 (
    .F(n1082_5),
    .I0(n1046_2),
    .I1(n368_4),
    .I2(ff_start),
    .I3(n1082_6) 
);
defparam n1082_s2.INIT=16'hF80B;
  LUT2 n1083_s1 (
    .F(n1083_4),
    .I0(ff_nx[4]),
    .I1(n1080_8) 
);
defparam n1083_s1.INIT=4'h6;
  LUT4 n1083_s2 (
    .F(n1083_5),
    .I0(n1047_2),
    .I1(n1083_6),
    .I2(n368_4),
    .I3(ff_start) 
);
defparam n1083_s2.INIT=16'hCCA3;
  LUT4 n1084_s1 (
    .F(n1084_4),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1084_s1.INIT=16'h01FE;
  LUT4 n1084_s2 (
    .F(n1084_5),
    .I0(n1048_2),
    .I1(n1084_6),
    .I2(ff_start),
    .I3(n368_4) 
);
defparam n1084_s2.INIT=16'hC5CC;
  LUT4 n1085_s2 (
    .F(n1085_5),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]),
    .I2(n1081_6),
    .I3(reg_nx[2]) 
);
defparam n1085_s2.INIT=16'hFE01;
  LUT4 n1085_s3 (
    .F(n1085_6),
    .I0(n1049_2),
    .I1(n1085_9),
    .I2(ff_nx[2]),
    .I3(n1081_6) 
);
defparam n1085_s3.INIT=16'hC355;
  LUT3 n1085_s4 (
    .F(n1085_7),
    .I0(n1081_6),
    .I1(n368_4),
    .I2(ff_start) 
);
defparam n1085_s4.INIT=8'h0E;
  LUT4 n1086_s1 (
    .F(n1086_4),
    .I0(n1086_6),
    .I1(ff_nx[0]),
    .I2(ff_nx[1]),
    .I3(n1081_6) 
);
defparam n1086_s1.INIT=16'hC3AA;
  LUT4 n1086_s2 (
    .F(n1086_5),
    .I0(n1085_11),
    .I1(n1086_7),
    .I2(reg_nx[1]),
    .I3(n1086_8) 
);
defparam n1086_s2.INIT=16'h00BE;
  LUT3 n1087_s1 (
    .F(n1087_4),
    .I0(w_next_0_4),
    .I1(n1087_6),
    .I2(n1085_11) 
);
defparam n1087_s1.INIT=8'hA3;
  LUT3 n1087_s2 (
    .F(n1087_5),
    .I0(n1087_7),
    .I1(ff_nx[0]),
    .I2(n1081_6) 
);
defparam n1087_s2.INIT=8'h35;
  LUT4 n1122_s2 (
    .F(n1122_5),
    .I0(ff_start),
    .I1(n1122_8),
    .I2(w_register_write),
    .I3(n1081_6) 
);
defparam n1122_s2.INIT=16'h000E;
  LUT3 n1214_s1 (
    .F(n1214_4),
    .I0(ff_ny[9]),
    .I1(n1215_4),
    .I2(ff_ny[10]) 
);
defparam n1214_s1.INIT=8'hB4;
  LUT3 n1215_s1 (
    .F(n1215_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1217_4) 
);
defparam n1215_s1.INIT=8'h10;
  LUT2 n1216_s1 (
    .F(n1216_4),
    .I0(ff_ny[7]),
    .I1(n1217_4) 
);
defparam n1216_s1.INIT=4'h4;
  LUT4 n1217_s1 (
    .F(n1217_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n1220_4) 
);
defparam n1217_s1.INIT=16'h0100;
  LUT3 n1218_s1 (
    .F(n1218_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n1220_4) 
);
defparam n1218_s1.INIT=8'h10;
  LUT2 n1219_s1 (
    .F(n1219_4),
    .I0(ff_ny[4]),
    .I1(n1220_4) 
);
defparam n1219_s1.INIT=4'h4;
  LUT4 n1220_s1 (
    .F(n1220_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1220_s1.INIT=16'h0001;
  LUT3 n1221_s1 (
    .F(n1221_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n1221_s1.INIT=8'h01;
  LUT2 n1222_s1 (
    .F(n1222_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1222_s1.INIT=4'h1;
  LUT3 n1276_s1 (
    .F(n1276_4),
    .I0(n1243_1),
    .I1(w_next_nyb[9]),
    .I2(ff_dx_8_9) 
);
defparam n1276_s1.INIT=8'h35;
  LUT3 n1277_s1 (
    .F(n1277_4),
    .I0(n1244_1),
    .I1(w_next_nyb[8]),
    .I2(ff_dx_8_9) 
);
defparam n1277_s1.INIT=8'h35;
  LUT3 n1278_s1 (
    .F(n1278_4),
    .I0(n1245_1),
    .I1(w_next_nyb[7]),
    .I2(ff_dx_8_9) 
);
defparam n1278_s1.INIT=8'h35;
  LUT3 n1279_s1 (
    .F(n1279_4),
    .I0(n1246_1),
    .I1(w_next_nyb[6]),
    .I2(ff_dx_8_9) 
);
defparam n1279_s1.INIT=8'h35;
  LUT3 n1280_s1 (
    .F(n1280_4),
    .I0(n1247_1),
    .I1(w_next_nyb[5]),
    .I2(ff_dx_8_9) 
);
defparam n1280_s1.INIT=8'h35;
  LUT3 n1281_s1 (
    .F(n1281_4),
    .I0(n1248_1),
    .I1(w_next_nyb[4]),
    .I2(ff_dx_8_9) 
);
defparam n1281_s1.INIT=8'h35;
  LUT3 n1282_s1 (
    .F(n1282_4),
    .I0(n1249_1),
    .I1(w_next_nyb[3]),
    .I2(ff_dx_8_9) 
);
defparam n1282_s1.INIT=8'h35;
  LUT3 n1283_s1 (
    .F(n1283_4),
    .I0(n1250_1),
    .I1(w_next_nyb[2]),
    .I2(ff_dx_8_9) 
);
defparam n1283_s1.INIT=8'h35;
  LUT3 n1284_s1 (
    .F(n1284_4),
    .I0(n1251_1),
    .I1(w_next_nyb[1]),
    .I2(ff_dx_8_9) 
);
defparam n1284_s1.INIT=8'h35;
  LUT3 n1285_s1 (
    .F(n1285_4),
    .I0(n1252_1),
    .I1(w_next_nyb[0]),
    .I2(ff_dx_8_9) 
);
defparam n1285_s1.INIT=8'h35;
  LUT4 n1362_s1 (
    .F(n1362_4),
    .I0(ff_state[1]),
    .I1(ff_state[5]),
    .I2(n1362_6),
    .I3(n1966_108) 
);
defparam n1362_s1.INIT=16'h4000;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2835_4) 
);
defparam n1362_s2.INIT=16'h1000;
  LUT3 n2040_s6 (
    .F(n2040_9),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam n2040_s6.INIT=8'hE0;
  LUT4 n2040_s7 (
    .F(n2040_10),
    .I0(ff_state[5]),
    .I1(n2040_12),
    .I2(n2040_13),
    .I3(n2040_14) 
);
defparam n2040_s7.INIT=16'h00EF;
  LUT4 n2040_s8 (
    .F(n2040_11),
    .I0(n2040_26),
    .I1(ff_state[4]),
    .I2(n2038_15),
    .I3(n2040_16) 
);
defparam n2040_s8.INIT=16'h4000;
  LUT3 n2041_s7 (
    .F(n2041_10),
    .I0(n2041_12),
    .I1(n2041_13),
    .I2(n2041_14) 
);
defparam n2041_s7.INIT=8'h70;
  LUT3 n2041_s8 (
    .F(n2041_11),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[1]) 
);
defparam n2041_s8.INIT=8'h3D;
  LUT4 n2042_s6 (
    .F(n2042_9),
    .I0(ff_state[3]),
    .I1(n2042_13),
    .I2(n2042_14),
    .I3(n2042_15) 
);
defparam n2042_s6.INIT=16'h0B00;
  LUT4 n2042_s7 (
    .F(n2042_10),
    .I0(n2036_13),
    .I1(n2042_16),
    .I2(ff_state[3]),
    .I3(n2042_23) 
);
defparam n2042_s7.INIT=16'hEF00;
  LUT4 n2042_s8 (
    .F(n2042_11),
    .I0(ff_read_color_12),
    .I1(ff_next_state_5_12),
    .I2(n2042_18),
    .I3(ff_start) 
);
defparam n2042_s8.INIT=16'h0007;
  LUT4 n2042_s9 (
    .F(n2042_12),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n2042_s9.INIT=16'hF100;
  LUT4 n2043_s8 (
    .F(n2043_11),
    .I0(n2043_15),
    .I1(n2043_16),
    .I2(n2043_17),
    .I3(n2042_15) 
);
defparam n2043_s8.INIT=16'hEF00;
  LUT4 n2043_s9 (
    .F(n2043_12),
    .I0(n2043_18),
    .I1(n2043_19),
    .I2(ff_state[3]),
    .I3(n2043_28) 
);
defparam n2043_s9.INIT=16'hC500;
  LUT3 n2043_s10 (
    .F(n2043_13),
    .I0(n2043_21),
    .I1(n2043_22),
    .I2(ff_start) 
);
defparam n2043_s10.INIT=8'h0B;
  LUT4 n2043_s11 (
    .F(n2043_14),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_start) 
);
defparam n2043_s11.INIT=16'h0E00;
  LUT4 n1940_s95 (
    .F(n1940_99),
    .I0(n1940_103),
    .I1(n1940_104),
    .I2(n566_31),
    .I3(n1939_102) 
);
defparam n1940_s95.INIT=16'h0CFA;
  LUT3 n1941_s93 (
    .F(n1941_97),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1941_s93.INIT=8'h35;
  LUT4 n1941_s94 (
    .F(n1941_98),
    .I0(n1940_104),
    .I1(n1941_99),
    .I2(n1939_102),
    .I3(n566_31) 
);
defparam n1941_s94.INIT=16'h5F30;
  LUT3 n1942_s93 (
    .F(n1942_97),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1942_s93.INIT=8'h35;
  LUT4 n1942_s94 (
    .F(n1942_98),
    .I0(n1941_99),
    .I1(n1942_99),
    .I2(n1939_102),
    .I3(n566_31) 
);
defparam n1942_s94.INIT=16'hAFC0;
  LUT3 n1943_s93 (
    .F(n1943_97),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1943_s93.INIT=8'h35;
  LUT4 n1943_s94 (
    .F(n1943_98),
    .I0(n1942_99),
    .I1(n1943_99),
    .I2(n1939_102),
    .I3(n566_31) 
);
defparam n1943_s94.INIT=16'hAFC0;
  LUT4 n1944_s93 (
    .F(n1944_97),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(n1939_102),
    .I3(w_address_s_pre_17_5) 
);
defparam n1944_s93.INIT=16'h0305;
  LUT4 n1944_s94 (
    .F(n1944_98),
    .I0(n1943_99),
    .I1(n1939_102),
    .I2(n1945_97),
    .I3(n566_31) 
);
defparam n1944_s94.INIT=16'hBBF0;
  LUT4 n1945_s93 (
    .F(n1945_97),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(w_address_s_pre_17_5),
    .I3(n1939_102) 
);
defparam n1945_s93.INIT=16'h3500;
  LUT4 n1945_s94 (
    .F(n1945_98),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(n1939_102),
    .I3(n1945_99) 
);
defparam n1945_s94.INIT=16'h0CFA;
  LUT3 n1947_s93 (
    .F(n1947_97),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1947_s93.INIT=8'h35;
  LUT3 n1947_s94 (
    .F(n1947_98),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1947_s94.INIT=8'h35;
  LUT4 n1947_s95 (
    .F(n1947_99),
    .I0(n1946_98),
    .I1(n1947_100),
    .I2(n1939_102),
    .I3(n566_31) 
);
defparam n1947_s95.INIT=16'h5F30;
  LUT4 n1948_s93 (
    .F(n1948_97),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(n1939_102),
    .I3(w_address_s_pre_17_5) 
);
defparam n1948_s93.INIT=16'h0305;
  LUT4 n1948_s94 (
    .F(n1948_98),
    .I0(n1947_100),
    .I1(n1948_99),
    .I2(n566_31),
    .I3(n1939_102) 
);
defparam n1948_s94.INIT=16'h53FC;
  LUT4 n1949_s93 (
    .F(n1949_97),
    .I0(ff_sy[0]),
    .I1(n1949_99),
    .I2(n1939_102),
    .I3(w_address_s_pre_17_5) 
);
defparam n1949_s93.INIT=16'h0A03;
  LUT3 n1949_s94 (
    .F(n1949_98),
    .I0(n1950_97),
    .I1(n1948_99),
    .I2(n566_31) 
);
defparam n1949_s94.INIT=8'hC5;
  LUT4 n1950_s93 (
    .F(n1950_97),
    .I0(ff_dy[0]),
    .I1(n1950_99),
    .I2(w_address_s_pre_17_5),
    .I3(n1939_102) 
);
defparam n1950_s93.INIT=16'hA300;
  LUT4 n1950_s94 (
    .F(n1950_98),
    .I0(n1950_105),
    .I1(n1950_101),
    .I2(n1950_107),
    .I3(n1939_102) 
);
defparam n1950_s94.INIT=16'hBB0F;
  LUT4 n1952_s94 (
    .F(n1952_98),
    .I0(w_status_border_position[4]),
    .I1(n1952_101),
    .I2(n1939_102),
    .I3(n1940_101) 
);
defparam n1952_s94.INIT=16'h0503;
  LUT4 n1952_s95 (
    .F(n1952_99),
    .I0(n1951_101),
    .I1(n1952_102),
    .I2(n566_31),
    .I3(n1939_102) 
);
defparam n1952_s95.INIT=16'h53FC;
  LUT4 n1953_s93 (
    .F(n1953_97),
    .I0(w_status_border_position[3]),
    .I1(n1953_99),
    .I2(n1939_102),
    .I3(n1940_101) 
);
defparam n1953_s93.INIT=16'h0A0C;
  LUT3 n1953_s94 (
    .F(n1953_98),
    .I0(n1954_97),
    .I1(n1952_102),
    .I2(n566_31) 
);
defparam n1953_s94.INIT=8'hC5;
  LUT4 n1954_s93 (
    .F(n1954_97),
    .I0(ff_dx[3]),
    .I1(n1954_99),
    .I2(n1940_101),
    .I3(n1939_102) 
);
defparam n1954_s93.INIT=16'hAC00;
  LUT4 n1955_s95 (
    .F(n1955_99),
    .I0(n1954_103),
    .I1(n1955_102),
    .I2(n1939_102),
    .I3(n566_31) 
);
defparam n1955_s95.INIT=16'hAFC0;
  LUT4 n1956_s93 (
    .F(n1956_97),
    .I0(n1955_102),
    .I1(n1940_107),
    .I2(n1939_102),
    .I3(n566_31) 
);
defparam n1956_s93.INIT=16'h5F30;
  LUT3 ff_sx_9_s4 (
    .F(ff_sx_9_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_execute),
    .I2(ff_count_valid) 
);
defparam ff_sx_9_s4.INIT=8'h40;
  LUT2 ff_read_color_s5 (
    .F(ff_read_color_10),
    .I0(n1006_39),
    .I1(ff_transfer_ready_13) 
);
defparam ff_read_color_s5.INIT=4'h8;
  LUT4 ff_transfer_ready_s5 (
    .F(ff_transfer_ready_8),
    .I0(n1362_4),
    .I1(ff_start),
    .I2(ff_transfer_ready_11),
    .I3(n1450_9) 
);
defparam ff_transfer_ready_s5.INIT=16'h001F;
  LUT4 n2035_s5 (
    .F(n2035_11),
    .I0(w_cache_flush_end),
    .I1(ff_cache_vram_wdata_7_13),
    .I2(n2035_13),
    .I3(ff_state[5]) 
);
defparam n2035_s5.INIT=16'h7770;
  LUT4 ff_source_7_s3 (
    .F(ff_source_7_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_source_7_8) 
);
defparam ff_source_7_s3.INIT=16'h1000;
  LUT4 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_dx_8_10),
    .I1(ff_dx_8_11),
    .I2(ff_dx_8_12),
    .I3(n1342_9) 
);
defparam ff_dx_8_s4.INIT=16'h7F00;
  LUT3 ff_cache_vram_wdata_7_s7 (
    .F(ff_cache_vram_wdata_7_12),
    .I0(ff_state[4]),
    .I1(ff_cache_vram_wdata_7_15),
    .I2(ff_state[3]) 
);
defparam ff_cache_vram_wdata_7_s7.INIT=8'h87;
  LUT4 ff_cache_vram_wdata_7_s8 (
    .F(ff_cache_vram_wdata_7_13),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(n1971_98),
    .I3(n2043_22) 
);
defparam ff_cache_vram_wdata_7_s8.INIT=16'h8000;
  LUT4 ff_cache_vram_wdata_7_s9 (
    .F(ff_cache_vram_wdata_7_14),
    .I0(ff_cache_flush_start_13),
    .I1(n1921_162),
    .I2(ff_start),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_wdata_7_s9.INIT=16'h000D;
  LUT4 ff_next_state_5_s8 (
    .F(ff_next_state_5_12),
    .I0(n368_7),
    .I1(n368_6),
    .I2(n368_8),
    .I3(ff_next_state_5_16) 
);
defparam ff_next_state_5_s8.INIT=16'hFE00;
  LUT2 ff_next_state_5_s9 (
    .F(ff_next_state_5_13),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam ff_next_state_5_s9.INIT=4'h1;
  LUT3 ff_next_state_5_s10 (
    .F(ff_next_state_5_14),
    .I0(ff_state[4]),
    .I1(ff_state[3]),
    .I2(ff_next_state_5_17) 
);
defparam ff_next_state_5_s10.INIT=8'h40;
  LUT4 ff_next_state_5_s11 (
    .F(ff_next_state_5_15),
    .I0(ff_next_state_5_13),
    .I1(n1966_108),
    .I2(ff_next_state_5_26),
    .I3(ff_next_state_5_19) 
);
defparam ff_next_state_5_s11.INIT=16'h0700;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_12),
    .I0(ff_state[5]),
    .I1(ff_next_state_5_12),
    .I2(w_status_transfer_ready),
    .I3(ff_state_5_14) 
);
defparam ff_state_5_s7.INIT=16'h1000;
  LUT4 ff_state_5_s8 (
    .F(ff_state_5_13),
    .I0(ff_read_color),
    .I1(ff_read_color_12),
    .I2(ff_state_5_15),
    .I3(ff_state[5]) 
);
defparam ff_state_5_s8.INIT=16'hF400;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_flush_start_15),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_cache_flush_start_s7.INIT=16'hDD4F;
  LUT2 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam ff_cache_flush_start_s8.INIT=4'h1;
  LUT4 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_14),
    .I0(ff_cache_flush_start_16),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache_flush_start_17),
    .I3(ff_state[5]) 
);
defparam ff_cache_flush_start_s9.INIT=16'h0230;
  LUT4 ff_next_state_0_s9 (
    .F(ff_next_state_0_13),
    .I0(n1967_127),
    .I1(n1971_98),
    .I2(n1966_108),
    .I3(ff_next_state_0_14) 
);
defparam ff_next_state_0_s9.INIT=16'h1000;
  LUT4 ff_count_valid_s8 (
    .F(ff_count_valid_13),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n2036_13) 
);
defparam ff_count_valid_s8.INIT=16'h8000;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_14),
    .I0(ff_next_state_5_12),
    .I1(ff_read_color),
    .I2(ff_read_color_12),
    .I3(ff_state[5]) 
);
defparam ff_count_valid_s9.INIT=16'hBF00;
  LUT4 ff_count_valid_s10 (
    .F(ff_count_valid_15),
    .I0(ff_cache_flush_start_13),
    .I1(ff_count_valid_16),
    .I2(ff_cache_vram_valid),
    .I3(ff_count_valid_17) 
);
defparam ff_count_valid_s10.INIT=16'h0D00;
  LUT2 ff_cache_vram_valid_s9 (
    .F(ff_cache_vram_valid_14),
    .I0(n2042_16),
    .I1(ff_next_state_5_26) 
);
defparam ff_cache_vram_valid_s9.INIT=4'h1;
  LUT4 ff_cache_vram_valid_s10 (
    .F(ff_cache_vram_valid_15),
    .I0(ff_state[5]),
    .I1(ff_cache_vram_address_17_17),
    .I2(ff_cache_vram_wdata_7_13),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_valid_s10.INIT=16'h00F4;
  LUT2 n1970_s98 (
    .F(n1970_114),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1970_s98.INIT=4'h1;
  LUT4 n1967_s109 (
    .F(n1967_127),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n1967_s109.INIT=16'h0100;
  LUT4 n1967_s110 (
    .F(n1967_128),
    .I0(ff_state[3]),
    .I1(ff_next_state[3]),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1967_s110.INIT=16'h1000;
  LUT4 n1967_s111 (
    .F(n1967_129),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1967_s111.INIT=16'hF23F;
  LUT4 n1921_s133 (
    .F(n1921_161),
    .I0(ff_cache_vram_write),
    .I1(ff_next_state_0_13),
    .I2(ff_state[4]),
    .I3(ff_state_0_17) 
);
defparam n1921_s133.INIT=16'h0777;
  LUT3 n1921_s134 (
    .F(n1921_162),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1921_s134.INIT=8'hCA;
  LUT4 n1546_s3 (
    .F(n1546_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]),
    .I3(w_next_0_4) 
);
defparam n1546_s3.INIT=16'hCCCA;
  LUT2 n1546_s4 (
    .F(n1546_9),
    .I0(reg_screen_mode[2]),
    .I1(n1967_127) 
);
defparam n1546_s4.INIT=4'h8;
  LUT4 n1545_s3 (
    .F(n1545_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]),
    .I3(w_next_0_4) 
);
defparam n1545_s3.INIT=16'hCCCA;
  LUT2 n1544_s3 (
    .F(n1544_8),
    .I0(ff_xsel[0]),
    .I1(w_next_0_4) 
);
defparam n1544_s3.INIT=4'h1;
  LUT4 n1450_s4 (
    .F(n1450_9),
    .I0(n1450_11),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_state_5_14) 
);
defparam n1450_s4.INIT=16'h8000;
  LUT3 n1450_s5 (
    .F(n1450_10),
    .I0(ff_start),
    .I1(n1362_4),
    .I2(ff_transfer_ready_11) 
);
defparam n1450_s5.INIT=8'h40;
  LUT3 n1929_s89 (
    .F(n1929_95),
    .I0(n1929_97),
    .I1(ff_read_byte[0]),
    .I2(n1929_98) 
);
defparam n1929_s89.INIT=8'hA3;
  LUT3 n1928_s88 (
    .F(n1928_94),
    .I0(n1928_96),
    .I1(ff_read_byte[1]),
    .I2(n1929_98) 
);
defparam n1928_s88.INIT=8'h53;
  LUT4 n1927_s85 (
    .F(n1927_91),
    .I0(n1927_103),
    .I1(n1927_101),
    .I2(w_next_0_4),
    .I3(n1926_94) 
);
defparam n1927_s85.INIT=16'hEF00;
  LUT4 n1927_s86 (
    .F(n1927_92),
    .I0(n1927_96),
    .I1(ff_read_byte[2]),
    .I2(w_next_0_4),
    .I3(n1927_97) 
);
defparam n1927_s86.INIT=16'h0C05;
  LUT4 n1927_s87 (
    .F(n1927_93),
    .I0(ff_color[2]),
    .I1(ff_read_byte[2]),
    .I2(n1926_94),
    .I3(ff_state[4]) 
);
defparam n1927_s87.INIT=16'h0305;
  LUT4 n1926_s85 (
    .F(n1926_91),
    .I0(n1926_95),
    .I1(ff_read_byte[3]),
    .I2(w_next_0_4),
    .I3(n1927_97) 
);
defparam n1926_s85.INIT=16'h030A;
  LUT4 n1926_s86 (
    .F(n1926_92),
    .I0(n1926_104),
    .I1(n1926_97),
    .I2(w_next_0_4),
    .I3(ff_state[5]) 
);
defparam n1926_s86.INIT=16'h001F;
  LUT4 n1926_s87 (
    .F(n1926_93),
    .I0(ff_color[3]),
    .I1(ff_read_byte[3]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1926_s87.INIT=16'h0C0A;
  LUT3 n1926_s88 (
    .F(n1926_94),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(n1926_98) 
);
defparam n1926_s88.INIT=8'hE0;
  LUT3 n1925_s85 (
    .F(n1925_91),
    .I0(n1925_93),
    .I1(n1925_94),
    .I2(w_next_0_4) 
);
defparam n1925_s85.INIT=8'hA3;
  LUT3 n1925_s86 (
    .F(n1925_92),
    .I0(ff_color[4]),
    .I1(ff_read_byte[4]),
    .I2(ff_state[4]) 
);
defparam n1925_s86.INIT=8'hCA;
  LUT3 n1924_s85 (
    .F(n1924_91),
    .I0(n1924_93),
    .I1(n1924_94),
    .I2(w_next_0_4) 
);
defparam n1924_s85.INIT=8'hA3;
  LUT3 n1924_s86 (
    .F(n1924_92),
    .I0(ff_color[5]),
    .I1(ff_read_byte[5]),
    .I2(ff_state[4]) 
);
defparam n1924_s86.INIT=8'hCA;
  LUT4 n1923_s85 (
    .F(n1923_91),
    .I0(n1927_96),
    .I1(ff_read_byte[6]),
    .I2(w_next_0_4),
    .I3(n1923_94) 
);
defparam n1923_s85.INIT=16'h050C;
  LUT4 n1923_s86 (
    .F(n1923_92),
    .I0(n1923_95),
    .I1(w_status_color[6]),
    .I2(n1923_96),
    .I3(w_next_0_4) 
);
defparam n1923_s86.INIT=16'h4F00;
  LUT3 n1923_s87 (
    .F(n1923_93),
    .I0(n1926_94),
    .I1(n1923_97),
    .I2(ff_state[5]) 
);
defparam n1923_s87.INIT=8'h0E;
  LUT4 n1922_s87 (
    .F(n1922_93),
    .I0(n1926_95),
    .I1(ff_read_byte[7]),
    .I2(n1922_95),
    .I3(n1923_94) 
);
defparam n1922_s87.INIT=16'h050C;
  LUT4 n1922_s88 (
    .F(n1922_94),
    .I0(n1922_95),
    .I1(n1922_96),
    .I2(n1922_97),
    .I3(ff_state[5]) 
);
defparam n1922_s88.INIT=16'h00F4;
  LUT4 n2039_s8 (
    .F(n2039_13),
    .I0(ff_read_color_12),
    .I1(ff_next_state_5_12),
    .I2(n2039_15),
    .I3(n2043_28) 
);
defparam n2039_s8.INIT=16'h0007;
  LUT4 n2039_s9 (
    .F(n2039_14),
    .I0(n2039_16),
    .I1(ff_next_state_5_12),
    .I2(n2039_17),
    .I3(n2042_15) 
);
defparam n2039_s9.INIT=16'h0D00;
  LUT4 n2038_s9 (
    .F(n2038_14),
    .I0(n2038_17),
    .I1(n2038_18),
    .I2(n2038_19),
    .I3(ff_state[4]) 
);
defparam n2038_s9.INIT=16'h0305;
  LUT2 n2038_s10 (
    .F(n2038_15),
    .I0(ff_start),
    .I1(ff_state[5]) 
);
defparam n2038_s10.INIT=4'h1;
  LUT4 n2038_s11 (
    .F(n2038_16),
    .I0(n2038_20),
    .I1(n2038_21),
    .I2(ff_start),
    .I3(n2043_22) 
);
defparam n2038_s11.INIT=16'h0E00;
  LUT2 n2036_s8 (
    .F(n2036_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n2036_s8.INIT=4'h4;
  LUT4 n2036_s9 (
    .F(n2036_14),
    .I0(ff_state[1]),
    .I1(n2036_15),
    .I2(ff_next_state[0]),
    .I3(ff_next_state[1]) 
);
defparam n2036_s9.INIT=16'h4000;
  LUT4 n2035_s6 (
    .F(n2035_12),
    .I0(w_status_border_position[8]),
    .I1(reg_sx[8]),
    .I2(n2035_14),
    .I3(n2035_15) 
);
defparam n2035_s6.INIT=16'h9000;
  LUT4 n2034_s9 (
    .F(n2034_14),
    .I0(ff_eq),
    .I1(n2035_12),
    .I2(n2034_22),
    .I3(ff_state[3]) 
);
defparam n2034_s9.INIT=16'hF0BB;
  LUT4 n2034_s10 (
    .F(n2034_15),
    .I0(ff_state[5]),
    .I1(n2034_17),
    .I2(ff_state[4]),
    .I3(ff_start) 
);
defparam n2034_s10.INIT=16'h001F;
  LUT4 n1968_s99 (
    .F(n1968_115),
    .I0(ff_next_state[2]),
    .I1(n1967_127),
    .I2(ff_dx[8]),
    .I3(ff_state[0]) 
);
defparam n1968_s99.INIT=16'h1000;
  LUT4 n1968_s100 (
    .F(n1968_116),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1968_s100.INIT=16'hF43F;
  LUT2 n1966_s94 (
    .F(n1966_108),
    .I0(ff_state[3]),
    .I1(ff_state[4]) 
);
defparam n1966_s94.INIT=4'h1;
  LUT4 n1966_s95 (
    .F(n1966_109),
    .I0(n1967_127),
    .I1(ff_next_state[4]),
    .I2(ff_dx[8]),
    .I3(n1971_98) 
);
defparam n1966_s95.INIT=16'h00BF;
  LUT2 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam ff_state_0_s9.INIT=4'h4;
  LUT4 ff_border_detect_s4 (
    .F(ff_border_detect_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[3]) 
);
defparam ff_border_detect_s4.INIT=16'h1000;
  LUT4 n1969_s108 (
    .F(n1969_128),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1969_s108.INIT=16'h31F3;
  LUT4 n1939_s98 (
    .F(n1939_103),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1939_s98.INIT=16'hB7CA;
  LUT4 n323_s5 (
    .F(n323_8),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n323_s5.INIT=16'hF13F;
  LUT4 n368_s3 (
    .F(n368_6),
    .I0(n1967_127),
    .I1(w_next_dx[8]),
    .I2(w_next_dx[9]),
    .I3(n368_9) 
);
defparam n368_s3.INIT=16'hF400;
  LUT4 n368_s4 (
    .F(n368_7),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n368_10),
    .I3(n1080_8) 
);
defparam n368_s4.INIT=16'h1000;
  LUT4 n368_s5 (
    .F(n368_8),
    .I0(n1967_127),
    .I1(w_next_sx[8]),
    .I2(w_next_sx[9]),
    .I3(n323_8) 
);
defparam n368_s5.INIT=16'h00F4;
  LUT2 n658_s3 (
    .F(n658_6),
    .I0(ff_maj),
    .I1(ff_dx_8_9) 
);
defparam n658_s3.INIT=4'h4;
  LUT4 n1079_s4 (
    .F(n1079_7),
    .I0(reg_nx[7]),
    .I1(n1079_9),
    .I2(n1085_11),
    .I3(reg_nx[8]) 
);
defparam n1079_s4.INIT=16'h040B;
  LUT3 n1079_s5 (
    .F(n1079_8),
    .I0(reg_nx[7]),
    .I1(n1081_6),
    .I2(n1079_9) 
);
defparam n1079_s5.INIT=8'h10;
  LUT4 n1080_s4 (
    .F(n1080_7),
    .I0(n1081_6),
    .I1(n1079_9),
    .I2(n1085_11),
    .I3(reg_nx[7]) 
);
defparam n1080_s4.INIT=16'h040B;
  LUT4 n1080_s5 (
    .F(n1080_8),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n1080_s5.INIT=16'h0001;
  LUT3 n1081_s4 (
    .F(n1081_7),
    .I0(n1085_11),
    .I1(reg_nx[6]),
    .I2(n1081_8) 
);
defparam n1081_s4.INIT=8'h41;
  LUT3 n1082_s3 (
    .F(n1082_6),
    .I0(n1085_11),
    .I1(reg_nx[5]),
    .I2(n1082_7) 
);
defparam n1082_s3.INIT=8'h41;
  LUT4 n1083_s3 (
    .F(n1083_6),
    .I0(reg_nx[3]),
    .I1(n1083_7),
    .I2(n1085_11),
    .I3(reg_nx[4]) 
);
defparam n1083_s3.INIT=16'h040B;
  LUT3 n1084_s3 (
    .F(n1084_6),
    .I0(n1085_11),
    .I1(reg_nx[3]),
    .I2(n1083_7) 
);
defparam n1084_s3.INIT=8'h41;
  LUT2 n1085_s6 (
    .F(n1085_9),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]) 
);
defparam n1085_s6.INIT=4'h1;
  LUT4 n1086_s3 (
    .F(n1086_6),
    .I0(n1085_11),
    .I1(n1086_5),
    .I2(n1050_2),
    .I3(n368_4) 
);
defparam n1086_s3.INIT=16'hF0EE;
  LUT2 n1086_s4 (
    .F(n1086_7),
    .I0(reg_nx[0]),
    .I1(n1081_6) 
);
defparam n1086_s4.INIT=4'h1;
  LUT4 n1086_s5 (
    .F(n1086_8),
    .I0(reg_screen_mode[2]),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(n1967_127) 
);
defparam n1086_s5.INIT=16'h8000;
  LUT3 n1087_s3 (
    .F(n1087_6),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n1081_6) 
);
defparam n1087_s3.INIT=8'h3D;
  LUT4 n1087_s4 (
    .F(n1087_7),
    .I0(w_next[0]),
    .I1(n1087_8),
    .I2(n1051_2),
    .I3(n368_4) 
);
defparam n1087_s4.INIT=16'h0F77;
  LUT2 n1362_s3 (
    .F(n1362_6),
    .I0(ff_state[0]),
    .I1(ff_state[2]) 
);
defparam n1362_s3.INIT=4'h1;
  LUT4 n2040_s9 (
    .F(n2040_12),
    .I0(ff_state[2]),
    .I1(n2040_17),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n2040_s9.INIT=16'h8F00;
  LUT4 n2040_s10 (
    .F(n2040_13),
    .I0(ff_state[3]),
    .I1(n2040_18),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n2040_s10.INIT=16'hE7FC;
  LUT4 n2040_s11 (
    .F(n2040_14),
    .I0(n2040_19),
    .I1(ff_state[2]),
    .I2(ff_state[4]),
    .I3(n2043_22) 
);
defparam n2040_s11.INIT=16'h4100;
  LUT4 n2040_s13 (
    .F(n2040_16),
    .I0(ff_state[0]),
    .I1(ff_next_state_5_12),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n2040_s13.INIT=16'hFE8F;
  LUT4 n2041_s9 (
    .F(n2041_12),
    .I0(ff_state[1]),
    .I1(ff_next_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n2041_s9.INIT=16'hE00E;
  LUT4 n2041_s10 (
    .F(n2041_13),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[4]) 
);
defparam n2041_s10.INIT=16'h6000;
  LUT4 n2041_s11 (
    .F(n2041_14),
    .I0(n2041_15),
    .I1(ff_read_color_12),
    .I2(ff_next_state_5_12),
    .I3(n2041_16) 
);
defparam n2041_s11.INIT=16'h0A3F;
  LUT4 n2042_s10 (
    .F(n2042_13),
    .I0(n2040_20),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n2042_s10.INIT=16'hF00E;
  LUT4 n2042_s11 (
    .F(n2042_14),
    .I0(n2042_19),
    .I1(n2042_25),
    .I2(ff_state[0]),
    .I3(ff_next_state_5_12) 
);
defparam n2042_s11.INIT=16'hCAEE;
  LUT2 n2042_s12 (
    .F(n2042_15),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n2042_s12.INIT=4'h4;
  LUT4 n2042_s13 (
    .F(n2042_16),
    .I0(ff_state[1]),
    .I1(n368_4),
    .I2(ff_next_state_5_16),
    .I3(n1362_6) 
);
defparam n2042_s13.INIT=16'h1000;
  LUT4 n2042_s15 (
    .F(n2042_18),
    .I0(ff_next_state[1]),
    .I1(ff_state[1]),
    .I2(ff_state_0_17),
    .I3(n2041_13) 
);
defparam n2042_s15.INIT=16'h0E00;
  LUT4 n2043_s12 (
    .F(n2043_15),
    .I0(n368_4),
    .I1(ff_next_state_5_16),
    .I2(ff_state[0]),
    .I3(n2043_23) 
);
defparam n2043_s12.INIT=16'hBF00;
  LUT4 n2043_s13 (
    .F(n2043_16),
    .I0(ff_state[2]),
    .I1(ff_next_state_5_12),
    .I2(ff_state[3]),
    .I3(n2040_17) 
);
defparam n2043_s13.INIT=16'h1000;
  LUT4 n2043_s14 (
    .F(n2043_17),
    .I0(ff_state[3]),
    .I1(n2040_20),
    .I2(n1362_6),
    .I3(n2043_24) 
);
defparam n2043_s14.INIT=16'h00BF;
  LUT4 n2043_s15 (
    .F(n2043_18),
    .I0(n1967_127),
    .I1(w_status_border_position[8]),
    .I2(ff_sx[9]),
    .I3(n2043_25) 
);
defparam n2043_s15.INIT=16'hF400;
  LUT4 n2043_s16 (
    .F(n2043_19),
    .I0(n368_4),
    .I1(n1362_6),
    .I2(ff_next_state_5_16),
    .I3(n1971_98) 
);
defparam n2043_s16.INIT=16'h00BF;
  LUT4 n2043_s18 (
    .F(n2043_21),
    .I0(n2043_26),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[4]) 
);
defparam n2043_s18.INIT=16'hE7FE;
  LUT3 n2043_s19 (
    .F(n2043_22),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n2043_s19.INIT=8'h90;
  LUT3 n1940_s96 (
    .F(n1940_100),
    .I0(w_status_border_position[2]),
    .I1(w_status_border_position[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1940_s96.INIT=8'hCA;
  LUT2 n1940_s97 (
    .F(n1940_101),
    .I0(n1967_127),
    .I1(n1940_105) 
);
defparam n1940_s97.INIT=4'h1;
  LUT3 n1940_s98 (
    .F(n1940_102),
    .I0(ff_dx[2]),
    .I1(ff_dx[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n1940_s98.INIT=8'hCA;
  LUT3 n1940_s99 (
    .F(n1940_103),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1940_s99.INIT=8'h53;
  LUT3 n1940_s100 (
    .F(n1940_104),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1940_s100.INIT=8'h53;
  LUT3 n1941_s95 (
    .F(n1941_99),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1941_s95.INIT=8'h35;
  LUT3 n1942_s95 (
    .F(n1942_99),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1942_s95.INIT=8'h35;
  LUT3 n1943_s95 (
    .F(n1943_99),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1943_s95.INIT=8'h35;
  LUT4 n1945_s95 (
    .F(n1945_99),
    .I0(ff_dy[4]),
    .I1(ff_dy[3]),
    .I2(n1939_102),
    .I3(w_address_s_pre_17_5) 
);
defparam n1945_s95.INIT=16'h5F30;
  LUT3 n1946_s94 (
    .F(n1946_98),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1946_s94.INIT=8'h35;
  LUT3 n1947_s96 (
    .F(n1947_100),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(w_address_s_pre_17_5) 
);
defparam n1947_s96.INIT=8'h35;
  LUT4 n1948_s95 (
    .F(n1948_99),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(w_address_s_pre_17_5),
    .I3(n1939_102) 
);
defparam n1948_s95.INIT=16'h3500;
  LUT3 n1949_s95 (
    .F(n1949_99),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(n1967_127) 
);
defparam n1949_s95.INIT=8'h53;
  LUT3 n1950_s95 (
    .F(n1950_99),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(n1967_127) 
);
defparam n1950_s95.INIT=8'h53;
  LUT4 n1950_s97 (
    .F(n1950_101),
    .I0(ff_dx[6]),
    .I1(n1940_101),
    .I2(ff_dx[8]),
    .I3(n496_4) 
);
defparam n1950_s97.INIT=16'h0777;
  LUT3 n1952_s96 (
    .F(n1952_100),
    .I0(w_status_border_position[7]),
    .I1(w_status_border_position[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1952_s96.INIT=8'hCA;
  LUT3 n1952_s97 (
    .F(n1952_101),
    .I0(w_status_border_position[6]),
    .I1(w_status_border_position[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1952_s97.INIT=8'hCA;
  LUT4 n1952_s98 (
    .F(n1952_102),
    .I0(ff_dx[4]),
    .I1(n1952_103),
    .I2(n1940_101),
    .I3(n1939_102) 
);
defparam n1952_s98.INIT=16'h5300;
  LUT3 n1953_s95 (
    .F(n1953_99),
    .I0(w_status_border_position[5]),
    .I1(w_status_border_position[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1953_s95.INIT=8'hCA;
  LUT3 n1954_s95 (
    .F(n1954_99),
    .I0(ff_dx[5]),
    .I1(ff_dx[4]),
    .I2(reg_screen_mode[2]) 
);
defparam n1954_s95.INIT=8'hCA;
  LUT3 n1955_s96 (
    .F(n1955_100),
    .I0(w_status_border_position[4]),
    .I1(w_status_border_position[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1955_s96.INIT=8'hCA;
  LUT3 n1955_s97 (
    .F(n1955_101),
    .I0(w_status_border_position[3]),
    .I1(w_status_border_position[2]),
    .I2(reg_screen_mode[2]) 
);
defparam n1955_s97.INIT=8'hCA;
  LUT4 n1955_s98 (
    .F(n1955_102),
    .I0(ff_dx[1]),
    .I1(n1967_127),
    .I2(n1940_105),
    .I3(n1955_103) 
);
defparam n1955_s98.INIT=16'h0DF1;
  LUT2 n1971_s94 (
    .F(n1971_98),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam n1971_s94.INIT=4'h8;
  LUT4 n2035_s7 (
    .F(n2035_13),
    .I0(ff_state[3]),
    .I1(n2043_18),
    .I2(n2043_24),
    .I3(ff_state[4]) 
);
defparam n2035_s7.INIT=16'h0FBB;
  LUT4 ff_source_7_s4 (
    .F(ff_source_7_8),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam ff_source_7_s4.INIT=16'h0140;
  LUT3 ff_dx_8_s5 (
    .F(ff_dx_8_10),
    .I0(w_next_nyb[4]),
    .I1(w_next_nyb[5]),
    .I2(w_next_nyb[6]) 
);
defparam ff_dx_8_s5.INIT=8'h01;
  LUT4 ff_dx_8_s6 (
    .F(ff_dx_8_11),
    .I0(w_next_nyb[7]),
    .I1(w_next_nyb[8]),
    .I2(w_next_nyb[9]),
    .I3(w_next_nyb[10]) 
);
defparam ff_dx_8_s6.INIT=16'h0001;
  LUT4 ff_dx_8_s7 (
    .F(ff_dx_8_12),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[2]),
    .I3(w_next_nyb[3]) 
);
defparam ff_dx_8_s7.INIT=16'h0001;
  LUT4 ff_cache_vram_wdata_7_s10 (
    .F(ff_cache_vram_wdata_7_15),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_cache_vram_wdata_7_s10.INIT=16'hE59C;
  LUT2 ff_next_state_5_s12 (
    .F(ff_next_state_5_16),
    .I0(ff_next_state_5_20),
    .I1(n1217_4) 
);
defparam ff_next_state_5_s12.INIT=4'h8;
  LUT3 ff_next_state_5_s13 (
    .F(ff_next_state_5_17),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam ff_next_state_5_s13.INIT=8'hE3;
  LUT4 ff_next_state_5_s15 (
    .F(ff_next_state_5_19),
    .I0(ff_next_state_5_22),
    .I1(ff_cache_vram_valid),
    .I2(ff_reset_n2_1),
    .I3(n2038_15) 
);
defparam ff_next_state_5_s15.INIT=16'h1000;
  LUT4 ff_state_5_s9 (
    .F(ff_state_5_14),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_state_5_s9.INIT=16'h8000;
  LUT4 ff_state_5_s10 (
    .F(ff_state_5_15),
    .I0(w_cache_vram_rdata_en),
    .I1(w_cache_flush_end),
    .I2(ff_state[1]),
    .I3(ff_state_5_14) 
);
defparam ff_state_5_s10.INIT=16'h3500;
  LUT4 ff_cache_flush_start_s10 (
    .F(ff_cache_flush_start_15),
    .I0(w_status_border_position[8]),
    .I1(ff_dx[8]),
    .I2(n1967_127),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s10.INIT=16'h0C0A;
  LUT4 ff_cache_flush_start_s11 (
    .F(ff_cache_flush_start_16),
    .I0(ff_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_cache_flush_start_s11.INIT=16'hF800;
  LUT4 ff_cache_flush_start_s12 (
    .F(ff_cache_flush_start_17),
    .I0(n2043_24),
    .I1(ff_state[3]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam ff_cache_flush_start_s12.INIT=16'h3AF3;
  LUT2 ff_next_state_0_s10 (
    .F(ff_next_state_0_14),
    .I0(ff_dx[8]),
    .I1(ff_state[0]) 
);
defparam ff_next_state_0_s10.INIT=4'h8;
  LUT4 ff_count_valid_s11 (
    .F(ff_count_valid_16),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n2043_18),
    .I3(ff_state[3]) 
);
defparam ff_count_valid_s11.INIT=16'hBBF0;
  LUT3 ff_count_valid_s12 (
    .F(ff_count_valid_17),
    .I0(ff_count_valid_18),
    .I1(ff_state[4]),
    .I2(n2043_24) 
);
defparam ff_count_valid_s12.INIT=8'h0D;
  LUT4 n1450_s6 (
    .F(n1450_11),
    .I0(ff_state[5]),
    .I1(ff_command[2]),
    .I2(ff_state[1]),
    .I3(ff_command[3]) 
);
defparam n1450_s6.INIT=16'h1400;
  LUT3 n1929_s90 (
    .F(n1929_96),
    .I0(n1929_97),
    .I1(ff_read_byte[0]),
    .I2(n1929_99) 
);
defparam n1929_s90.INIT=8'hC5;
  LUT4 n1929_s91 (
    .F(n1929_97),
    .I0(n1929_100),
    .I1(n1929_101),
    .I2(n1929_102),
    .I3(ff_logical_opration[2]) 
);
defparam n1929_s91.INIT=16'h8DDC;
  LUT4 n1929_s92 (
    .F(n1929_98),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1929_99),
    .I3(ff_state[3]) 
);
defparam n1929_s92.INIT=16'h0C07;
  LUT3 n1928_s89 (
    .F(n1928_95),
    .I0(n1928_96),
    .I1(ff_read_byte[1]),
    .I2(n1929_99) 
);
defparam n1928_s89.INIT=8'hCA;
  LUT4 n1928_s90 (
    .F(n1928_96),
    .I0(ff_logical_opration[2]),
    .I1(n1928_97),
    .I2(n1929_100),
    .I3(n1928_98) 
);
defparam n1928_s90.INIT=16'h303B;
  LUT4 n1927_s90 (
    .F(n1927_96),
    .I0(n1927_103),
    .I1(n1927_101),
    .I2(n1929_97),
    .I3(n566_31) 
);
defparam n1927_s90.INIT=16'hF0EE;
  LUT3 n1927_s91 (
    .F(n1927_97),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n1927_s91.INIT=8'hD3;
  LUT4 n1926_s89 (
    .F(n1926_95),
    .I0(n1926_104),
    .I1(n1926_97),
    .I2(n1928_96),
    .I3(n566_31) 
);
defparam n1926_s89.INIT=16'h0FEE;
  LUT4 n1926_s91 (
    .F(n1926_97),
    .I0(ff_source[3]),
    .I1(n1926_100),
    .I2(w_status_color[3]),
    .I3(n1926_101) 
);
defparam n1926_s91.INIT=16'h000D;
  LUT4 n1926_s92 (
    .F(n1926_98),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[2]) 
);
defparam n1926_s92.INIT=16'hDF30;
  LUT3 n1925_s87 (
    .F(n1925_93),
    .I0(n1925_95),
    .I1(n1925_96),
    .I2(ff_source[4]) 
);
defparam n1925_s87.INIT=8'h35;
  LUT3 n1925_s88 (
    .F(n1925_94),
    .I0(n1929_97),
    .I1(ff_read_byte[4]),
    .I2(n1925_97) 
);
defparam n1925_s88.INIT=8'hC5;
  LUT3 n1924_s87 (
    .F(n1924_93),
    .I0(n1924_95),
    .I1(n1924_96),
    .I2(ff_source[5]) 
);
defparam n1924_s87.INIT=8'h35;
  LUT3 n1924_s88 (
    .F(n1924_94),
    .I0(n1928_96),
    .I1(ff_read_byte[5]),
    .I2(n1925_97) 
);
defparam n1924_s88.INIT=8'hCA;
  LUT3 n1923_s88 (
    .F(n1923_94),
    .I0(n566_31),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1923_s88.INIT=8'h07;
  LUT4 n1923_s89 (
    .F(n1923_95),
    .I0(ff_logical_opration[2]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[1]),
    .I3(n1929_100) 
);
defparam n1923_s89.INIT=16'h00EF;
  LUT4 n1923_s90 (
    .F(n1923_96),
    .I0(ff_logical_opration[0]),
    .I1(n1929_100),
    .I2(ff_source[6]),
    .I3(n1923_98) 
);
defparam n1923_s90.INIT=16'h0FFE;
  LUT3 n1923_s91 (
    .F(n1923_97),
    .I0(ff_color[6]),
    .I1(ff_read_byte[6]),
    .I2(ff_state[4]) 
);
defparam n1923_s91.INIT=8'hCA;
  LUT4 n1922_s89 (
    .F(n1922_95),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[1]),
    .I2(n1922_98),
    .I3(n1922_99) 
);
defparam n1922_s89.INIT=16'hF400;
  LUT4 n1922_s90 (
    .F(n1922_96),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(w_next_0_4),
    .I3(n1926_98) 
);
defparam n1922_s90.INIT=16'hE000;
  LUT4 n1922_s91 (
    .F(n1922_97),
    .I0(ff_color[7]),
    .I1(ff_read_byte[7]),
    .I2(n1926_94),
    .I3(ff_state[4]) 
);
defparam n1922_s91.INIT=16'h0C0A;
  LUT4 n2039_s10 (
    .F(n2039_15),
    .I0(ff_next_state[4]),
    .I1(ff_state[1]),
    .I2(n2043_22),
    .I3(n2041_13) 
);
defparam n2039_s10.INIT=16'hE000;
  LUT4 n2039_s11 (
    .F(n2039_16),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n2039_s11.INIT=16'h8A7C;
  LUT4 n2039_s12 (
    .F(n2039_17),
    .I0(n2040_20),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n2040_17) 
);
defparam n2039_s12.INIT=16'hC200;
  LUT4 n2038_s12 (
    .F(n2038_17),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n2038_s12.INIT=16'h3DFE;
  LUT4 n2038_s13 (
    .F(n2038_18),
    .I0(n2040_20),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1970_114) 
);
defparam n2038_s13.INIT=16'hC100;
  LUT4 n2038_s14 (
    .F(n2038_19),
    .I0(ff_next_state_5_12),
    .I1(n2038_22),
    .I2(n2043_24),
    .I3(ff_state[4]) 
);
defparam n2038_s14.INIT=16'hF200;
  LUT3 n2038_s15 (
    .F(n2038_20),
    .I0(ff_next_state[5]),
    .I1(ff_state[1]),
    .I2(n2041_13) 
);
defparam n2038_s15.INIT=8'hE0;
  LUT4 n2038_s16 (
    .F(n2038_21),
    .I0(ff_next_state_5_12),
    .I1(ff_state[0]),
    .I2(ff_state[4]),
    .I3(ff_next_state_5_13) 
);
defparam n2038_s16.INIT=16'h0B00;
  LUT4 n2036_s10 (
    .F(n2036_15),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n2036_s10.INIT=16'h8000;
  LUT3 n2035_s8 (
    .F(n2035_14),
    .I0(w_status_border_position[6]),
    .I1(reg_sx[6]),
    .I2(n2035_16) 
);
defparam n2035_s8.INIT=8'h90;
  LUT4 n2035_s9 (
    .F(n2035_15),
    .I0(w_status_border_position[2]),
    .I1(reg_sx[2]),
    .I2(n2035_17),
    .I3(n2035_18) 
);
defparam n2035_s9.INIT=16'h9000;
  LUT4 n2034_s12 (
    .F(n2034_17),
    .I0(ff_state[3]),
    .I1(n2034_18),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n2034_s12.INIT=16'hB64F;
  LUT4 n368_s6 (
    .F(n368_9),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[1]),
    .I3(ff_command[3]) 
);
defparam n368_s6.INIT=16'hEF00;
  LUT3 n368_s7 (
    .F(n368_10),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(ff_nx[8]) 
);
defparam n368_s7.INIT=8'h01;
  LUT4 n1079_s6 (
    .F(n1079_9),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(n1079_10) 
);
defparam n1079_s6.INIT=16'h0100;
  LUT4 n1081_s5 (
    .F(n1081_8),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(reg_nx[3]),
    .I3(n1083_7) 
);
defparam n1081_s5.INIT=16'h0100;
  LUT3 n1082_s4 (
    .F(n1082_7),
    .I0(reg_nx[4]),
    .I1(reg_nx[3]),
    .I2(n1083_7) 
);
defparam n1082_s4.INIT=8'h10;
  LUT4 n1083_s4 (
    .F(n1083_7),
    .I0(reg_nx[2]),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(n1081_6) 
);
defparam n1083_s4.INIT=16'h0001;
  LUT2 n1087_s5 (
    .F(n1087_8),
    .I0(reg_nx[0]),
    .I1(n1085_11) 
);
defparam n1087_s5.INIT=4'h1;
  LUT2 n2040_s14 (
    .F(n2040_17),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n2040_s14.INIT=4'h1;
  LUT4 n2040_s15 (
    .F(n2040_18),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n2040_s15.INIT=16'hC5FC;
  LUT4 n2040_s16 (
    .F(n2040_19),
    .I0(ff_next_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n2040_s16.INIT=16'hF43F;
  LUT3 n2040_s17 (
    .F(n2040_20),
    .I0(n368_7),
    .I1(n368_6),
    .I2(n2040_21) 
);
defparam n2040_s17.INIT=8'h01;
  LUT4 n2041_s12 (
    .F(n2041_15),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n2041_s12.INIT=16'hC200;
  LUT4 n2041_s13 (
    .F(n2041_16),
    .I0(n2041_17),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[5]) 
);
defparam n2041_s13.INIT=16'h00BE;
  LUT4 n2042_s16 (
    .F(n2042_19),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n2042_s16.INIT=16'hD000;
  LUT4 n2043_s20 (
    .F(n2043_23),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n2043_s20.INIT=16'hE300;
  LUT3 n2043_s21 (
    .F(n2043_24),
    .I0(ff_eq),
    .I1(n1714_3),
    .I2(ff_count_valid_18) 
);
defparam n2043_s21.INIT=8'h90;
  LUT3 n2043_s22 (
    .F(n2043_25),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n2043_s22.INIT=8'h10;
  LUT3 n2043_s23 (
    .F(n2043_26),
    .I0(ff_next_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n2043_s23.INIT=8'h7C;
  LUT4 n1940_s101 (
    .F(n1940_105),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_sprite_mode2_4) 
);
defparam n1940_s101.INIT=16'h4000;
  LUT3 n1950_s99 (
    .F(n1950_103),
    .I0(w_status_border_position[8]),
    .I1(w_status_border_position[7]),
    .I2(reg_screen_mode[2]) 
);
defparam n1950_s99.INIT=8'hCA;
  LUT3 n1951_s95 (
    .F(n1951_99),
    .I0(ff_dx[7]),
    .I1(ff_dx[6]),
    .I2(reg_screen_mode[2]) 
);
defparam n1951_s95.INIT=8'hCA;
  LUT3 n1952_s99 (
    .F(n1952_103),
    .I0(ff_dx[6]),
    .I1(ff_dx[5]),
    .I2(reg_screen_mode[2]) 
);
defparam n1952_s99.INIT=8'hCA;
  LUT3 n1954_s97 (
    .F(n1954_101),
    .I0(ff_dx[4]),
    .I1(ff_dx[3]),
    .I2(reg_screen_mode[2]) 
);
defparam n1954_s97.INIT=8'hCA;
  LUT4 n1955_s99 (
    .F(n1955_103),
    .I0(ff_dx[3]),
    .I1(ff_dx[2]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam n1955_s99.INIT=16'hC535;
  LUT4 ff_next_state_5_s16 (
    .F(ff_next_state_5_20),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(ff_ny[9]),
    .I3(ff_ny[10]) 
);
defparam ff_next_state_5_s16.INIT=16'h0001;
  LUT4 ff_next_state_5_s18 (
    .F(ff_next_state_5_22),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n1970_114),
    .I3(ff_state[4]) 
);
defparam ff_next_state_5_s18.INIT=16'h7F00;
  LUT4 ff_count_valid_s13 (
    .F(ff_count_valid_18),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam ff_count_valid_s13.INIT=16'h4000;
  LUT4 n1929_s93 (
    .F(n1929_99),
    .I0(ff_dx[1]),
    .I1(n566_31),
    .I2(ff_dx[0]),
    .I3(w_next_0_4) 
);
defparam n1929_s93.INIT=16'h004F;
  LUT3 n1929_s94 (
    .F(n1929_100),
    .I0(ff_source[0]),
    .I1(n1929_103),
    .I2(n1929_104) 
);
defparam n1929_s94.INIT=8'h40;
  LUT4 n1929_s95 (
    .F(n1929_101),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(w_status_color[0]) 
);
defparam n1929_s95.INIT=16'h004F;
  LUT4 n1929_s96 (
    .F(n1929_102),
    .I0(ff_logical_opration[2]),
    .I1(n1929_105),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[0]) 
);
defparam n1929_s96.INIT=16'hB807;
  LUT4 n1928_s91 (
    .F(n1928_97),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(w_status_color[1]) 
);
defparam n1928_s91.INIT=16'h004F;
  LUT4 n1928_s92 (
    .F(n1928_98),
    .I0(n1928_99),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[1]) 
);
defparam n1928_s92.INIT=16'h14E3;
  LUT4 n1927_s92 (
    .F(n1927_98),
    .I0(ff_logical_opration[0]),
    .I1(n1927_99),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[2]) 
);
defparam n1927_s92.INIT=16'h836E;
  LUT4 n1926_s93 (
    .F(n1926_99),
    .I0(n1926_102),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[3]) 
);
defparam n1926_s93.INIT=16'h14E3;
  LUT2 n1926_s94 (
    .F(n1926_100),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]) 
);
defparam n1926_s94.INIT=4'h4;
  LUT4 n1926_s95 (
    .F(n1926_101),
    .I0(ff_source[0]),
    .I1(n1929_104),
    .I2(n1929_103),
    .I3(ff_logical_opration[2]) 
);
defparam n1926_s95.INIT=16'hBF00;
  LUT4 n1925_s89 (
    .F(n1925_95),
    .I0(ff_logical_opration[2]),
    .I1(w_status_color[4]),
    .I2(n1929_100),
    .I3(n1925_98) 
);
defparam n1925_s89.INIT=16'hC0CE;
  LUT4 n1925_s90 (
    .F(n1925_96),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1925_s90.INIT=16'hDEF3;
  LUT3 n1925_s91 (
    .F(n1925_97),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(n566_31) 
);
defparam n1925_s91.INIT=8'hBC;
  LUT4 n1924_s89 (
    .F(n1924_95),
    .I0(ff_logical_opration[2]),
    .I1(w_status_color[5]),
    .I2(n1929_100),
    .I3(n1925_98) 
);
defparam n1924_s89.INIT=16'hC0CE;
  LUT4 n1924_s90 (
    .F(n1924_96),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1924_s90.INIT=16'hDEF3;
  LUT4 n1923_s92 (
    .F(n1923_98),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1923_s92.INIT=16'hDEF3;
  LUT4 n1922_s92 (
    .F(n1922_98),
    .I0(ff_source[7]),
    .I1(n1925_98),
    .I2(w_status_color[7]),
    .I3(n1929_100) 
);
defparam n1922_s92.INIT=16'h0FEE;
  LUT3 n1922_s93 (
    .F(n1922_99),
    .I0(ff_source[7]),
    .I1(n1922_100),
    .I2(w_next_0_4) 
);
defparam n1922_s93.INIT=8'h70;
  LUT4 n2038_s17 (
    .F(n2038_22),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam n2038_s17.INIT=16'h3BC5;
  LUT4 n2035_s10 (
    .F(n2035_16),
    .I0(w_status_border_position[7]),
    .I1(reg_sx[7]),
    .I2(w_status_border_position[5]),
    .I3(reg_sx[5]) 
);
defparam n2035_s10.INIT=16'h9009;
  LUT3 n2035_s11 (
    .F(n2035_17),
    .I0(ff_sx[9]),
    .I1(reg_sx[0]),
    .I2(w_status_border_position[0]) 
);
defparam n2035_s11.INIT=8'h41;
  LUT3 n2035_s12 (
    .F(n2035_18),
    .I0(w_status_border_position[3]),
    .I1(reg_sx[3]),
    .I2(n2035_19) 
);
defparam n2035_s12.INIT=8'h90;
  LUT3 n2034_s13 (
    .F(n2034_18),
    .I0(ff_count_valid),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n2034_s13.INIT=8'hD0;
  LUT4 ff_cache_vram_address_17_s11 (
    .F(ff_cache_vram_address_17_15),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_cache_vram_address_17_s11.INIT=16'hA7CB;
  LUT4 n1079_s7 (
    .F(n1079_10),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n1079_s7.INIT=16'h0001;
  LUT4 n2040_s18 (
    .F(n2040_21),
    .I0(ff_dy[8]),
    .I1(n2040_22),
    .I2(n2040_23),
    .I3(n2040_24) 
);
defparam n2040_s18.INIT=16'h4000;
  LUT4 n2041_s14 (
    .F(n2041_17),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(ff_state[0]) 
);
defparam n2041_s14.INIT=16'h87FE;
  LUT4 n1929_s97 (
    .F(n1929_103),
    .I0(ff_source[2]),
    .I1(ff_source[3]),
    .I2(ff_source[4]),
    .I3(ff_source[5]) 
);
defparam n1929_s97.INIT=16'h0001;
  LUT4 n1929_s98 (
    .F(n1929_104),
    .I0(ff_source[1]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1929_s98.INIT=16'h0100;
  LUT3 n1929_s99 (
    .F(n1929_105),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1929_s99.INIT=8'h7C;
  LUT3 n1928_s93 (
    .F(n1928_99),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1928_s93.INIT=8'h7C;
  LUT4 n1927_s93 (
    .F(n1927_99),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1927_s93.INIT=16'h3CA7;
  LUT3 n1926_s96 (
    .F(n1926_102),
    .I0(w_status_color[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1926_s96.INIT=8'h7C;
  LUT3 n1925_s92 (
    .F(n1925_98),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]) 
);
defparam n1925_s92.INIT=8'hE3;
  LUT4 n1922_s94 (
    .F(n1922_100),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[2]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1922_s94.INIT=16'hDEF3;
  LUT4 n2035_s13 (
    .F(n2035_19),
    .I0(w_status_border_position[4]),
    .I1(reg_sx[4]),
    .I2(w_status_border_position[1]),
    .I3(reg_sx[1]) 
);
defparam n2035_s13.INIT=16'h9009;
  LUT4 n2040_s19 (
    .F(n2040_22),
    .I0(ff_dy[9]),
    .I1(ff_dy[3]),
    .I2(ff_dy[2]),
    .I3(ff_dy[1]) 
);
defparam n2040_s19.INIT=16'h0001;
  LUT4 n2040_s20 (
    .F(n2040_23),
    .I0(ff_dy[0]),
    .I1(ff_dy[10]),
    .I2(ff_diy),
    .I3(w_next_dy[11]) 
);
defparam n2040_s20.INIT=16'h1000;
  LUT4 n2040_s21 (
    .F(n2040_24),
    .I0(ff_dy[7]),
    .I1(ff_dy[6]),
    .I2(ff_dy[5]),
    .I3(ff_dy[4]) 
);
defparam n2040_s21.INIT=16'h0001;
  LUT4 ff_cache_vram_address_17_s12 (
    .F(ff_cache_vram_address_17_17),
    .I0(ff_next_state_5_13),
    .I1(n1966_108),
    .I2(ff_cache_vram_address_17_15),
    .I3(ff_state[4]) 
);
defparam ff_cache_vram_address_17_s12.INIT=16'h0777;
  LUT4 n2042_s19 (
    .F(n2042_23),
    .I0(ff_state[3]),
    .I1(n2043_18),
    .I2(ff_cache_flush_start_12),
    .I3(ff_cache_flush_start_13) 
);
defparam n2042_s19.INIT=16'hEF00;
  LUT3 n1541_s3 (
    .F(n1541_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n1541_s3.INIT=8'h20;
  LUT3 n1542_s3 (
    .F(n1542_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n1542_s3.INIT=8'h20;
  LUT4 n2042_s20 (
    .F(n2042_25),
    .I0(n2043_24),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam n2042_s20.INIT=16'h1000;
  LUT4 ff_state_0_s11 (
    .F(ff_state_0_17),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n2042_15) 
);
defparam ff_state_0_s11.INIT=16'hFB0F;
  LUT4 n368_s8 (
    .F(n368_12),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam n368_s8.INIT=16'h1000;
  LUT4 ff_sx_9_s5 (
    .F(ff_sx_9_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_execute),
    .I3(ff_count_valid) 
);
defparam ff_sx_9_s5.INIT=16'hBAAA;
  LUT4 ff_transfer_ready_s7 (
    .F(ff_transfer_ready_11),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam ff_transfer_ready_s7.INIT=16'h0400;
  LUT4 n323_s6 (
    .F(n323_10),
    .I0(ff_command[3]),
    .I1(ff_command[2]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n323_s6.INIT=16'h0400;
  LUT4 n1085_s7 (
    .F(n1085_11),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[0]),
    .I3(ff_command[1]) 
);
defparam n1085_s7.INIT=16'h0800;
  LUT3 n1539_s3 (
    .F(n1539_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n1539_s3.INIT=8'h20;
  LUT3 n1540_s3 (
    .F(n1540_9),
    .I0(w_next_0_4),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n1540_s3.INIT=8'h20;
  LUT4 n2043_s24 (
    .F(n2043_28),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n2040_17),
    .I3(ff_cache_flush_start_13) 
);
defparam n2043_s24.INIT=16'hEF00;
  LUT4 n1970_s99 (
    .F(n1970_116),
    .I0(ff_state[4]),
    .I1(ff_next_state_5_13),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1970_s99.INIT=16'h1110;
  LUT4 n1122_s4 (
    .F(n1122_8),
    .I0(n368_4),
    .I1(ff_next_state_5_20),
    .I2(n1217_4),
    .I3(ff_sx_9_9) 
);
defparam n1122_s4.INIT=16'h1500;
  LUT4 n1950_s100 (
    .F(n1950_105),
    .I0(reg_screen_mode[2]),
    .I1(n1967_127),
    .I2(n1940_105),
    .I3(ff_dx[7]) 
);
defparam n1950_s100.INIT=16'hF800;
  LUT4 n1490_s1 (
    .F(n1490_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2835_4) 
);
defparam n1490_s1.INIT=16'h4000;
  LUT4 n2034_s14 (
    .F(n2034_20),
    .I0(n2034_14),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n2034_15) 
);
defparam n2034_s14.INIT=16'hFD00;
  LUT4 ff_next_state_5_s19 (
    .F(ff_next_state_5_24),
    .I0(n1967_127),
    .I1(w_status_border_position[8]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam ff_next_state_5_s19.INIT=16'h0004;
  LUT4 n2037_s10 (
    .F(n2037_16),
    .I0(ff_cache_vram_valid),
    .I1(ff_next_state_0_13),
    .I2(ff_start),
    .I3(ff_state[5]) 
);
defparam n2037_s10.INIT=16'h0001;
  LUT4 n2038_s18 (
    .F(n2038_24),
    .I0(n2038_14),
    .I1(ff_start),
    .I2(ff_state[5]),
    .I3(n2038_16) 
);
defparam n2038_s18.INIT=16'hFF01;
  LUT4 n1928_s94 (
    .F(n1928_101),
    .I0(ff_color[1]),
    .I1(n1928_95),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1928_s94.INIT=16'h3555;
  LUT4 n1929_s100 (
    .F(n1929_107),
    .I0(ff_color[0]),
    .I1(n1929_96),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1929_s100.INIT=16'h3555;
  LUT4 n1971_s95 (
    .F(n1971_100),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1966_108) 
);
defparam n1971_s95.INIT=16'h9500;
  LUT4 w_next_2_s3 (
    .F(w_next[2]),
    .I0(w_next_0_4),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(n496_4) 
);
defparam w_next_2_s3.INIT=16'h4000;
  LUT4 w_next_1_s3 (
    .F(w_next[1]),
    .I0(n496_4),
    .I1(w_next_0_4),
    .I2(ff_command[3]),
    .I3(ff_command[2]) 
);
defparam w_next_1_s3.INIT=16'h1000;
  LUT4 n2835_s2 (
    .F(n2835_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2835_4) 
);
defparam n2835_s2.INIT=16'h1000;
  LUT4 n2605_s2 (
    .F(n2605_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2605_4) 
);
defparam n2605_s2.INIT=16'h1000;
  LUT4 n2034_s15 (
    .F(n2034_22),
    .I0(ff_state[0]),
    .I1(ff_count_valid),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2034_s15.INIT=16'h0007;
  LUT4 n2040_s22 (
    .F(n2040_26),
    .I0(n2040_20),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n2040_s22.INIT=16'h000E;
  LUT4 ff_xsel_1_s10 (
    .F(ff_xsel_1_15),
    .I0(ff_next_state_5_12),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_xsel_1_s10.INIT=16'h000D;
  LUT4 ff_read_color_s6 (
    .F(ff_read_color_12),
    .I0(ff_state[0]),
    .I1(n1966_108),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam ff_read_color_s6.INIT=16'h0008;
  LUT4 n1965_s101 (
    .F(n1965_117),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam n1965_s101.INIT=16'h0001;
  LUT4 ff_next_state_5_s20 (
    .F(ff_next_state_5_26),
    .I0(n2043_18),
    .I1(ff_next_state_5_24),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_next_state_5_s20.INIT=16'h000E;
  LUT4 n1926_s97 (
    .F(n1926_104),
    .I0(ff_source[0]),
    .I1(n1929_103),
    .I2(n1929_104),
    .I3(n1926_99) 
);
defparam n1926_s97.INIT=16'hBF00;
  LUT4 n1927_s94 (
    .F(n1927_101),
    .I0(w_status_color[2]),
    .I1(ff_source[0]),
    .I2(n1929_103),
    .I3(n1929_104) 
);
defparam n1927_s94.INIT=16'h1000;
  LUT4 n1927_s95 (
    .F(n1927_103),
    .I0(ff_source[0]),
    .I1(n1929_103),
    .I2(n1929_104),
    .I3(n1927_98) 
);
defparam n1927_s95.INIT=16'hBF00;
  LUT4 ff_transfer_ready_s8 (
    .F(ff_transfer_ready_13),
    .I0(ff_port1),
    .I1(ff_busy),
    .I2(ff_bus_write),
    .I3(ff_bus_valid) 
);
defparam ff_transfer_ready_s8.INIT=16'h0200;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_next_sx[9]),
    .I1(n368_4),
    .I2(n323_10),
    .I3(ff_start) 
);
defparam n322_s3.INIT=16'h00A8;
  LUT4 n1954_s98 (
    .F(n1954_103),
    .I0(ff_dx[2]),
    .I1(n1954_101),
    .I2(n1967_127),
    .I3(n1940_105) 
);
defparam n1954_s98.INIT=16'h3335;
  LUT4 n1951_s96 (
    .F(n1951_101),
    .I0(ff_dx[5]),
    .I1(n1951_99),
    .I2(n1967_127),
    .I3(n1940_105) 
);
defparam n1951_s96.INIT=16'h3335;
  LUT4 n1950_s101 (
    .F(n1950_107),
    .I0(w_status_border_position[6]),
    .I1(n1950_103),
    .I2(n1967_127),
    .I3(n1940_105) 
);
defparam n1950_s101.INIT=16'h3335;
  LUT4 n1955_s100 (
    .F(n1955_105),
    .I0(w_status_border_position[1]),
    .I1(n1955_101),
    .I2(n1967_127),
    .I3(n1940_105) 
);
defparam n1955_s100.INIT=16'h3335;
  LUT4 n1955_s101 (
    .F(n1955_107),
    .I0(w_status_border_position[2]),
    .I1(n1955_100),
    .I2(n1967_127),
    .I3(n1940_105) 
);
defparam n1955_s101.INIT=16'h3335;
  LUT4 n1952_s100 (
    .F(n1952_105),
    .I0(w_status_border_position[5]),
    .I1(n1952_100),
    .I2(n1967_127),
    .I3(n1940_105) 
);
defparam n1952_s100.INIT=16'h3335;
  LUT4 n1940_s102 (
    .F(n1940_107),
    .I0(ff_dx[0]),
    .I1(n1940_102),
    .I2(n1967_127),
    .I3(n1940_105) 
);
defparam n1940_s102.INIT=16'h3335;
  LUT4 n1940_s103 (
    .F(n1940_109),
    .I0(w_status_border_position[0]),
    .I1(n1940_100),
    .I2(n1967_127),
    .I3(n1940_105) 
);
defparam n1940_s103.INIT=16'h3335;
  LUT4 n1954_s99 (
    .F(n1954_105),
    .I0(n1955_107),
    .I1(n1954_103),
    .I2(n1939_103),
    .I3(ff_state[4]) 
);
defparam n1954_s99.INIT=16'hCCCA;
  LUT4 n1951_s97 (
    .F(n1951_103),
    .I0(n1952_105),
    .I1(n1951_101),
    .I2(n1939_103),
    .I3(ff_state[4]) 
);
defparam n1951_s97.INIT=16'hCCCA;
  LUT4 n1946_s95 (
    .F(n1946_100),
    .I0(n1947_98),
    .I1(n1946_98),
    .I2(n1939_103),
    .I3(ff_state[4]) 
);
defparam n1946_s95.INIT=16'hCCCA;
  LUT4 n1547_s4 (
    .F(n1547_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1547_s4.INIT=16'h0A0C;
  LUT2 n1547_s5 (
    .F(n1547_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]) 
);
defparam n1547_s5.INIT=4'h4;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1548_s4 (
    .F(n1548_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1548_s4.INIT=16'h0C0A;
  LUT2 n1548_s5 (
    .F(n1548_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]) 
);
defparam n1548_s5.INIT=4'h4;
  LUT4 n1549_s4 (
    .F(n1549_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1549_s4.INIT=16'h0C0A;
  LUT4 n1550_s4 (
    .F(n1550_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1550_s4.INIT=16'h0C0A;
  LUT4 n1551_s4 (
    .F(n1551_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1551_s4.INIT=16'h0C0A;
  LUT2 n1551_s5 (
    .F(n1551_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1551_s5.INIT=4'h4;
  LUT4 n1552_s4 (
    .F(n1552_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1552_s4.INIT=16'h0C0A;
  LUT2 n1552_s5 (
    .F(n1552_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1552_s5.INIT=4'h4;
  LUT4 n1553_s4 (
    .F(n1553_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1553_s4.INIT=16'h0C0A;
  LUT4 n1554_s4 (
    .F(n1554_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1554_s4.INIT=16'h0C0A;
  LUT4 ff_cache_vram_address_17_s13 (
    .F(ff_cache_vram_address_17_19),
    .I0(n2042_16),
    .I1(ff_next_state_5_26),
    .I2(ff_cache_vram_address_17_17),
    .I3(n2037_16) 
);
defparam ff_cache_vram_address_17_s13.INIT=16'h1000;
  LUT4 ff_cache_vram_write_s13 (
    .F(ff_cache_vram_write_18),
    .I0(ff_start),
    .I1(n2042_16),
    .I2(ff_next_state_5_26),
    .I3(ff_cache_vram_valid_15) 
);
defparam ff_cache_vram_write_s13.INIT=16'h0100;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2606_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2606_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2606_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2606_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2606_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2606_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2606_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2606_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2695_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2696_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2696_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2696_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2696_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2696_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2696_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2696_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2696_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_10_s0 (
    .Q(reg_nx[10]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2835_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_9_s0 (
    .Q(reg_nx[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2835_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2835_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2838_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2838_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2838_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2838_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2838_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2838_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2838_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2838_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2954_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_eq_s0 (
    .Q(ff_eq),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2954_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2954_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2954_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1490_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1490_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1490_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1490_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1490_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1490_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1490_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1490_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n1490_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_17_s0 (
    .Q(ff_cache_vram_address[17]),
    .D(n1939_100),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1940_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1941_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1942_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1943_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1944_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1945_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1946_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1947_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1948_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1949_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1950_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1951_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1952_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1953_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1954_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1955_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1956_96),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_17_19),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1921_160),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_18),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1922_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1923_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1924_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1925_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1926_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1927_90),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1928_92),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1929_93),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_11),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n2026_6),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n2027_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n2028_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n2029_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n2030_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n2031_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n2032_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n2033_5),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1965_112),
    .CLK(clk85m),
    .CE(ff_next_state_3_12) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1966_107),
    .CLK(clk85m),
    .CE(ff_next_state_3_12) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1967_126),
    .CLK(clk85m),
    .CE(ff_next_state_3_12) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1968_114),
    .CLK(clk85m),
    .CE(ff_next_state_3_12) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1969_127),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1970_116),
    .CLK(clk85m),
    .CE(ff_next_state_1_12) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1971_96),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1972_95),
    .CLK(clk85m),
    .CE(ff_xsel_1_12) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2605_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_9_s1 (
    .Q(ff_sx[9]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_9_s1.INIT=1'b0;
  DFFCE ff_sx_8_s1 (
    .Q(w_status_border_position[8]),
    .D(n323_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(w_status_border_position[7]),
    .D(n324_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(w_status_border_position[6]),
    .D(n325_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(w_status_border_position[5]),
    .D(n326_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(w_status_border_position[4]),
    .D(n327_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(w_status_border_position[3]),
    .D(n328_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(w_status_border_position[2]),
    .D(n329_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(w_status_border_position[1]),
    .D(n330_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(w_status_border_position[0]),
    .D(n331_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_10_s1 (
    .Q(ff_sy[10]),
    .D(n416_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_10_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n417_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n418_3),
    .CLK(clk85m),
    .CE(n368_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n419_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n420_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n421_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n422_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n423_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n424_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n425_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n426_3),
    .CLK(clk85m),
    .CE(n376_3),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_10_s1 (
    .Q(ff_dy[10]),
    .D(n748_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_10_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n749_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n750_3),
    .CLK(clk85m),
    .CE(n660_2),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n751_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n752_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n753_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n754_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n755_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n756_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n757_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n758_3),
    .CLK(clk85m),
    .CE(n668_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n1079_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n1080_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n1081_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n1082_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n1083_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n1084_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n1085_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n1086_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n1087_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_10_s1 (
    .Q(ff_ny[10]),
    .D(n1214_3),
    .CLK(clk85m),
    .CE(n1122_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_10_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1215_3),
    .CLK(clk85m),
    .CE(n1122_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1216_3),
    .CLK(clk85m),
    .CE(n1122_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1217_3),
    .CLK(clk85m),
    .CE(n1125_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1218_3),
    .CLK(clk85m),
    .CE(n1125_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1219_3),
    .CLK(clk85m),
    .CE(n1125_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1220_3),
    .CLK(clk85m),
    .CE(n1125_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1221_3),
    .CLK(clk85m),
    .CE(n1125_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1222_3),
    .CLK(clk85m),
    .CE(n1125_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1223_3),
    .CLK(clk85m),
    .CE(n1125_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1224_3),
    .CLK(clk85m),
    .CE(n1125_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_10_s1 (
    .Q(ff_nyb[10]),
    .D(n1275_7),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_10_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1276_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1277_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1278_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1279_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1280_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1281_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1282_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1283_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1284_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1285_3),
    .CLK(clk85m),
    .CE(ff_sx_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_color_7_s1 (
    .Q(ff_color[7]),
    .D(n1380_3),
    .CLK(clk85m),
    .CE(n1362_3),
    .CLEAR(n36_6) 
);
defparam ff_color_7_s1.INIT=1'b0;
  DFFCE ff_color_6_s1 (
    .Q(ff_color[6]),
    .D(n1381_3),
    .CLK(clk85m),
    .CE(n1362_3),
    .CLEAR(n36_6) 
);
defparam ff_color_6_s1.INIT=1'b0;
  DFFCE ff_color_5_s1 (
    .Q(ff_color[5]),
    .D(n1382_3),
    .CLK(clk85m),
    .CE(n1362_3),
    .CLEAR(n36_6) 
);
defparam ff_color_5_s1.INIT=1'b0;
  DFFCE ff_color_4_s1 (
    .Q(ff_color[4]),
    .D(n1383_3),
    .CLK(clk85m),
    .CE(n1362_3),
    .CLEAR(n36_6) 
);
defparam ff_color_4_s1.INIT=1'b0;
  DFFCE ff_color_3_s1 (
    .Q(ff_color[3]),
    .D(n1384_3),
    .CLK(clk85m),
    .CE(n1362_3),
    .CLEAR(n36_6) 
);
defparam ff_color_3_s1.INIT=1'b0;
  DFFCE ff_color_2_s1 (
    .Q(ff_color[2]),
    .D(n1385_3),
    .CLK(clk85m),
    .CE(n1362_3),
    .CLEAR(n36_6) 
);
defparam ff_color_2_s1.INIT=1'b0;
  DFFCE ff_color_1_s1 (
    .Q(ff_color[1]),
    .D(n1386_3),
    .CLK(clk85m),
    .CE(n1362_3),
    .CLEAR(n36_6) 
);
defparam ff_color_1_s1.INIT=1'b0;
  DFFCE ff_color_0_s1 (
    .Q(ff_color[0]),
    .D(n1387_3),
    .CLK(clk85m),
    .CE(n1362_3),
    .CLEAR(n36_6) 
);
defparam ff_color_0_s1.INIT=1'b0;
  DFFCE ff_read_color_s1 (
    .Q(ff_read_color),
    .D(n1403_9),
    .CLK(clk85m),
    .CE(ff_read_color_8),
    .CLEAR(n36_6) 
);
defparam ff_read_color_s1.INIT=1'b0;
  DFFCE ff_transfer_ready_s1 (
    .Q(w_status_transfer_ready),
    .D(n1450_8),
    .CLK(clk85m),
    .CE(ff_transfer_ready_6),
    .CLEAR(n36_6) 
);
defparam ff_transfer_ready_s1.INIT=1'b0;
  DFFCE ff_command_execute_s1 (
    .Q(w_status_command_execute),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_execute_6),
    .CLEAR(n36_6) 
);
defparam ff_command_execute_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1539_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1540_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1541_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1542_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1543_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1544_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1545_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1546_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n622_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n623_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n624_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n625_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n626_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n627_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n628_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n629_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n630_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_s1 (
    .Q(w_status_border_detect),
    .D(w_cache_flush_end),
    .CLK(clk85m),
    .CE(ff_border_detect_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n2038_24),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n2039_12),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n2040_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n2041_9),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n2042_8),
    .CLK(clk85m),
    .CE(ff_state_2_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n2043_10),
    .CLK(clk85m),
    .CE(ff_state_0_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s1 (
    .Q(ff_cache_flush_start),
    .D(n2036_12),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s1 (
    .Q(ff_cache_vram_valid),
    .D(n2037_16),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n2034_20),
    .CLK(clk85m),
    .CE(ff_count_valid_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_border_detect_request_s1 (
    .Q(ff_border_detect_request),
    .D(n2035_10),
    .CLK(clk85m),
    .CE(n2035_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1547_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1548_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1549_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1550_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1551_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1552_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1553_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1554_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(w_status_border_position[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(w_status_border_position[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(w_status_border_position[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(w_status_border_position[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(w_status_border_position[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(w_status_border_position[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(w_status_border_position[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(w_status_border_position[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(w_status_border_position[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(ff_sx[9]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_1 ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[10]_1_s  (
    .SUM(w_next_sy[10]),
    .COUT(\w_next_sy[10]_1_0_COUT ),
    .I0(ff_sy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[9]_1_1 ) 
);
defparam \w_next_sy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_1 ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[10]_1_s  (
    .SUM(w_next_dy[10]),
    .COUT(\w_next_dy[10]_1_1 ),
    .I0(ff_dy[10]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[9]_1_1 ) 
);
defparam \w_next_dy[10]_1_s .ALU_MODE=2;
  ALU \w_next_dy[11]_1_s  (
    .SUM(w_next_dy[11]),
    .COUT(\w_next_dy[11]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[10]_1_1 ) 
);
defparam \w_next_dy[11]_1_s .ALU_MODE=2;
  ALU n1252_s (
    .SUM(n1252_1),
    .COUT(n1252_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1252_s.ALU_MODE=0;
  ALU n1251_s (
    .SUM(n1251_1),
    .COUT(n1251_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1252_2) 
);
defparam n1251_s.ALU_MODE=0;
  ALU n1250_s (
    .SUM(n1250_1),
    .COUT(n1250_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1251_2) 
);
defparam n1250_s.ALU_MODE=0;
  ALU n1249_s (
    .SUM(n1249_1),
    .COUT(n1249_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1250_2) 
);
defparam n1249_s.ALU_MODE=0;
  ALU n1248_s (
    .SUM(n1248_1),
    .COUT(n1248_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1249_2) 
);
defparam n1248_s.ALU_MODE=0;
  ALU n1247_s (
    .SUM(n1247_1),
    .COUT(n1247_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1248_2) 
);
defparam n1247_s.ALU_MODE=0;
  ALU n1246_s (
    .SUM(n1246_1),
    .COUT(n1246_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1247_2) 
);
defparam n1246_s.ALU_MODE=0;
  ALU n1245_s (
    .SUM(n1245_1),
    .COUT(n1245_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1246_2) 
);
defparam n1245_s.ALU_MODE=0;
  ALU n1244_s (
    .SUM(n1244_1),
    .COUT(n1244_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1245_2) 
);
defparam n1244_s.ALU_MODE=0;
  ALU n1243_s (
    .SUM(n1243_1),
    .COUT(n1243_2),
    .I0(w_next_nyb[9]),
    .I1(reg_nx[9]),
    .I3(GND),
    .CIN(n1244_2) 
);
defparam n1243_s.ALU_MODE=0;
  ALU n1242_s (
    .SUM(n1242_1),
    .COUT(n1242_0_COUT),
    .I0(w_next_nyb[10]),
    .I1(reg_nx[10]),
    .I3(GND),
    .CIN(n1243_2) 
);
defparam n1242_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(w_next_nyb_9_3),
    .I0(ff_nyb[9]),
    .I1(ff_ny[9]),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU w_next_nyb_10_s (
    .SUM(w_next_nyb[10]),
    .COUT(n1342_9),
    .I0(ff_nyb[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_9_3) 
);
defparam w_next_nyb_10_s.ALU_MODE=1;
  ALU n1051_s (
    .SUM(n1051_2),
    .COUT(n1051_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n1051_s.ALU_MODE=1;
  ALU n1050_s (
    .SUM(n1050_2),
    .COUT(n1050_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n1051_3) 
);
defparam n1050_s.ALU_MODE=1;
  ALU n1049_s (
    .SUM(n1049_2),
    .COUT(n1049_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n1050_3) 
);
defparam n1049_s.ALU_MODE=1;
  ALU n1048_s (
    .SUM(n1048_2),
    .COUT(n1048_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n1049_3) 
);
defparam n1048_s.ALU_MODE=1;
  ALU n1047_s (
    .SUM(n1047_2),
    .COUT(n1047_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n1048_3) 
);
defparam n1047_s.ALU_MODE=1;
  ALU n1046_s (
    .SUM(n1046_2),
    .COUT(n1046_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n1047_3) 
);
defparam n1046_s.ALU_MODE=1;
  ALU n1045_s (
    .SUM(n1045_2),
    .COUT(n1045_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n1046_3) 
);
defparam n1045_s.ALU_MODE=1;
  ALU n1044_s (
    .SUM(n1044_2),
    .COUT(n1044_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n1045_3) 
);
defparam n1044_s.ALU_MODE=1;
  ALU n1043_s (
    .SUM(n1043_2),
    .COUT(n1043_0_COUT),
    .I0(ff_nx[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1044_3) 
);
defparam n1043_s.ALU_MODE=1;
  ALU n1707_s0 (
    .SUM(n1707_1_SUM),
    .COUT(n1707_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1707_s0.ALU_MODE=3;
  ALU n1708_s0 (
    .SUM(n1708_1_SUM),
    .COUT(n1708_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I3(GND),
    .CIN(n1707_3) 
);
defparam n1708_s0.ALU_MODE=3;
  ALU n1709_s0 (
    .SUM(n1709_1_SUM),
    .COUT(n1709_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I3(GND),
    .CIN(n1708_3) 
);
defparam n1709_s0.ALU_MODE=3;
  ALU n1710_s0 (
    .SUM(n1710_1_SUM),
    .COUT(n1710_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I3(GND),
    .CIN(n1709_3) 
);
defparam n1710_s0.ALU_MODE=3;
  ALU n1711_s0 (
    .SUM(n1711_1_SUM),
    .COUT(n1711_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I3(GND),
    .CIN(n1710_3) 
);
defparam n1711_s0.ALU_MODE=3;
  ALU n1712_s0 (
    .SUM(n1712_1_SUM),
    .COUT(n1712_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I3(GND),
    .CIN(n1711_3) 
);
defparam n1712_s0.ALU_MODE=3;
  ALU n1713_s0 (
    .SUM(n1713_1_SUM),
    .COUT(n1713_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I3(GND),
    .CIN(n1712_3) 
);
defparam n1713_s0.ALU_MODE=3;
  ALU n1714_s0 (
    .SUM(n1714_1_SUM),
    .COUT(n1714_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I3(GND),
    .CIN(n1713_3) 
);
defparam n1714_s0.ALU_MODE=3;
  MUX2_LUT5 n1529_s5 (
    .O(n1529_9),
    .I0(n1529_6),
    .I1(n1529_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1530_s5 (
    .O(n1530_9),
    .I0(n1530_6),
    .I1(n1530_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1939_s96 (
    .O(n1939_100),
    .I0(w_address_s_pre_17_3),
    .I1(w_address_d_pre_17_3),
    .S0(n1939_102) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n19_3(n19_3),
    .n386_8(n386_8),
    .w_pulse1(w_pulse1),
    .ff_cache_vram_address(ff_cache_vram_address[17:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_cache_flush_end(w_cache_flush_end),
    .n5388_7(n5388_7),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_ic_vram_valid,
  ff_reset_n2_1,
  n339_6,
  ff_sdr_ready,
  ff_vram_valid_8,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  n566_31,
  w_pulse1,
  ff_vram_valid,
  ff_vram_valid_8_35,
  reg_sprite_disable,
  w_screen_mode_3_3,
  ff_next_vram1_7_9,
  w_sprite_mode2,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_cpu_vram_address,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_screen_mode_vram_address,
  reg_sprite_attribute_table_base,
  ff_vram_address,
  w_command_vram_address,
  w_selected_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n19_3,
  n198_5,
  n386_8,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_ic_vram_valid;
input ff_reset_n2_1;
input n339_6;
input ff_sdr_ready;
input ff_vram_valid_8;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input n566_31;
input w_pulse1;
input ff_vram_valid;
input ff_vram_valid_8_35;
input reg_sprite_disable;
input w_screen_mode_3_3;
input ff_next_vram1_7_9;
input w_sprite_mode2;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [17:0] w_cpu_vram_address;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [17:0] w_screen_mode_vram_address;
input [17:7] reg_sprite_attribute_table_base;
input [17:0] ff_vram_address;
input [17:2] w_command_vram_address;
input [4:0] w_selected_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n19_3;
output n198_5;
output n386_8;
output w_sdram_valid;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n198_3;
wire n199_3;
wire n200_3;
wire n201_3;
wire n371_5;
wire n372_5;
wire n373_5;
wire n374_5;
wire n375_5;
wire n376_5;
wire n377_5;
wire n378_5;
wire n379_5;
wire n380_5;
wire n381_5;
wire n382_5;
wire n383_5;
wire n384_5;
wire n385_5;
wire n386_5;
wire n387_5;
wire n1511_3;
wire n1638_3;
wire n1543_3;
wire n1583_3;
wire n1591_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire ff_vram_rdata_sel_0_8;
wire n38_9;
wire n34_11;
wire n421_9;
wire n420_9;
wire n419_9;
wire n418_9;
wire n417_9;
wire n416_9;
wire n415_9;
wire n414_9;
wire n413_9;
wire n412_9;
wire n411_9;
wire n410_9;
wire n409_9;
wire n408_9;
wire n407_9;
wire n406_9;
wire n405_9;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_10;
wire n42_6;
wire n198_4;
wire n199_4;
wire n199_5;
wire n370_6;
wire n370_7;
wire n370_8;
wire n371_6;
wire n371_7;
wire n371_8;
wire n372_6;
wire n372_7;
wire n372_8;
wire n373_6;
wire n373_7;
wire n373_8;
wire n374_6;
wire n374_7;
wire n374_8;
wire n375_6;
wire n375_7;
wire n375_8;
wire n376_6;
wire n376_7;
wire n376_8;
wire n377_6;
wire n377_7;
wire n377_8;
wire n378_6;
wire n378_7;
wire n378_8;
wire n379_6;
wire n379_7;
wire n379_8;
wire n380_6;
wire n380_7;
wire n380_8;
wire n381_6;
wire n381_7;
wire n381_8;
wire n382_6;
wire n382_7;
wire n382_8;
wire n383_6;
wire n383_7;
wire n383_8;
wire n384_6;
wire n384_7;
wire n384_8;
wire n385_6;
wire n385_7;
wire n385_8;
wire n386_6;
wire n386_7;
wire n387_6;
wire n387_7;
wire n42_7;
wire n370_9;
wire n370_10;
wire n371_9;
wire n371_10;
wire n372_9;
wire n372_10;
wire n373_9;
wire n373_10;
wire n374_9;
wire n374_10;
wire n375_9;
wire n375_10;
wire n376_9;
wire n376_10;
wire n377_9;
wire n377_10;
wire n378_9;
wire n378_10;
wire n379_9;
wire n379_10;
wire n380_9;
wire n380_10;
wire n381_9;
wire n381_10;
wire n382_9;
wire n382_10;
wire n383_9;
wire n383_10;
wire n384_9;
wire n384_10;
wire n385_9;
wire n385_10;
wire n386_9;
wire n387_8;
wire n379_11;
wire n380_11;
wire ff_vram_write_9;
wire ff_vram_valid_11;
wire n370_12;
wire n388_10;
wire n388_12;
wire [1:0] ff_vram_address_0;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n19_s0 (
    .F(n19_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n19_s0.INIT=8'h10;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(n198_4),
    .I1(w_cpu_vram_address[1]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n198_5) 
);
defparam n198_s0.INIT=16'hBBF0;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(n199_4),
    .I1(n199_5),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n198_5) 
);
defparam n199_s0.INIT=16'hBBB0;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(n199_5),
    .I1(n199_4),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n198_5) 
);
defparam n200_s0.INIT=16'hBBB0;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(n198_5),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n199_4),
    .I3(n199_5) 
);
defparam n201_s0.INIT=16'hFFF4;
  LUT4 n371_s2 (
    .F(n371_5),
    .I0(n371_6),
    .I1(n371_7),
    .I2(n371_8),
    .I3(n370_8) 
);
defparam n371_s2.INIT=16'hEE0F;
  LUT4 n372_s2 (
    .F(n372_5),
    .I0(n372_6),
    .I1(n372_7),
    .I2(n372_8),
    .I3(n370_8) 
);
defparam n372_s2.INIT=16'hEE0F;
  LUT4 n373_s2 (
    .F(n373_5),
    .I0(n373_6),
    .I1(n373_7),
    .I2(n373_8),
    .I3(n370_8) 
);
defparam n373_s2.INIT=16'h0503;
  LUT4 n374_s2 (
    .F(n374_5),
    .I0(n374_6),
    .I1(n374_7),
    .I2(n374_8),
    .I3(n370_8) 
);
defparam n374_s2.INIT=16'h0503;
  LUT4 n375_s2 (
    .F(n375_5),
    .I0(n375_6),
    .I1(n375_7),
    .I2(n375_8),
    .I3(n370_8) 
);
defparam n375_s2.INIT=16'hEE0F;
  LUT4 n376_s2 (
    .F(n376_5),
    .I0(n376_6),
    .I1(n376_7),
    .I2(n376_8),
    .I3(n370_8) 
);
defparam n376_s2.INIT=16'hEE0F;
  LUT4 n377_s2 (
    .F(n377_5),
    .I0(n377_6),
    .I1(n377_7),
    .I2(n377_8),
    .I3(n370_8) 
);
defparam n377_s2.INIT=16'h0503;
  LUT4 n378_s2 (
    .F(n378_5),
    .I0(n378_6),
    .I1(n378_7),
    .I2(n378_8),
    .I3(n370_8) 
);
defparam n378_s2.INIT=16'h0503;
  LUT4 n379_s2 (
    .F(n379_5),
    .I0(n379_6),
    .I1(n379_7),
    .I2(n379_8),
    .I3(n370_8) 
);
defparam n379_s2.INIT=16'hEE0F;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(n380_6),
    .I1(n380_7),
    .I2(n380_8),
    .I3(n370_8) 
);
defparam n380_s2.INIT=16'hEE0F;
  LUT4 n381_s2 (
    .F(n381_5),
    .I0(n381_6),
    .I1(n381_7),
    .I2(n381_8),
    .I3(n370_8) 
);
defparam n381_s2.INIT=16'hEE0F;
  LUT4 n382_s2 (
    .F(n382_5),
    .I0(n382_6),
    .I1(n382_7),
    .I2(n382_8),
    .I3(n370_8) 
);
defparam n382_s2.INIT=16'h0503;
  LUT4 n383_s2 (
    .F(n383_5),
    .I0(n383_6),
    .I1(n383_7),
    .I2(n383_8),
    .I3(n370_8) 
);
defparam n383_s2.INIT=16'hEE0F;
  LUT4 n384_s2 (
    .F(n384_5),
    .I0(n384_6),
    .I1(n384_7),
    .I2(n384_8),
    .I3(n370_8) 
);
defparam n384_s2.INIT=16'h0503;
  LUT4 n385_s2 (
    .F(n385_5),
    .I0(n385_6),
    .I1(n385_7),
    .I2(n385_8),
    .I3(n370_8) 
);
defparam n385_s2.INIT=16'h0503;
  LUT4 n386_s2 (
    .F(n386_5),
    .I0(n386_6),
    .I1(n386_7),
    .I2(n199_5),
    .I3(n386_8) 
);
defparam n386_s2.INIT=16'hF011;
  LUT3 n387_s2 (
    .F(n387_5),
    .I0(w_ic_vram_valid),
    .I1(n387_6),
    .I2(n387_7) 
);
defparam n387_s2.INIT=8'hF2;
  LUT4 n1511_s0 (
    .F(n1511_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1511_s0.INIT=16'h1000;
  LUT2 n1638_s0 (
    .F(n1638_3),
    .I0(ff_reset_n2_1),
    .I1(n1543_3) 
);
defparam n1638_s0.INIT=4'h8;
  LUT4 n1543_s0 (
    .F(n1543_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1543_s0.INIT=16'h1000;
  LUT4 n1583_s0 (
    .F(n1583_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1583_s0.INIT=16'h4000;
  LUT4 n1591_s0 (
    .F(n1591_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1591_s0.INIT=16'h1000;
  LUT3 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_sdram_refresh),
    .I1(n339_6),
    .I2(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=8'hF4;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_valid_11),
    .I1(n386_8),
    .I2(ff_reset_n2_1),
    .I3(n388_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT3 ff_vram_rdata_sel_1_s4 (
    .F(ff_vram_rdata_sel_0_8),
    .I0(n19_3),
    .I1(ff_sdr_ready),
    .I2(n386_8) 
);
defparam ff_vram_rdata_sel_1_s4.INIT=8'hBF;
  LUT4 n38_s4 (
    .F(n38_9),
    .I0(n370_8),
    .I1(ff_vram_valid_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n38_s4.INIT=16'hF800;
  LUT4 n34_s6 (
    .F(n34_11),
    .I0(ff_vram_valid_8),
    .I1(n370_8),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n34_s6.INIT=16'h0B00;
  LUT4 n421_s4 (
    .F(n421_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n421_s4.INIT=16'hAC00;
  LUT4 n420_s4 (
    .F(n420_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n420_s4.INIT=16'hAC00;
  LUT4 n419_s4 (
    .F(n419_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n419_s4.INIT=16'hAC00;
  LUT4 n418_s4 (
    .F(n418_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n418_s4.INIT=16'hAC00;
  LUT4 n417_s4 (
    .F(n417_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n417_s4.INIT=16'hAC00;
  LUT4 n416_s4 (
    .F(n416_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n416_s4.INIT=16'hAC00;
  LUT4 n415_s4 (
    .F(n415_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n415_s4.INIT=16'hAC00;
  LUT4 n414_s4 (
    .F(n414_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n414_s4.INIT=16'hAC00;
  LUT4 n413_s4 (
    .F(n413_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n413_s4.INIT=16'hAC00;
  LUT4 n412_s4 (
    .F(n412_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n412_s4.INIT=16'hAC00;
  LUT4 n411_s4 (
    .F(n411_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n411_s4.INIT=16'hAC00;
  LUT4 n410_s4 (
    .F(n410_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n410_s4.INIT=16'hAC00;
  LUT4 n409_s4 (
    .F(n409_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n409_s4.INIT=16'hAC00;
  LUT4 n408_s4 (
    .F(n408_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n408_s4.INIT=16'hAC00;
  LUT4 n407_s4 (
    .F(n407_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n407_s4.INIT=16'hAC00;
  LUT4 n406_s4 (
    .F(n406_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n406_s4.INIT=16'hAC00;
  LUT4 n405_s4 (
    .F(n405_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n405_s4.INIT=16'hAC00;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s5 (
    .F(n389_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n389_s5.INIT=16'hAC00;
  LUT4 n42_s1 (
    .F(n42_6),
    .I0(n42_7),
    .I1(ff_vram_valid_8),
    .I2(n386_8),
    .I3(ff_sdr_ready) 
);
defparam n42_s1.INIT=16'h1000;
  LUT3 n198_s1 (
    .F(n198_4),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31) 
);
defparam n198_s1.INIT=8'h53;
  LUT3 n198_s2 (
    .F(n198_5),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n19_3) 
);
defparam n198_s2.INIT=8'h80;
  LUT4 n199_s1 (
    .F(n199_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31),
    .I3(n198_5) 
);
defparam n199_s1.INIT=16'hAC00;
  LUT4 n199_s2 (
    .F(n199_5),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[2]),
    .I2(n566_31),
    .I3(n198_5) 
);
defparam n199_s2.INIT=16'hCA00;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(w_screen_mode_vram_address[17]),
    .I1(n370_9),
    .I2(w_screen_mode_vram_valid) 
);
defparam n370_s3.INIT=8'h5C;
  LUT4 n370_s4 (
    .F(n370_7),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[17]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[17]) 
);
defparam n370_s4.INIT=16'h0777;
  LUT2 n370_s5 (
    .F(n370_8),
    .I0(w_ic_vram_valid),
    .I1(n370_10) 
);
defparam n370_s5.INIT=4'h1;
  LUT4 n371_s3 (
    .F(n371_6),
    .I0(w_command_vram_address[16]),
    .I1(n371_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n371_s3.INIT=16'h0C0A;
  LUT4 n371_s4 (
    .F(n371_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n371_s4.INIT=16'hAC00;
  LUT4 n371_s5 (
    .F(n371_8),
    .I0(ff_vram_address[0]),
    .I1(w_ic_vram_valid),
    .I2(n371_10),
    .I3(n566_31) 
);
defparam n371_s5.INIT=16'h77F0;
  LUT4 n372_s3 (
    .F(n372_6),
    .I0(w_command_vram_address[15]),
    .I1(n372_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n372_s3.INIT=16'h0C0A;
  LUT4 n372_s4 (
    .F(n372_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n372_s4.INIT=16'hCA00;
  LUT3 n372_s5 (
    .F(n372_8),
    .I0(n372_10),
    .I1(n371_10),
    .I2(n566_31) 
);
defparam n372_s5.INIT=8'hCA;
  LUT4 n373_s3 (
    .F(n373_6),
    .I0(w_screen_mode_vram_address[14]),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n373_s3.INIT=16'h3500;
  LUT3 n373_s4 (
    .F(n373_7),
    .I0(n373_9),
    .I1(n372_10),
    .I2(n566_31) 
);
defparam n373_s4.INIT=8'hCA;
  LUT4 n373_s5 (
    .F(n373_8),
    .I0(w_command_vram_address[14]),
    .I1(n373_10),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n373_s5.INIT=16'h3500;
  LUT4 n374_s3 (
    .F(n374_6),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n374_s3.INIT=16'h3500;
  LUT3 n374_s4 (
    .F(n374_7),
    .I0(n374_9),
    .I1(n373_9),
    .I2(n566_31) 
);
defparam n374_s4.INIT=8'hCA;
  LUT4 n374_s5 (
    .F(n374_8),
    .I0(w_command_vram_address[13]),
    .I1(n374_10),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n374_s5.INIT=16'h3500;
  LUT4 n375_s3 (
    .F(n375_6),
    .I0(w_command_vram_address[12]),
    .I1(n375_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n375_s3.INIT=16'h0C0A;
  LUT4 n375_s4 (
    .F(n375_7),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n375_s4.INIT=16'hCA00;
  LUT3 n375_s5 (
    .F(n375_8),
    .I0(n375_10),
    .I1(n374_9),
    .I2(n566_31) 
);
defparam n375_s5.INIT=8'hCA;
  LUT4 n376_s3 (
    .F(n376_6),
    .I0(w_command_vram_address[11]),
    .I1(n376_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n376_s3.INIT=16'h0C0A;
  LUT4 n376_s4 (
    .F(n376_7),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n376_s4.INIT=16'hCA00;
  LUT3 n376_s5 (
    .F(n376_8),
    .I0(n376_10),
    .I1(n375_10),
    .I2(n566_31) 
);
defparam n376_s5.INIT=8'hCA;
  LUT4 n377_s3 (
    .F(n377_6),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n377_s3.INIT=16'h3500;
  LUT3 n377_s4 (
    .F(n377_7),
    .I0(n377_9),
    .I1(n376_10),
    .I2(n566_31) 
);
defparam n377_s4.INIT=8'hCA;
  LUT4 n377_s5 (
    .F(n377_8),
    .I0(w_command_vram_address[10]),
    .I1(n377_10),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n377_s5.INIT=16'h3500;
  LUT4 n378_s3 (
    .F(n378_6),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n378_s3.INIT=16'h3500;
  LUT3 n378_s4 (
    .F(n378_7),
    .I0(n378_9),
    .I1(n377_9),
    .I2(n566_31) 
);
defparam n378_s4.INIT=8'hCA;
  LUT4 n378_s5 (
    .F(n378_8),
    .I0(w_command_vram_address[9]),
    .I1(n378_10),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n378_s5.INIT=16'h3500;
  LUT4 n379_s3 (
    .F(n379_6),
    .I0(w_command_vram_address[8]),
    .I1(n379_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n379_s3.INIT=16'h0C0A;
  LUT4 n379_s4 (
    .F(n379_7),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n379_s4.INIT=16'hCA00;
  LUT3 n379_s5 (
    .F(n379_8),
    .I0(n379_10),
    .I1(n378_9),
    .I2(n566_31) 
);
defparam n379_s5.INIT=8'hCA;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(w_command_vram_address[7]),
    .I1(n380_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n380_s3.INIT=16'h0C0A;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n380_s4.INIT=16'hCA00;
  LUT3 n380_s5 (
    .F(n380_8),
    .I0(n380_10),
    .I1(n379_10),
    .I2(n566_31) 
);
defparam n380_s5.INIT=8'hCA;
  LUT4 n381_s3 (
    .F(n381_6),
    .I0(w_command_vram_address[6]),
    .I1(n381_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n381_s3.INIT=16'h0C0A;
  LUT4 n381_s4 (
    .F(n381_7),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n381_s4.INIT=16'hCA00;
  LUT3 n381_s5 (
    .F(n381_8),
    .I0(n381_10),
    .I1(n380_10),
    .I2(n566_31) 
);
defparam n381_s5.INIT=8'hCA;
  LUT4 n382_s3 (
    .F(n382_6),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n382_s3.INIT=16'h3500;
  LUT3 n382_s4 (
    .F(n382_7),
    .I0(n382_9),
    .I1(n381_10),
    .I2(n566_31) 
);
defparam n382_s4.INIT=8'hCA;
  LUT4 n382_s5 (
    .F(n382_8),
    .I0(w_command_vram_address[5]),
    .I1(n382_10),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n382_s5.INIT=16'h3500;
  LUT4 n383_s3 (
    .F(n383_6),
    .I0(w_command_vram_address[4]),
    .I1(n383_9),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_5) 
);
defparam n383_s3.INIT=16'h0C0A;
  LUT4 n383_s4 (
    .F(n383_7),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n383_s4.INIT=16'hCA00;
  LUT3 n383_s5 (
    .F(n383_8),
    .I0(n383_10),
    .I1(n382_9),
    .I2(n566_31) 
);
defparam n383_s5.INIT=8'hCA;
  LUT4 n384_s3 (
    .F(n384_6),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n384_s3.INIT=16'h3500;
  LUT3 n384_s4 (
    .F(n384_7),
    .I0(n384_9),
    .I1(n383_10),
    .I2(n566_31) 
);
defparam n384_s4.INIT=8'hCA;
  LUT4 n384_s5 (
    .F(n384_8),
    .I0(w_command_vram_address[3]),
    .I1(n384_10),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n384_s5.INIT=16'h3500;
  LUT4 n385_s3 (
    .F(n385_6),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n566_31),
    .I3(w_screen_mode_vram_valid) 
);
defparam n385_s3.INIT=16'h3500;
  LUT3 n385_s4 (
    .F(n385_7),
    .I0(n385_9),
    .I1(n384_9),
    .I2(n566_31) 
);
defparam n385_s4.INIT=8'hCA;
  LUT4 n385_s5 (
    .F(n385_8),
    .I0(w_command_vram_address[2]),
    .I1(n385_10),
    .I2(n198_5),
    .I3(n386_8) 
);
defparam n385_s5.INIT=16'h3500;
  LUT4 n386_s3 (
    .F(n386_6),
    .I0(n385_9),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n370_8),
    .I3(n566_31) 
);
defparam n386_s3.INIT=16'h3A00;
  LUT4 n386_s4 (
    .F(n386_7),
    .I0(n370_8),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n566_31),
    .I3(n386_9) 
);
defparam n386_s4.INIT=16'h0007;
  LUT3 n386_s5 (
    .F(n386_8),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid),
    .I2(n370_10) 
);
defparam n386_s5.INIT=8'h01;
  LUT3 n387_s3 (
    .F(n387_6),
    .I0(ff_vram_address[1]),
    .I1(ff_vram_address[0]),
    .I2(n566_31) 
);
defparam n387_s3.INIT=8'h53;
  LUT4 n387_s4 (
    .F(n387_7),
    .I0(n199_4),
    .I1(n387_8),
    .I2(w_screen_mode_vram_valid),
    .I3(n370_8) 
);
defparam n387_s4.INIT=16'hCA00;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n19_3),
    .I1(ff_vram_rdata_sel[2]),
    .I2(ff_vram_valid_8_35) 
);
defparam n42_s2.INIT=8'h0B;
  LUT3 n370_s6 (
    .F(n370_9),
    .I0(w_cpu_vram_address[17]),
    .I1(w_command_vram_address[17]),
    .I2(n198_5) 
);
defparam n370_s6.INIT=8'h53;
  LUT4 n370_s7 (
    .F(n370_10),
    .I0(reg_sprite_disable),
    .I1(w_screen_mode_3_3),
    .I2(ff_next_vram1_7_9),
    .I3(ff_vram_valid) 
);
defparam n370_s7.INIT=16'h0100;
  LUT3 n371_s6 (
    .F(n371_9),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(n566_31) 
);
defparam n371_s6.INIT=8'hCA;
  LUT4 n371_s7 (
    .F(n371_10),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[16]) 
);
defparam n371_s7.INIT=16'h0777;
  LUT3 n372_s6 (
    .F(n372_9),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(n566_31) 
);
defparam n372_s6.INIT=8'hCA;
  LUT4 n372_s7 (
    .F(n372_10),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[15]) 
);
defparam n372_s7.INIT=16'h0777;
  LUT4 n373_s6 (
    .F(n373_9),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[14]) 
);
defparam n373_s6.INIT=16'h0777;
  LUT3 n373_s7 (
    .F(n373_10),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(n566_31) 
);
defparam n373_s7.INIT=8'hCA;
  LUT4 n374_s6 (
    .F(n374_9),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[13]) 
);
defparam n374_s6.INIT=16'h0777;
  LUT3 n374_s7 (
    .F(n374_10),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(n566_31) 
);
defparam n374_s7.INIT=8'hCA;
  LUT3 n375_s6 (
    .F(n375_9),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(n566_31) 
);
defparam n375_s6.INIT=8'hCA;
  LUT4 n375_s7 (
    .F(n375_10),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[12]) 
);
defparam n375_s7.INIT=16'h0777;
  LUT3 n376_s6 (
    .F(n376_9),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(n566_31) 
);
defparam n376_s6.INIT=8'hCA;
  LUT4 n376_s7 (
    .F(n376_10),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[11]) 
);
defparam n376_s7.INIT=16'h0777;
  LUT4 n377_s6 (
    .F(n377_9),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[10]) 
);
defparam n377_s6.INIT=16'h0777;
  LUT3 n377_s7 (
    .F(n377_10),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n566_31) 
);
defparam n377_s7.INIT=8'hCA;
  LUT4 n378_s6 (
    .F(n378_9),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[9]),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[9]) 
);
defparam n378_s6.INIT=16'h0777;
  LUT3 n378_s7 (
    .F(n378_10),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(n566_31) 
);
defparam n378_s7.INIT=8'hCA;
  LUT3 n379_s6 (
    .F(n379_9),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(n566_31) 
);
defparam n379_s6.INIT=8'hCA;
  LUT4 n379_s7 (
    .F(n379_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[8]),
    .I2(ff_vram_valid),
    .I3(n379_11) 
);
defparam n379_s7.INIT=16'h00BF;
  LUT3 n380_s6 (
    .F(n380_9),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n566_31) 
);
defparam n380_s6.INIT=8'hCA;
  LUT4 n380_s7 (
    .F(n380_10),
    .I0(w_sprite_mode2),
    .I1(reg_sprite_attribute_table_base[7]),
    .I2(ff_vram_valid),
    .I3(n380_11) 
);
defparam n380_s7.INIT=16'h00BF;
  LUT3 n381_s6 (
    .F(n381_9),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(n566_31) 
);
defparam n381_s6.INIT=8'hCA;
  LUT4 n381_s7 (
    .F(n381_10),
    .I0(w_selected_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[6]) 
);
defparam n381_s7.INIT=16'h0777;
  LUT4 n382_s6 (
    .F(n382_9),
    .I0(w_selected_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[5]) 
);
defparam n382_s6.INIT=16'h0777;
  LUT3 n382_s7 (
    .F(n382_10),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(n566_31) 
);
defparam n382_s7.INIT=8'hCA;
  LUT3 n383_s6 (
    .F(n383_9),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n566_31) 
);
defparam n383_s6.INIT=8'hCA;
  LUT4 n383_s7 (
    .F(n383_10),
    .I0(w_selected_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[4]) 
);
defparam n383_s7.INIT=16'h0777;
  LUT4 n384_s6 (
    .F(n384_9),
    .I0(w_selected_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[3]) 
);
defparam n384_s6.INIT=16'h0777;
  LUT3 n384_s7 (
    .F(n384_10),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(n566_31) 
);
defparam n384_s7.INIT=8'hCA;
  LUT4 n385_s6 (
    .F(n385_9),
    .I0(w_selected_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_valid),
    .I3(ff_vram_address[2]) 
);
defparam n385_s6.INIT=16'h0777;
  LUT3 n385_s7 (
    .F(n385_10),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(n566_31) 
);
defparam n385_s7.INIT=8'hCA;
  LUT2 n386_s6 (
    .F(n386_9),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[1]) 
);
defparam n386_s6.INIT=4'h8;
  LUT3 n387_s5 (
    .F(n387_8),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n566_31) 
);
defparam n387_s5.INIT=8'hCA;
  LUT2 n379_s8 (
    .F(n379_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[8]) 
);
defparam n379_s8.INIT=4'h8;
  LUT2 n380_s8 (
    .F(n380_11),
    .I0(w_ic_vram_valid),
    .I1(ff_vram_address[7]) 
);
defparam n380_s8.INIT=4'h8;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_valid_11),
    .I1(n386_8),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_11),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n198_5),
    .I3(ff_vram_valid_8_35) 
);
defparam ff_vram_valid_s6.INIT=16'h00EF;
  LUT4 n370_s8 (
    .F(n370_12),
    .I0(n370_6),
    .I1(n370_7),
    .I2(w_ic_vram_valid),
    .I3(n370_10) 
);
defparam n370_s8.INIT=16'h3335;
  LUT4 n388_s4 (
    .F(n388_10),
    .I0(ff_vram_valid_11),
    .I1(n386_8),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n388_s4.INIT=16'h0700;
  LUT2 n388_s5 (
    .F(n388_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n388_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_17_s0 (
    .Q(w_sdram_address[17]),
    .D(n370_12),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n371_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n372_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n373_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n374_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n375_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n376_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n377_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n378_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n379_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n380_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n381_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n382_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n383_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n384_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n385_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address_0[1]),
    .D(n386_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address_0[0]),
    .D(n387_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n389_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n405_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n406_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n407_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n408_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n409_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n410_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n411_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n412_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n413_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n414_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n415_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n416_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n417_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n418_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n419_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n420_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n421_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address_0[1]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address_0[0]),
    .CLK(clk85m),
    .CE(n19_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1511_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1543_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1583_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1591_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1638_3) 
);
  DFFC ff_vram_rdata_sel_2_s0 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n42_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n34_11),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n38_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_0_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFC ff_vram_valid_s7 (
    .Q(w_sdram_valid),
    .D(n388_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s7.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  w_screen_mode_display_color_en,
  reg_yjk_mode,
  reg_yae_mode,
  w_next_0_4,
  w_sprite_display_color_en,
  n2043_4,
  n100_8,
  w_palette_valid,
  n1967_127,
  w_screen_mode_3_3,
  ff_next_vram1_7_9,
  reg_color0_opaque,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_pos_x_Z,
  w_screen_mode_display_color,
  reg_backdrop_color,
  w_pixel_phase_x,
  reg_screen_mode,
  w_sprite_display_color,
  n496_4,
  n339_6,
  n122_4,
  w_vdp_r,
  w_vdp_g,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input w_screen_mode_display_color_en;
input reg_yjk_mode;
input reg_yae_mode;
input w_next_0_4;
input w_sprite_display_color_en;
input n2043_4;
input n100_8;
input w_palette_valid;
input n1967_127;
input w_screen_mode_3_3;
input ff_next_vram1_7_9;
input reg_color0_opaque;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [3:0] w_screen_pos_x_Z;
input [7:0] w_screen_mode_display_color;
input [7:0] reg_backdrop_color;
input [1:0] w_pixel_phase_x;
input [2:2] reg_screen_mode;
input [3:0] w_sprite_display_color;
output n496_4;
output n339_6;
output n122_4;
output [7:0] w_vdp_r;
output [7:0] w_vdp_g;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n66_3;
wire n68_3;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n88_4;
wire n200_3;
wire n496_3;
wire n497_3;
wire n498_3;
wire n499_3;
wire n517_3;
wire n543_4;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_3;
wire n559_4;
wire n591_3;
wire n616_3;
wire n617_3;
wire n618_3;
wire n619_3;
wire n620_3;
wire n621_3;
wire n622_3;
wire n623_3;
wire n624_3;
wire n625_3;
wire n626_3;
wire n627_3;
wire n628_3;
wire n629_3;
wire n630_3;
wire n631_3;
wire n695_3;
wire n696_3;
wire n697_3;
wire n698_3;
wire n699_3;
wire n700_3;
wire n701_3;
wire n702_3;
wire n512_6;
wire n511_6;
wire n510_6;
wire n509_6;
wire n331_6;
wire n330_6;
wire n329_6;
wire n328_6;
wire n327_6;
wire n321_6;
wire n320_6;
wire n319_6;
wire n318_6;
wire n317_6;
wire n311_6;
wire n310_6;
wire n309_6;
wire n308_6;
wire n307_6;
wire w_palette_valid_36;
wire n68_4;
wire n69_4;
wire n70_4;
wire n71_4;
wire n72_4;
wire n496_5;
wire n496_6;
wire n496_7;
wire n497_5;
wire n497_6;
wire n497_7;
wire n498_5;
wire n498_6;
wire n499_5;
wire n499_6;
wire n499_7;
wire n552_4;
wire n555_4;
wire n559_5;
wire n616_4;
wire n616_5;
wire n617_4;
wire n618_4;
wire n623_4;
wire n624_4;
wire n625_4;
wire n626_4;
wire n631_4;
wire n695_4;
wire n695_5;
wire n696_4;
wire n696_5;
wire n697_4;
wire n701_4;
wire n702_4;
wire w_b_4_5;
wire n512_7;
wire n512_8;
wire n512_9;
wire n511_7;
wire n510_7;
wire n509_7;
wire n331_7;
wire n329_7;
wire n328_7;
wire n496_8;
wire n496_9;
wire n497_8;
wire n497_9;
wire n497_10;
wire n497_11;
wire n498_7;
wire n498_8;
wire n499_8;
wire n499_9;
wire n499_11;
wire n496_11;
wire n498_10;
wire n498_11;
wire n499_12;
wire n499_13;
wire n499_14;
wire n497_13;
wire n499_16;
wire n499_18;
wire ff_display_color_3_10;
wire n94_7;
wire n498_13;
wire n496_13;
wire n498_15;
wire n630_6;
wire n622_6;
wire n22_8;
wire w_r_4_7;
wire w_g_4_6;
wire w_b_4_7;
wire w_b_4_8;
wire ff_yjk_en;
wire ff_yjk_rgb_en;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjk_pre_0_3;
wire n289_2;
wire n289_3;
wire n288_2;
wire n288_3;
wire n287_2;
wire n287_3;
wire n286_2;
wire n286_3;
wire n285_2;
wire n285_3;
wire n284_2;
wire n284_3;
wire n283_2;
wire n283_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [8:0] ff_display_color_delay0;
wire [8:0] ff_display_color_delay1;
wire [8:0] ff_display_color_delay2;
wire [8:0] ff_display_color_delay3;
wire [8:0] ff_display_color_delay4;
wire [5:0] ff_j;
wire [5:0] ff_k;
wire [4:0] ff_y;
wire [4:0] ff_yjk_r;
wire [4:0] ff_yjk_g;
wire [4:0] ff_yjk_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [5:0] w_r_yjk;
wire [5:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:2] w_b_y;
wire [0:0] w_b_yjk_pre;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT3 n66_s0 (
    .F(n66_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam n66_s0.INIT=8'h01;
  LUT3 n68_s0 (
    .F(n68_3),
    .I0(w_screen_mode_display_color[7]),
    .I1(n68_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n68_s0.INIT=8'hA3;
  LUT3 n69_s0 (
    .F(n69_3),
    .I0(w_screen_mode_display_color[6]),
    .I1(n69_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n69_s0.INIT=8'hA3;
  LUT3 n70_s0 (
    .F(n70_3),
    .I0(w_screen_mode_display_color[5]),
    .I1(n70_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n70_s0.INIT=8'hA3;
  LUT3 n71_s0 (
    .F(n71_3),
    .I0(w_screen_mode_display_color[4]),
    .I1(n71_4),
    .I2(w_screen_mode_display_color_en) 
);
defparam n71_s0.INIT=8'hA3;
  LUT4 n72_s0 (
    .F(n72_3),
    .I0(n72_4),
    .I1(reg_yjk_mode),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color_en) 
);
defparam n72_s0.INIT=16'h7011;
  LUT4 n100_s0 (
    .F(n100_3),
    .I0(reg_backdrop_color[2]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n100_s0.INIT=16'hCCCA;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(reg_backdrop_color[1]),
    .I1(w_screen_mode_display_color[1]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n101_s0.INIT=16'hCCCA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(reg_backdrop_color[0]),
    .I1(w_screen_mode_display_color[0]),
    .I2(w_screen_mode_display_color_en),
    .I3(reg_yjk_mode) 
);
defparam n102_s0.INIT=16'hCCCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(w_screen_mode_display_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n88_s1.INIT=8'h8F;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(w_pixel_phase_x[0]),
    .I1(w_pixel_phase_x[1]),
    .I2(n122_4) 
);
defparam n200_s0.INIT=8'h80;
  LUT4 n496_s0 (
    .F(n496_3),
    .I0(n496_4),
    .I1(n496_5),
    .I2(n496_6),
    .I3(n496_7) 
);
defparam n496_s0.INIT=16'h110F;
  LUT4 n497_s0 (
    .F(n497_3),
    .I0(n497_13),
    .I1(n497_5),
    .I2(n497_6),
    .I3(n497_7) 
);
defparam n497_s0.INIT=16'hB033;
  LUT4 n498_s0 (
    .F(n498_3),
    .I0(n498_15),
    .I1(n498_5),
    .I2(n498_6),
    .I3(n497_7) 
);
defparam n498_s0.INIT=16'hBB0F;
  LUT4 n499_s0 (
    .F(n499_3),
    .I0(n499_16),
    .I1(n499_5),
    .I2(n499_6),
    .I3(n499_7) 
);
defparam n499_s0.INIT=16'hF00D;
  LUT4 n517_s0 (
    .F(n517_3),
    .I0(ff_display_color_delay3[8]),
    .I1(reg_yjk_mode),
    .I2(w_next_0_4),
    .I3(ff_display_color_3_10) 
);
defparam n517_s0.INIT=16'h4F00;
  LUT3 n543_s1 (
    .F(n543_4),
    .I0(reg_yjk_mode),
    .I1(w_next_0_4),
    .I2(n339_6) 
);
defparam n543_s1.INIT=8'h40;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(n552_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n552_s0.INIT=16'h44F0;
  LUT3 n553_s0 (
    .F(n553_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n553_s0.INIT=8'hCA;
  LUT3 n554_s0 (
    .F(n554_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n554_s0.INIT=8'hCA;
  LUT4 n555_s0 (
    .F(n555_3),
    .I0(n555_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n555_s0.INIT=16'h44F0;
  LUT3 n556_s0 (
    .F(n556_3),
    .I0(ff_display_color[3]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n556_s0.INIT=8'h3A;
  LUT3 n557_s0 (
    .F(n557_3),
    .I0(ff_display_color[2]),
    .I1(n555_4),
    .I2(w_sprite_display_color_en) 
);
defparam n557_s0.INIT=8'h3A;
  LUT4 n558_s0 (
    .F(n558_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n558_s0.INIT=16'h88F0;
  LUT2 n559_s1 (
    .F(n559_4),
    .I0(n559_5),
    .I1(ff_display_color[0]) 
);
defparam n559_s1.INIT=4'hE;
  LUT4 n591_s0 (
    .F(n591_3),
    .I0(n2043_4),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n100_8) 
);
defparam n591_s0.INIT=16'h0700;
  LUT3 n616_s0 (
    .F(n616_3),
    .I0(n616_4),
    .I1(ff_yjk_r[4]),
    .I2(n616_5) 
);
defparam n616_s0.INIT=8'h0D;
  LUT3 n617_s0 (
    .F(n617_3),
    .I0(n617_4),
    .I1(ff_yjk_r[3]),
    .I2(n616_4) 
);
defparam n617_s0.INIT=8'hC5;
  LUT3 n618_s0 (
    .F(n618_3),
    .I0(n618_4),
    .I1(ff_yjk_r[2]),
    .I2(n616_4) 
);
defparam n618_s0.INIT=8'hC5;
  LUT3 n619_s0 (
    .F(n619_3),
    .I0(n616_4),
    .I1(ff_yjk_r[1]),
    .I2(n616_5) 
);
defparam n619_s0.INIT=8'h0D;
  LUT3 n620_s0 (
    .F(n620_3),
    .I0(n617_4),
    .I1(ff_yjk_r[0]),
    .I2(n616_4) 
);
defparam n620_s0.INIT=8'hC5;
  LUT3 n621_s0 (
    .F(n621_3),
    .I0(n618_4),
    .I1(ff_yjk_r[4]),
    .I2(n616_4) 
);
defparam n621_s0.INIT=8'hC5;
  LUT4 n622_s0 (
    .F(n622_3),
    .I0(n617_4),
    .I1(n618_4),
    .I2(n616_5),
    .I3(n622_6) 
);
defparam n622_s0.INIT=16'h001F;
  LUT3 n623_s0 (
    .F(n623_3),
    .I0(ff_yjk_r[2]),
    .I1(n623_4),
    .I2(n616_4) 
);
defparam n623_s0.INIT=8'hAC;
  LUT3 n624_s0 (
    .F(n624_3),
    .I0(n616_4),
    .I1(ff_yjk_g[4]),
    .I2(n624_4) 
);
defparam n624_s0.INIT=8'h0D;
  LUT3 n625_s0 (
    .F(n625_3),
    .I0(n625_4),
    .I1(ff_yjk_g[3]),
    .I2(n616_4) 
);
defparam n625_s0.INIT=8'hC5;
  LUT3 n626_s0 (
    .F(n626_3),
    .I0(n626_4),
    .I1(ff_yjk_g[2]),
    .I2(n616_4) 
);
defparam n626_s0.INIT=8'hC5;
  LUT3 n627_s0 (
    .F(n627_3),
    .I0(n616_4),
    .I1(ff_yjk_g[1]),
    .I2(n624_4) 
);
defparam n627_s0.INIT=8'h0D;
  LUT3 n628_s0 (
    .F(n628_3),
    .I0(n625_4),
    .I1(ff_yjk_g[0]),
    .I2(n616_4) 
);
defparam n628_s0.INIT=8'hC5;
  LUT3 n629_s0 (
    .F(n629_3),
    .I0(n626_4),
    .I1(ff_yjk_g[4]),
    .I2(n616_4) 
);
defparam n629_s0.INIT=8'hC5;
  LUT4 n630_s0 (
    .F(n630_3),
    .I0(n625_4),
    .I1(n626_4),
    .I2(n624_4),
    .I3(n630_6) 
);
defparam n630_s0.INIT=16'h001F;
  LUT3 n631_s0 (
    .F(n631_3),
    .I0(ff_yjk_g[2]),
    .I1(n631_4),
    .I2(n616_4) 
);
defparam n631_s0.INIT=8'hAC;
  LUT4 n695_s0 (
    .F(n695_3),
    .I0(n695_4),
    .I1(n695_5),
    .I2(ff_yjk_b[4]),
    .I3(n616_4) 
);
defparam n695_s0.INIT=16'hF0EE;
  LUT4 n696_s0 (
    .F(n696_3),
    .I0(n696_4),
    .I1(n696_5),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n696_s0.INIT=16'hF0EE;
  LUT4 n697_s0 (
    .F(n697_3),
    .I0(n695_5),
    .I1(n697_4),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n697_s0.INIT=16'hF0EE;
  LUT4 n698_s0 (
    .F(n698_3),
    .I0(n695_4),
    .I1(n696_5),
    .I2(ff_yjk_b[1]),
    .I3(n616_4) 
);
defparam n698_s0.INIT=16'hF0EE;
  LUT4 n699_s0 (
    .F(n699_3),
    .I0(n695_5),
    .I1(n696_4),
    .I2(ff_yjk_b[0]),
    .I3(n616_4) 
);
defparam n699_s0.INIT=16'hF0EE;
  LUT4 n700_s0 (
    .F(n700_3),
    .I0(n696_5),
    .I1(n697_4),
    .I2(ff_yjk_b[4]),
    .I3(n616_4) 
);
defparam n700_s0.INIT=16'hF0EE;
  LUT4 n701_s0 (
    .F(n701_3),
    .I0(n701_4),
    .I1(n695_5),
    .I2(ff_yjk_b[3]),
    .I3(n616_4) 
);
defparam n701_s0.INIT=16'hF0EE;
  LUT4 n702_s0 (
    .F(n702_3),
    .I0(n702_4),
    .I1(n696_5),
    .I2(ff_yjk_b[2]),
    .I3(n616_4) 
);
defparam n702_s0.INIT=16'hF0EE;
  LUT4 n512_s1 (
    .F(n512_6),
    .I0(ff_display_color_delay3[4]),
    .I1(n512_7),
    .I2(n512_8),
    .I3(n512_9) 
);
defparam n512_s1.INIT=16'h00F8;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(ff_display_color_delay3[5]),
    .I1(n512_7),
    .I2(n511_7),
    .I3(n512_9) 
);
defparam n511_s1.INIT=16'h00F8;
  LUT4 n510_s1 (
    .F(n510_6),
    .I0(ff_display_color_delay3[6]),
    .I1(n512_7),
    .I2(n510_7),
    .I3(n512_9) 
);
defparam n510_s1.INIT=16'h00F8;
  LUT4 n509_s1 (
    .F(n509_6),
    .I0(ff_display_color_delay3[7]),
    .I1(n512_7),
    .I2(n509_7),
    .I3(n512_9) 
);
defparam n509_s1.INIT=16'h00F8;
  LUT3 n331_s1 (
    .F(n331_6),
    .I0(n331_7),
    .I1(n289_2),
    .I2(n288_2) 
);
defparam n331_s1.INIT=8'h7D;
  LUT4 n330_s1 (
    .F(n330_6),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n331_7),
    .I3(n287_2) 
);
defparam n330_s1.INIT=16'h7F8F;
  LUT3 n329_s1 (
    .F(n329_6),
    .I0(n331_7),
    .I1(n286_2),
    .I2(n329_7) 
);
defparam n329_s1.INIT=8'h7D;
  LUT3 n328_s1 (
    .F(n328_6),
    .I0(n331_7),
    .I1(n328_7),
    .I2(n285_2) 
);
defparam n328_s1.INIT=8'h7D;
  LUT4 n327_s1 (
    .F(n327_6),
    .I0(n285_2),
    .I1(n328_7),
    .I2(n283_2),
    .I3(n284_2) 
);
defparam n327_s1.INIT=16'h7FF8;
  LUT2 n321_s1 (
    .F(n321_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[0]) 
);
defparam n321_s1.INIT=4'hE;
  LUT2 n320_s1 (
    .F(n320_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[1]) 
);
defparam n320_s1.INIT=4'hE;
  LUT2 n319_s1 (
    .F(n319_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[2]) 
);
defparam n319_s1.INIT=4'hE;
  LUT2 n318_s1 (
    .F(n318_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[3]) 
);
defparam n318_s1.INIT=4'hE;
  LUT2 n317_s1 (
    .F(n317_6),
    .I0(w_g_yjk[5]),
    .I1(w_g_yjk[4]) 
);
defparam n317_s1.INIT=4'hE;
  LUT2 n311_s1 (
    .F(n311_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[0]) 
);
defparam n311_s1.INIT=4'hE;
  LUT2 n310_s1 (
    .F(n310_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[1]) 
);
defparam n310_s1.INIT=4'hE;
  LUT2 n309_s1 (
    .F(n309_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[2]) 
);
defparam n309_s1.INIT=4'hE;
  LUT2 n308_s1 (
    .F(n308_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[3]) 
);
defparam n308_s1.INIT=4'hE;
  LUT2 n307_s1 (
    .F(n307_6),
    .I0(w_r_yjk[5]),
    .I1(w_r_yjk[4]) 
);
defparam n307_s1.INIT=4'hE;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_36),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n68_s1 (
    .F(n68_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode) 
);
defparam n68_s1.INIT=8'h53;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode) 
);
defparam n69_s1.INIT=8'h53;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode) 
);
defparam n70_s1.INIT=8'h53;
  LUT3 n71_s1 (
    .F(n71_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode) 
);
defparam n71_s1.INIT=8'h53;
  LUT3 n72_s1 (
    .F(n72_4),
    .I0(reg_backdrop_color[3]),
    .I1(reg_yae_mode),
    .I2(w_screen_mode_display_color_en) 
);
defparam n72_s1.INIT=8'hC5;
  LUT2 n496_s1 (
    .F(n496_4),
    .I0(reg_screen_mode[2]),
    .I1(n1967_127) 
);
defparam n496_s1.INIT=4'h4;
  LUT4 n496_s2 (
    .F(n496_5),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color_en),
    .I2(reg_backdrop_color[3]),
    .I3(n496_8) 
);
defparam n496_s2.INIT=16'h770F;
  LUT3 n496_s3 (
    .F(n496_6),
    .I0(ff_display_color_delay0[3]),
    .I1(ff_display_color_delay3[3]),
    .I2(reg_yjk_mode) 
);
defparam n496_s3.INIT=8'h35;
  LUT4 n496_s4 (
    .F(n496_7),
    .I0(n496_9),
    .I1(n496_13),
    .I2(n496_6),
    .I3(n497_7) 
);
defparam n496_s4.INIT=16'hFB00;
  LUT3 n497_s2 (
    .F(n497_5),
    .I0(ff_display_color_delay0[2]),
    .I1(ff_display_color_delay3[2]),
    .I2(reg_yjk_mode) 
);
defparam n497_s2.INIT=8'h35;
  LUT4 n497_s3 (
    .F(n497_6),
    .I0(reg_backdrop_color[2]),
    .I1(n497_10),
    .I2(w_next_0_4),
    .I3(n122_4) 
);
defparam n497_s3.INIT=16'hA3CC;
  LUT4 n497_s4 (
    .F(n497_7),
    .I0(w_next_0_4),
    .I1(n497_11),
    .I2(w_screen_mode_3_3),
    .I3(ff_next_vram1_7_9) 
);
defparam n497_s4.INIT=16'h0007;
  LUT4 n498_s2 (
    .F(n498_5),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[1]),
    .I2(n498_8),
    .I3(n498_13) 
);
defparam n498_s2.INIT=16'h770F;
  LUT3 n498_s3 (
    .F(n498_6),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode) 
);
defparam n498_s3.INIT=8'h35;
  LUT4 n499_s2 (
    .F(n499_5),
    .I0(n122_4),
    .I1(reg_backdrop_color[0]),
    .I2(n499_9),
    .I3(n499_18) 
);
defparam n499_s2.INIT=16'hF400;
  LUT4 n499_s3 (
    .F(n499_6),
    .I0(n499_11),
    .I1(n499_8),
    .I2(n499_7),
    .I3(n497_7) 
);
defparam n499_s3.INIT=16'hFA3C;
  LUT3 n499_s4 (
    .F(n499_7),
    .I0(reg_backdrop_color[0]),
    .I1(n122_4),
    .I2(w_next_0_4) 
);
defparam n499_s4.INIT=8'h80;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n552_s1.INIT=8'h0E;
  LUT4 n555_s1 (
    .F(n555_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n555_s1.INIT=16'h00EF;
  LUT4 n559_s2 (
    .F(n559_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n559_s2.INIT=16'h1000;
  LUT3 n616_s1 (
    .F(n616_4),
    .I0(ff_yjk_rgb_en),
    .I1(reg_yae_mode),
    .I2(reg_yjk_mode) 
);
defparam n616_s1.INIT=8'h70;
  LUT4 n616_s2 (
    .F(n616_5),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n616_4),
    .I3(w_next_0_4) 
);
defparam n616_s2.INIT=16'h0503;
  LUT3 n617_s1 (
    .F(n617_4),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(w_next_0_4) 
);
defparam n617_s1.INIT=8'h53;
  LUT3 n618_s1 (
    .F(n618_4),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(w_next_0_4) 
);
defparam n618_s1.INIT=8'h53;
  LUT3 n623_s1 (
    .F(n623_4),
    .I0(n616_5),
    .I1(n617_4),
    .I2(n618_4) 
);
defparam n623_s1.INIT=8'h3D;
  LUT4 n624_s1 (
    .F(n624_4),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n616_4),
    .I3(w_next_0_4) 
);
defparam n624_s1.INIT=16'h0503;
  LUT3 n625_s1 (
    .F(n625_4),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(w_next_0_4) 
);
defparam n625_s1.INIT=8'h53;
  LUT3 n626_s1 (
    .F(n626_4),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(w_next_0_4) 
);
defparam n626_s1.INIT=8'h53;
  LUT3 n631_s1 (
    .F(n631_4),
    .I0(n624_4),
    .I1(n625_4),
    .I2(n626_4) 
);
defparam n631_s1.INIT=8'h3D;
  LUT2 n695_s1 (
    .F(n695_4),
    .I0(w_next_0_4),
    .I1(w_display_b16[2]) 
);
defparam n695_s1.INIT=4'h4;
  LUT2 n695_s2 (
    .F(n695_5),
    .I0(ff_display_color256[1]),
    .I1(w_next_0_4) 
);
defparam n695_s2.INIT=4'h8;
  LUT2 n696_s1 (
    .F(n696_4),
    .I0(w_next_0_4),
    .I1(w_display_b16[1]) 
);
defparam n696_s1.INIT=4'h4;
  LUT2 n696_s2 (
    .F(n696_5),
    .I0(ff_display_color256[0]),
    .I1(w_next_0_4) 
);
defparam n696_s2.INIT=4'h8;
  LUT2 n697_s1 (
    .F(n697_4),
    .I0(w_next_0_4),
    .I1(w_display_b16[0]) 
);
defparam n697_s1.INIT=4'h4;
  LUT4 n701_s1 (
    .F(n701_4),
    .I0(w_display_b16[1]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[2]),
    .I3(w_next_0_4) 
);
defparam n701_s1.INIT=16'h00F8;
  LUT4 n702_s1 (
    .F(n702_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_next_0_4),
    .I3(w_display_b16[0]) 
);
defparam n702_s1.INIT=16'h0B0C;
  LUT4 w_b_4_s2 (
    .F(w_b_4_5),
    .I0(n285_2),
    .I1(n284_2),
    .I2(n283_2),
    .I3(n328_7) 
);
defparam w_b_4_s2.INIT=16'h8000;
  LUT2 n512_s2 (
    .F(n512_7),
    .I0(reg_yjk_mode),
    .I1(ff_display_color_delay3[8]) 
);
defparam n512_s2.INIT=4'h8;
  LUT4 n512_s3 (
    .F(n512_8),
    .I0(ff_display_color_delay0[4]),
    .I1(reg_backdrop_color[4]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n512_s3.INIT=16'h0A0C;
  LUT2 n512_s4 (
    .F(n512_9),
    .I0(w_next_0_4),
    .I1(ff_display_color_3_10) 
);
defparam n512_s4.INIT=4'h4;
  LUT4 n511_s2 (
    .F(n511_7),
    .I0(ff_display_color_delay0[5]),
    .I1(reg_backdrop_color[5]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n511_s2.INIT=16'h0A0C;
  LUT4 n510_s2 (
    .F(n510_7),
    .I0(ff_display_color_delay0[6]),
    .I1(reg_backdrop_color[6]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n510_s2.INIT=16'h0A0C;
  LUT4 n509_s2 (
    .F(n509_7),
    .I0(ff_display_color_delay0[7]),
    .I1(reg_backdrop_color[7]),
    .I2(reg_yjk_mode),
    .I3(ff_display_color_delay0[8]) 
);
defparam n509_s2.INIT=16'h0A0C;
  LUT4 n331_s2 (
    .F(n331_7),
    .I0(n285_2),
    .I1(n284_2),
    .I2(n328_7),
    .I3(n283_2) 
);
defparam n331_s2.INIT=16'h807F;
  LUT3 n329_s2 (
    .F(n329_7),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n287_2) 
);
defparam n329_s2.INIT=8'h80;
  LUT4 n328_s2 (
    .F(n328_7),
    .I0(n288_2),
    .I1(n289_2),
    .I2(n287_2),
    .I3(n286_2) 
);
defparam n328_s2.INIT=16'h8000;
  LUT4 n496_s5 (
    .F(n496_8),
    .I0(n496_9),
    .I1(n499_18),
    .I2(n122_4),
    .I3(w_next_0_4) 
);
defparam n496_s5.INIT=16'h0BBB;
  LUT4 n496_s6 (
    .F(n496_9),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n496_11),
    .I3(w_sprite_display_color_en) 
);
defparam n496_s6.INIT=16'hEF00;
  LUT4 n497_s5 (
    .F(n497_8),
    .I0(n122_4),
    .I1(w_next_0_4),
    .I2(n499_18),
    .I3(reg_backdrop_color[2]) 
);
defparam n497_s5.INIT=16'hF800;
  LUT2 n497_s6 (
    .F(n497_9),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color_en) 
);
defparam n497_s6.INIT=4'h8;
  LUT4 n497_s7 (
    .F(n497_10),
    .I0(n497_9),
    .I1(n496_9),
    .I2(n496_4),
    .I3(n122_4) 
);
defparam n497_s7.INIT=16'hC40B;
  LUT4 n497_s8 (
    .F(n497_11),
    .I0(ff_display_color_delay0[8]),
    .I1(ff_display_color_delay3[8]),
    .I2(reg_yjk_mode),
    .I3(n122_4) 
);
defparam n497_s8.INIT=16'hCA00;
  LUT4 n498_s4 (
    .F(n498_7),
    .I0(n498_10),
    .I1(n498_6),
    .I2(w_sprite_display_color[3]),
    .I3(n496_9) 
);
defparam n498_s4.INIT=16'hF0BB;
  LUT4 n498_s5 (
    .F(n498_8),
    .I0(n498_11),
    .I1(n498_6),
    .I2(w_sprite_display_color[1]),
    .I3(n496_9) 
);
defparam n498_s5.INIT=16'hF0BB;
  LUT3 n499_s5 (
    .F(n499_8),
    .I0(ff_display_color_delay0[0]),
    .I1(ff_display_color_delay3[0]),
    .I2(reg_yjk_mode) 
);
defparam n499_s5.INIT=8'h35;
  LUT4 n499_s6 (
    .F(n499_9),
    .I0(reg_backdrop_color[2]),
    .I1(reg_backdrop_color[0]),
    .I2(n496_4),
    .I3(n499_12) 
);
defparam n499_s6.INIT=16'hAC00;
  LUT4 n499_s8 (
    .F(n499_11),
    .I0(w_sprite_display_color[0]),
    .I1(n496_9),
    .I2(n122_4),
    .I3(n499_12) 
);
defparam n499_s8.INIT=16'h00F4;
  LUT3 n496_s8 (
    .F(n496_11),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n496_s8.INIT=8'h01;
  LUT2 n498_s7 (
    .F(n498_10),
    .I0(reg_backdrop_color[3]),
    .I1(n499_13) 
);
defparam n498_s7.INIT=4'h8;
  LUT2 n498_s8 (
    .F(n498_11),
    .I0(reg_backdrop_color[1]),
    .I1(n499_13) 
);
defparam n498_s8.INIT=4'h8;
  LUT4 n499_s9 (
    .F(n499_12),
    .I0(n496_9),
    .I1(n499_14),
    .I2(w_next_0_4),
    .I3(n122_4) 
);
defparam n499_s9.INIT=16'h0D00;
  LUT4 n499_s10 (
    .F(n499_13),
    .I0(reg_color0_opaque),
    .I1(n499_8),
    .I2(n497_5),
    .I3(n496_6) 
);
defparam n499_s10.INIT=16'h4000;
  LUT4 n499_s11 (
    .F(n499_14),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(reg_screen_mode[2]),
    .I3(n1967_127) 
);
defparam n499_s11.INIT=16'hCACC;
  LUT4 n497_s9 (
    .F(n497_13),
    .I0(n497_8),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color_en),
    .I3(n496_4) 
);
defparam n497_s9.INIT=16'h00EA;
  LUT4 n499_s12 (
    .F(n499_16),
    .I0(n496_9),
    .I1(ff_display_color_delay0[0]),
    .I2(ff_display_color_delay3[0]),
    .I3(reg_yjk_mode) 
);
defparam n499_s12.INIT=16'h0511;
  LUT4 n499_s13 (
    .F(n499_18),
    .I0(ff_display_color_delay0[1]),
    .I1(ff_display_color_delay3[1]),
    .I2(reg_yjk_mode),
    .I3(n499_13) 
);
defparam n499_s13.INIT=16'h3500;
  LUT4 ff_display_color_3_s4 (
    .F(ff_display_color_3_10),
    .I0(w_screen_mode_3_3),
    .I1(n1967_127),
    .I2(w_screen_pos_x_Z[3]),
    .I3(n66_3) 
);
defparam ff_display_color_3_s4.INIT=16'hEF00;
  LUT4 n339_s2 (
    .F(n339_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam n339_s2.INIT=16'h0100;
  LUT4 n94_s3 (
    .F(n94_7),
    .I0(reg_yjk_mode),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n94_s3.INIT=16'h0001;
  LUT4 n122_s0 (
    .F(n122_4),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n122_s0.INIT=16'h0001;
  LUT4 n498_s9 (
    .F(n498_13),
    .I0(reg_screen_mode[2]),
    .I1(n1967_127),
    .I2(w_next_0_4),
    .I3(n122_4) 
);
defparam n498_s9.INIT=16'hF400;
  LUT4 n496_s9 (
    .F(n496_13),
    .I0(reg_screen_mode[2]),
    .I1(n1967_127),
    .I2(w_next_0_4),
    .I3(n122_4) 
);
defparam n496_s9.INIT=16'h0FBB;
  LUT4 n498_s10 (
    .F(n498_15),
    .I0(n122_4),
    .I1(reg_screen_mode[2]),
    .I2(n1967_127),
    .I3(n498_7) 
);
defparam n498_s10.INIT=16'h2000;
  LUT4 n630_s2 (
    .F(n630_6),
    .I0(ff_yjk_g[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n630_s2.INIT=16'h1500;
  LUT4 n622_s2 (
    .F(n622_6),
    .I0(ff_yjk_r[3]),
    .I1(ff_yjk_rgb_en),
    .I2(reg_yae_mode),
    .I3(reg_yjk_mode) 
);
defparam n622_s2.INIT=16'h1500;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  LUT4 w_r_4_s2 (
    .F(w_r_4_7),
    .I0(GND),
    .I1(ff_j[5]),
    .I2(w_r_yjk_5_2),
    .I3(n339_6) 
);
defparam w_r_4_s2.INIT=16'h9600;
  LUT4 w_g_4_s2 (
    .F(w_g_4_6),
    .I0(GND),
    .I1(ff_k[5]),
    .I2(w_g_yjk_5_2),
    .I3(n339_6) 
);
defparam w_g_4_s2.INIT=16'h9600;
  LUT2 w_b_4_s3 (
    .F(w_b_4_7),
    .I0(w_b_4_8),
    .I1(n339_6) 
);
defparam w_b_4_s3.INIT=4'h8;
  LUT4 w_b_4_s4 (
    .F(w_b_4_8),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I2(n283_3),
    .I3(w_b_4_5) 
);
defparam w_b_4_s4.INIT=16'h9669;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFSE ff_display_color_delay0_8_s0 (
    .Q(ff_display_color_delay0[8]),
    .D(n88_4),
    .CLK(clk85m),
    .CE(n66_3),
    .SET(n94_7) 
);
  DFFE ff_display_color_delay0_7_s0 (
    .Q(ff_display_color_delay0[7]),
    .D(n68_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_6_s0 (
    .Q(ff_display_color_delay0[6]),
    .D(n69_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_5_s0 (
    .Q(ff_display_color_delay0[5]),
    .D(n70_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_4_s0 (
    .Q(ff_display_color_delay0[4]),
    .D(n71_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_3_s0 (
    .Q(ff_display_color_delay0[3]),
    .D(n72_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_2_s0 (
    .Q(ff_display_color_delay0[2]),
    .D(n100_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_1_s0 (
    .Q(ff_display_color_delay0[1]),
    .D(n101_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay0_0_s0 (
    .Q(ff_display_color_delay0[0]),
    .D(n102_3),
    .CLK(clk85m),
    .CE(n66_3) 
);
  DFFE ff_display_color_delay1_8_s0 (
    .Q(ff_display_color_delay1[8]),
    .D(ff_display_color_delay0[8]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_7_s0 (
    .Q(ff_display_color_delay1[7]),
    .D(ff_display_color_delay0[7]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_6_s0 (
    .Q(ff_display_color_delay1[6]),
    .D(ff_display_color_delay0[6]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_5_s0 (
    .Q(ff_display_color_delay1[5]),
    .D(ff_display_color_delay0[5]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_4_s0 (
    .Q(ff_display_color_delay1[4]),
    .D(ff_display_color_delay0[4]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_3_s0 (
    .Q(ff_display_color_delay1[3]),
    .D(ff_display_color_delay0[3]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_2_s0 (
    .Q(ff_display_color_delay1[2]),
    .D(ff_display_color_delay0[2]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_1_s0 (
    .Q(ff_display_color_delay1[1]),
    .D(ff_display_color_delay0[1]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay1_0_s0 (
    .Q(ff_display_color_delay1[0]),
    .D(ff_display_color_delay0[0]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_8_s0 (
    .Q(ff_display_color_delay2[8]),
    .D(ff_display_color_delay1[8]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_7_s0 (
    .Q(ff_display_color_delay2[7]),
    .D(ff_display_color_delay1[7]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_6_s0 (
    .Q(ff_display_color_delay2[6]),
    .D(ff_display_color_delay1[6]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_5_s0 (
    .Q(ff_display_color_delay2[5]),
    .D(ff_display_color_delay1[5]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_4_s0 (
    .Q(ff_display_color_delay2[4]),
    .D(ff_display_color_delay1[4]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_3_s0 (
    .Q(ff_display_color_delay2[3]),
    .D(ff_display_color_delay1[3]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_2_s0 (
    .Q(ff_display_color_delay2[2]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_1_s0 (
    .Q(ff_display_color_delay2[1]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay2_0_s0 (
    .Q(ff_display_color_delay2[0]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_8_s0 (
    .Q(ff_display_color_delay3[8]),
    .D(ff_display_color_delay2[8]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_7_s0 (
    .Q(ff_display_color_delay3[7]),
    .D(ff_display_color_delay2[7]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_6_s0 (
    .Q(ff_display_color_delay3[6]),
    .D(ff_display_color_delay2[6]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_5_s0 (
    .Q(ff_display_color_delay3[5]),
    .D(ff_display_color_delay2[5]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_4_s0 (
    .Q(ff_display_color_delay3[4]),
    .D(ff_display_color_delay2[4]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_3_s0 (
    .Q(ff_display_color_delay3[3]),
    .D(ff_display_color_delay2[3]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_2_s0 (
    .Q(ff_display_color_delay3[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_1_s0 (
    .Q(ff_display_color_delay3[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay3_0_s0 (
    .Q(ff_display_color_delay3[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_8_s0 (
    .Q(ff_display_color_delay4[8]),
    .D(ff_display_color_delay3[8]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_7_s0 (
    .Q(ff_display_color_delay4[7]),
    .D(ff_display_color_delay3[7]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_6_s0 (
    .Q(ff_display_color_delay4[6]),
    .D(ff_display_color_delay3[6]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_5_s0 (
    .Q(ff_display_color_delay4[5]),
    .D(ff_display_color_delay3[5]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_4_s0 (
    .Q(ff_display_color_delay4[4]),
    .D(ff_display_color_delay3[4]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_3_s0 (
    .Q(ff_display_color_delay4[3]),
    .D(ff_display_color_delay3[3]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_2_s0 (
    .Q(ff_display_color_delay4[2]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_1_s0 (
    .Q(ff_display_color_delay4[1]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_display_color_delay4_0_s0 (
    .Q(ff_display_color_delay4[0]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_j_5_s0 (
    .Q(ff_j[5]),
    .D(ff_display_color_delay1[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_4_s0 (
    .Q(ff_j[4]),
    .D(ff_display_color_delay1[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_3_s0 (
    .Q(ff_j[3]),
    .D(ff_display_color_delay1[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_2_s0 (
    .Q(ff_j[2]),
    .D(ff_display_color_delay2[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_1_s0 (
    .Q(ff_j[1]),
    .D(ff_display_color_delay2[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_j_0_s0 (
    .Q(ff_j[0]),
    .D(ff_display_color_delay2[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_5_s0 (
    .Q(ff_k[5]),
    .D(ff_display_color_delay3[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_4_s0 (
    .Q(ff_k[4]),
    .D(ff_display_color_delay3[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_3_s0 (
    .Q(ff_k[3]),
    .D(ff_display_color_delay3[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_2_s0 (
    .Q(ff_k[2]),
    .D(ff_display_color_delay4[2]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_1_s0 (
    .Q(ff_k[1]),
    .D(ff_display_color_delay4[1]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_k_0_s0 (
    .Q(ff_k[0]),
    .D(ff_display_color_delay4[0]),
    .CLK(clk85m),
    .CE(n200_3) 
);
  DFFE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(ff_display_color_delay4[7]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(ff_display_color_delay4[6]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(ff_display_color_delay4[5]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(ff_display_color_delay4[4]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(ff_display_color_delay4[3]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(ff_display_color_delay4[8]),
    .CLK(clk85m),
    .CE(n122_4) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n307_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n308_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n309_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n310_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n311_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_r_4_7) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n317_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n318_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n319_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n320_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n321_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_g_4_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n327_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n328_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n329_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n330_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n331_6),
    .CLK(clk85m),
    .CE(n339_6),
    .RESET(w_b_4_7) 
);
  DFFE ff_yjk_rgb_en_s0 (
    .Q(ff_yjk_rgb_en),
    .D(ff_yjk_en),
    .CLK(clk85m),
    .CE(n339_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n517_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n552_3),
    .CLK(clk85m),
    .CE(n543_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n553_3),
    .CLK(clk85m),
    .CE(n543_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n554_3),
    .CLK(clk85m),
    .CE(n543_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n555_3),
    .CLK(clk85m),
    .CE(n543_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n556_3),
    .CLK(clk85m),
    .CE(n543_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n557_3),
    .CLK(clk85m),
    .CE(n543_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n558_3),
    .CLK(clk85m),
    .CE(n543_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n559_4),
    .CLK(clk85m),
    .CE(n543_4),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n591_3),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r[7]),
    .D(n616_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r[6]),
    .D(n617_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r[5]),
    .D(n618_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_4_s0 (
    .Q(w_vdp_r[4]),
    .D(n619_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_3_s0 (
    .Q(w_vdp_r[3]),
    .D(n620_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_2_s0 (
    .Q(w_vdp_r[2]),
    .D(n621_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r[1]),
    .D(n622_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r[0]),
    .D(n623_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g[7]),
    .D(n624_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g[6]),
    .D(n625_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g[5]),
    .D(n626_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_4_s0 (
    .Q(w_vdp_g[4]),
    .D(n627_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_3_s0 (
    .Q(w_vdp_g[3]),
    .D(n628_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_2_s0 (
    .Q(w_vdp_g[2]),
    .D(n629_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g[1]),
    .D(n630_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g[0]),
    .D(n631_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n695_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n696_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n697_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n698_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n699_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n700_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n701_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n702_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n509_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n510_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n511_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n512_6),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n496_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n497_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n498_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n499_3),
    .CLK(clk85m),
    .CE(ff_display_color_3_10),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_j[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_j[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_j[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_j[3]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_j[4]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_j[5]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(ff_y[1]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(ff_y[2]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(ff_y[3]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(ff_y[4]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_j[0]),
    .I1(ff_k[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_j[1]),
    .I1(ff_k[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_j[2]),
    .I1(ff_k[3]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_j[3]),
    .I1(ff_k[4]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_j[4]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_j[5]),
    .I1(ff_k[5]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(ff_y[0]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(ff_y[1]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(ff_y[2]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(ff_y[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(ff_y[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjk_pre_0_s (
    .SUM(w_b_yjk_pre[0]),
    .COUT(w_b_yjk_pre_0_3),
    .I0(ff_y[0]),
    .I1(ff_k[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjk_pre_0_s.ALU_MODE=1;
  ALU n289_s (
    .SUM(n289_2),
    .COUT(n289_3),
    .I0(ff_y[1]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjk_pre_0_3) 
);
defparam n289_s.ALU_MODE=1;
  ALU n288_s (
    .SUM(n288_2),
    .COUT(n288_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n289_3) 
);
defparam n288_s.ALU_MODE=1;
  ALU n287_s (
    .SUM(n287_2),
    .COUT(n287_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n288_3) 
);
defparam n287_s.ALU_MODE=1;
  ALU n286_s (
    .SUM(n286_2),
    .COUT(n286_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n287_3) 
);
defparam n286_s.ALU_MODE=1;
  ALU n285_s (
    .SUM(n285_2),
    .COUT(n285_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n286_3) 
);
defparam n285_s.ALU_MODE=1;
  ALU n284_s (
    .SUM(n284_2),
    .COUT(n284_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n285_3) 
);
defparam n284_s.ALU_MODE=1;
  ALU n283_s (
    .SUM(n283_2),
    .COUT(n283_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n284_3) 
);
defparam n283_s.ALU_MODE=1;
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_36),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g,
  w_even_address,
  w_vdp_r,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_even_address;
input [7:0] w_vdp_r;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_14,
  w_vdp_b,
  w_vdp_g,
  w_odd_address,
  w_vdp_r,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_14;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [9:0] w_odd_address;
input [7:0] w_vdp_r;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g[7:0],w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_14,
  n1333_19,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g,
  w_vdp_r,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_14;
input n1333_19;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input [7:0] w_vdp_g;
input [7:0] w_vdp_r;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n7_7;
wire n6_7;
wire n5_5;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_14) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_14) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT4 n7_s3 (
    .F(n7_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s3.INIT=16'h7F80;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_19) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n1333_19),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_14(w_h_count_end_14),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_13726_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_13726_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_13726_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13726_DIAREG_G[22]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13726_DIAREG_G[21]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13726_DIAREG_G[20]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13726_DIAREG_G[19]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13726_DIAREG_G[18]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13726_DIAREG_G[17]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13726_DIAREG_G[16]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13726_DIAREG_G[15]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13726_DIAREG_G[14]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13726_DIAREG_G[13]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13726_DIAREG_G[12]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13726_DIAREG_G[11]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13726_DIAREG_G[10]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13726_DIAREG_G[9]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13726_DIAREG_G[8]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13726_DIAREG_G[7]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13726_DIAREG_G[6]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13726_DIAREG_G[5]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13726_DIAREG_G[4]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13726_DIAREG_G[3]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13726_DIAREG_G[2]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13726_DIAREG_G[1]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_13726_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13726_DIAREG_G[23]),
    .I2(ff_imem_13726_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[2]),
    .I3(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT2 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[4]),
    .I1(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=4'h9;
  LUT2 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[3]),
    .I1(n84) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_address_even[9]),
    .I3(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'h9009;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_REDUCAREG_G_s (
    .Q(ff_imem_13726_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_0_s (
    .Q(ff_imem_13726_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_1_s (
    .Q(ff_imem_13726_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_2_s (
    .Q(ff_imem_13726_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_3_s (
    .Q(ff_imem_13726_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_4_s (
    .Q(ff_imem_13726_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_5_s (
    .Q(ff_imem_13726_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_6_s (
    .Q(ff_imem_13726_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_7_s (
    .Q(ff_imem_13726_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_8_s (
    .Q(ff_imem_13726_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_9_s (
    .Q(ff_imem_13726_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_10_s (
    .Q(ff_imem_13726_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_11_s (
    .Q(ff_imem_13726_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_12_s (
    .Q(ff_imem_13726_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_13_s (
    .Q(ff_imem_13726_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_14_s (
    .Q(ff_imem_13726_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_15_s (
    .Q(ff_imem_13726_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_16_s (
    .Q(ff_imem_13726_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_17_s (
    .Q(ff_imem_13726_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_18_s (
    .Q(ff_imem_13726_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_19_s (
    .Q(ff_imem_13726_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_20_s (
    .Q(ff_imem_13726_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_21_s (
    .Q(ff_imem_13726_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_22_s (
    .Q(ff_imem_13726_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_13726_DIAREG_G_23_s (
    .Q(ff_imem_13726_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_13726_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_13726_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_13827_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_13726_DIAREG_G[22]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_13726_DIAREG_G[21]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_13726_DIAREG_G[20]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_13726_DIAREG_G[19]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_13726_DIAREG_G[18]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_13726_DIAREG_G[17]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_13726_DIAREG_G[16]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_13726_DIAREG_G[15]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_13726_DIAREG_G[14]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_13726_DIAREG_G[13]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_13726_DIAREG_G[12]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_13726_DIAREG_G[11]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_13726_DIAREG_G[10]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_13726_DIAREG_G[9]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_13726_DIAREG_G[8]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_13726_DIAREG_G[7]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_13726_DIAREG_G[6]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_13726_DIAREG_G[5]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_13726_DIAREG_G[4]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_13726_DIAREG_G[3]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_13726_DIAREG_G[2]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_13726_DIAREG_G[1]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_13726_DIAREG_G[0]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_13726_DIAREG_G[23]),
    .I2(ff_imem_13827_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(n90),
    .I1(ff_address_odd[8]),
    .I2(ff_address_odd[4]),
    .I3(n94) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'hB00B;
  LUT3 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[9]),
    .I1(n89),
    .I2(ff_imem_n29_DOAL_G_0_20),
    .I3(ff_we_odd) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(n97),
    .I3(ff_address_odd[1]) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[8]),
    .I1(n90),
    .I2(n93),
    .I3(ff_address_odd[5]) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT3 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_imem_n29_DOAL_G_0_21) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(n96),
    .I1(ff_address_odd[2]),
    .I2(ff_address_odd[6]),
    .I3(n92) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[1]),
    .I3(n97) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB0BB;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_13827_REDUCAREG_G_s (
    .Q(ff_imem_13827_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_13726_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_13726_DIAREG_G(ff_imem_13726_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_13726_DIAREG_G(ff_imem_13726_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_14,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n103_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_14;
input w_h_count_end;
input w_h_count_end_13;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n103_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_vs_5;
wire ff_numerator_3_7;
wire ff_numerator_7_8;
wire ff_active_8;
wire ff_hs_6;
wire n219_8;
wire n218_7;
wire n217_7;
wire n216_7;
wire n215_7;
wire n165_7;
wire n164_7;
wire n163_7;
wire n162_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n22_7;
wire n75_10;
wire n75_11;
wire n103_7;
wire n103_8;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n159_8;
wire n157_8;
wire ff_h_en_12;
wire ff_v_en_8;
wire ff_v_en_9;
wire ff_x_position_r_9_11;
wire ff_x_position_r_9_12;
wire ff_x_position_r_9_14;
wire n22_10;
wire n62_10;
wire n41_10;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_v_en;
wire ff_h_en;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[3]),
    .I1(n75_10),
    .I2(w_h_count_end_14),
    .I3(n75_11) 
);
defparam n75_s6.INIT=16'h4000;
  LUT4 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[1]),
    .I2(n103_7),
    .I3(n103_8) 
);
defparam n103_s3.INIT=16'h4000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(w_h_count_end),
    .I2(n103_8) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT4 ff_x_position_r_9_s3 (
    .F(ff_numerator_3_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_14),
    .I3(ff_numerator_7_8) 
);
defparam ff_x_position_r_9_s3.INIT=16'hEF00;
  LUT3 ff_numerator_7_s3 (
    .F(ff_numerator_7_8),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_x_position_r_9_9) 
);
defparam ff_numerator_7_s3.INIT=8'hF8;
  LUT2 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_x_position_r_9_9),
    .I1(n22_7) 
);
defparam ff_active_s3.INIT=4'hB;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r_9_9) 
);
defparam n219_s3.INIT=4'h1;
  LUT3 n218_s2 (
    .F(n218_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[4]),
    .I2(n218_8) 
);
defparam n218_s2.INIT=8'h41;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT2 n216_s2 (
    .F(n216_7),
    .I0(n216_8),
    .I1(ff_x_position_r_9_9) 
);
defparam n216_s2.INIT=4'h1;
  LUT3 n215_s2 (
    .F(n215_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r_9_14) 
);
defparam n215_s2.INIT=8'h14;
  LUT3 n165_s2 (
    .F(n165_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n165_s2.INIT=8'h14;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(ff_x_position_r_9_9),
    .I1(n163_8),
    .I2(ff_x_position_r[3]) 
);
defparam n163_s2.INIT=8'h14;
  LUT3 n162_s2 (
    .F(n162_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n162_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(ff_x_position_r_9_9),
    .I1(n160_8),
    .I2(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(ff_x_position_r_9_9),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_8),
    .I2(ff_x_position_r_9_9),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n157_s2 (
    .F(n157_7),
    .I0(ff_x_position_r_9_9),
    .I1(n157_8),
    .I2(ff_x_position_r[9]) 
);
defparam n157_s2.INIT=8'h14;
  LUT4 n22_s2 (
    .F(n22_7),
    .I0(n22_10),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(ff_h_en_9) 
);
defparam n22_s2.INIT=16'h7FFF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n75_s7.INIT=16'h1000;
  LUT4 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam n75_s8.INIT=16'h0100;
  LUT2 n103_s4 (
    .F(n103_7),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam n103_s4.INIT=4'h4;
  LUT4 n103_s5 (
    .F(n103_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_v_count[0]),
    .I3(n103_9) 
);
defparam n103_s5.INIT=16'h1000;
  LUT4 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(ff_h_en_12),
    .I3(w_h_count[8]) 
);
defparam ff_h_en_s4.INIT=16'h1000;
  LUT3 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n75_11) 
);
defparam ff_h_en_s5.INIT=8'h80;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_13) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[2]),
    .I1(ff_v_en_8),
    .I2(n103_9),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h4000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT4 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_x_position_r_9_11),
    .I1(w_h_count[0]),
    .I2(w_h_count_end_13),
    .I3(n75_11) 
);
defparam ff_x_position_r_9_s4.INIT=16'h8000;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(ff_x_position_r_9_12) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT3 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]) 
);
defparam n163_s3.INIT=8'h80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT3 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]),
    .I2(n162_8) 
);
defparam n160_s3.INIT=8'h80;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[5]),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT3 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_8) 
);
defparam n157_s3.INIT=8'h80;
  LUT3 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n103_s6.INIT=8'h01;
  LUT3 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=8'h10;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=4'h4;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[5]),
    .I3(w_v_count[9]) 
);
defparam ff_v_en_s5.INIT=16'h0110;
  LUT4 ff_x_position_r_9_s6 (
    .F(ff_x_position_r_9_11),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[6]),
    .I3(w_h_count[7]) 
);
defparam ff_x_position_r_9_s6.INIT=16'h4000;
  LUT2 ff_x_position_r_9_s7 (
    .F(ff_x_position_r_9_12),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam ff_x_position_r_9_s7.INIT=4'h8;
  LUT4 ff_x_position_r_9_s8 (
    .F(ff_x_position_r_9_14),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam ff_x_position_r_9_s8.INIT=16'h007F;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[2]),
    .I1(w_h_count[4]),
    .I2(w_h_count[3]),
    .I3(w_h_count[5]) 
);
defparam n22_s4.INIT=16'h1000;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n62_s4 (
    .F(n62_10),
    .I0(w_v_count[9]),
    .I1(ff_v_en),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam n62_s4.INIT=16'h5CCC;
  LUT4 n41_s4 (
    .F(n41_10),
    .I0(ff_h_en_10),
    .I1(ff_h_en),
    .I2(ff_h_en_9),
    .I3(ff_h_en_11) 
);
defparam n41_s4.INIT=16'h0ECC;
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_8),
    .CLK(clk85m),
    .CE(ff_numerator_3_7),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_8),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_7),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFC ff_v_en_s6 (
    .Q(ff_v_en),
    .D(n62_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_v_en_s6.INIT=1'b0;
  DFFC ff_h_en_s8 (
    .Q(ff_h_en),
    .D(n41_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s8.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [17:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire ff_bus_write;
wire ff_port1;
wire ff_bus_valid;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire reg_yjk_mode;
wire reg_yae_mode;
wire reg_vram256k_mode;
wire w_palette_valid;
wire n1717_4;
wire n1729_4;
wire n1755_4;
wire n1004_38;
wire n1006_39;
wire n1007_37;
wire ff_vram_valid_8;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire ff_v_active_7;
wire w_screen_mode_vram_valid;
wire w_screen_mode_display_color_en;
wire n566_31;
wire w_screen_mode_3_3;
wire n100_8;
wire n2043_4;
wire ff_next_vram1_7_9;
wire w_sprite_mode2;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire n1333_19;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1199_7;
wire w_status_transfer_ready;
wire w_status_command_execute;
wire w_status_border_detect;
wire w_address_s_pre_17_5;
wire w_next_0_4;
wire n1967_127;
wire n1940_105;
wire ff_transfer_ready_13;
wire w_command_vram_write;
wire ff_vram_valid_8_37;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n19_3;
wire n198_5;
wire n386_8;
wire n496_4;
wire n339_6;
wire n122_4;
wire n103_9;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [17:10] reg_pattern_name_table_base;
wire [17:6] reg_color_table_base;
wire [17:11] reg_pattern_generator_table_base;
wire [17:7] reg_sprite_attribute_table_base;
wire [17:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_text_back_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [17:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [17:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [1:0] w_pixel_phase_x;
wire [4:0] w_selected_plane_num;
wire [17:0] ff_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [8:0] w_status_border_position;
wire [7:0] w_status_color;
wire [17:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_execute(w_status_command_execute),
    .ff_transfer_ready_13(ff_transfer_ready_13),
    .n1199_7(n1199_7),
    .w_status_border_detect(w_status_border_detect),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n198_5(n198_5),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_sprite_collision(w_sprite_collision),
    .ff_v_active_7(ff_v_active_7),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .ff_bus_write(ff_bus_write),
    .ff_port1(ff_port1),
    .ff_bus_valid(ff_bus_valid),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .reg_vram256k_mode(reg_vram256k_mode),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1717_4(n1717_4),
    .n1729_4(n1729_4),
    .n1755_4(n1755_4),
    .n1004_38(n1004_38),
    .n1006_39(n1006_39),
    .n1007_37(n1007_37),
    .ff_vram_valid_8(ff_vram_valid_8),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n103_9(n103_9),
    .reg_interlace_mode(reg_interlace_mode),
    .n122_4(n122_4),
    .reg_display_on(reg_display_on),
    .w_next_0_4(w_next_0_4),
    .n496_4(n496_4),
    .n1967_127(n1967_127),
    .reg_left_mask(reg_left_mask),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1940_105(n1940_105),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n1007_37(n1007_37),
    .ff_transfer_ready_13(ff_transfer_ready_13),
    .n1004_38(n1004_38),
    .n339_6(n339_6),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[17:11]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_text_back_color(reg_text_back_color[7:0]),
    .reg_color_table_base(reg_color_table_base[17:6]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[17:10]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_attribute_table_base_7(reg_sprite_attribute_table_base[7]),
    .reg_sprite_attribute_table_base_8(reg_sprite_attribute_table_base[8]),
    .reg_sprite_attribute_table_base_10(reg_sprite_attribute_table_base[10]),
    .reg_sprite_attribute_table_base_11(reg_sprite_attribute_table_base[11]),
    .reg_sprite_attribute_table_base_12(reg_sprite_attribute_table_base[12]),
    .reg_sprite_attribute_table_base_13(reg_sprite_attribute_table_base[13]),
    .reg_sprite_attribute_table_base_14(reg_sprite_attribute_table_base[14]),
    .reg_sprite_attribute_table_base_15(reg_sprite_attribute_table_base[15]),
    .reg_sprite_attribute_table_base_16(reg_sprite_attribute_table_base[16]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[17:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .ff_v_active_7(ff_v_active_7),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .n566_31(n566_31),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .n100_8(n100_8),
    .n2043_4(n2043_4),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1333_19(n1333_19),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1199_7(n1199_7),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n1729_4(n1729_4),
    .n1717_4(n1717_4),
    .w_register_write(w_register_write),
    .reg_vram256k_mode(reg_vram256k_mode),
    .n1755_4(n1755_4),
    .n566_31(n566_31),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n1006_39(n1006_39),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n496_4(n496_4),
    .ff_port1(ff_port1),
    .ff_busy(ff_busy),
    .ff_bus_write(ff_bus_write),
    .ff_bus_valid(ff_bus_valid),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n19_3(n19_3),
    .n386_8(n386_8),
    .w_pulse1(w_pulse1),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_transfer_ready(w_status_transfer_ready),
    .w_status_command_execute(w_status_command_execute),
    .w_status_border_detect(w_status_border_detect),
    .w_address_s_pre_17_5(w_address_s_pre_17_5),
    .w_next_0_4(w_next_0_4),
    .n1967_127(n1967_127),
    .n1940_105(n1940_105),
    .ff_transfer_ready_13(ff_transfer_ready_13),
    .w_command_vram_write(w_command_vram_write),
    .ff_vram_valid_8(ff_vram_valid_8_37),
    .w_status_border_position(w_status_border_position[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n339_6(n339_6),
    .ff_sdr_ready(ff_sdr_ready),
    .ff_vram_valid_8(ff_vram_valid_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .n566_31(n566_31),
    .w_pulse1(w_pulse1),
    .ff_vram_valid(ff_vram_valid),
    .ff_vram_valid_8_35(ff_vram_valid_8_37),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_cpu_vram_address(w_cpu_vram_address[17:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[17:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[17:7]),
    .ff_vram_address(ff_vram_address[17:0]),
    .w_command_vram_address(w_command_vram_address[17:2]),
    .w_selected_plane_num(w_selected_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n19_3(n19_3),
    .n198_5(n198_5),
    .n386_8(n386_8),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_mode_display_color_en(w_screen_mode_display_color_en),
    .reg_yjk_mode(reg_yjk_mode),
    .reg_yae_mode(reg_yae_mode),
    .w_next_0_4(w_next_0_4),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n2043_4(n2043_4),
    .n100_8(n100_8),
    .w_palette_valid(w_palette_valid),
    .n1967_127(n1967_127),
    .w_screen_mode_3_3(w_screen_mode_3_3),
    .ff_next_vram1_7_9(ff_next_vram1_7_9),
    .reg_color0_opaque(reg_color0_opaque),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_phase_x(w_pixel_phase_x[1:0]),
    .reg_screen_mode(reg_screen_mode[2]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .n496_4(n496_4),
    .n339_6(n339_6),
    .n122_4(n122_4),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_14(w_h_count_end_14),
    .n1333_19(n1333_19),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g(w_vdp_g[7:0]),
    .w_vdp_r(w_vdp_r[7:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n103_9(n103_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
OeB6Fcj3Fe/dDPRfBL2sBYv5+mWg0+I56GbZDO5gehFZktMUwrZe2bmnT+6qYBzhepk8aOoo7JUV
QqmMPoIjs6fUwKERbr7FN36bYrV55O92u+yn4TEA7KWk3wxFgVLL5ZtT5JD1DqbYKAOF0HHiRCSV
AcVnLv8UcljloVtz9IGiAk2ioffQ3uyucEMAehUGVksRxN5vc43SVnoW6whsdOtwvJVvoVuAzoIV
c2uZyx0v17Lvc0eJquk/U2KjnC90ep6WUDdvdGX73pljWFaF52RaUq5suErkUMp5yKTz035/bVfT
V7b6md0vBo8E7piW245L7OAvMJgnvxKqYT1JvQ==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
hh0WYZC+MFkTNwB5P0VcDXUXMFKResyPW905qlwlaHRSK6atgJCiLv0tOiUhgmnQ9gK92HL2hHB6
MnIcH7opzC+ydY++Wvy6crELUYmVD81wPS8q+PsyASrFpLEN5R6GuHDD4q87hlWMQVmfZUFNws0L
Bg6WbQ2WrPQKZZmxFVhcUmHvpyQSUNwCI6j9jGpWeXEQeB/0ELwIGKbbl/0nNOEs4/2VJ2tIzQeT
QpRIDnI2zGTqr381TDvtAvAbHbykdYs3otYK2bME+9QaU5ZWAbygCNg0YS5Nf6dk/pQ+vnAmtXq8
IybqfMnedjvqxzAkti7YSO2cJttNepJI6fpmkWHVBgd98lXB/lawyp/eDQozitSh9+gLKv5B660M
J6bmE31Vnst1BXHEFf3YDXGIhZKHjmlwRtSFptINHv6EOXyS9oL5jM+vPj1pBR7ct3fjMSfVQUgN
+jIE/tTunkbsvQdr+CFydiJTaS0Sx1mOw+Kt7n89G9ZNcll66Ukvu1pWiLnTFXZ13GPNUYqU6Ii+
CJHASc5TUN0LGOxRvu01Se/BYcki1OUw9v/ti1timaq0FhYRWgWWuaUME8AEWjlSLIXGnGrlsk8W
4HmnseBycmOzFVXijqh7xiyhKd9Yg+Ho8dqoCbVnGxhJ3vwWGDBZfMRn7MdnaYGXkb0EVpMFWJOm
gcC2X9Viw6BjKSaWEl+tJewrpoR+Zf4wrlfdPEpOziNFRPTijpd2Qme2ZWQHF4T8JH/3QTVKnOK0
nm3iU0tb1vt01j3N2oez0CTXnAUajk56/LqrY/EHcJ6LzKgdKiaaO47F9myXEme0QsMuZZxIUxfQ
bOA2TIAuurvorl7NipWUPrX2cu+EPnm6lV9WLfk0wOf9XG/4TJiawXXDKoghDsVCgWMsP006cFJt
kCcuA2XcE8scMydkkrUVqWb/u1t6wtOzRzjrnvnSNofwn06kAYGqyQWzp0+KDudOu7iJFzZBZgzo
IvtpOsWC6PD1e3hyf3U4H4K6ZdjinXydhU2tqJAW91JIS0UXIS9mfWLqhn7Bv83bfDxiaxLt9rwV
qIObrplnstdr23Ph2vZxyPmObqIoG2SC8ouC0kO3K6H3sehjm4tolGo6g53pQRWkVvpED+IFkygQ
Lgji2XpTpBlaEY7YMfwXaE/9+QJAQkX8n3RkTADA7PI9bP/zDUT/58KNE2sgz9IH3DK4/0S77vBO
aE8ok3r/fyH+mi2+lL29hG0rdY7yKDyn9PA/KKPKxBeEn4h2aLyqLKZwsS8QewzsiBrz4FxKwBHb
k3f9cRACT9fGh5Ufq0L9PU43KmA37JxxH8mLoI1W/nXd+JwUfoLgnUL5gkG0CCaRV9tQip5SkJph
c9cvD6BM25VdtVZYokOZtnxv9k4k4iQ+LKnny3rzpJ+blEGqE03xTwmcP2yjMpRG+s51O019kR2l
KY8nuREiJoVvVqtveXdM7TXN2uMWj7sDo7STVy1CrHoRQU3Id4gwp5dMdPm4IUzozyimKR3pJoW0
MlcGokq9kzW5fHLMkrQehbv9F5ecw5wuyW99K02sHdeUrGLi7KHr5Qd4nfMASO6lEJ51pBbVCC5Z
LHXcyU3quCG9XBJY9dYQ16Jh8iYf+WWpNjT4TvtDX5+wnpE4zpfIHL4Dw8lJsxpWdYCfT0cHcqNU
+EgztKpBFDz4vtr3HDi8YzuwXH2HTq4xruYi27tglM9kvnydDX553hrk9xERxivB+zpK0KtQmIDo
JLk4bdLH8PXKCYx7To9vkRBlH/EYiObO9ZJSuAFrIOM2klg7C7dMMi3pm4JI7We/zzP0q4x1d0m0
0afRut6oMQTfo0hUQEZKHJfM4P1ZX9AAM3kDXcl0mvMyGi7nGAqcdncJfnyPkplip5V+mnSUiYSV
kGUFz20mGv82YaEEwjN6zMPLKo9Fshhrn0W+Q4VTJNmk3e4lDnk+zIM6HhImhopWp6jIF5AsZvuV
106oz18zDXkl6Q1yi5r5K6fTkm9NCNgwWbiMEff/BL3s1Hz3pAmVQGsRmzS1yVtFDNwU908FZxuI
DOPpO9Kh4M77wnMLvkfW4zJ1OaRxA7z/c2FShigvFa1rz1p8zhkP5XmOfWxlrSepUFC9a+2AnsAK
rGfiHUkV2DYYXOcn0bZ5HhXEckxVgeRhSOLkFv/Z/PFgxNiz/sZvJmt3oJhAU60vbnoajUk7hOtj
UH03RTwmK5xtF/pX02vNWm33+fmX7yH6jLC6XUCKK3cAfcPM4qOmN++LfqXYIEvvP4EPaH/FKq6K
2cZDtFlCkpr0LuoxWS3FmuqNTENnW4AMrRRT2j13DUW2LqAEotQfi+lFm/QQz5mxyrryveFse5WO
JMRwshXAy0VT6UDspaQNr+sQ1yNrZtxYLqLKTZQmzVYDRkGomKzWKrLz7OAbMoNk+bg+nNpmh3OB
vn8AWcsMa+s4V/yiuff4ScpC+sqHSSEwvimHjXsJg94cR2euuCHyoyzjQx8I0+6R940bf0EnMJ9t
zmYdOr/6xhhBmvg8QbviCuqrR15e18iGvW+rv2bBn++V6M49nHnqihK+fMaxyZdZzDRvoTs5iIhB
3i5JY8yocKZEyWYoDlqzrS17oPZU6IA8n1GGTIOQ1GVRdcNt7JsTmDY+5hXSrzXRafdsBE4O9o0X
NbDGyIsH7J1UjXwkkI9u3C5M/lA9POS4MokQnUYDt/gPYKm+RbERPwuZu7o16V+tshz/dws5Mj0X
RGKLh8R7oHW+YGLyB4gk65LxJmgijSY7+5ikeuzybPkuEH55KKKL0I+/SKllpkaKhKNr3Gxzh+OG
EIoySFVKhjHki0XQBNgP9BQn8TJTIMn/WkrV5Znfd9ng8dl9/og6P1Fr9lHJmIC0bV+iAPj4yvjd
iw6VE+9HQAvwlRYAx7Gh+/XOYpFeCwh43P37UGbpmY34copcnpn3KjQZr4HEKVl1dH9sPBfM4qbc
3bzVUmtzDMkVPvIB+hVLAe5mDjeEpbf/Gs7Ij3/kLaLKuD2pF4paFcZL4No3lJRpanx4zzOnQaRS
DHuIBkb3vJBiuunQ5G6cF9Wz5RUH304AzKYJT/MrDOTJDkFDZBS1RdmgnAexDQYcitJea92H8LN9
dW6hZTJf3JDuR2jWIVle5mSiyfvS03vUYWX0UwRp4NyiNlYwbMeMiafvtEP6l+HSp6j0dPlx5H9p
T6Dpwg1GNNTWSk+Rym7wZWhhfHZDGefygbJnkvfUC6t81hwO87+IVsTtFfHI89Dp9Onx9BlpZm5P
Z3Ktmfy0A6B1Ar9Jo2KOBrZCYW3gggEi2tEl8f0wg+yh6WJBpi4OTHNUNR9Va18yY4TpjoweD6nB
PBTmAjY++VSBMRYf1qfexB+OvjDujzBsrTvj6HXh7wzMzRGZfcE6Z3okaEaXtjHfyMkqpowAJU1c
V2av5TdGKGZfgznZOlMd1O9Jz2AwQatSFBEqDRgaRsnA5Tgnjr0jiSZeaBGeHS8nNfh5bTDm4TAc
btpCNTfgkBLCeVyAGAfC08bvaQj3UeUlsIBfvkIcCNpJjT2Yy4zNGmsmQFDdPKWPKSE/UqsGxwJv
8bELSidZsoU6HMQXiTLpvcv78eUln2mbgXEbEXH2rdPCmvO3Z0TbqyPRWVsv98/xdutKLeKbtBqr
lK+JbydfuRYvZFHmDrTV/WuMLkWzWf2Yx4p0JNfZgdYvOCO0zJasJCBZUS7fUQGsMJwSQYtBR2Q7
NouP0Srp5UAN6+ZTemuYNHXeQIw4Z5N+doVYB8MZlT7zOPUC80kGigsoTUcEgZs2Ykower27XH+R
0xeaFIL8EuDqsC7YkX9FVs30k/RYFcFDz91ijRIT/tlUhBEfIX94nAStlMfsPLq0GFpbBgNDdtqZ
AApr1teP6KRDuJYtuYLr+5m08Mu+hw1jDbMNL+cm0LGURwuocgWGpu6mScT2ST+/Jixe1HRKbwSY
bNeUt9qpZznaVLNOVq1fznAUUaQ/8U8yFc5MeOl2GGpqz4kdZT/5ZpgSggXMbzjEYnnwD6nEUkxd
l7G3QUGiDnhab+JbvCVewaoPytbOgV/seQBKrieSf/Ty1wEjcn96r8fhofBZ4msnBbiEvWUXzRHp
JgosYczm2I+YTe8BXfvSFbGLkccMa3ZDZhYt8thsIYiTT8NPEeUbZAw8TXoilebWx8VaXVV/9yUj
7lHWICH2XB7nHgr9D5EN72YXfwOw8VHQvwbKYEnlZRbmm4ILSSA4ibEM3eFjeCc23ShbdF+RDUzk
QCs9vvO72daW4NutPKg/keW2DifRDafmxPHmjyQ3GIggoZrt+HW2xBJB3SOS/0gfDtfUx5NAEwNe
QoIS4u3j2mBpGVMX3o+mlYkVg2yoAZAgSmm6noD1TKbmUm8wvfea2DMpnOEz61wQjAFt146XLLHm
MI0kNmUToZcAUFhs2TtbEguoXbo7F0ps85ii+JXHBSu47NJ8jObjSgG2XU3o1eQJmJvXL3ps7nlo
cINuGEMKry3GMJf8ezFl2XbqHO+seHMFuj6BcwSYbZvbjnLTALvEbpIKQIEP9aTKYi2Kz0deafvJ
mgHZcPo5rNn1DStRKdWd5hn4xqT6+wGXyJaiiZCoKo1Hv5+E0NZjFBRTGsn/k1HHpePi2BC2nDy1
CKNx14IBv7AnHCA17Jxn1edikxH7HkNEpsnhPMOdD4dHm+LKGgZ6Z7dlp0yPLV9EOoZnV3aIIWYS
tKAuwp2YTsT8uKC0WRnHunL7E+Ku0oC67VlKMt1KQUVvT1I7zEKAhCnrMQjByNUGr5uK+tCv2CVs
nojotO5uZ5xUY3GjTjlsPi8h4y8r3cpOycmT/BJLRbIcu3cjvl4KG/6e26N01COAl6A/cDSvR2a2
s+dFZAV1bw23J2d9nUT/MBA/xtMSndPWd0/wmjPh26/opUn7W9d0TKO7HyR14SBPamhfMvRTN6JU
QEICESr5XBvQ67nOQdVzRFZjUFqzzPO2zttyycNKFTRvlpjHqUlW0DSm1tfBeEP7qgXzfStR98y0
XwqortyXRgEbt3qUEvfj+sgDibkEnZYAtm0sxtPXBfnqDc1nq9/zjY0VmHHzJdEDjV94qH48ds56
omQL18v6TItc951HfeUNpBF98R4Xqvt6EOveKSxqjBpgM5CDv7P/lpSAcs9m54mbpcz09TDuugg0
STwiT1erfonJVk1136Gk0G+nbeBV9VOuk+I58N7Lg0x64ZS24TFKoyO+MuTCGulNy+71UEsfcoBF
I1dluyiVEHMMcmI1JI0kpYHhaZZauJMJ/Tp+tX2+gMrmzd7brw6ZR3Mm/QbxB1ipceDzSzzCUUVg
TKxWk9fVeZm3pEKu2aCfhB6D92e5UyTostXHmgAgfhXxgma1FzYsSLbAo5AXL8Oo61HhT69HVLMz
TkB09KClUMUjJSbCwCbHDU9FGXrCGDmPs5Nv8+bXnLyefEwG6LmltrPH1FaG7jRX4bA/GHziAX1v
8DTxLVWmavmPD7UZs0JVae0+w6672TxOzjfP8RIOSeG5F6vUDajGVcHVdwsoUKYb03TlS0PI/cwm
fJoV3icVvlwfr8xnXCRKsVDEqG1YLQJ0zrYukW/N0ls41GKaNEGE7aTYzlC4HF9Pqg/BlgUePizV
Zr6pomTVrpts0ARVA+gS8hMu2UhgoEA8d8A99aPnbLXRhIWPUDRpNz7gdQWvyXqD8nxHURrZsSFz
jHXydG9TSTWzvXBXH/gYwkBLVyq1XvSzVvbNMxtSVldGKAkfWyjJfNo+Ikawjg51PNDQ1l7d3cph
DHS6Sf07MYZoUKwIdapfXJchGNjs8O0bhFP516Y6E3R0ieNC+FHOBC+Epn5TJo50eAiDgYymokvj
2M5RDQyOQAqxxCT511QHpbPBFdXrvNNoOlrnHNlUMAisTIx1leVcIgsg3G72NbYxDPYIRSEYAsC5
7GvGJ8uLLY/tULq3c2fK/3kpGpybqoalM7am+ZyRQftACYo1NYKlCNtB0O7Ss2uKovI1vg9jnb+/
QtvDmFkXel8dpLNYsoX1w8yQhMbliI9p2OUs60jkkuWy43rMT19WVPiGh4WPFtKZYBvLTZDJJz4d
R0eQDwtWF6F4UL9y1LNCzuTac2Uq9Quv632d+jAPcy135Z68JeIWKEPuaqxIOQiGVz/t7E0Jivn4
IMhJ65Aec4yewxOIoFwVr7DvKaN+NiQ3B+HVNEtKP5aEz8BrTyirER02jvb6Ni/rdPT0ZRJi48lC
r/rcIyIYE9/hAkS+61ZUdr+/wQx75e/PHsiQRTvfxsNr3BmcJK3GhaRG5vvE8LEn84VehWcYulsE
LPHZHN8/sT4GCNSLjRiQOkJqfbK5BdjCwhXFIGtIPoHS/tvdAsvzc0YcMHod94g+6z7Cd2TX5xC7
5Dj1AGeWsLy8/E/3mSBVggETU9pZKNjAuzPiHYOkdJzWimxKULSZfgGqAHI0hAtJJ3I4GQcBECpI
UswiFBHIpAE9eScuLHEA5qqr4yo2b+iyb8cF+FYQtALlLjZWNz43fqz23sHgK3SffcMTL2KrR436
J/Nj6O1WJUXqKuxsUbRe4CM6szHzFJrfdrSW0EtT+iENHwz7Q8Ec+AEAb83qshzIzXUdwGNoxEVC
CXFMTq7HUX0B2wzpq3JP0leqUR3zLxpUlcJlKVMJIjPLOiosYGj4tM4LHvTtlx3NrxyOvy/9PVKC
VbB75699yeF/t09jZeIjvgCN+GsuiI8ocWq+6dwEyAHRR2iOX7QLCVCilKU4ZzLSxo4rQCpxpI0h
Do4JfSpGx1HdNICIeF8cjSNxADb9zQWFfYCqHlVuD3HtSaEuXz+rRBiOJUCGhS5K59lzkRi2Gwbz
hR9qI43XWmXU3SSzM+ixcTTZIAIdKvJElAh56dD4rJF3+KMOvONUCRyN0B+sy/sJcS2vvBRqGMEg
nmYEy3hb5Ub7qcvJK+aZTuTWnTSjo7PKYQtDd2u/433hlU0uc/nlEtIWTWwrdx2Qv9mVjiN1Gpmq
4UweNDh9aWw1/J7ZkMNTkdoYjMx6HCmKD8I1dQnR7ZyEFXeFiI+X/u/did2ufA9A8DOk1DqXSR3z
d7+7kl0m/XkMKEEiZN31spNqCU9ETVI1TBNIA7vbNtx+H9ej/Y18nI9JDv+TCSaaZDQXPMB278/A
QLmKfv9dHY2EUCHQs1OVeR2ABr7B3oG8EmVx6x8HhGJ/X8TNRMoGLJLsZu4316meGlSXfSgSXzFQ
bQqAqbEwCws38yCXYDSSCNU2Q3h7slsUyft73gtZd5FKbv9ykCBfZvTdPJpG29iqQAQwhbcEP+HK
uVBFySzETyY5KE22F47wB3PlzQzpdvvlrsUmmMo3qTnvs0pvxEiYIAp6bW3vPEH+KCvunGyYr9Iy
kSKKk2g7jHpiAduvQbfAGmfsO+a+8McG6LvXifQPdagDmr9svOYv1/e9hlcf1tY8cG4XaLbDKaSR
ZbGvK4QAmHkHyaaEOfhtnpBzRoQv3I4LrPz8WT8UZHxTfVUX4MLwVeOLnAglVrBp2Jr+oX4fwRqP
bA1KgPZox0IgYM8V4xY0zxxhgK5yqyiAoKGQh8Ox5f9sWdx1rKv1jKJS9yfadbswL9U1s1aApO+b
UOsmwJe6xKW0SaT0cc5zEE4/iq9DHlbB0plDwZsnD5hP6X0sW0HGRug/LP5YOZ4ydIQklwAQL3Hv
1Ru7JK/FkhktVLCK/NSqKGPAOMq13h8x8JsxyZLTVi7cJkQ8Vq9XUCqkXquIFu0/et8WWCrUDV/w
MRRuxs49ZQFY2SjLXjpomlcIQ2r/p1sjgcAvz9yb5tBhKQAgPEONl/JsSvxy7mm41I4OqM/JscSy
uaaeD/DyMYcYesz2PZxnjvmZ4+u5GepNpdxskruO7VFnkO6VylhpNxZLXWnMZ+k3ZUYT3p7OYzYT
CrLqT3qA4x8WJ6LHQz9XnbLwbV+gRM3Ta5vCBjV3CBrclrZeR6fMlJ9tzpW6jCU6IXZP7qIytj5E
gr/m7GfWeOhKdGhNTGN1d/YT84xWIBWPbPb6u8Ty3cnCf9HYh637FFjG4S/gYz3WbIHEHvTHTi8G
ILB5Pp044gRUpV8lGI9ofWkBmopFr5t1tGjoG/xwNVSA/MRTcYZksO3lcZOMtRkabzW1LOnctdoM
+7b53IQBM/gkQdrmDUxAKxrR30OaW58NsXqYABPh9G5rIXhyRfzDIeLnkqjtNHkkbcyLpJfnwx24
RN4tZrq2bB03kfZ4darxif1Vd7UFDLqZTJ0gp97DzHzUmJhjZfvmH72+rdxNHWR3yB2TIF0duixo
BVXrZCoHg7554euaxbsdNcZFqk1N6Kq3th8/DgbRiZhUpev6wtZmdxLO8O1NooF6ptQ1+pM4BwhQ
prRTpUf2CaCeIyHuHhQ0gZbA101keaYfra2Dw8mFgL6tUp5w/jO50k//pXxokF7i0AUO7mAfZ7gr
S9Sattz7lb9kUvshDt2xGlx6KbNTfsZbiB2NOBs66qO6EU5SJY4SsYfzWbPrGPmhjtj3P9ihVPmU
6ijfxMTG7IoZTpvcC2lE6I1wsAiM6FCPJO7R7WJs17eTGxZqZ+pHmSKTXSo0TSJcTszrSfc0othK
LjLNuhShu9stYzanhSF3fKur2HHMhECg+jY6yzEu2JGECMYSExG8+H1o3fP72zarC+hW1g7pfzGi
ExVSmjl6aGV4xa+UFn9WvC3D41p5AM0UInOE6lrkfx07NTFJedZ6CgG2tcbnCf5h+PapyPC2Yd/1
qbop6jYWOFB7ncQi5+yshf9/KDsp74T+a2ds1LsTxmThe7YFJiNWZbeT55Qh7PHmQYPGTdt8CJPB
W7vmhDLiAcWH9D925LlmoQaXC3suyT2WeaIYX8ZhFMHSuVXwF8QUelutKaFitMW/HcjXZ3PKmCCL
xZBKITU/lMvBwmTeD8qpIAEpLmw1PIE+aMUxCUuN+vyN8sRQM+pXZxNUVdgrwactv+bj8ijdF7BT
29qViG4xMu+MivWpN7Eb3KdHVgbiHlyhSBz4zLsfLgfRSeQF6pYlCcm2QC9qF8JczSQZ5VwhCGRh
aOa1TVlUZ+JX0VLjG6NvhoDjsbd02Nq0fic/PspsBeTaa1ASGZS1ryplMYupfFo4vedCjm4Z2g2S
MNs9HOavmEdhcEdLx42oDVUT97v1266iNvUv1aBnGU57GnhYfkGJbmMVvNlXl2Mm+ynNwu5JoQz/
7xgHs+dNn5MPYMP5D0HOtb1CkB/I60GG98UxiYTPwvLNkVL/xZ+KUpjmp4cYpjiBt9j27Sx4io0T
DIz+NrxjPBQxWETsNmIcT5RZQTNahVawR8MgwCsEPjxS2IZB91f/RL6tbFjj90MEXWl9pax32DFY
BG9pc9N5FU/xtBxxdDr9Asc33mRvjmvaTUqF6kl/TPjQ61OsVC/AGI6el7X+3dP6iawbFxXK7aSf
mIaRzut2b4pD5wcK/qrrqDRdyby+IT6prb/yrORtc5ZzqbrSzEqLLaakCuEjXnzBq6MLJ08uzNIJ
gOPwXN83mb4UqBqvnXKeHi8kKL3+CAv//UAyuMMsX8Cpb9R/wTG8zWfBvtrTMUl6hrPEBsXsmieF
TO9d0B/tdmuhBBX735Xt4qPG40H8xFwdTmkoAFHBdtZ7joOev1uZRhsV7+9AthSxAchpiw2SYIhw
YB1YXQWgycGQlbab0BZLj4ofH+GtbIsRAra5V8ur8rhkcuAcPBixUaVGlvBTtDyKazdKcS4iSB0h
TOgWNun66oVqCbtpzvnroNhz8spA2DjZkhA45Q3X3tbFHdJwjzjRgk18O/jVMIt9vn868jFQhYCA
Q09ShxMbkDtmIN/+KEDq/s+72R2r0bgcBdT+JVEoND7X3gRyA3zffPvA3me8TuLLRVnGDgMkMZFd
eXRAO/ks2nldlkyLgIiB2TRg9ej70IlpAE0fdEIrg+ZZesPgpB6EwWkpiZP/Ke4MAB7T4JETNfiR
4qvFSA/XPXOVRc0Vl3FnlbVm/qLNKNSPh4VFlCahPYX+Oz7PdKQrGDuloOuAaQuFsZoWA2jOg8Wo
WC5x/4vEHm2GQ9QFK/G2Fdc8cXd8JvjcyrSwIIt+TZFOn94xJCLWSgyRsa35WviJ/GQonWxiu64P
Zwof6qsQFJIu8JqZqToHn6i8fJJxUGUc/twQ5fMiBGXF3Z6t7o1yRlPBnvDfXXl5n2imDeRLKyeu
aJ/oHw09WaXqYGoPTt3vVQHV2JPo3uzY1RhXNJtuF6yPVxmnuesb9PFrI6G3fLpBEdbvEP1T+BIX
urXpwScWLiE3AD0JhhPAjwJLfmpdWYwOzmCkLwHokowgVG7LXvvzuHv5D48HDP8KzA20wPAzheoa
AkikNTJFISEoRX3a1PsyXMG1lkhsP1VzDo0ie2PfVnbmSEU2DEVe8lBzfOgOxW9LcqdsEZnZ2Se9
fToz9U2r+9zAm+VS/XoUI8f69yRglql/E26r2nN6vMEluMg6ar2PmGQkFKBcxUxEHzUE0SSmMKi5
3FadPxNUKzirInWg/au7ilYN5GJYYtxfWoiczjYIvHI0IIvKFyLptGBuksnMbiGR+7tOOtPOLt7S
3qIibCxIQMazcXUcTD6/Eo1A7sZfGsQ+C8uJa3lxOEVTPwl3Ud9edSOHK0RlSOfd4CpcY32hV5Mr
rnJtAn6pn6mHhkJdlhbt8itcrKE7fssS8m5wW9rhcoN/jXS/kInptwKkhA4snLc1v2t15St9pPmw
zl9xitzRpuSzilZpXzFBma0YUNKtXSOHyZ8RVAtD2EdEGVZ+ERtDpM4wLwCYBwGgrmiDv3S87ZGs
vRehEsjTfwnN8LbRFVjLk+9ZqgWWWtwvK05LKc4J+xqUYCZ9CUxz88TcX08wBH04JjN+bT3xR4bV
R+07bbAgG4pThJ5D5qrYdEFlMhgsCIWJQvW9M59jPSc6qCm5U800O/abqkYYDmT4nPphC25VgCnq
//cprM2xQYKhbyRpee4ZMO9TEgWsgOsLEfK+rdTwMW1qo3QP2cue8M+TWBnb/0jkc3kiPI+/tk6i
9Y3b1lF9Np6qmA2Y733F4edwy4386po+W5TXSZjjMJF970CwOIkC4bKQSDtsjZK9Tk6Z/z67Pv5Y
yRm6xqEuv9gLE4QLP4D0p3+TPRnE/qnLVH+etxxsakT85No9S3lj2U9JCi3l8xASSuoHRemvIiJY
b9avaja/OdRJF/m4fICiARVpIB8PHoXNUqP83lsPX1MfvUhRbEwOSDXwRWqnTXVhLtU99pwXF8xX
QfEFDt5F62sZGQcFsfT5y/YqUWxAGzIbZkHbYEtW1giaS9di1s9yx4LsORtnMjLsSq7EEXRxtZeK
URVeQx//+xzMBJTAPcfmiTvbq98/x2XGKtqXX7IoFGgICQSmc6rNk1cdTihmvFoW6lx2OPpO/SyQ
z3CfDkNGeaawtj79ldPD44hYvlMVZW/jY8hQzua6zImby8+chMdhrr9AiumMwLyXYs4zcVgcXJEr
wl2MYT/gL2AmRNFih4HVTTDviXICg65Xrm63juk5vexMA8BuZm7BnWUuMWluO65fXBhUwreX3uNx
b4UshxSUQPMtNQ8Mu3jHFOx1/1vitBNh8egcveJE+7alNQqnFuDjlahvt1sV76DDAd9koJh3Hoxs
OSGd+9BQdeS3dmomihmwhVAqrAVawbNH9lVYx+g6D8aBiqn9jYeYgwn73cGV6TPlMIV3lZCn8y/N
HwQqw6rEvJx14cpaj2ZhtuhUaaL1tsoxdW76YmEjeHIUoeEpl57ng8c0KUG+/BKIBeGOHseZzQH7
rnjRn3lKo3kkwdgVOsXr1MKHmcvUA7iXaBjQl+qtAHdarVV2Tm+HViFHOajosC68qZG+spy3cJs5
N3WB3wAtxaPZZao55GqZEaIzIfwOvOqas3FwaTEteCWOZbJuVmDIHd230TIMbqbZh8KeXUjrqd1v
dtKk3skxg+GBy/Bm2Nu24xBlwAnNmX/nHUc+V92IHw/6RSTHfrY2YyJ5+H7GuWkQhmHwTHsrOq/C
zRpTCyDHcb5U5CXUGeq6R4XIv0p2hYoaOFdsmiVe/H8l575uC6q3D37x98IfzSzHTdnuqpV6B+38
r26DdvEnBkjwoLxAY7zfxfvjWz7XFVy0Eu/mTqgBN6V8CZjJFf1OotQPW8ltoREMqhvuFKRuuDQ2
VsYdHywblQNv7NrpdO6BfKjWVqhzm7ejv8PtMs7LeeK7Po7yMpWUvfCUiPyHpsMjt5Q7Ipq5KD/A
hM7ELCf74SYVNXtEexsh9cEgOOSFWNqXnq8pckNrpxvCsCxVunPrJMOTueKjptvtUohmNE3BIpWm
5k+8DMiNhgPX1fBCivcQUgh6WqK8C+VmIT1Zea7Rap5jfmHJjO9M2gPFAs4gjQLdVszNf8zxbg4w
EbcJ1cbw5h32QLUSOCMa70MmLfSkuEspSdhKMrSekL52zh2eXgDlrqWdRVP46tA0AgCHunVFS6zU
CKviZyX3nA+rB82KHuq9e3enmBVXfFBgIu0fqquq1VwfX2Uk3av8045BfZjpcXYMQgGhuix6GNIa
2wp1Z/Wyl0cNv57JlT7E3Do9mEY/LJ0aVBqrwLFfl0KK7LgirVKSnNAQJhsqTbUWBbnTG2GYomo9
SasAyaxahzBnKqsO0KzOS06xXiZ33vYsv6HSIJzLbKap6fQOJqKeNJ6MhtnboPfFRuy1wv1f0IlV
h3PQyTljGzvBIqIuBW2W4FP7797cFM7RkpgiXI/U5dRPFDuszpMU2KraLEAqsKAKkNpaAOu6HYsn
ZaXDe/vs3tMoHFiW4FHF/gyUiId+wXkAUYNg4iwYeDuX8v2pxTuCSV6Klod+/G7XDfX6S+4myg1c
xIAKElEnn6fZziCe73K2yrz5wOko3tDSr3aqAd3CU6kRWYL+Ll7Cu6MzWSVuWraGnCxxe3M9ZeoN
vS7YmK1rx1IdklsePSVYd4IFE2xpZ4tBncgFlU3zFLgcS99L56gnK06q6bg0PPpin/MbTEb+/7ov
vjPswMY+4RA439bRAUrtga8RA8rSOo6qsGIKBOqJB4a+GYuJi5Yg0X/Phbty6mopnSrzE/qQC70/
9ZpqWjorenpnr7crzhLjhHwMHlopoKE23QYe4p6Ag5j9q7zOLNyNXU6Uh1qHwhP0UXUXkfNAy6Cw
w949nleX9WumxEzh8ZWOrZYEP+LabL5HyQUtuIo44/By0PV56tV/JO81+Fa+ENWaGpPM3iGnxwCh
VQI+gzivE4ZvnBTPSjN3S2vFukYlyixo4qY2SnsiQCkmxdNXxsFVTlaxkTmEiqp3CKoAxXyMpyW6
Mg9IY3R19gd6EAXFGzGw0MRmCnd3Mn2RNFeLgbb5A873b1aIdeOEfPV6pjB3X6tOsbx74+0Ytp31
VFTh23eYjqjwMTsaZOUC3Ouy4nXxTQCheWV24xHs3HaRtvdhomIrllBjNnPEzKg2nidz4wLs0XSX
Hislycc0fxIc1caoApSReYv8A6cNeVIJGZSxIGVoC24N1sE5tK7MB7hMydrJv4smFRSUuk7GbILM
1N5ieXK5AxzPmO5f1/oUpDLYmR2kOFBqGrbx95o3foW8DRwm/tjGZJujZHXdmCB9KncVxx6giphn
N3mNOsxlMdEqVsayLVzoV61d3lIxnUHI1io5uNOcxMONaujpDapcubH+ruV/GO3VcU60A+0+YXtl
GTI+8mecXnbeM9BXZ9aAKrO/5XiuXWAO/PK9n6L10h/prvlTkKoG7WmbEc8jJBd+LeX9CatsG23V
pHSsxwn6y3G76fJ4LuRy/lIt0zL91cFeLka+CSh73ePS8yNs66QVaiXM3dZGUhFT4gqh2muLFkgA
n0TVjEG0QHxwdvtJ+ARf79Qk7TqBrbXnCB3vgbcwhMjGwaFAqoX/UkdjR+CtP0QL5iIbYhUdis37
BG8a798pK0cPrd0/POaJLImjCKw2yNG7BVGmPlthtR3s8H3QLPMgV7HYHk6AQPXV+aTaOtW1YmLZ
5qsgC49XINbxDj+UPw5tjyDpSCFHRroOiKAnVXR4FJ6AR/2hpA8wPNL0VU0cL5GLpSBvTgDpw/KI
Bq45jENGdrKug/bzl2B58g5vE+TKiV8iw14BsV3+X5ejHFnk7si1XiwrqJ5P12QqHdqFPmV/zcIG
n5I8IimFK37Q9KFyRTQR0h69f8cF85lbymC2dkrC+1YBKNf4u8VnCYlC/PrNOmMu9bdzhH9/braC
gbyaDescrgfKxuxZHOfQZ//EI7q8Mp4VJxF0gdserqqqAvKw99vDiFSLZ++/7gu5RyDhzBns9v7/
PrFmsPdm8gKKxwtZ/tWQqL+TZIkev0sq20OBkdA4dOAztxdRqhO+nYbHkpL5GKdDnBw1u6B/uLzI
VerMzQLjcz0yE/xM89rX5O3hNEbBA2NV7F9INjD96/uX/ASg8WOYUBbmr7zEniUvGxFB/V6X9OoV
uFQ9zpJF0OdYx0FfeKnfcAiE+BXu98+r2q5uYErhi3RIOUJnbJ64qzoufmWp1rXkzw3G6+ADqMPP
h1VBDRlyCOOqEEIIuyE7G/K3z294sBSqO3386KQyVBcrUzl8solo6JLjYOqtHFvM78JLhQez+0FX
tcPz4HYT7YRu//AHNJRuHhXlzC2abVuIFjK7aM03Ei0wnfGr5CQNDVx89hgwpoPF9TLjLFQ9GV8c
ztU0WfozKjfAOnfE2eeXL6n82Y1YJJYp+UOltapQNAkJRzC2tMK3LjJVO8aDhNP/+67aOoKmH1M0
w0V67WjnuAiEgj0qKwaXvxU+HYzTE5H+Wk/hqwZbpx8iv8l7fLRdQzD33OrFyqEUhEItdFL2pP7w
PycR1MDzYuUvocF3NzVEzqxU8Htydvlc3un5fiBMQKkNL6vd33DVuqI4Of9fX9Fm//PDa78Kfy+6
5drkiT/U1C110mvILoCBn12XbIhJl3TiBiwse2WkAYvqTzj+rEhm2dyAEVJ3sCVcLcrUz/9YlLlH
8A1zkK1fXn0aIo7njeHcq+wK/eNaCW80gYU7vp2/8RBJI+UpSjv/AtDcw+mQ8UN195h2HFutXNYr
sYgjf7qADuUsQJlPtYSbYyGfHRJniOKa/DSPjLNw6qja3bPClBtkW1wtI2ouma8bd3CYtrwqyPal
Qrd1D8civ4NH/szmY5K2cfdiCHieGXZJxhtlpfri/o7EGzMBS+KsiYmbgnbtLGqok64fbe35hxrA
wjJzTQNparxT/40XgdbInE3WOrw2t3UO2ZvAS5l2ZeNvuel9tQEhhgHP3ZS7Tmatm/Sb42KeERl7
RT17viZ0NsY3vT1o6To8WfA5eYHmK9e8N1Bf40TrrpG5lIbwYhHXaoCRZxAozUux5rXYCMhwz7C+
eCeFDLOgZE2yWPf7nqv+v1OI70TRxrRZyCKEIKRrPY4qUbtStZhsUnr04Co5C9GR5SLKADyNzZwz
gsaOHBR5G+WbExKN2s19AHbZt6n6UDwPOuhS9/DWGN4fR0wOPyjI9sJafHOyLiI1JDUkWA1WG/T8
La2pEmIy8GL5DOGSf9626e40FxiI/HtAaAH0SSf0md/BGmigU60PEFlEaqDq7mUFu1hMXpNbxwFa
Oy8pzebo9uEXoxdBlGxhuF34Kzs4Ff/tU23vSzCGFjV0X9xnZKfKWYqQrAn36beaA1Oak1BfPFeN
bGJMcc7FujYMM81hVPQi8dzR6ARQulw9SqreT/ZBRu7Ns9BWLBrgSwhQzhFQZzI5qVvhUi5kHndF
HwsSRsWyhFp3W6LTZjLEU4wMKUtakpym7Sc66iEBBpQk82epvclYiLg1QxvAxhoP2aIYF6F3eqNE
qJNboYQ5sbBasl0NDEmetWcQgWAKqmjzLcx3cfyUb8DHRUceBheTfCC0R2oYGk6IbUvpWe6FXRSh
GezVgvhar8wgNvPcRz4/lumtGmJjLS8RpIfpg6vNBfP6ZE0gpMDql1GzxZAikrEy+tOc0trKD3+q
3/QoQZ8WXsijd4tdA0vz3ByF06HujjTI6YbWpP4oXvjTmasJkeITVnc/ilkYVNUHQ7lLcSPFu9A7
KF69xYE9A+bT5lhIspqvRAJDcaZ9wM5RJYaDzTdbo0PUJ5dUYSaDIfkhR1GZgCG1nBF5Gxa6sfa7
xh/9cFJ1Nw7X1G/SnLH9mPLtQjuV/4WzOFGX2+w0+Wl8iiQc74jGiEpO6IziJBdRWg7KE+SKz0Ey
at3cprm9cscr6ezFXTtJdHJ/vzgyCViFcqs0E8N6Uov1zkGrcnHo2AFpPTjhARnxN7Eh6cxV03ta
5HHLArPV6qFtX8af98wodLF/L6yMIwRUXC1qL8ihE6J71c8gjMIzBV2hhBzyRF5UDy0wgUbdnn3i
IDtGQq2DiGLUwbu8HoQFUREO2pwxUH/dIsnXBEZ/+A3+JbOoiVA/4eyZU8gzLzjIPxEy5jM7x79y
ZBi0m4nwaYifD5UsmG8TPc2fFu6q+BRjDZjPYuXStL6HdyZOprBIn8ht0h9m8njwrMLT+c3q+wpa
3F1560OSN9UgxohDRoLNV9qS1cvWdp5uHdtSA2BObi+VVPW5hJJRFkKN6YxjjTojkgp0LibGTiBv
LB1HS8kZaNIAVmLItXaqDGmy+hWHF6zZlGM5fL98XUoUvP4RYnYzACzqRKI11uUC4QsHc/uxAujy
gQqx47Niv3gVQOlbCLJUwL972u1RQEOBJtOjPFcfGRRLMUDMUDZ35tm2zMa/1pgeAh2OEePQdPKV
NiERZg8DcxZywW0NqZNdpEhhRIQPMKu6mJCJXRKHaoL2VHjRJapBiwpEUny3QbqecHmgp1bXbaNg
cy8HCu04/nZC4vK4ViCjyLfDJpVfT+H5ikRknWfy4V/TB8jZdS2/rUF+VQVz4vVonVg4zfS+e+Ye
6mgFIhjEHKoPj9oE8P32KOSiorItzT2N93+NObAy7wqMsHfu/Uy/StL959oH14IW1N8YvP0k+5TR
s9J5w7I11/uTajaKfZzcNtyA1asFNWQPrwdx0EPvqKKFXASk8ZdoiD1bO4EYs31A38vPIdx6WeVl
xew8xlbr88ZcObwLQCiuaQ/F0dKQApuI1FPbOZQ9pgoJa/0cGBN5SC1vWv0CHj1dWa609MUSbGKK
Y1B7EsMX3BwpOSVtoMQDwqdZwYOkMAWRBFvl5MwDng3GsRAeKUbgzDOIq/YA3MEUUxThyPgH9IUD
0pab/gYNx+DChIwLUz5dct8slVoHiQ4YENImA2WtUD8HKTaQEEvl6itEIB3fzVHf3mcMPfTvP77z
JqrIk8wtT7+F8iI1XW9CBbrQSsuKt5+GOSpiWkJIWD5d53JYdgayC1RqVKsWBWx8RE98o9evWuef
Iv2gFk6QaI093qerwgLl6iH3dGE+lHwBGlQ3BtkIhxFWWzW/5RANYFCPMV1yL3LT1bp3ezCRHWFs
pR2VblXkqEWWZDKwpxQ9jZ8+e8GBTv8UltMAXC/qA6ugJ+8El2zJhpUs+1kqFdPFcWnNkiv5xre9
C0rNNEzzEDf+BK62XPNd0Ed9ehbGLs83k1weaLdKfp9VXEgkxAgjrFOIWfiC44KlzSU1+a5YIwNR
JV8kCO43dgybkWpeXDGTuULTT8ZYfSuVhNazeMmtysDYzmQg5jbvQlfGiGnykN2+Sqa8PZB1F8Vf
d+SA+7srgD57R8bFifK12DXLtTUAcywbYzWpfei2mcq7bzI9H7jz0VDGs9N7kwr4eXcsg0UhmHNL
46Bear65n6Q0Y48sj3LUOmM0ANgUsHl0XcGSP5arHET73RCUYslP7AHEOsIVKPCOvWLz+anyyxWh
wphBlrFWYZMHVF1p0SK1Px2xhlKb4uJeBWh0FjhAyLdUYbF3UUkHQlhZReCLiov+XERPCk2p+qtb
A30djFjHQ0vhfR1/TwONWaeMZoWY5hczuglTfSkfyaPJalF5IEEK8lTI70Ci9zTRe2/0z5vs8cdk
U6iz01qOAwe1P8/27c67WFuvBgr4TeQT+/zANFm/39bbnN8m/H/PFT3sXCHol2D8ICJkxRVTf8uj
7zySr6vzElj9vENeljcGAz4rPbas7lgd71hKu1+pGXPV7WErjcQuvr2zFjzBXAar0YpPJoPU3oP3
Liffe3eXLVa9CxcLthjB1I1HuAiaDhMYC2GN+3Bim7KtqGtgl1pvggF13lHDWyvclzWFrbog3ps1
eI5+SUSjA47WGZ4BXEbD1d73bM93J3rEQNa3pguBu2Jcs6KxkzUN9VZAbKB5wwhZokVy5aSmaFnP
YIgFZvc1lVGB+02bi/c6zkFwARh1uQBnes6kRoeKi91BhG+Z9uEvDMAwT3nvuLzmz4nWA1ATeoz7
3nVqQMknBO0QJDFJ1mzLf/S5M5pNA85A/g0G/7DPAwPTgKDzKsFINj9kCEEAPxFsJM3LUOUwJLS+
KsdlOSy9CKUt5sS3yumGh2MAVPH/QWlyO1rK8HfyswVMHDWF6XukYSI3jZkBXvmk7oNUvtchaceq
VM2KrCrhozbHL9Dq29dzKuVyBE0hYbvbPrTbcYe8uFYx9evMv+jkBF7TulKqvJEKU4yPwQCX/Ovj
HcJTHE1PINwhoGdy+Gr2LdYqM7zfg2LqQjlS53dAa6WAwmyocQKqPs8AxpvZp6MiLhr/MT9gZk8H
CJxPMAKQJITsKZNFyvVTCtNss3eSDyBNFg06DaUB4I/aST0MCuyqD6Jjwt6/+0Sa4+bjsPe073c4
Ek/68Xxw+xXvosNvqVNgBZy2m0twbHf+Zejy7o0+aKRFMQAOwruNKiuRQQZN4zs67VNpAVpUJv3o
cFvCDw/oke9lsD6q75QEWzcNRFTPtZqi6n1GLHOl2CqwVomrXsoJjueaVd8xHPAtd7LezdHHG3qB
DMwxw9jEshF12XTFwNXT4uZi6vf2igMzRTZLJX4cHmW96yDeILXFFVKKOb1kb+nFHT28wJ2sJiWe
aG3bPlRCOdSVSzZGWtF4hhZ++EiorkjXo2cIdx+5ahJMk+OvY30lfcuFt057AJgmex9je7Qx6GRV
n4zcLuV2Tka8163gbSUfIUuSJHMTv3NhDgrgU70v9XtpwstTO9itnQKQHHyH0jIBL051PYiAfNRp
45jgLMK6Ef5Kbntky07wvtMDQe3guIsvIvBHme1fvCrnd3+UDp0Q/l4iUrVO7hF7JfCMbXRchi2z
2x/1yB5iVkIhqqwV5XfxsUqTsts133LuluCtpHwDUuHTB/xZweCRP6GGN23m2Xqq3wvFeqbEd7+k
dXXOgcfKB0EPUJwQF1+7XrOwbPP+D/b5JTj9q8+zevAIC6MtQwtJuO6WwejLdBc5LYyY8QM+N1zm
c34FJGV2JzTfLQTCcGQ9EP2oSOxRgQIUW5s0N9ZEO08/jGcIV3ps1YOPx0abYWj3RlBpABIMKeHj
VS8e5f01/1WB5mMmgTBaZ4NV2M3Yvv/YaZyDvmqmPO1qws48otyyWRG03RUWAvi+4vYPaFtEsWia
sdSB+dDHBqyaqv3FxgTU8BS1CYjERbOFh4zP4dvHToXLdUUB+uwWADLC8ly4rsAGgZgZh8PoOTzn
PDqXa52n8FvCwnDHKXFEB6sO3mxllj+j+Jl3OadIFujgQ7ouGO+VSw9Wsow72n+5mlcpeMlKk4dd
55Rvlsw7yeyWKWDMKIROP4YVYx2ZpVoP9bqC5XoXI/uO7Fl4fBfrbwxuf+gIWh/ik98C7SEiPvBq
0S6zhaJLHCJgG+20fqnhijd6Z/DdChaiI4rqyIcDx9Iv6OZQZ2qHaHLXYs8W29LdjtAdfknJ2a6g
yruWnpgTPHvh4dag1EhwmkVNTFdF9IPniYnJHiG6B5/4ZTf6A7aJXLW5PUvQKxQ9wXELQ3rydLte
MQYz5d+Dh/JGhKR4/aLPkHDjWe+BN7lEWfxuHSh9sYv94noVFQXtNyPkowXqpJPLNlbIzSJavKNC
urSMBz2lM40znbDPS8xUVlnAz87moCYzd5O3hO+b39HW5+l3y6gXUZleevihxPlf/VWVPSLyGTCO
hbJHjooW2WTMOUI+pYqZs8h6/HxwCBtUu1Y2Ra19dRro49hSAXFEp3feqHFU/EMuEb/eFzdqCedq
1ni4hD1pTfJqQA1H2zRo4YtSmrvFGyu/OPC/ohbLBDZiZ2dFcpcbeS2bf/hEElIgBi9ynIbfzW8N
GO9FHRqXeOo9gL19EJqExA3k+2J2/hfMyzsT/0xz1MWuIKQyBQ530n9onWjKXE7u9w5V/tffioI3
1ufl8NIvV1dGHP3kq5MfOMNMX1fpOtc+OEhmBQbrsD98w02Gc81w51mzjwnnr0P7I8mINPFLlPbb
wSe+SMV3acFosjdEfiMm11kWNGamCVdttD8eqITpdWJli2hct+jjaorjZmWZLhE4LX1/kx+pA0T8
HyRY1ykoGyYjtUHdOm0dPpN/PvFS5NlQU28ZMCqTzWUp2R6r8/W0J4Fcc3o42Iv9PsDPouaARoT6
GBbdYAicDu3DAvsxe0z2B1LmVsGlVBHorLzmfRUK5XdV633EABiJWG50s/RhyI6qa1lQsiD48cOd
Q9jmNn6ajGAfv6ClS2PqclVFoSlBLKwuAXcuKe2ea/fRFF8XaGSN05kyBZ6QRTStw/d90EfEM+bY
YTdAsweRe84KjRxxmmiljNfpMTShwG6tqYfCuyY2l/dzVR1uAAPI5lk2NgS7GP702y5hY38W4H+9
GWnkjJJy7q07cMgu98kxKE+paLdYPIlYdHDc2Xn7xnboFMfZyiSSQTNH1oZ4AVDA0qQoQacm080O
GJkhgUH9xV/yPiwzJBLiC9U1brkVNfvRivCHgtXFkEiVaBduD3p0D0OODvJEhiYXBjLuFyE+mBKh
987w6lpHWIsHbufvgbMJhMRlGQYBPshhj3REECCDxNQZgZtsUYtU+atE7j3z8THelXT8tObvf1bl
UgD+YiUz7+4kJuAYTVJxo8qe6YCC8W2aKKNIeXyLSv9SW/jP2UvuwejM5ab9ySeNsldvd5oeqJEu
CFj+lV+oShqU2v05Yf0Kh7l9KSLk4oJKV+S/aEO+n4K8gtZnSffmQwRnXsZhpiVOLaNIlFgfvycF
u0O1dqfI/YD04JJ+EWhH/urx7k+5vSAYKtNgrW6Cxm6JVktTxXhVPJWY/egpmS36N+8J6TYTg2L7
LAlGtniI6bzmiDjddlRmriNU4B2h4BEt+T9CA9Q+pugbs87r3SLR9Sm44aQ8EUvSllX1bW/6ftoh
Hd8yI4NxdkdxWF+4rVx9sKZBSNgLXuhtqVZ/gg+dH+SqbGGWHuxDR74m6btOu668edXLZNGeDYKh
yrMroPLH+5gBG7oj2YhxPYtY0MH3rfhR5KwUwSo1nK66doVWqfR5s71hncr8uCUDDIDXm05yyddJ
vj8W6DkSKxo6kkosM+0KGjopWWvEFSfYQM1pzJ026OwLsA9+Xhxi7nZkE2dddYIEUOSu6nuOGWC+
VubGHv8sqbg+QYLamjMuvpLlcwaynwXuFKqoSlhPAqGgjVq2CqOL1+To0lJAlaou7R8md3sJrILo
nZ9dfUBE+MVDMT9OAlchSlIiTDCc+nwpuG647xlCGDyl7/bvIpKnRBVmsSsh6NRaW/WF5JPUD0eV
9i7er+vPCLMqsvV+QoYLxOoM5y4SHkmmWWeAff1ujkqQJ/qRUxusS/VZSgHM1q9KQYBXMNrByUZA
D7gFhG+TEQXC2VwFySIoPMwDdFA5tlNXvu0bGKTJpT032yk7ZAEyk9xGdEYAlcKDJxCr5/w8i4hu
jdesof0Y4OibhgyUi8ucAvGll5iH5pbio4elXvrRBHz8Xl4KK7eAXDrVRl5McKLX2YOZgTj3Wh8a
gqZQL2vycQXNj4+hmrrBqXmvi4q1TvCNuA+4GuM0mnlmEoRTBJQ5PfwYFxecUxAmMEuDZyfvNl/e
Y1LDN/cvDb7258NByPf5ScY2J500YCHn6yyT8DSKVb0/X0VqSJFiqcqajyNn6DA9tWU5JKpFliqD
yPs6igyEGPQbHu3g4bG/r7t9R3kHw2gKneCKm8TtleHCz4hcYrpWyboR7n+crglvOkfjAv2/qV58
zZe+ikJugIUf5BCq/xkXgIO0yXv93yLpwkfS082fs38TSv57BdbfZfN60I4gVKKICkvDo7j1hpNM
Krm3XyyYMvPSxx7C2AA7Ts3YBxblaeRHGPhxho0ttP/Rzl4eIEWnM4hnx6qg+J4pPaoZtwnl1t3p
10zvCxrPtliqJY/3dzEEbqHYk2Mm3vcIFu7nm5eMPwdI9ovkYM5NSigNgsNty6MNBMkl2xVNc1T/
581MqFywOlfKNqhMtC6sKb/vwtlDsRqShODV33PMwwdKjAGh0KKdFMABhkuQAONeoVZAIvdeYdgN
ADTTrGGVznB2Rzmu9nEjud7/TSvKHcTkeLWBhzS0P0tY5a3WameC6/K93GWeNB7viazZacNx1vvo
5X7cwgvPIaWs0O9Drdb+Tfqk3dc26TNz5jsqFDAv7nwiNsc/4CJywQsuoiZcWKRcCV1tKH1gSd4c
4r87yUDQ5Y8g/ivNcjb6HrLRdLG48SozMbVtI9h2/2/yrG/C20eGYu7ug0gm4U0dYj9flzYh/ffY
N/IboxrDcpjHUhDsv+qkcRdWAzHAIrj+ck14tsoVL9alAoYbhHhmF5Rj+mFmG7an/tRcTZi45nDM
HA+8neiLg3G45OulYDXpxxcoXKZ23FDBtwLWhsiniljxALPTxyNBKAKUtcmtQbdautMawq0KEM76
QpTO+qBn/SNpY23FnVRwTYaS8apEI2MUwPxfjrW/npOSTYr60921qTyzOHT6u4pWzpb/DVHEqFu0
B4/VsfmN077J/v+8naHM6ojqeZYpCPxNiKTJDd4njCTNUZiqxMBpr44bffjbUkyGO7lGgku/WFPV
naYhBQ56LE/rw0lGMUhm9K3g3DojQ9wYxkI4sea6s/VWXE4gRJ8kUE3RMRj1qeBxrBWJVWQGhBuV
GUpJbKrh7s1w+1zztSxVC7lNRxRnYqf006GpbSILaXtdmeRQIve0Uu7HK5JFNOgF4wEMyGQwK7R/
3Z8qYY+n09PHKghXFQ0+oC2FyyosSfZp58jIviH3JYP9rIN4xJ6KLNT78n4gfPN1HnK2eFQsg9Ld
mjAHGQgkqW14rSHW4MDRmODrgIweC0mrLnSYyMFQFVxk09T59wzHBZVfHjpg6M0aZQnaQFWSAeRP
ajyPfdAzx1AGBWkVD4c/+PkyW9Gf9QqOlnZ9zte41H+Hwgxh05DM0XNgh1D75WBnw4FnHAPSGav7
cwUzntY78zjEvJi6Q7/c1YBvRwp/tqGM5kaltxMDKp4dzOrVYEP15ZZEPE1kpb1Lz5oGFgOIglsz
q0XvrvmC8NThcDOIrEIsCUKrr6xBS4J7/iDKNVtHG1NLaakhv/LhTT+5deIp7ObgPwmPJFOV47KX
jIAB5G8YkdVGC+WVNW3GjoaIm6Z2nB2/xrXwS0rq1lD8Mmv5D3OnpWRvu/CemjJvsrV1H+NQZunW
4AiHlWKW09gHvIUdLUDqxAWSSoE4q3qBD4U7czOsuZVUNlU/Vs3mD3StMAvUmXrfXs+xSf+AqhB2
0BTMFTVQfjAU4sGIz/i9OL7aMVnmcY9LTJrTdaVFaI+dgTY+nBXtHeiYQeON0ZxxRacT2S9423/u
ybc2E5sVDfJdG6HHvjRH92lyrRfb4by6vQPz6FAfUim8cEtO4WLfRMmo6krRcxsUKUE70A8gQJBL
Fua2kxF8AtPi0oNSl9nDgXi0ZJ2vJd4i0Ha93hET0QhrQmGh/wGt8FTmsivpc8eCrtLYc9+XUzO/
RT/edhKsllSXw/g0Zl6x3sBV+TuXhasUQlfoP0TtPjN9hmHndhVBYYn+MlHUF5jpnl90jKkHxTOL
BiogqWyPgr6XcmCO5JylPGgVyKuTMlmeIabScHGFzHezYtYN7LT7WWOvrkpbyluaCRyb4JK82b3s
T2smV7e4OqyDeyxwjue+zNB+1kUgbOGsudtFpI3JGtEQ/QN+1WtUrVjOSdh4fa6xQABZfCuRDsLf
MOYSy/k010k3B+WCrYNpDN4F4U2VdxwBm/XljkdYr4wwGAPngF5efuQi8toTdLnRldc/79umcUDy
NGij/4uRu11Q58yDjsBQFQxBk7qSrISsf+MxPwMAkBtW08okOgIG3s7C09EGeODGkjnC7c5BTsPS
3OBd/AEo2gE4KSj9u36WGSsLDVf6uYAmLoPejwXCXVqKergHSs3aixzWrfDXXyIeBnoEkBpc4Zk7
b1+bkiKL8yiLW5wxAbw5pQRx45J3gRbfYx3qDVRYiB7JDasskrHHdh4Yot8LwI9Z4Px6WLVAMoIK
k21Tp2N7ogp5LLSrebiObCHBzIrnzDuBiwTd+h7CLvNR8vLAPbkrvRt11SVkTejzviIiHsTrTV6W
eI8bUwEtjrDsS1ccaD2aRqtmnxOi4083NCqumr0dIRPkpO4nvpFAFNPyU28CaQSfSRc5Ju7Z4RMk
BaYadyilHE256Y3xGi8PTBvVZ2kK2gjbNExQIUwtfeJ7osJif502E2vj3bsHpDzDHWaho7QXvbHX
HJOwuysydNYpk7zwu0plU7tm8mwFAaR3n7xF9nSTRFN4PCQfzyUd0X270GQJWKTKSsdBDT6Pxboj
YDzAlm/gz7dkC/jetVRfsgs9H4q6p/Q9AUiKg0/1IJtYE1C1AO2KYGJq72dH/RPUVG0l/lwmEeNz
JJjzfht/eLsfKGijpe5ofXWlHOup7IaiYqi267TWJUKuOiBwsknBc4SyFQf9RjkIKQFpr1Eqvq6N
M/JrqWYzOcdxQm7knnI6eu3M8fUjGspJXK0P55Moyrs7o1GZW/RTDdNhfUfIumxgrYi1LWDngShZ
CafcZOXb9rozgsiBrD4cI88hMk2/WJtBVmQpgpYyiQJuXvSsdou3+rlWAYJjri9vtcDLGjK4R+wU
21VUqNYaYO4+u02tLZLrM7TPOyoxqs7/DtKg4RjXjd/MsN0GDyHc4zmj+7gLNOdNjWZdjvPNesKc
U2KqnAQ1CbzB+hfeSiLtCZNmeUKW+YW31auqo+bwkCdxGDEpg3CnrUOGAMkP4dQnAxW0+ATCDwxf
2cWOBZAycMjueyj86f8EKuPwHXZbFt+PBCsJm9IEikooo7LcQwBBVV+BEufeTR8hzu0Z8mw/igpl
4ce4xHdgrE/Xb4GKvc/n8bHbvYV9PQztVDvRXgF8wKPTv5OZj27z5vJxHr8V8jMtk+AoQ04F/H6H
x0mHSNZNaCD87ztOS3CDP5CuDaxUIe4A5Ws3MC7QDYYjnbUTTVzqDymktCD3EaSStYljTd5gA00u
YnJ0FxH3MHCFK7FtkW39z8NS8wfisMm1rP7nSwVhlDmp8Lkz2T1PBdeKmTVM+RGjrsfXxXrv7I8d
gra1wZeVz38P0bc5HCqR9Qy1hgFUQFnr/UA/0G/BFiWwy1nLRK8j5wd2pai6wXUuPKvSeoA4mosW
YFCo423zAHO5WxbwT8SUl7Rbz5PTIOgjJWRaGASN83w3uAQDHEA7iwjVBlLOFQjZVQpdT3YG1a5h
QcryAzWyw2vOnBa7qEOGQqfVQ2K3tNv94AX2xHa3IKJG+CSTI5V5QNNF//yNGJYyt8SdycnQm921
dtYM2gbzK0pBaDymdPI9x/KeOqO//vTRcOLf6OhB8JvbGY0xSa8yzs9oINRcXGNpsTvVIaHXcmQD
SjeskmbNsSFccXI5Tjeh8f0NUgnQEXZ6leacQ0fzWVkuOm6aAIVkHrLdlxfM7DbjgVwjPs6TnpWW
iZN6QjDYAP2jaBE0iW1uL19oY/SWg64X1jZ0AFTVNi9P36WAQ7YyePrQQkn1XQS98DlvyT/Vz8cE
gIRqV8ZLkIxTk5+qO8/YaOmr7LBZGmA8ncP0ABLEFxdm4yoNmBFbZMLIVQSoDcsKTSWixvuwD+T+
vLg4FvOTzzBJGeMBLXHfbRstaG8XOC/lkbyIP0M6mTQNYRPdyvLPVz6QSwiLCxq/o4FYlrTyWEqn
oHK3QirSyXBT3VUT3I6QLU8PikxJF1nqRWaz+bSNjnIh5AmWHwoqd945SjPYS2/fwT+42LSjPV+y
PvM2RMciOoDo2Mp0FnDTzt/iOSksqe5fUEN8p3dDVEt+aBsTmPVhVfARkRXrwdB/pXmp8eJW4FV5
6EdeerU64hmQNKkPq7GajInOAvWB6YjY2HGwE5s+s6Naear/rikwleHtiMO2thSBRSlsaxyDedbh
C9b+LzQQblzcD1pPMwb7kfnO3KglMJpxej54W/KytJXEGyp8NQamytKyuNZOJcLfwLaDxxMsmOz0
qtTw0ote7NAhhjK2jkNoi38rWW9CftBCPRwdh77omI+O80tuet6uSHqx2XUmUOGF6eHiyh/1ASpt
tKmcVxSwnwSAvZL3AZhqBtx5bRKMebEygkCMbhKq/zpCoIy7G0wGt/90xeQ3C6g0x/vNlMV4e7iD
6wrUofPriGpMJAgTyVo/N09hKtkiPNygUoJTw02XmDuEWtZ/I3nLMYrrfh9h84YlvXxh8OysjRvm
VJ1Gt68OUOsd7g2doCg/W+yh9gty8sTVZXwR84vknOsANUHSB4nUnOCHDlO5TB0u8W5/l6eMJf2f
fT6PSUjv2EMFp4UV82/hPQfJL50zu3ZHGnD/cJ1vPQMJQdogsuEmDpGfj/J6Lsxc/3jy0z36FWsg
BGY3ZoENntEoXcqJFMvyXyrHQpDo0SNfn7uEWWwxe651VuvBjCOdOUiIqh20fA+bOh6/TgsuUnhm
dSPi97tWYCDwCTQtcF0IqiqfNTAABbrq4AQBvzMz2uZDnpZls4dLZM7CHQGoV+ZQFVNOA5M4nsa6
uCYqXzIeZKI+UDEzzjU9PoZikF8cWonnYMVcah/86OH2nEk+PNI6FkUP4FWaZqiqHC/jPYABs0ni
BSKGMZ5UAO/d4HM1qfVehiXqE++o0QDlylDSBOSt15BWBWb8sU6fsw/CPXXD2/6QZRP7Sm6SdJ7u
EiEvUpFSS+ciGI/F7x1hQNZKw8WW9qGuwHQUTWCd4nkCI9H76iVqnbQwdKyGefo0qHrxKQDO+/d0
Ho7FobckRubBj19DIZvRvhzxx+aQHraPSMKWK+qs8ZELK47kP0EQttQ2fabST21KdfDVsOtD7SCf
LNAgr1L/txb+tA+xzj+hqTtv2C2Kq+eZ/BDN5C1gzHOObjYUJ5kHxqxZgUfC+XCz/tYLoprQQoeJ
6mipYHas/2UrCoyeOrRxvSjFFVZQryMY1UDyIEbA2ETJ5Qb+32hj6I6OzZSnrSMQuuyj4L9oWs70
V5LwnGdIZkdG45s+lno49+nxxsSZKK17NOSJrFTgknPW+A7bDbjKKlHxpMJ3gZweI5u3nUIQypyt
iiSpaVclSmiKPmbdSvIfplrnrVDx9FNzyICa1FEfEvo9BCMmYvpD4q7nZc0oNyF7S6Tm8kBSaK67
kvENyDqEQ0gHSAUiQRuiEOaM4oX/+iA6+iiTFVUrpKQe4xjTi8p7K1F2Nnai9LJ5yvF9MPkRoOmT
PdQxdalcnyVTYfl4LcJI+i7iqrHY+JuWReFpp5hCFCZ+2kIwhjLhbSKe58B56kt33Kv5RjGBfmj8
ZiErEofpmivseIqji/TLq6zfGSYUGzsypsYJ8NgRACNVxmLim1r5fy59y8E/4tI6iOUA7s73XK5b
Yev82grw7LgN4jIJUbPzw56orsvyOeQTM+G+ot0D797fwxRd619Xe/IIiaK408QGUFxWlNMYKgpX
6Z59DX9iCxUn55fhEGLcwvBCSFd4Ao4wSZcmPKcWgtAPHY+4ClV5Dzgm6cPFZSIl7U8HKH2/M6Lo
EUMOaG36aq8psXM1bjy8A3GhPdGP+Au7tXIaZ0d2hD8l+9NY9tRrnFEq77OIgR6wZkL1Fp47V+lY
2NoOciOsQ8kzw1egQIdqMdTO0HJrmaTkAJPK8jaDibPE8HguYjiWXJTTFAt/uXx7OcMKs+0TsZly
YfTOIErh3LcpPwsjD8NzdL6G1K8MSr3JUpAQzAws+j2PBv9DwBSHLs5If4+MuetwKNO7Y84F4Jp3
GzGlBqOq6QikI9fTzNKYTFAtUsSa+C+flhFFQSbYVzt0i6nuc6JjLCpHHKcKk7kFgk7cXmxGmgrY
oUOKqlbx7DBZg21Jxy4UsngmCEZpAm4c+FihD279K4sByvMXuCybIPM58901eo8s9t+8q/vhvmRY
n8QYxhFFmbeiLNzm4HJBHfQPCUHdXH959LroBKahNYQL62PXKhIi5Jy2hsyCR9Y5M14TR8/S0NID
sRiJhcb9enQtVHfqBCkumIJHZTLQhp8VWlWMf8j2hjipmujxpetywvTrT4UfHPbFRz3/E4bm9bpN
c6IGeQNAs9qO3+wz1bEJQkrmsGy9n5MUgvCfr6nxQg6kIWuAJQUeAaDhjtGOuGWpSX2+5xvL45JJ
4dtJN/b64UNnmoIJXAGciww7FSWn9VrHF95zcW2Zbk0fK53sHC5GEFKLHwUTiwyMpVKiqc2pl3Ti
1eM4P43GXPVvGjiLvnLM8hcM8J4I/5iT9M4iQcV3D9aIGci4yYoyagDj+8mdTjQQMeiFC2+d5PId
JfTta2gkTEP6SKgQym3DOTfHG6IVR3q5WM7eHocn9melBgP77hSndP3ATXowsbeB1q4IbLDcCtJw
kk3KNaZDBFnsntIjVr/zZkHS75F7BEtbO7tIYtudfIJv/yNfn2vdj2m2/tqEcIpPP6arJVWldxjn
9oFjW9d48IQEHT1lfTywUSBT+/kt/fDKDJzWzZ55LxWfHkOKfCXh3fVXNNRC/Obcpks/Jc1xUN8b
tlxgWZzzpE1JKWpXS4d/nzyuBBFloVwa9XMAbILIgHexDoOVWJ2cG2ZrfKyI9vX5rBglxj+ogzXq
/aafhRa5oLXgzqNO91d050IHCNtJzG25SuZfgWeApS/D2R4iFyMdMOCLufsXD69WULhzZYULqtOR
6o2Wj+3wz+VZBmJKK7f8Yalx1eF+v4DD+E7iXKZSUGQ9869a9WAMNNpcVLtITczDKs+9AdktAitj
BO/ELFUFpGHeNdikFey/7kZFPfQyDW1iPhAj6wp9ebrjSb0+o4unP5o5wMabecM1k4Aet10zMPJY
FOX64MpQJOfFcFM2O1bQBxS8T5wRGCpRAmSkw61QAGmeXYsKu1iVuv4XedyLBeQ4q8/Ow7DBOtmI
EbDz4E8fzcZ1pezn7ccc1r0ojqE/JFYuV8dnIEjlmug+XD5IAuiTLq1pRQ3u8EJBiYSrL41U33pY
gjTvtVBLMEzGFl1cyMEjFfg35e/od/hm6fDTFIGE+DO1TvRNcL1ahVYWAsISs9wm6Tf2CTZjgf1n
Nx8aUg4Th0NjXEERU5Fced9j/rx7bVlXV92Dxpk4SeaCgtwAeNkKssnepC6YybMfHI6/ADYt5OKf
267Bf0d59ccHVEkyt3kuPhT2ceu/HgKzrUrsp5C3k4tcNmjQPdEpGOM7kbu3kJNBz6+P68jsWBTq
gTbayNeDXY0sV0MpeonehIGsquz78DZTFmYPm+flivCTUey6YmU1Fpq0vPPgaLPtuGMZ4pj78GmO
sZcDr3m64+K+0gnKgNPE29cN3FvOBGF7oqozvthK1ql+0EFVdvuAgbD/x30OMwSMuJ89296BYdPt
omqt+Fx94JeR0ccDR0qncXvNiGe6SyV5FuGDDp77HDWpBDLgdoqMmbmSZi/C66SmOmP4M6sbGyl1
x609Aq6bzF7PFjP4BJSiv6uPKNQ8zl3ipeevzMIVtpMZImHi1qBw51mEHtmeJlwf5kIdDvyt7Rxi
x1gLDgzwszh9fTGtQTaL9iBWDYUrZmGnXJHOQi5mo7dIRKxn5pBcuGrxCWqfgd2oy7HHX3L8vFyL
0nWH867jJauAdaMWnoC0t1i/r1gr2jceWB2K98EL3XccbHoQzoom+YUcLvHY307+OmS1wRgx7Uj/
LjU3wqgZClh7w0r1lVLRUHryM6t2EcB2Fk+dfWaT89cUWWlzQtlViRbohlJwhquZEZWm92ivzmoA
/UuYSdzGrU/A5WZcZ70JdmCsAyqODUE/Ex7IapRxkzMBPAWQxqp4Zp01gyyfc86+NZHzp1kyHB0M
E8mFrG3t5aZ+DD36ORidUn7t/DAGnhSxBt87AdL7qM7++qx0T/papvfRg91NhO7tbPdtto8Fov71
rASuOfXsqgadACPq1NCWHErXxTIRBGkymVvqDj0U+ewdZliQsOos9tTho9jPa0mY581GE1zv3yYI
+SdHHIPKaBe5uTNEug0sFudGGbMdXsrF0Shh/AmApUEiXqcyBnQuwiCaGb6DZS1OlMeAQvHyhWjX
pENmAyrf81FENycDIkRcAeI8SbWFE0GESWGsmTzslLU6IzajQCOMeH3/MQwZQsLuKT5dnZI25mO4
0diZgN7nJk7kGx7kdTj+iod7sGk7Y4FV5XW8v3Rsd+gBVsv5nrxdhKRBPskD9ORns6LC436NR43L
6uEH28S2i9HNj5eMaBehzINUUjBAKeUhXlRsEPdExqbs5J2Pzp8sdytuNnPbVN28uqJa8JDK7xPg
K8K/5b3VJ7aTYnhNLgjtQ5P3BccxRwx/QikQcCiHvstRWOjUogdJvx9cLj3YbJLXpgiUcFphouBD
OiU79Wrb7ylyXO4ykwCipqHXlFfkId1nfCcIukY88nM6hndgGzFzG/7oHac7JoA8RGEWYRQonMem
ghYUkkz3HHjo/DacVdfAGv4hmlHSNE7JWzAVN99npCwnzjWOciiS/Dyozg23JSdLtlr3NvH7+Djv
ucadw6nhT+tvdm0iNCsqkWUXM8HY7qqTIdw3JAckMotvO/gpatrjfMBLMcqZftxcu0mPOAYbXBZt
G9s5dm9WYA3eHD7UJijFB1RoHWgC44+0A29arJZq1BhlsHV5xu7WIrBblXKYbajCiJnwhLGarLNP
XDOLBqJfBeTemL5WqrIsCj16GdhiIKTFhttQ/LtP710TsTrMlAfFSslDg2ebsccmUVSajHC63KBQ
b5CrMq1Cm5tm3IM0WYuyhIcU7Jb39PVKHORDkS/O8gCKoKO7HVWKca/pQ8sSeODvbNt/DA+AAtMn
3TPTVJCulNs19V7jZOrtr1vZ2dVt/5qPTOV1+OU59aHBTwMvkYABg+wBWSORymd56/PQRevuc7fp
L0tzJJSKMbi9QW3jf2YL9B6Vli1+QSm+RdGDMuk7FQT3GmsuL06y2LU31B4PWJHtevFKXbT72J/0
jt0UihTNqEzjQBBXAKEFXivTDBoQEQZZ3IumsCYFCZV8Zn8x+ye3HmwEIiGUsM3fGEu8gy/xC5mi
7ibI4pFImL6p49ReVeCVwci3UB8HemlxoNaI5UxBXFLFfIQoo/gobGwbg0/xNmHXwKlfHFpPvY/o
7SCLbup8r0uSd26U7o7gxizsGVMpGJ+M/jv0ZAxIgW9WEkJiggTD+VWO8U3uKNiUZ45HjUi52Nke
+SGDkt/af32YSzu/JtqZyuScmsVbPt+fE74mYzQKmp5kKTd+9sGgIpEVLNu5ULrfu3kDZLOHon/3
z5/urWuDVQIADO0uFzHConaNDnAFJB52rQCvkKEAU89rUQ9WJxyjFlkjF4dAko0GyKoOdt7bjhRq
qjASeMJ1BndPhPWEdqu9klZU/cPpsDjZhoFcI0qikTHEXZGH3D+UWLfrK8++xnCdn3w0vroY+wQq
7QmvhYUXlIh7DFpl1TzbI//1XIsfPWO8Dfy5hBsyRWUZfgDetX12sf2wyNHIgHIWZYv3kSnXl4Mx
eik44BAEiJSSZfZ9MKdxW0vgTmJeQ8NVDSejMB5FLDfQn2XMjswSR89pAv9JvijHbQSV5OR5fhyI
P3w2sNEIm+G0B+xEXPUD9E4eLxbdxXTBV9bC48Gyn+iRz+9DtipxW+WMchVXzGFnvdxdA1MrrLOB
Z9WnVRr5zbfGUCF1XVoT6cSZgQM8o/iPh46RS01lLgA+8CVYwrafgo44+VEFrTi8YkDnXN9i68kA
8CSmFSXdnfKiJTUNqxAqExxwsQTvA5W/xhDE3ZHZExLYaxrsrOzU9OV/fA77I+28IN0NjVg8bvYA
vNx2PuydVhHf+ORVg9EqTbhmtDQidVgUOKXx8id0GyvwDO4nc1AwCcAH7rD8PpyslwiufxZd2wFB
Xfn4ImP5wX8x594pYS0O3v6gxlezW8aJC4iwIYdL7UCFNdTQ00NzaKG7f+OBjS59iUGr80KYc+7T
gOJAmc00ZVbUBi91Y00eM90q22iN2JH2Hq9zT/x9Ul4sqHRjZZvxGyEVUXzmJ0YEIx5vGBCrt1LU
eEOswsPujCMU1mtD/TLmFQCQ3YHraTlLnq8EwYrKbOuR2PTCSZ6m06ghXSTXAWw+56ncb/W3fhBP
JrldmVn89Fe1cChBvy7wFQq22UXW7Li3veP31SGQZPpXbDGZazCBHFQdDajU4W5dY5DoXPaBivKA
KZhQbeZV9m36F0u6X98aej96tO9YZBOhcX47oo9Gp287wtP7V9svuClJs3vNiR0wis3ecq8ASvt5
Z32Wgda+YY5JxTorvf+hB8lBdE43pAhM6ySifQUOtULAtJlEawiV38yw5MiswZV6kqkCEByM3JD5
gL/Rh6agMCsD1wAb53M+w1mGC56mryd/IXeIU8T1j78jZW/D4jWUWjmvObRKSOS6qdlRuMGKK+fg
hme6PVxr/FLu8JrmRU5kU++otfV76XQL5em4wLvl/tc1uGkbTyDR7zY1iX3uY1BW8q6C422/nEsQ
QvWjGftZyGRfZ6IkKmic+5wVYtfJP99Saa4fqpqZWLY6qdbZtIH6zfbkPvJlRWAO1EN5eE/ZCMGG
FLhCRh8KzuY6tVRsUDqGYCU/IG0uX1Lu5yk+8Z4KYAEXF/uxcy3M6KXd6AG9SOw+1Zfn7810MvIT
7EVHOIFxAjLs2IQnJpuPo3Kjdsv6V6rAr0jSB9McXMWjtym0pzPZb7jpfP00KQua9436+d7Qs8W5
pPPPuFPrINMgqFkUS9aL5Gr4l68mj7dhZHRSNXqQ7/eVSQwtc48LgdJ+yUCHp/cKxS/xKus6nT6D
ARtJtz3Tuom/dNlzIV0fEiWBfEeLR6za0iXtHQzhCsUMw9Q87yzOLZokect5EvLAdStnZCPnxE0p
Yix96dfLLPFVBcslUqWNhsE09EfIRMGHxdwLZKewpqc+4qF+OsWy0O9leoY/kTG0KOIwU0+dHGZm
fnz97W96TNiQzQ+fgOe526z6lF0A+m/jih6kSHhrmV6tZ3TVTEHvJPTnxYBSqU/p0DsVzjx2mJ5f
aZKEzaEeY0repbJCszJcuEaKYiv8pVwoSUzNjp7W++4XomCIlKHDXYWH06BBFTaU9t4XCwbrAttZ
iZbFms57Ku7SCc9oSzSL2GvmqiavAyUwX5ONzNovF9wDKPTQavRI/RhMQrpVT7gyk+kAaTe4NDmK
tPM2w8yKqb80kQnOIOV9a/xw605ibv0l4k/X2EVZJDJJ2Xh8e8FooIol5zXmjS29dfunLoemwq3W
zKhm8cJotRuHUUB7QulitVrSl/J3Q1D5yDKw5Zn2+rhI50BgFkXzo0QVVShtwfjTC5hAy0cRA0CN
BxXue65DbOvWGoneRZnU62ceVYDRR9Re3UdAWQI5wuZMAfNMAqTM7j25vF6XAGMjjPOFEm08yEuH
KtgXwXBwZS0cOjoUlxjKYZk4VJcdbfQux8MGuEJJdv9Xkn7VRcEHaOTLMNPNpwihI3fwdjnNFfan
YGnrnY0T997a9OqqCc6hTG2kpBVJRaXE4qdeT+Zw/hbfQC+a2O7nmIl1aSWxNXytnCbJ886Cgh76
nW/hO7NR1diPe3FQdzo27vd1kHDqhDq637vVccobWoPNS+vnkssCDqdjV59oKlHFyJXiq7xmyAWP
FD8xkYeFh2pPdo44+DYvGSzp2a7nEg86c7git/BhOLcGY/js8mZuWiKJWO3qep1g6Rs3wTGP9pCG
DhwqfAoDSoAvvJh8d25Dx0H9mUTG21sILI5b5+aWe9GLDI+fc2LCPlBEnWhJm8Decmp5uZrgv3rV
ElWNVZlP/ypqclINO0smcuaOVedrjBmynrAr2oec2vfivKOOAo0Y/O+qbsIAHt5p6NvRpkaGsai2
u37/n1Xp06ucz0iVxZ5BGtnLAxXZxP4JkWGsRFaWZUTdDDnk5TW4LYvmL29dz45B3u7ZV4yz90WI
58JEkv5L0CrkQiurlJgiGQVvpeDOYfBjL7Vhi1fhbWs34M4U9eSoej8Hf2SikPbJRwmnVAP1/H1j
7lk5tN01SNQbCnZ9pPuwJ9w3RiJ3wPInDFydHr3P2lYsgwU0T//LsxzUeuLC+3tdl9n6nhIAW6TV
FxWedh7CoHJsPkbANw3W9LLofCbCUt9vubNDqoxpO0Lz1mX4FQj3t2iGowEw7+gXgLMMLSYd/3Bn
tjrzkwvkBCMMvkmEK5Arj21SGZhl9cgdof60UZg+Nwke0rKo3hTqPSkE6zddPg443zM3J+yUH3nK
N0EGj2HwS6YPAwz9DYEVBWKBDFTlYKGJXCNc3TUm/B9MfK8emMJ2HaxxL5d3LZxpzwMRhSrgzCQz
5MZBDcPfDHqw9NluSxRZD4LI/V/AhswqEOilpmawKuH2lcVNHlJFPNwSpvWo+8AeLVkAHCWM9cHo
QQLJvusHENqMht7Zs7w3TsKjJYhh+tGxmqWYAJ6uFEd0LLxrN8JAA0//PWJFpEC/2ENV/zPGiT+w
S2a3CEbTh64G5n16Pp86F4wzLpbFk/tkOxMn0OB+rhZLrL1FYWzxnQ5V5XVyCIMnDIx7iypV8zQS
2GkjZVjCUoaOXXx+6fTDn6C0PAi8i6B5AbdEYVfLOtmL2TDTpbem0Wv3f0LOoBOxrfnlPyFGftEw
+m3oXPaIysGdqOrE1QqusmqaXveQXVYWukutOss3p5o++ZW92FviXD1KCw5/wxuH8XIzAsUqb/In
poxljAyTrzxNZyEhI3vRpF59rHLbIcWxcGRFNjtGRN6bpQ9o2KIQIPWYkUd9oMcVfGd6Xi7pdPrZ
3MD2Z5NpIK5r+auZpY6fziTeOou/Fn6JnmByRlZDQ8OzFEjjNw7PZ9SgMIWdRndeAfG7DOUz+xUu
s7GQCBxfbmo+8X4WRq3P0J34Yxo86ZiCxUHJVuAdpgHhLHQZA/Tpcl74Sn29v6zWPgXWYQ9zWMzl
/lYvmcWJwGBIV/NWdLnYDX+d4tI2Yk0p8zKf4W6vj7NMYX9jNtpYmXyg7pzK7IiQL5E8pBQRGjgM
/ns19tJCnix2UN30XRLP/8Pmo28k+piq5wU0K2XzGYsMtPUdX+QZMzanaNndnHYVzRPyqOhHojmK
Sw4yNBk4x/JDhntVAc1mNOzIkLoFFcx3Hz2Mzx1O8R778yMtElmoANb8YbxnjDMSKdil7x9MsKQe
Jbms5OxGSlsJ3JZgql2UqVtGmreX6/CMjnwDK4KzkE8+YWZc7V/c1+MnjQmKiy5xwnydHyGH7OiJ
j2rzBwqHPHz4Np/D4mCaC1nFjATzfZxdd8qu0Vmc5U4eczAU08/3qEdrJ9hSSvfFH1f7c9p+4VBq
FXSjUUdTn5gT3e54rjsWY0C4Xd2UWcZTaV2urX1zLUTNtpdDtuV8c0BHuNvu8jQ+aykH8z/p60fG
ICIogSnxg+SlunstaKlEIdXSarRx1EqyFsZ8m6wxWwCs5NsuM9+UaagJVLLrRCYeYM7w4lJh55Ey
dqE1KM/e5tnXpvOiUDaS5JvjcMEU1joQMk6G7HMgdW0WVhJ7JCWC4BICNGQHWaC5Q8F5Thngh26y
B1GsGwRwblRbqXxIMOjU1UBrijnWkHPDFPuHur7Q2YVz7oWxr3VToJDl2qpdkIg4PeGl4IyU/zGI
KPRpqCdcBtFnt+Gy1d9LQR8w6Te/bVvK3wkYnzdjqzxTPpzQHGo/1e6Vc3AwFXBHrTzM414KiQmg
8ZFBA7UxLXtITO/mz/4L8udtBH7m09LJ9cmXUXyRzYxKIRPN/XVuEm6LKJPz1KL7Ucb/EEOO04a3
Nd5J2N5Y2p2dot4kNPu5FvaJWqGSGMPXDpyO1PhiOMY/7LC8vl6gr4z+JzEThNFeIdACoxKGoioq
vJH5rGeLfXbq/fVl2vrB5ZT2DI3x/gBI0wjoq6b2GRwSVAQt0f+VM2rAQH62U0Y76uCJTlCdSOju
W+NFBzh58qRMXximKaNhV54eYeEceAGhJfoYR+IzvrCM+pCbtlD+LJF7e6xETUbWwKPv11yj9nfM
AVdfAc3MMNein3O3WWexTy6a1ipc8qP8gvkOghTo/NTnOxkAZuWZnw9RDN9TCKi/31/OqHvbswoj
KpsqTiMRVTUVh08Hi29AZHD0EqzJ9/bkXQ7X5HfCLnZijMKW1kJSwraM91qA1QFzJ5wKf9zYl2BR
2eQLv0uC4cksvR7cPb+f4MugqJcAVPucKAs11qIJTCpyiWKAgluiuZ2IMQn2/MmKYFI3Eg6CqVYe
Y5XDD36oQlZ53HTMtJohFqT/ciw9iuRuHa0kv5No57Ko2YE5yixcP9zTtwqaZjsUbfg9gnv2YMpJ
q2UOZDVUhuS5TfUfjmb4kEvfBKxKGMpNSH0QmnbjgD5SpC6Nc5Mfd6SFYCTOZzjYdMVkGzFvB4KV
miyUwC8xBzjd0kpz9iXqNSTEoqoNvgRfl8taXG6KJS6R+Rm4N/4Fpj2C0vhfSTVH2GPM0rTnnAkL
TmROpdSfqDW2Fund0qHxo7CuFSuVVmNzPgOg7xyv1snWHZYQj8tlUwf9/n6gJOJfZqb/rq7iy9xg
Gbopxyf1zPCu3bKEngy0DOn6s8Vvb7hEVBYEenzGVfoAYVVzgCkUnKFeKYVOmxXDSDFY9iF70sRb
UITAfTxV+THeilkeU+qNu2lNk31zPFOCVOtf1P8z+VbODU1ayRMApYRN6n9muXLXmROtb57nsx8k
6lfF5ciU4MQZanokwHN/vSn0B7XkbQWSX2olVBPzIxSJ5R9iO4FHXlmCrURJkllGSV0UQ/RUCaSn
rc76nT9ySIgWn4z22oQfzDbIroC0ArwZILzShh5b53pTfCgPojBg+EA1jX7KKdRIF8AOjhEMGPh7
g1r84NNueLqN3EUpWsp5loTxuCUI/MkC7Hx2h+6TsaOc9uBbOq+8WeZJ5pRDztC9CsZdsUbkxAxI
/4MSys7Tx+e69Ww9Xzg6z7ZJFAdvPBqLLrK8h+ijyF0v74zrVLNaBJEKo7JCWFZDzVx2kNQgUnJ6
kzWCwngj/QNS54l/5Th4yVWP2hbRs62Ra655YJjPae+80bo0rkPqHrFJ89LKfmee7io7Gr83Ssq/
ZaBPHNx51ZT0UTWHd9u5xi30UAgGKwuMa5whuYT6xcOm701MzpJuU5TT2y09HNBS8eQgmVKu+VRv
qZmq82bNapuJrs1ugFWi7n0FfHm+zHVOQIUDiqRTwcO2H9wOzPxtpf1Zg+WuBLM6eBBdZGhTSLLS
Q381ikegGthmP+tRxnAmlrj8HM2P+RuSMjMQp2lP6NiwWSFKFQVknrrenSLFHLziFWOl45D1C2pm
Gr/pFPqf6ZS7RVPuchy1ZTxtG1LJ7me1W7i/1HMZVnTgMWps7qYhbTiMVe2mbrCu8IT94ijsoboN
hi+kyrO7Ft8V/QuO3qe/L59w1h96NfWixeuZu4efoA7soqy0fp9tEyOrl9lxK9BmBXTGJKEFBNCM
ulvw4OkICNzv6zOdDlNO30N0uup6i6tPVKMDAa7Ie/PiU/TmanIGx9cZ1KMMd6WlMbhCdOfFzxWs
HcQ6wpUZqkuSx4wa5Rnrr2LuYqrhN7MMI8/5S3kaNbNzh2Qz9q4/akyWH0zfZif4fdE8zNblNSRe
Z55RISps7G/RSDmAOR++vV2jFJ3QY4Zjg6Oyfhkivf46l+4Y4S5YUG7uYttvw2+kYPUKG7w/p9eN
eBFZGQTDUR4DjdfjrqTWielNtPea1FsFyjmNv/W98Iaz2hnEU4Qn1X2FE0+YFcwPL6BrSnTyCCXh
bIXVAxPQcFuohYDf0QMlMWyty94M8MYOGZEehRE6wJ+eu+sRc9tyrBYmgpcS80I/lut0wTcey4hp
Qm4+qLQPWJUq6LP5MprddMa3Sxo0xZ/RcGpKPGwhRjD6+R0E8FN/iM+TDOpZaFu3uaJVnjoRZutF
YNL/Ebolx3jjX5VI3rVHa0BggeaZ7Z9Gx+CaGisQtgZ7rhhSeG/DqcLk5/IHauaKrkhztsN2GqE3
yVSqr3gIPy25bf1B+Hg78kEA51d2ZV/3MNdybNyz1aJjiTyK+xlotAFrjtiNaEAzZ5jRCJMHhqWz
Wl3b1vuyNQVo/HjWxs6V+DlH5IJfIlSHwlwngT2cXarKItRJCra97HcCsWdvdeUBOw7p3yQ5WeRK
aPbE0DAJpCN3yZnwg48Z5NpJcR53hQ3e5chIP5zCXoEzjeYkwd4thcSO/rotaQ88daQrghxZuceO
lczy073pXtWdqqrvIPNKYQtvJnYhPeAYrLFmwku8xRQ/GVw7WXetAjQ+d2yVI216b8PQ2LWw0Mxf
pCjQDXuy484E5cWYrj4Xf8uk5gxzxioK42XHCW6hR+FqoXFy+B1fmKjsX731wmS0PRT7HiYKjLka
5oGdsMl9WdjdGjQ08Cov23rUV3hOXjtK5iJbuptb4zT3+mo6EtZuTFYUegPbOMh9pJEZg04t4af4
0Lh2Xf5DwDSnE3ZeYnIkGoyJ6HbDv39Hn83G+kHxID1UM78OdxHFf6m2pmWu6rHW3J2S2vqDh64H
cWFCBANJd//Wk4+J8NYi7Yc9U769JGaYF+Bn6CfqybhYX4pquMwPeRKqCDct8vqi01yB186g4Vco
FEZjERfzn9+f1UVG9TceQ9t6Af3vTf02SgZc7n/aXglnIVevzDAfRViAXPOKMNJspQhLjRnl8lek
4mp3LY0GMRRADhxcbRsks9mzvKTZ8TfuLrlqhdUjsnK63OEFWrvXVGlpFOe6FUI+22ZSZ5trqztp
NyBhUEAmc8vULhyVVh3g2G3cE9/yHrHvT2JIj3nn0SM5BqWcLY4nFsASlXKPZje9lpYCT4Gx35R8
5TEYb99NBBcD5AP/OIkyXOnAicDSB4bNyCqFh3W/m5deRBCAn18CvOqec/9RBsu0Cnpxxy7sfxKU
tFxXC6b0tjUT2/5vZLYYO/RwsfM17ywbi6Qaf1e6ctBjEs8Wofn0axykaMCIYYA44RudWAKCrdHw
y+k/xFNp1aLvuzcOPgqQtbz/MuS5DJe1vbNr9EY64ACHmgQMYMhy1cTACE5OLa7R/7VsCxJVv9kD
O5srZ1eh9MHjyDU3OTQDA08fAc4MTEdh8hZYgapLRK6pqvEzLvOIW9IatVHoYZUflWsiWNaKbYJz
onxrNsa0oZqFr52+3i2YvaeIuPjRATFDZ0OEPLOZc49lGbXEcBLg2Lxkp7lPG5esCg+Ho+a2SfsV
0QwkGZtWH95o5pbBqdLd454mVOYjK0qrXotYojfGUe6t46s+bnnmbwOkXPUc3qHRPosrC3YVox7o
gSjmujuIH9qSojNO+Cob3VmkaT5ZN+EIwui7okc1TmzLVsF7PLt7smvw0kT3hGsMYFmEK7CvvaX0
WFjRMoh9TyGSKT6dS/RUyrSCc51cy61bK1G7bH52WfFPCeGjZt2/w3viwbZBsq/kw1W3n/Bquq8/
K83Vk2FcEeUe7JCdiFYd5jWzky0n2r6wx2ScmZeVbGkB/DXNrcM7fbAWYhR3cyL5sayqVkKtdhvC
HuAy0Y41DiOd7QuxhBML7JMt5rEgD4HFRd2hN3HYAhw0HNJksuB3HispVCzMo3pe5mBgX94AHesK
EeRBl817KgTHtFg9LClG8MCVL/y8zXooq6h63ffI1jvlOHM65sX+KnO6zXJwb/jCusu1boDk8n5a
y5llCNH/OCTzK9cEgm+5cxP0MS6qyKe+xxEBENGiTJOUni3pzKuj4KrACH2EOi8FmFeir/mtIjfB
n0dsikaMA7zbMre8V9IGSZeTeeMhmrU8Mt5SATGpY/Trv+p+4qmBbmdfC0Q9zwENe2gJgDzqK9+e
lIt23HhtJb/W03j+RbQV+2KzdzhOFhy7/pSeCeYnnOejrzsi2DhUj+mhBb6+bjAQZ/agQoa5VvMx
oxWYMEk9MwDdrX9Ja4AOxJLVgQaDU/C+j9vfaTJ2qa14N8kt82ERJz6q0eCpCB7UVQ5oiBFZfQfK
8fUOGriN6GQyiqV29nta1ji93/ErldxEzHLllteITV1j4puF4DnmMfUdN/00HFl+OhqmOnfolzCy
WmEsXh+fi7Yx+rjQRi5og1L2/dmEAiRC6fqktDq2iSSXtZn9QIPmYfTUUb773TWmqoOl+hyxrJKG
lyeGd9jtjQoUBHiMxF/UDw/cMT0XLttL9z9mn6u5rvUf0xPNVmLdyxI5O0UMQqjW6FDjgsWDc5Mt
5avrpeR3UfHiYCJ58ZFaOVlmyqVIR8TRu8dPSaRlK6bFfYo4Vvm2/kHtnagoDmlsFt1jI4gwfCIz
2AUBiffxeXADAfEft7IfT9TCzdCUPr420b7bjlcpEXHZWsGzCBDNF8sfxl/E7w7ofeRuaxd1AZBF
5Rq4EQdybPDwH/0Hk4ZDWIT6Mj9Q9+VvIs8kZHvso3Mc+jdmKmUnrLyrCiD3+PgYrLS2OOvVAhWJ
Gm0DMqZdLevAGw1j9AruE7inqXEJTqQfCbmlBCZJGZ+MoEdwEmPq2n15FGMfobkJtZLsH+BlqkD8
tUFcD2xzepMtalo3NklQu0LX6z60k+3B+ifnJ1vc2ikqOu4RRYfLxRdK27exMJdnWNoNJhEiUckI
1ToSGETCSZ4hLDjddVVtu/RIz59wfCVlhldPEw85qo0UcAoq4WHGjiSs1dvbBv20L954V3OCexiV
4A57vujLvoOGoJUwHu/jRQpkxfXijJOa60yHc21nncqmHpsAKJ5xSfTHSZUPV2ubeVZxI1ovvr4p
WdroFZeJpAiAp6HiNKgZHt7TMakn/SvM/yXA1q3atRkDzn1BfBGHZ+xh7W2gJTrcWpbbwNnKpiLk
rbojyeAKz8JbLtnujdxxN9L+AofGDBiSHD0iLJ2buUjf9MPW4hQx/9fQF9zLsxjzrB7HYzXW4X9+
yYht+8CvvHQMOB1adbGvtMOHkjALO2l/y4BEgPajN6tZAePlqKXvePuvMFxOJsypNKZ7Itu2WjKo
cpPa3HFTjjjE7aPnF2znKX+SHUATiB0PEhmeWmG2OKWWCSLeLrPP46cDArb3M/PcMdMls3fVbExX
uoTusSZ9A0zf9xSoCVj22c9m1URxjP/OpnYbyJDVJvTZu6w9HcrDyMBvvvIrYoCbIG8Jmpctd5kp
O5cXTudZ343yhD9i0DnVE0MSPxWJbRhAlHWTsBXo41k7ZYp4OepsdmzgEu2p8o862Tw1bt9RoxTr
9JtQUwN7UqjiTGHWSpTSGgxU0t8KY/dqSXx+QmXUlGIg0Qp15KHW0khx27MWFAAt8vNksNlGgvGG
MdM9fo3RXu+/ZTZ07JxFjtye8GeVI8BjF1Ign+rHrWok2UnhRsCbK+XaWe/1x6vAVztbC5YMi0DV
KfXzce0v59AlJ6fexWX2RCoENHM5cXh/wYGjyzigcWPA5iUfvc6YDsFcBX+mAx+E4MEJUaWBsbYb
GAGC9OxugSY1lBaa2NO0m96EkKTbQ8bifWEmvOB7f+Sfeg0uPfLbQEB4qs86HBqiN9uQND2gYVY2
2XKiysbIIdkR+6wlTuD+O6FusxzLk74HvRHQQWI7KecSGJ04UCzBbOt3nHFV91vLdaMQahSew951
qekoI89QgYfUAQzOeLVqzKYfSrdJo4Ti1C1pfzDcz1bTe0oA32p6DrMdNLC+yfhlG0uIED+mOqxf
e21a++ylcCcck4k3zQUImIt/kFPEVvijICMrW9rEeyeCJsjKaD8AamhHUA4vre+vFfBGp7f6v57T
kzK0sFWZJAx4hcRnE3p+2ClPVeh069ASl501h3jXIF8F5w4hFrRuGmMOVMJS+9Pj6/ES4NxNx5pG
k/UVt8+vd0fjdezuck/5nNuYS979YC+SSpAJD5tFskCrBtUWFhnJVNBFd8j6gsBiOzGzxzLoZPmx
AwI6YQ6qGM4g7yEtgsGhdxJl7Xm7sNfIgAmVtvfs6/Vu7ik7ANeOcPnJzX9WDITP7Ja932o6qkx/
UlIAEgiII0f9HDjZOnxH4ytzTAZkirm7QRzcF3bqncAxQkZABtQBltHFOUYi4WB4UgI0klkomVSu
I6pvhMv9DlQ0tEuArv8NGQFUY8j9N5k0PxjFws/CiDQx5jsSfk30PG0tHd4WoUSa5QUHSQXVhfm2
rKIQkwU87MpA5nqrjaGBXlfYQ81fnPshBOos8HjhzHFgNB3FYNsauYGqxFMREFz2VW6KV3QzNKMY
k0y9zPCJISOIg3KagtGVcEMgifIoHhksSbwMO/uBZS9bMMFrIlnhLRdwPpnirNGmiqrpyuM/p3OJ
2Cq1zq0xV1t8+EULYNJiU/su6+y/C5RjwLGw2IvAwenk/gfYjW1k1+Xi11WxF7gVy4owqKMGdr13
24QxWeaDWAONDi81fL5d1sj03qzgelnDatVwsOqkK88BoSVsUviv0OITnd+9VJa+W9reomq8JIqk
R0GdFmsVq+ywqkNWVcr3Dhx0QihS2su2qs+qjAYdktRFWXH0MYj+8d34cu6XhC0maarIBJAPB0Wp
fEyrEWSQczFrhmjy5k1uc9dYT2Rc/5Wf+GGc7yeAsx9b5hmWPq5itHYpBGnLB2PpsSwk/90Vsryv
YvAYIgNXeaLaxLw/OavPLb9VUI31BqnDpEDMsH7tiEolYX/MKA8H+MG40t0TnO3zXxCJDMwsi0L9
L8g2l2ioigOENZmG9ELaNa5bM5rXWyofdQ3qh/1kHdRUGb/F0cGuQgMh4mG57vrcgJS2Ha/Jew2+
szECyerb+1cRJWqHZtCqJOsXNSV8Kehfd1ieScCu6QwtATeE44w11Tkyg2c3TRwwoYgBgt8Ui0LU
JBZWuWVzuxLWXw3+dFKXaP3F0pU5sRhZxax3AXGD3e/NqJ1hZUnCkaFKkwC5tw5dMSEhnRlqCOtW
QLDbJMKDZnksLcW3DazMN3h+Rnq9ulO7atINjiWO+l6kZbw7MSmu22HuIM6ScSUtDG0/o1IHWoU9
I/vRyKE02x5wHxLe1mPQzmIgKqROLwf7DupAMyYe8zEdVe1EVdkxyXyvKQiydceMybYjxhnlyy6T
JJu4DejqzeB/yOzV8V5M4yoWgBQKgQ154BBGcOjQr1czvvO6vf4Eln6DnYPZOS6Whrg+fWgPjVog
Dsb9b6mnMM3ACuBX/QFX5MBSH/VFpUBM4g2R1jjNOx4lqqNJhGADEj0AIUHdFxHLr+ZHxWU5WXJt
bpjhkPFURrIoiGi3YXqCg2RZik7eo8m30RQ11a9bHaTHjLGxNauJrejkl7iqrdbWuU6DlPLeIj+A
w7692T3KrARv1vCtXBlsuy36/t9QUb6bcMMFsxhYiaHltgKXBXONp73A8mlcal0BMC2kJRXYNiXh
WBBYtgvh4PFHvClAoHA+v2JlstxkqIudoGmC49gLmMxhF5TTj4vYKYUOFhc+eN3XmF/VGE/F60gH
NNIqVBZiQBirUQikngpy/Gf7+B8ETXMoC7OTW9gs2YIiIMq3g7+Q/fOlfnh+og/u2uoI303qacK5
A+Bz+xhXvtqRnPtJKKufoMRJM5E3uZIpi5GdIMt5h0creuYg/hAWQwxSQ1r9dhnKb0fV6wmuht6g
3S+5/4jokvkR1aDu0IxuihqXGU15WfLj5/Tok72KnC61pDgPn6DISjJ81H8Ibynv9vq0qyQikJ51
utX0CStgTOmebjO1V3ZQDMYnslXt9nPWD/EKa4lpRgQFJr6lBnYcSqZTEjDQ/SKvBvBEyTIRl55K
3FUHRn3OAypeZQnQg1w1d66rCvrg5TI4sdzFNxaaX+0GfnubC032AJ4c5Vm64Ii0deuzCME0n25e
jGYzvoFqpcMO4Ces0NkOgFNOCZjIMRr/fkmAT/8sPWZ07b9apWRHN4SrHss2zhb2fRQmwDHH4Zbo
Bv2Ne5XXSgnogUus8GYQARd1Q0cKYHUenfL2MUi/LP+Cp1hjn3SvAzCh2Usd+SH4jpNlQWvjsYO6
VwiZSzFuIWealHpICfLu8UezrEAMieowccS1x5lGQIAXEp8VA0Rpsb0SXbLRUPtlpQIfYb/ErR0f
k8QsuZdyLrRzFOeGQWnkvbsT8ehroMQYcS95EnCZAjUO5/LQ6APwhMFjL0ZrvB5feuZZRheVBIef
GeLqqxjfMfnoZUCdU2ETzttO5cgH1eztzSl5GqeMNkB0ZVGCrOaU1I58ZzDJTpk92CsS5y9ERBIj
hKphPm8YvxWU3uM0zxTOfgqImSIJM88bxE91aNcCkvNBHHbublIQ+tR8imod4mcLCGPHqVKiPz2J
32aFFfJQCrRjBvKeTWPMzQDeja0YT4WmusVE7gE3xSXGZLTVbx08HSYqxF6OZBDhkGnBIhqwuNbZ
YNaDYBNGy51HQjMUsqIIOm33C0HsKph6RK3woQZZigB/zc6GsYKMrqmZriATFxpJmHvdhpzRMpJz
OGbS+5jgOeyIeXmfU+0KQi9UBOu72Xg6lWiRtl/sc7m8XIy3cS/M7EirJaJnuU2VO7pRrKOOMqNb
+VFxKtcgUN1hnIhxsrU0GYii/bzZ4ifKNK/q9D3zc4X8c9HVN4aK+OD6qjkLczHHsuANFHFCHLQf
H5K8CeuLH2uqnNTNzHwGQUcEiryJc2rHA/w/YiNtRDf8NQLP50P+KO47GqZa7OhoEPndEIKZA0DU
0Eb7oyW+Q332QeZJ0FuqGwC1GV7B5yO2SNZqJFJTgJ63YwV0DVaAhUT8rfHTSfovISsb3qYool8m
GT/FYnz5rgX0VZRsztvBTU1z8k42AZKA9Xi4LgiOwdmmmRB3Hi9hwoh+NsDUzVfrnPW+Nz0E8nDa
Jt0nGa8B0fiEMOsQddmXs3OxvDX3hmRpnWZ4n9UdRIu1xzHifhsl1qKw9HGygCaVymS/z/wkS8fH
wKuGt+Fzo/5CkghPqPc6pM9A9Lxt97/WaAnq1VcgCJWgrZLlmEB092jdRzGHP+lgQc7jxW0ufmx3
hnzoMXMLR4tEKHsge+tkidfx0DDMChrrh4y+RczeMrmJ5rG3NQtr/iq9+55IW6ddPAsyLhCfal3K
K84yvYE36Yobpn/bTXSHiIUV0Rn2XQWG604QYxchhXWdwtrnox+XX1b8/ypK8LugFDULeE+LUCRK
NQwq8DTe3GjW5eUwBTxoRwMHlgbevSWn5NeaJGBLTngYhZW7ktoyIxENXkKjddFSHCw/qBQnHU2O
gFSZTQTg4HV1mDCq0+pvR8A2+9iMBIJLIfjkCi1P3r6Y/12pa5bC1UfjHDwbSWyL3iYjvnJ0TK9l
tBr+Grz0A/c8IXoRmoOMEjSwgbXlIEsDbZowe+vF0m9e1htNiZRqLypqK6qpexmx47IfUQYcIak2
7rvvHxF665W/njkj2XPRpZEn/3y3sWUBlvRmG41L+XFwF30Gv0PzDJUvPlwA+I8fpz5ejbgy+eqO
e6uP0O39BFDwo55sFGenOQyJpFcCXQHS2WD6MbFbi1wy+N/bmsTWDs9U9W4QSejjalq8eit7UEXH
/KlQruDAZ726EJ3Rq7dq4jh+laXntaknge7osgBqXQsBO03ztr+oZIn53pQDlks9vBDFq8145jwf
t15O7oiBAJhtQKk5NBFhNCh31USaAnAhg345uv7X+IpYoEtVLHMoIKPfUrtUBqoCRb1h52jEAZMR
gzPk8cEQyoxfWuPgKthK7735tJPMXb6swGuz18sZIFATo16afNfyQR/U1rGrhVDXnG8Pp/PIp445
yeOsPCaFHa7GcSOmnWrcsnbqy5mYlIRP4WKVPEfPAEpIwX1wE0r84YITmPfZ415mCOc5eTeKKMn2
4BrtrCSfVzD6CP0Jv51U8OBsGmuf81IK3kW7UmYolGk6rvV0rBCaIyXpIAOpYDaAxgUHHwbF3EzG
5e3bApI8HM7QV3x6Gg7v9YOYcsh76dt1q9OUwRwizobRik2UvUMYskdN049W3A9CCbbMXqrSoS0F
FWDK8jmAxv8LoN3TjbIlBD0ELAmHSOEwIK4OnGHos4oywVg7w7bv069AS5gy5OM+wLrUBZr0kyUf
BipFlXo3NiaXNjn4AeFSUrqsQfjeOqr6mRntpy/cWRSWTL0nCohp8pGts8u/eoFDs04goCFyOwam
hoC2h0EFoY5GQZYlMRP+I1DWtqZm+dlPE1+y8Y815lcFHowNL0nH+Xqy0RD58s/+VRVBioMMg4w9
EhZzVTYOBI2prBrcAy21EPnjnQ1e+l2quhn6zlMt0ZLxjKgdGZnrLyMniCnFZ3LfFlhC0f2pwT3T
lA3jRT0oACq0fo6bbIxnCoQujzTic8O7yVo8zuWxsTrp8TuBrI0ydPYznF+gCF196XrwNZhnSZGp
Zv2oQBPIKgsX4sQBo5Ju20Pb09d3Qg6z9PQmQA/Gj1RgKGCZXK5rjHs8fZBDhutsQxK2kn9jWxIQ
pSKpBikRe5v9QxQPKUI6/Dqg51j/bswEEMJCgdf5H7GrMb6z93Djh8fI7XRVWALNnnsPXf2MybJq
/e0F2kGsJqBj5Xjnhvlv6T46jwcRHwQIp19tFqFyGy9SaFaksSG3SwZb543ZMpXsZjWNHJ4lfuBZ
60o3hXwu515+kxmKwWJHJZS/n3EcQqkh3hvrcQd8o0EYBzsBZ3Lv/6a+VqO3ggrMkVAZNbLeocR/
tX645s5iLJLCzYq7DcazY9ycJV7o5AiCrlfgRWeV3iHcIipO4IE+0qok+gvr340lLPbx48Gygcl/
RF5IBF55xEld23jaQRcp3MFaKxHC0xj5rwmugOrs7wp0qeIkdtzpGUBGBskyevI0YkJ+OJw+k0p6
NtjCwism+b0ytgkEcK1zNQtUPmQug9auaYpmnk6r79DE3iPiPm1ZXLH5oStVnHlP7TQc3m+OSL5b
ToQjkzi+ec83GhsEaXbFM6FzDlbYoiS4sk61V8k2I8Ecs5Rgo15itOwDrd+d4Vk6fWme2cFWWrOx
4e86VzUOYYiRiTepFS4LOAp3t0Yz2gAUYHzRvPJr6P5pmp3SKrThjgh9eXGLOEK3tGWjN1Q3mVdm
l5z+4R0uaH2KCYUHlPviXmdoghoMwfUjHXGUHdW035JxDnArsSLAfxuLk0PckSjtMp7XVlQoTfhc
Ddr1Ie1eOAVF4u+hEMiz03jgu5GHU+yr/lNLI+yYWx7uFdjkRduU0QqkwK5cPaxPqLOy2LjLzqlY
ZwgKXGxwNkLhocfScNQ6I1AuIS/52GZb9fHMr1yI+o47W8kRwtLpA/EH27AQ1m/1N0+LxoWpyIzE
ZFNdM/uG7Yv8QztX0sRa25TomXWd+rwzEjMBrmBCR7Fu0EV04+dGK5oMEOOYsGifFMok1CYgFq6n
xpSTwNMYg7DBpCl63mWaz1erx6RsTftGUQHE1d/vsYIwfkZ76W0tz0uyjvgl19+GiWGxZL2lOZMy
TWirBmBBlFOvrfNOKVRKOG7YQ176l+vyuRVlIBJmKDu6HjS1KcV+P/TsPOeI+TbqC3WONnqTbYoq
3jpfAld5ZUl3/9X2gD7hGz4jhixvhilYBhfjn+7HBaAl55uS8jEXBQg93nF3tqvcODuLqdMZFsv7
oVe2r7WOIJN5RebqRkTmixuYH8UDEkvn6a3lzBbKobdIsl/rPhcJDO0i3D7awFv+qwaeWiz7uz7S
EOfL440nX44w04WOOtOxCyWVSr0B3XyYWO2GyQDd5uy8qgv6A7NtZo3xcMx+9fIsa0XmL/SO14Dg
GCh4G7PGpt3vneuAlL70dhHcBKS+CwA0KNjT0bBhOqgvz+9aqzGaflIh1xLpAPUxWTsz9dudLZx8
d9Ovlf3g5z44o+0aRoLOti4NYLQ/+p0/4e6Z4mCindPeYSAQ038YIK4X/xtaYW/nM1t7wxNd2hrq
6aCAFHPHnq+BE4fWDrB2uXZSJ2coG51RrzoMNUJRztJCpq1/X9S304PJTHOczog84j+nJVsWGqHq
4UlqMjiUywNlYY/bXiFQpJWH1h2v2fNfDtW36dQj86kkHnmVsCThqIlbGu2hMw0vC57KOaQ26gne
N8rAjYdKje2MDO9u7dja9FTBafbDDI67mGnx6GrVjvAnUDq8Uelrx8vYrYZ/9qE3N3I6OvtCuI+d
UbYlgPaAq1cPRf2GnclvVJMa9eyZNnVlegnx6O349dW2Y8JqOUgn2mn+5uvAQUHsgzN7R/gxj2c/
oa2KFxXMSRcbhX5c2v4yhD89yXm1Q2snQ1aGj0kepN31YQnig//0yGyf8TM8OSvlBVotVPZ370f5
S2GQ7KeieNueeEqXUE93OrngDyJOYJOZ07WAkeNKlmQmTLLPojm81PriS8tN9E6zTb7hCYYsvnJV
dBZQ5KhzOy79w4pDnrME4kvGWxjw4+UWpeNIuRWkLU2ee4aiiJRBqRxPqlbb9lthHmAvt4F9cLS2
Fcuw3fOmn0A2OYKMz/pZZJH5sXR7kkzVp1W8dx+bfcD3cNC0GeXtykv4O4IBKYGCBKVAi2rZJK6N
gMf+P3omc2d6CTSJajPm1Wom7EqnSDoAsCOZq3hhRFF0GnYC+1bZiwAMOy/dwbfRbLlYbTZPF3xD
nqVY6iDkqIEZTMo1IM48ucCMidmZQwwJ0EdUe0qGa+HwjJAv2uSnavB9ap4/tstD8XL04VGvBMFV
Enmbpm7c6FBWpYmxWSeJWfVbtaQPzgJEWLEfxT3N5bRp3XXcqtAEy4MexUV6bPEpkNuSa2PMHVn/
DUSid4WY9rbF8lvZtUtRCQ4qBdw7nGxRb3ejRRVC5M9TY2DTRBAPbWn7edbtSRfUJN0mOHfwrmuv
+5VU8/XNGqvRccl9PKhQy5jZbSSCYeNkFk/9JGzGPPR1Ouz/i50bbu0sSHe3rgamocdXbmJAHzlE
YRNQFhXojDtxIzEUKjJeikI2bYfhM4DO2iy2mjcRuERlYYnSy/e9kutWW4hGFchvpanZhxTlTMVs
kl8oCQkDOJsq6Qzzo2W6wZvKkPMsP7/liOTEebUOLWi5XWXdP5TLVbB6PCKHc513ZuZxEV+M0FBv
S/3Sr01Q8ldLMcvcCGfuvkVnfvujkhwxrZW3WPcxRSVw9zpsdXveSHRTy4dURkX/R8NEruiV6I9U
4XrsvKLwvacVxtUauGnX3+T1njdEXrFHKSgM/Jf1vOt5m5iYxCW2NqP/kbbJ38sXhRORbAlSawiL
iZoiS+YCixLWiF+hWR0BovaLwR9X/xR3LpqFCsZ8UEwlgO0G33E4p0XzLfyoYYCsHH1k+KLKgr6P
jAcPd61aG6xo9f4I5SKDS9Y0jTS0WamHfXJNQcUc8C5ImnZ7WGrId2XYXvj+wkuGxYchWxNEWWxK
4QQkmf8nYSZ9q+GmPmB0JrqsFCwdvv7N+r1EFynfufk8gnj9LZdeCM/0jqgYgKaaG50969Z5mfMn
o0IRbhk248uZoDxJ7PsCsM99IZuq53yPuJexPAfnNlFqODN2uuRaIKu2WOv1g/u2rsse4/kuguiM
OAerEgcaQfV7EetoETGBzeX8ViC7pfJNZnjOVtXlNPflAaBGfh4pbGOX1hMMDp088yb7kh4UyHOJ
DW2JEzQwXkIeYxAchoTD7RO7kIq0D6ZKKCKRVfw11yS8YOUcdQsZXanQc0o9hMRdc4vgujGAxa4g
F4AMkhHv87nTTk24o1GMhqhZY+gm/1r3yFDSLy/YurRtu7ZLLhJBW1spw7NcOKJn/u1qUznwKzpH
+hLic0MlFYOT1AQp9VYzD2L6SgD4B+Fw1gZOeAE7Q9o7e1DdzNlRy9k2Ydxr2YezDPAUNYXO+v7j
ovqP3AFeThautHE7ghi3gUlSozVNRZPRdQ4y+aSNukM1r7pbaMiH8iqKW5yNMGvcMm7JDykDpN06
Si9CWB53RV+l/dvPe4UTI5eMIAwcjf7fDNGQgQWXyOzGurJ3ca4z+TUz1mpsNqgUtdSFzf3/cfL+
lio172mkaowdzKyzme74ghKoW9yniNOY9hUy5Jcukiv3PaDAicyV5G6vsVXGzdmWskDO8vGEr80q
vKVXPvzb84BmaOlOPKsCNXutmVFFh76e2/h8BFGYKgu3jCyV7MxO5+210zHrwC0/3mNlR2mFw+OR
lAJqsHbLbTHvnqq38KvJCL1+JBYq4DP8mZd5gGPBIZM7zsTJU42M6UonyCtVN8K0TxfYJ7+BB4a8
6L8eA5/2G63KC/YxD2+SDwrJtMu9sUoUhT7bR85COmht3r8iiKdN6ZHnU3wjmXGdpVAhCsFa0vzm
SgBMHNVOS1rDEoz17aOZu1aZkPqSYpuz/T6rXdV3jrOQU7Q4jHvCn1VelwC79amxpkax5VuDSYBK
RZosbdpH1AzrQZBdEDMIHvvBEqz+kva3YTOTmW78RpfBEEgojoU0e1EtTxCKGElu9sIwH5UwLSIl
QeO+q0GdvSIL42IuiC0YQdJuNoTilAylJQ4VOVlXcRObihx4dGkDSToVwL3TaD/1KBEFUbw6Wq4l
o69Zg8bh0xTzhTw0/pELcMUk2x472dk/Qf0Wf80rVjVzqVSa3ILr4ym9t0btOb8oAK34fMSktkMf
t9I+SvgAU3+2pOH35cg88lDqUdPaHCMUh7HN6Y409tSoQsvCcAdKz8fAHMIgxvcW/d8y/yXmlmax
2azWecy+vNe2qV41CNDFCkmoemwRM6W0AYAdFWo8+CBBsYxh4wNGfMLAmY54Cs4/0KmYLWMcZtCh
hDKYeBzxYMHrnIjwSOmsXdtespZZA6yBn38VoNRF1YmAIaqdHLom2k5K6UDlKxTatNWwcuYPDK/K
rr5D/9bPFTsh7AVxl21vS6JwzX8lCLX3LHM7QsemQXV9nung729FTIkr08z7Fu8npVVLTOjsgm+E
gnWK0XD5y2SxMbWbuuhiGy3xiLVd6J7ieh4jMThZwNyt2+wNlgV8ciHkViSWIZv3gBgNYGMnfVDS
ASQ2GlhxdOsdtzblA9ZkYQT73WRF/cgiNbqOhMnHIKbgunWM593pNzA6rslMrOzPOwgaivzuL2iR
a1+My99c6HKXBNvqc6SD3XwDui58ywqDivPiHWZnhd1hBw7MJABolsZOfANb+IsbstHiwYgdHqY3
buWGl83stq8y7i4024LlfeFBPHy7wf8XnIJMjhqrpdkMnGtN18JZKYPshV6tYkrM5/NjT/dle+eq
xnL8iEGYSis9LVY+m7jtxQvdLkAEWapfyPSLe+armQ7EMD2zVdQukyrX0IOAT9VLS9SfgNJFW5mn
8BfP2/lJq7L657YjhE2QXzTFYnvXJcEU6992lA4XLnrdmLTbiEiWglwTTeBzUY33oF2pigJhbuXy
uGBSwEX+9B+X1ljmjHaizFkR8Ay69dXD10R+6KpLCHU9+LBUWuxx2DQQvAcN4MfzagqnDO6Nq83B
pwiyY4G0sehSCmik+8mSR9COHmoSfCBrmPSIWIOTe6bppNcfXXadZMaro7pWtp0gQIQRcjZGOmxR
6X2wsjzF+65ZatY9a6PgExAftldqUba7OFdqwEGJKbqHImcpmSjSGWfe+IdwEydCttCp1/n3gY8H
fL+9SAXNOJhAQbRVj2CpR+FCbMWG4U+1eDdmMKH8OJHwBnkVbafkRmIdZbpGAyYTCwLCVDu5BOHM
j/ClqZa2jXWVkbPA7cqVGjGDzFkIjctHD17s+WDX6gYpjuwq4UhBptRmTiS0Pd3rmkwwcgPQIBGR
MMpT0Na3HK8O/nZV82Ax5LXvoXj/isz+sKlAINR3/dXJKty0rKIqC6MrIj6egV43e8qwVCpEPYgT
03vvh30lbPB+tzZ16NjrR9n1xLjdYanVsTFVFrwzmXX2TrpiKd5ZVpfiSMVV+/eZNT8/rwGRE6G7
XZf0ElEfvEvhWAfT6ojmGMp7y5rpvKiWYoXcQzy9x2EAiTgdvjjxvbpjJkrIXxm9+KDUWJZn6rwK
eD6B576drvNXKhA6djIG1t5pZk2Qj3z9jLd+E2Jch+S+O32er9L0tm7EMpeX7VI85tctxa+Pdnuc
Hb55iPVNrOZGbr1A0Kk87Qfhnt2p+VVnSfdJGuYgMEc7vfkz58PRP/PRQiE97ta5p3iQK4X0r1jI
/cZhxOrQ9PMuHh9Yn8hpW/hPBPkM1B7+Lctjd+tRnkwAsmMiqALLycqf/QDfSnLrg5mURFhg0926
wXQY/M88MjbKbhEjg/btXpllNww4QqBIijrmsluOE7d+uMCADZh03LjZ1HTF7jZnNxeAv3Do5Zwl
QkqqcMExC4viZC5UXqp5zuloikwcYYnIPHtDwsZBaN3Bt9pjUGGHAx+j6ihzVnDHCEISuBDORW3y
AEfc0zRQp1/w6WOPPH+amcfMP3A/khWajtM6vd2tsUExxQRQweiMpSthMPN72yQpOQ+zUyv7qiQU
QBohMXkvkRssXOI1hNEcwA7KmJfD6cfahnGMRp9mVtTYM4TcVTKF4EZlcIxBvLNO/KSykDg0LcF4
ZyyYD3+sqi6V9vZ7L+zfA680clz883z/fgvU2Sls8NU6qlBaRUyKpsJzV9/edWxVxw4oqapR8XSa
/A3xj0O31tv0qqzCp6RZE3G2XZM1K2qGRIZWJ2uvslPNDGE30hKV+hz1OYK7ARZNgsEBKm40sjPh
iVfEDQivjzYX8KwwybGeE+yuKrnvno7WMQg7uGmYCt5fKVEeQXvrg+NRPUVDucqT0cdcQiPp0HbJ
6grQ+IGx7l0QwcDU0kKndbDBeO84kMxg146Wvz/rKouXLpEnEo2ON5rtJwbx9idvOOHFQwufkc62
WAvN54LZz32V+vnF4Vjzn6XGAZADiaErlSMXVj9f36jWQySzZj0D2LqIZ4P6HVUn+7UiwwTN/27E
M118xWoFVvkbOeUX3ODwTZnNmfdWhrEzT9T84D6qQa1saTb+gBEmyWtule5PcRNctvZDo02otFsG
5j3nbA/CnOCPSW3yjXb6jpbq2g3XGkGu8b7h2vZfX3MBR30FMUIFidfojxo8ybKBZjixzvxYSq1C
AEyXuwvdQawNWA8zy6dss/mNmd+Rl/d2aNMwDtZjGVown3mfSeDs5AGAwmNuQ7mHoaBiDxWNo3Ps
QCAzMhVWzFUyG8jh6ugq/eoEoK0L5SkysmWvyhn+dRFlCQIMWUxHQM1W+rwCpZKhFgrUv8CgrDA0
u5OedW0ThVhBiWF4xyD/7RaUJlALpM+W3a1w7l1Io+vHEiprhgPM0nBWHxjhze6qwALbEBH6tQm9
yfm2OFWuhWloTcRBwCLSO0Vp6DQdKl/rnxSux0IuBV3dbOpQtk59HT6KODRVUqBUbLlrOmvCdyE6
nNw/YBhEJMrcpFftocWBAGUIJ0oYcKhoS3DTLymLcORPwlDn4V7+n2bFRafu8DbjUHbtidkKtcRu
iTWSA0sXoRUUph9yTwdmu38+oWl6CMsFzel8/1Gp5/zMjvRYoTzQolKXbEUIq+chwbjCh4ejcmpR
6VpfHEjW7eW9J+Ws/DYSEVLpau5J/fG44P0oeC9uNc0QuWP94e3f1cYxT8C8kHsJ+DrxWXrMTiRZ
N4DX7JvCySRZSHWf0uojKaWFq3TP+Yq8ngrTBZUV/lDcT9j2VNNxYBjgUhUqStirLDG96W8Zz5d0
6/b1B8CDghJjh8LNxIQhtRjNzLPta1nV+r1W6sVwWWlwR+QWcRIMePq0ziBbdQWF665VyG+7Bh6n
h27axaOYwa5trG+cZ42HpV6vyF26/fflziLEMwpIL6y4OesD3kEJBdMl/LiF9Hhk/CIx739mK2ja
I1DqPmdLW94kmY31j7JwDBrZ33TJclSfhwDnPYH9dZh+L/nCecB18+TkIz7emaZmFsUwkXYgIgD8
UBXW7D5cDrRC6VRnpi1OMNpN04d7NX7KHAoCRIkl0NmIY/vIvaWdbXBc0zsdddmxwbeBphnHvjye
eLNfA/SgBBqc7EXFdM/G3e0kMkyp5P2I4L4Oh2v2vjVgJY4wtRyUnnCQY+NSp86iIES/K9fJtuTX
HbYcb7H01pHd/5ZjFR2N+F3q+sLwg7ppZjTUBgt97YdNil318QwU15Jz80/w++uXcR746Dp1+VUT
zADLsGuraDZozmIITAWW06KbW+SJLezLDPKNPV0hgqWcpyvBeoG3vefmtfaVwAsfvouCvkDUl2rs
s6RgQ0WrDxbJAvkbSWFcnUnpbT53T4ulFe34HXwlDWh/J4Gmrvemd+Kr1ZW3z7BqPHw6Ulcgc3in
eRWc+ebFK3JFdYxghw4VzRajobpOtJspOYVb43pK2cSfwCxr5sIaDmUzSyL1M/SZf2f3ueuvJe6g
xzcE1Pqlmg6B1ljEaVHwy0mLVByYbq22sT5v5ZcO3d0yBrFFoALIYbuGDQfIWrg5gYYpwKkXHpE+
TZU2SfDdBQvAjHY+ZkOivLFkGDExSQl3ijFOq6LKd56QRfYn8boqOL6XOlHCtfnLXJSKyk8mY29q
kdxFudHv/oW42blZ/frceEoy/qhdH0a5QgwmlCl+hZBtnWxL9twDN2Mv6T72udDWSKlpGw7j+gFr
YrfgkvuMCWUjmB9mXof+G3/gnJJTP4K4vGdoZdIycOg2J9AajP1fYg9d7wsp1SCZgOJQCiydtaPc
m+X30ooZ4UkJM4aEambg91qnYXPFUBU0JfdD4Lbc2Tjvo+QJPpspUa3wizRt0rO/DiCQ/DF6oLfa
jvuuYfYuyMMK0NR2UvywAQUoUW9ggMjtUh5dt/AuDgJFiIez4fGtKWHEuWW/tMcxcutkeS/0Fvdg
Zijr2xFeSAAkwVDfusITp1qGAkzJ4pmwbrJeJ6YrZUhe1LPSB6d8zkosXI9OWlnfd/3CM1vaamwO
Ul658JL5Z0oFXcXcsWGXM6ngGT3mbpokBjGN3M3p3AYUv1QymqSbj9TQRK0gbeG8q2xNhIyFfly5
4W1/bjEXm8xNp4WMve9PyevsKM1/ki0OR7rrPBE1mzfbuflQkaYxKTQ7xrHW1/NBeQ/kgZ980/dd
drFSx/enjSHgTg/M+irE7zJjzPYL4AGCcRT6vrSLHqshY6oDK8acuWwPHLtdgvfb2Xe+URFbD0wQ
CeMrU2ctmsibmre7C+yZwnGP0krq8b7tstYLoum0pU3/W8R6wNd0GHEpxVtuiemfZQSrNSnfDnaK
KszcGOACXTCJ7AxpMZnpYXmyDVX9SCfb2Ah7ip2ZdzRrwTtjoFeBbWcLYjClZes1FuUKkdIyAesl
u9PYJEnSmY9KFnr5iQeAoTutpuRCuunLcrytJ5HK7zC8QtMR3f1jTgv7mzyMp09VHNQDmG4oImQy
1RDOdvWmdlfEvraRHMggFEk+EnVe3b/TC1wT7BjoiQampw5lo2pC9FNwS+odd2yHcJjQ+W2JhZ2U
BadYHQ0TWsDVvSceQvdzruk8QmwZB6nNNiF5f52QTUUT2FB5DOWODbRBqNhbszqxeVSmWoOXqfEV
lEbA4+c6821JikuPYFWO/47Z1fo7N9sZ+fD9ndPEXXaUMtm6RYAOlOuXA9A2WDvR6K2c0fP4J3VK
iSz81egiCF9pqLEhSmdq583fQboRJZr4D5MiQZ2yxP60w5FSy43xQxyyMfXddWzLeBQq9KKO3P9J
7INgni6nf5+0GS2rhO4K2ZUlK/9SJId5YE+QwuDOrhRuO3fhi7IZGCVDkB6l0kh2unJtEliiuJr5
14Mj3wzlzRt8bUEzo3oit9DK/X8tmbRc0uf58y5CBc+/frKWCkGnlKPLhduJKYUIsIXpWsrLfvZb
yFsH0RuSfw3sRcFcJbHVc9hklzGKFxbT5ZohIYRWOb71Z5z5KmqhJOY9s01PY1zKioNnm/ofTh9k
BAHe/YaljGcL4cnmAQvMuqxdhajD9Hn9C7WNrM38Y7gryOf+lTJkCE6K8e7UeCj5aIBkOB1KrArP
zAYjlK5wBY1GLsWq7JWoTlEmdnyHGozGVQUe/S8orDsSghTPGV0N+xfanMgi7Jhh+8ZULnDCdg5w
fr7NyOyrks6WjfC+kkDnjFDz+25CGvJkwMoAn6lSxpnnciSri6SiRvqdcbNM1P7rMp47MMAn1ebk
85KrrBb+XsMQq0g7XbmVjN9D9uHL+GvL3WO8Pb+tLdXpkTHmcEoqRKqFCAxMTWh/Q7NpmtIqKioa
Edgi8jCGkwEHgfJ12DGMyBrKaOJCqZYIsV0oqvOJiJDmHTr63Y/0YJkcefKYo/tJj0KjA/gKh+rI
WtOWGnspmSYachqShaTdc3WV+Z8aBtmTilO810P48cjp5nZ+8gNmGhHW0AtFhgvQn8kkEHmY4dTN
eyplwiZe1hQMw9QHtKP0zfD7NJurpqpkEm8K49pr8E2v13gHXhUGssT2SwP03EPgfcU99nel+QMS
OdkTC/puW0NQ1M/tiJQSROgNjLTwt1Hphs8E/gAO8Wytx8aMYQsVWzEFKDz3fa5u/DTBwIIBzkKM
j0FAHpVNg4mG6EPS1hvLPZR+P+g8C0lHa8/H3XdOCn6xjEj2ikth0ocrAOHijygTvPoO9aIaNnQ1
hffb9AJGtRYK9Rc4DqRaMK9WIaDVo0fZ0hglDHHQK1SGb2vtEcg7lMSUPKJF9wlAzp2TgVUk2ITs
0f0rlOp0Q3qF1wgHTonW0uAHNYwy0E8ZrSiYbWPzB8RzHRNEiP949E09Zt9VQjuCbFXLKpA/9hoz
HWHHspLG1vo4+xXIZDFZsjFp7LYmtx2wtDg4mz9W/HtYm2YetFlAURzKXsdwsiHUycqDPy1ypWFT
PARUMAZh/ysw8EkiLsUY3Bo5ZJy7mQd+d1FK3XoKwLkEpB/Q8wQX0LvcJJtBxI08o4XhjleQ626R
GxNVh7i2EYg+bZriH+yBJwbAhMRxGDhQvJ5ZlYppkBSp8CsTGBWu1LhCr4EuJ3ZF5Stu1DsdAjmm
QP+dFcCBNPE0honO6pQ+cSKR6qwbfp1t5QLfjdJMw8cVPnWzv/j/DJG9q6sILBi+98gEhrHI/2t6
TMX5Ila62dLNhEDZPek0dxVixiqvh59ymOlG9NAVT0PF0zX47Y1qFI4pQRHF++KyhXGLiO/c9pW/
p2h2I7PeY1c9tP3f5QOETReICtQyVsfFG6Kk5dyzzuYOYZBVnOB32KrkWo/vSK+xqcG15M3TtzJP
HPHa8gU1e4SPZwf4X+iHbcFf2Ub6f1Pg0bnYoZI/3Dku9vmvumi2YufAfA7DXq0w0+TevT3eTEEQ
tuv03xXaLF2IRDcfmccLgL/ZMVRMmbEJGpW7lQKeqbtaKOHWlAzRBi8vs3MaSsVK9IN3HY6n8ZnU
dDxcemUmdx9EaJKsKsxnJKhMuoiBu/W5ZGs0yEIERK743S7AT/VwrwY+72CpadaXdu0dnbQwKu3n
DfjLzh/pXlL/Q57kRRK022UPTzcNb79RExLiV+LCikxTxj5bILSACTA+at1jAJKuX8LNTj6vmbCq
kT1LePqy3Yh30iNmwmkaicI4v+59wHo4NNMNrbkuDMq4I/Yhqat3AwSFGNOriBZmuw4C4sfk93qN
kBURzGEuQGWHxkpMDt9UtQydIYzJFbPQr/2g5oYqgXtrXN7Sz2TfEH5NQYb1aBmIo5YyPKnXLCIa
dZG9j3bxU1Egd+eh+XJdrakiWsIfwTOdbccUP9J5OrqlDJk4JpnAKMn6fcU7TxaPhBPzQr+egg7O
9BvDXMz/9TIuGIcMwge2sAKEOPvOGZ2x19yTeBdiTYHxvLpkDGCc8ZjE7ge69Ja0hBLFFrpTrabC
Sg6lc/0j3fQIbMzrphwzsdiF3EVyACYcpSjjlGPgTop6I1SL+lwFphvjySb2pXY4QHLIJPgXazfK
J87tVwiqZmc3F3WEniMv7pbFkJ6LOIPjibKiz6BXpD+0E/0uhIUeFW3Wt+7mtOfu9mEtIWUCHRFS
4Aqm0pmfB+F+Fj9B0eWCU48gR0VEDIDgqhmeaSYZIjdfcsqPporcuaUL5/idjbAkIYI2yMJsN9Rk
wd0SDnFqEGq84TobuVkPEUNtk7Z2iCGtG9KmhC3sy2mDoBkuLCt63cq/dwwSWfCM9YfZvR/67/L1
cbXpPiYcc6of5voJkVgVlumkMBc+gY6OFwxQ+hAMeUGfSd5EMBnV9QGxLwjSkN5ZmfFVrnhM+h/w
gBK7SfRnbivdq+RbksSEaGWfeIe5mlxCWPazAl6sVo8paLCpSweYj/RvK2QNRSKh86sJ8Uu4JJjD
eyUg+t7h/zXOQvS5Mpbl7mPGkCuEoV5tNwt8lU4uYisl6Im2dKiRriDKq4g8EpHD8bXZ4rmfl10E
6KYR4ZkrZW/cViOCvF8RL2DXxaBtH2B+ieua4Gslci/MzjitECCuT0ld7QT1JDFTq63afjEjfHyR
AIpWd/5iwrW0yRKs7t5ITzGBqSkC+Z3CXdVNOxt+CE62WHLj6WT8lUCIelwtvIMXW+uJTpQU2301
ggxGrvZIuSFiVeH9D/v4/J48nDN9nXzXTRCi5b9AcOmdkpuB5uc+RG7oxIhFLtf6WFYsdAU8U9u5
8mWW42EsETi9OVXgkEY86aPYbsHf6Mx+dXOjB+DsKH2H2LQWy2hst0TYRA2a5+Ps2fVW+jkYYaa6
Z7JQVBTR65WiO/pzeISRbB71uQ1TEbq7oE6DdoiPcWHtHGjU528BNZMO1OLdWC6rxJYa2u7Vxn8o
4gPuCVdUZYDJz0MvxaLfaEANVf32o+b2SZTSHwwoBIw9Rti9Dyd5R7TQ88u4zjWaYLQoNyHKPV90
9BZQ2AsMSrjSlPPGfH3X8S0hjDX0U8mlNn1EPSlMfzQmecPiICqxwLHEAbk5hQryuHG/RWadVzvS
Qx5SUPScC3sGSyCyxHDQaRQ/8UT6pnm/yaB1cxonpoCUVZ4259hPnKvV2GWnfynderZ4Cp/t5fv4
vfnio2Z8Vcbg2mXwjEVGWbaFNkBYoiwampKVU0pqT69BTY+wtfUYpOMNSE1i02sp2z0jYZ1Ez69J
w1gPyWMIkqSbz0rfoAGl3dfil/qT4EEDtmHFUSvJ1ivWXE7uc+L/Tcnexdo9XVhfUPrtOyvTzq5H
JoDbaAp4Q1c9Ct9Vrsjl12eLDG069AjWwSEENp4MSvA8qxracutdKNO/wpHbA8ELMNPRbWuZ5z1w
80U0LrlbIvM56CdyCXjLUBCC+4rG+i1+t8qNjqXozlj9FfOXiipODE3j0U5ccgd5xlKv+CkJyhsA
t7YHMBYrWumgSW6h+iRO/L7vYH1pdHHZ7V2NIKv64VMCtU4aJ/WKMkqw4XXJLyqwUmdo6h3qFRs6
6lPwXydwdpHnYLQ6TGvnLyb1N9TFoladS726UnkdhKmuZs9KteqPQM87JBC567syruYiBdZ2kolv
tp+6YM5NKAOm4/kuiCGu8FhAYMaBayh2an0KK/t/3oSydb4in+mu7s3U959GBpWjC1ZGVBqrAg2X
2eZWU2RayRtOLfLLKN2CDZ8dyp8SVOxCFVvrXL8E0W6s3kSYSiDWIvLLDh1BgcrlMxC/YTG7VBUC
fT6plJk37Qa3Wm3fZt/7Wga9LOo9MhPjo/diYUudXm95NRDzTzX88QXSudd1SAISjsa58K9ph0BN
5XnG4QAz1asYHl9SBGUpXpwxH8jYtnnck6Bgr3txsdtYCSvqE730T+sUtcy23nPQv88plqb6fiOY
xRlQbDX9kYjAfTgfZAA2xym3ocq6WQ/bDjcFRP2FU/j1137pOM9yTow4FQAa9RXriGe+TocgJANj
g/o8PU116H8W3bazd5kt2EXs3Rjbpj0XKMY1DTVd7IEPtNUcZd6UH1d2vqVC7r4IjDgLOMBcwmUo
fjWiiLdIvyKSCuLqgKNAfkxh4RPKyMCCYobCW1NSrZhPMe8RVeTXxTsT5/D3bcE9yTdcUXYPtqFX
Z/ojk8QJ8mJYHcg9AzU7FYn+hoRl5ZDIaTvm2NcebJciG7SfNMTw66Gheq2glPx+OTHD5ffdrOpa
6XDpO4NlsmJdXhBDycRj+57Xujf4BjvUyCglw5H52iVeqEPPAbtonA7j6gXFW76wG74C4qaDlBtT
NF78tDEVdOlrki2N9UHPilx6ZE+pjl5Uuq2F6THNCI2T0YNSX2G1SikYqgM6Gqpqb2LWu8/NDx8x
Oj8ynKDDQ0Y/Dahk8W0dg6UvOAE689A75CI8YYIDqwI5mruVhxqItwReBgSrh3bEpDNhT02Uq2VY
s0Ws0GBSRD1G+FGdhFENjzEqHPkRoR165rBhLPJVXm/E9/jJttRmjdJE2zwRVvcQf5Yg37cb+EmH
amQM+pc5pP+OeWwLIV0oFUiz0eElx4lApOQ0poZzQ2r75FkBaa6EUlixYIK/3UummESs2sGwtzmk
+maM22jwLDQgZ8qnft8K9g4tobxGzozXrpMKgV4oRvuTpYp75/aU2QL9pCTaedOtnIkeJuKkxTzT
HvHUOT3y0yDL1ahTNwvnXLfO1oWYheS6tWN+rANzFt4tm1LFx8XdB3IiafWzJy18fG5X1AE8isik
JzF+Z0Jr5ZJo4tm+qlmCBTTh6tiMccAW6njbS1ql7fBx7At/kY3fWkfHYObg0MYLSCnT3zzNoYXR
yCag5U5D8uTMy0THMLmcUkwFm5fK+cMNEXsFKCMaBqHn2yqsMA+GmdLe+73u/1kCY7NOFMWmujqG
9fRQPuX43WaXqNrojkIRaF8NarGSctcvXbkSw6qqvY/NInxFtPwNgd/1Bdqqgh0M3lbvaXcO54Qn
cOpatZHdjbmkzE9HqqVnXqHWmFmf0kMBdFFMuPNefLwrNYr+YjPTbLSVW1tK9x6Xqk89Gk5KA5mz
kJ8uVcYSpp9dmt60d+4vzd8J4QLwbNGqIO0mm/QBaLm4Qx4BuRrjEtKJHymCXI1VDL6r11xS/cYa
xmw1mrqOCmGFgzZwuiSS1fkEtMMMFd4LQxqjwE3vImHGVCIFaDtIlikiN3Sph1H4TlQ4luKxIb74
CckxAJZtkc2fYWvYbb2SGBMVu2Tc+PfPV+57kY6+4nmu8UwM47VoEl7+78+1uhTwlHF6Cn8sB7Ur
K9o4KXzt2dEtPc8FH3lO1Jj84/fx5zrmWzTfBcY01Gy1hTituskBiwG6sS3siFX+emothmPzDdWb
tVmNDmOOW3rB4Wm4oND1ciuVhFAl/0DWL6YtekVr2DdjVtXxPd5oDk0DukjpFXIfcXMXG93RTnrp
bKNoOUy0Y3qxor79h+kAB4GfE7/wsJSfGpEt7S1RiQ2SR2O3lEnZzq9CB9z4z2zj/jRsf6z4K2sh
5C7w+C4yo6A0ej3aErbU0/D/2ZGqGqi4v9ah4M61wcV0NEZIKj0thvoG8DydUcU7M9YyVNjy648n
3ksId3uWc7IDTCUoeyf+ESr7pgu1QK2MBvj5TmwimDdxBW9Uu7ljYYU4r3B5pEclQEbkprUiRbfw
CfdX76zsdNq7AjDZaMlWq+FOL+7lbPFW47RVFgELYPIzPPbqCFAweet68Mcmlzd6hml+piuiI1a2
+if43PSO6/24z7q1aKRq/VIdPxKN1YSGxbuEbN6ndzK1S3dPLLWshmft2eT/khCnFvDqiWq7SW/6
nuiCc65xCS3t+ZEZlhfRw6qj9Svr6MdLyfKl7BPz72RKaMrlRQED3sMdAAIvZz8qaHpn37RrHw+M
9Ne8EYluk/0a9BHqW+03zC8lq/xLknnW83invGTxWxWAEd1YVAhyuRbLF012KVRbzsoOlbqPnKMR
ZZicwoLGAV4GxsNxrmg9KpsdTYqnwOXQtCcLkeGhdNhMX8Gkc/17hoIEBd4Gq58xo+rDQ0qEbt4D
lkinFN3TK77F7rjSOlXj07mG9kNCgfNm0Kzm6qr140yS60hcjm55t0pvPyObe+xHHI24xr2mV+hY
7FSlVFWPxj8yTjEM13sH+DxvxmowrGeejZ09dxAZfSQgxYtWFEuefikuRsfVAzku6LK/6NeXMCqu
z0ZveC7M14lyaj+pnClSTAVWJoaE8uCMmRduoUyp8cKtxkGq9y3t1GVluZjk1gDwifZwzOuam7Zx
dm/v+woskdOJ9q2CBrq1sQaKMs3mrlaUYWcl8CSURgnlio89FZ94omJJeq1ZbAsBZXauRgVmS/aC
KXVZ1snWYHF98h0LumH7J7tDJuZDMUAJ6Aty2k8rCS8eLgQl4uc028pukgP+RUIEpfy3iEIKnQVW
7Vu0lyTgu9kR7TVNuNHA/5ODb2yNuU7SJPlU8UKtJ4mONUudX2s6j24WaTaevGhXOqAZht8AxUu0
4fU5Tqg+UwC0uILxw9/TYxRaUNfgqlEdiRN6gkBbiZuqeVfTiuKlD5bieTyV0+dqr87jbUIuxIAn
cHjxfOEXDt9nmAFmypAm9w3kvwE4EkQt7ER+kaZ6qxRG+3nHSeeFBtjs18+IN3+qQHtBaxdVGiOT
0NtMzsBsJjU72MEE6SOjAqn9H4zg77y23lJyuDCBpMIpl2ATJmpA7ANOiYnltqkFwkyBVNpM9X/H
qEflVPB7XqOEE0lS64hjKfCQfyoxVUqcPGZKU26+6nGUBXQchA750h9jUa2i8s/DiUW+97XthmBT
X+0P9b2twbVoBR9oR7dxeDdgfBQIh6IELNysk89GeofY6uEAME91e4t+MrUX67Tj8Fq/iZjcIQDh
+td4YizeGqNvyV9TPKcvXq2hDd+HotUu+1rBou+qF+UJkFjTEwWf3zcSH8gcCUIGv9NqUfSD+FbY
Eo4ZHptf1B7UelkMq65x7BTq+rAcZK50ef1u1qv7SOCsuBqkOBEI5henjTivfWR8Lg5QROVHqXkO
v6vraEMWW5nhwEsHhqUEA2Z3gst+g8AUBPm4lXuv50RNqccvf60NhIB5rzCN+gqrFsInQ7N0xRKc
W9l+mpEYVXolvHq1jtwRB6EMJcpqIOYfOQW+Y/vSlSQ5EXDK/g4BbyV0k+ywVsqE1qbAME/en6r6
BiUsS8bCus5f1w9p8ZrdFNNeK2lH5Y/PxLCZo9V6oZ1eIt7dZBe2Fxip/d+t5W2xzjhg0rQJvnhz
4EWreirg9zmq/r2xKjtEEx5KYfEkdioBLOnX2pYP0llaEhaZidn7fh+Q5jT4uqN8F/NcAXVnRZpq
WS8U50Io3IJPk4azdlDBPxhbB2LlXUtUN6TO5ofZz/ks74T+4/5f98NDTSFNe6Pbx3sktGfWq+H5
MxVPwlG8ASxTAORrhjU6OC5sWpd0FWtcivTPdQgtqUf1SUyV/PeN89vIFRUHtlWTrDrKw9jR0BYZ
tfJEA+KMMl0F/ijRbX608PCD40b7G5bKBZP0Gkc9SZEhDZuS6kAdyvTw3nJVmcb1YxO9gCPTR7H/
Atnnfax874M27xPay38u7Ean0nOWGRGQIXIiExPG1TLZF9k7l3rFP5Sv1SaWsoMXJhIR14jdyAJc
8rI1uV5+mqTuaGXsp8pyNRCcD0P4N55gXD83u0I4ZJDPaUpR87SzYXYtL4B53smhHOb61O6pl5cR
/+kSztBgph3a3za0lGEpy1GmV8h+u+mYNGLEOybiXrmLTHUc0KlIHlA+7nQutBghJWXyTgpTVu2X
392YOx018tX0C80g75VPt8YYSqzsQjqIUkhebjTrcwfjwYc96Y4rzQf4rdYJZp7OjRMZAlVSsFZP
Ahd5IQSPHGIl8NVjxMkAc+zjOzkubwIc/+0ZhGAPuTvioKLV2QM+8VUzO8337EjGsgQwwqY2/FpE
IbS655Zd7AWhxiKJFWVTtdXytNPzt6MuQCujEjpBtAvY/GybXZ7iQH7UcQkO4/sM8U9r8VnLyqUG
u+a8u1cKMCyz/0R2HQP8TU9KxGOGP36GXlXrV1SY24M9g8RdplCJAuhpA2Oft3EazDj0+agNiAs5
TquU12vtcCrK9KEpOLuEd0Q72pLVCaxDAXJaF0wQUSzGtz2tIPRGWSu5bv8VIpcruTha/6Zmmuwp
dpHZhnto0CKEMkF0ecPL1ln4kFLrnVvigft3ljGLKDgGsHjHLjNbZ0J78Fif5EQ+zsh9qj06EWO+
e/2ynPKOszCBIRPxqlDnCqQLIA4TrraRSPgza1cMhscFL4jtSQBDY6IYsmow8fwB4V5hFgan+48A
oZzNUU80GY9H0z74yCVLmFGin6+EAy2awYQkoiU+u8qF15JoY8B3Jx6+xJQzn6DU0UCGz0lJ2Y7j
gOggbsb+yNWJbU9zarqv9nZu/RRWxU0eYmSISOoR3dAKkzptXRKLbjjFDGD4D/Y1cfNzq92DOBXi
TznsnVbxsOTpyz+yE3qafh4wU0kFnZnFJLXPSvhpJOy2PYmK8tcRXMI/Uj1/mczpnliHIyJ81bku
1MseuKlpfjUyPhXEsx6KtFs1vaAz6jfkPSTjB70WG3DqlPPOjzcZiOVpMSG9S88iOYwLACJGdwov
QwOdet9GzG8IgV2tPb5hUEIvw+ua/65qf4570UnysIunyjFMaXVMEncOtCz6NqeYcK4G3coFTx+b
WSRUbgrvZ50z/6pofNA8IwM14HmhSsnEva0m5GKsNCUmsL8FOR1AUdg2kMHfumQEo7cGeBacusDw
4Pa04t2w55X7X9n6oMi2nTxGxTS3dWB+RJU1+YF/Y7Kbz3jhBBG97ZApn+3z0QIVqlq9IKKfQYKb
N1Vt3kNPhfjY3nMLm8gn50dr8nzxj4MvLO1NHERLLswI7H2UGns/xwsvIhkdaeGVDBcoM3pAIXoZ
ZpZHcPdq6/2s+bzvKdNyI5b1ts1pR3iAUuaGOAY0WyKcPFkQnX9v0OLWzwex6fyc67HVSsfyzJd1
hCHUEwUzE2T7ROUlE1ByazGNWz0PFMgDejCXmmMDgwE5hVTQdzLEpgMavtSDwSn0tFnnb2azw5cJ
PZgVgQpvTGpWtxI9GkUNclNbZwG7rI0yPECIiSZnjrT4T9Q5/ccVOb/HpyaN1pDwjWVviCtFFE2r
GoN10UXX2NjuQqBd/7oMrqrcD6JzU+ZD2d1xHjZsYqQog8wZa2wmxn0vDv+gFVeUdxdGOkyslgQo
wIA36jXGzihGBLtY9MjbaZF/LCM6blcZ46VXyuuaUwWXyu4a526oN7K/p9PK6B3tBFEWAYYBHD1l
XStE7h+Du/rFKanoyOlmpLycGuffiVsRJeqvSO3dHKAG4DuMmm0X5FyCYw24Zdrk80IKO9gRjL5U
1bq0f/yxYbL2Pbn8uUjao+raDrETF1vo1zqk4OzqPhBZqfBTrD8G+O2qGiGoBgFXfNfUhy3jnMsB
TKjRIC36Ey20TxHjf2sQgXWKvSzwdPytauURdcQeVDl7VTo4kSEZcXIg7BwEbu1o1gI4Es7g4Kxr
+3IfSaDAFUy5WIZ5JuTZMxkA5XQt8BAxARRKv31xoMDUhQ2tLfe26okFW9evZzFa+EFvfd1LyH88
J8KS8h9PyrY8fl2odq1FCt+VdAKqD8JqKmP/PglHdfb9aSVKykj8K89uA93oqLEu2Uz9Up/qGa5p
RVwzjlVSJ3bCSpAp1i3amEKrZTZzP+bgPjwQBF+p07YaMdlfShNpnvPWPp5FKa1kHmlvteCvq/dk
cRN2IwLPI1bOT+yA8+9Oc5Ao7rjrxf24zwUrVouZ/2gkMg2v6cXO/CkFryDlLDEl2WH2E8cYpRvj
2C1Yq3TMmygWikqq4K0wcXFKohZNLsMtA5d7dfEysdc3FV/sOUb/kmzhlECJsA1FL+36RjRdMm1H
v2w5G14mR+146+4CyHVb+rNlKb7zpGG6RFwdsjhSa+VmgGsTpHmD1Wol5ORF/WSFVWyFEvpUq5OK
uembNQXovp+JQb8KVcaxwC6NJCcpRDz2lH5Z7E4ntQBc6R5Oj/KfMrd36smYh7It8n3BgHyadde8
kIgYqAWfJAfz9idqYryRvC51MyFCeDGYJoGGZZ7zZfisH0E23OnGpQstPd7pPuqqGW7pkOylqww/
BJM6IjAguwm2hJ4kd87vqxL5v1dD6DMRJTV3ueSRFtedyw+cBlqhjmQF84DYXr/PsJYvRZbPkdpp
FOCJZ90oMLO13JGgW4A3uOSYFeQEbxpH2Qq5X2ctHGKcxhJ22x1lJIegeWvIX8PJycAg1zS2hJmp
uV+/M+B2g9sX9lpr6WCeyxQw/Omg7eNpekEAq84XZuHazfbB4RaauW4zTPlXz5sCCRgxTf2vuxtv
IXxotsNHhdTVBavj5HpvVnsGvV+8bgPl77MHV5bVccRiP3v8icw0IoidFSe9mn+lVz/MK8SzZXJ4
/knnU30GRQernrAQPkYRJEDkZxBCloJs1n7Mj/+GteBstA9Zciz2Now00+pfwuRqPvPeE/BG4XQ4
cbFxek0xKKhxzzjkVWgd9pLHseoFFhe6FR3hj31P120EW48G+tjB61+Dgzn0zS0glSA6RPUC+k6c
vD9aWExFuM2vgTiMRLDDNRVwoFCqMzOOOdcByg/FA7GZ0wfTm/kcRd9Uz329jY8KjGiq68pHeQC+
Ze0ec//CI+9KmXeGJiWVbT+Y18S3/1QVmq314hO61BeDf8C//pEw5lFlKascYzkqBwUsBnxJV9Di
SENLTkUwlJfPdBEUQ3ocpfbmfoFLitckz7svstkXqyJrAGwGW2Wz76Bt3tqW/2ATWepAKwyEgHv1
IJMCnHUyrf92F0Ym1gTFzWk6f56PJ3piyzBtHmejkXt2DlVCNYiA/WCWXkFUXygHPEBbRVU3m9Ti
bsMiFqpdy8p9b1IiF2yn8rmG4ew1VbGUy/egQSYDRSq0xwRmI8Cy5cN0UIgr+mBO+mFSvl0YeuUP
YQYqSE85pzzh3kKicKmoYOwP8iVQ3JGGlEHu5dETuK8Maav3/SPvxVZ/YjB9Hc2V9jOAbHir50dd
7O43Wk3UsipBqHaV4D5sEJVDETi18byRcdYCvYZr0wWh4GTSMTfwIHEvEQnpmYHNIyLAuqL/t98L
Jg2UJC0P5rbhUYbCbVtdN3bdh2/GPbCyaP2pP5bBGfTKHaDV/mG4CzDdLXdYI7We5rS6L8BXoU1T
idrbtlG2i17gLe4JaAdz9O9Vd+IxvkQHsM3yB42rtPQdegxeVmpmBuo2VR16uBo2HX35pkphHaXj
XFbn/uSJRCwIPHbkZr56MISAH5ltyASMJXL2d8hQrnh2NloftfYUWwUFcqku5BOQ3mgs+Q4D7Moj
uLNExPfTk66RJpjjnIuhfDGsFfk/2ZI/TPag05VdaTvxHqUkDMvFPfH9m6tP2dM+Vet1NCofkQGt
PS+FPRXqTMkkAxCD0IKvgsKO1gEp1mz0EwWbQOHIpM8vbxjwIqf7i7yRwGhE8aSTwyZP3Esu8n1k
Dm3PIkyPwC+Y8IWiyD81UReBw3FFri04BwnC+6JZs/40qWRZNB/gL/44U7ldvwV0L5JHUsIazXny
FYumJb36YOLLEOEDE0bUFbljUtAmZwJGfrR6Z4bfI6yoTFI4GFEqBLODl+P+c1Aj6Vm1pNj15Ela
NoX57D0wK+/cWwLaaYN/MoiBMv5/RmEOpUWIfnWhMD5bTWGoDQUbeRnmLtJ52Fp1un2ksui0DIU2
bAhKZFAW8WQ12Ap+NB24JyrEwGq0kVyTuu1KgL3pKkCcZghyuIaOpJAq1pmkYIOITzO29vL2He3o
lXM9ADCmh44HXTTUzshrfV/UQ70GbmPo/JgQNesvsOocRmtiUgwjTRXzOJy4q91CuaKAG/yOSTQs
Wz7EbO7HgFFByMNeiTSTHBpfiW0Z1htgLSEkc54UwLSksfdHrCD9jZYwTWecSBkaPp1kxjRsMcNc
vRK8PeJHHCUNkHHJtsqRf1lXXnnlwQ6rWsvWKheOYsyK2rzkDAf7ywWSJZoSpjjsdcFhuQ035M04
OwJFDas/gXDca+M/nH9mDNkHlr4rEya9jy8flGJqdSDH71kO5uLXyG8T0W+OmY6w9YDO/Ei+EybY
nF0Q+AuhZANBxY2WEBEmnR4bG3R9EdHmsTJcd0q7qHoqaZp63VrrHU7au7S4JMEZEd/jaxiTyy/q
+WGxwkApMimnLN6F236z7KASkC9Xg5+3GHKyZFTPoWZlAQCKea+wgJcaimd7HOMwM4b76mtq6m0t
qnaSXkck/HH6t6DkORRER8Ip/hbCCiZMz8j6uhvLGEiA02ZhE5ZNe0nupXwgfkaWPS7PeONcdDld
n2KjS7dpqaD0QpobdbpjhknklNfZQgf2JdYNgGBV9beB8ebUP/Xb9CWvzFfeP1hvFTuZUIsQkvkJ
ovMtmxuu+q4VXEg5JRzQ/tZxkNB8jqg4AESFhetS2P2J/CK789ay/Dtf2+IDdxEAZhwlYcV9x0Bg
dudxDaf7Fu0Zp3YZc+qT5TM1uRD8efGmAaG6D9mUPA8BNd6K6jz5l2SHnj4OkUuQDi/k3B7uNEhJ
fhFgeijc6QSuXKjpjKbTQPPlpng8C/BSJalpGog7jimMFdZbDnANGziczxBVfUPVw/7i+9T98ISF
WO49xQOapjPvHMZVC7BMZNn8KnvcFz2dHuZMpfv/xApy8l0hg93ILarslf63MEb85n4rhNOXS/Q2
IMHb+3mMwHyyPGvQJ1LK33nH/1mVo7ozErh7Aw1f8NHyC5u+xkg7TxW3g5914hKaztn6f/5foasK
ZT+GmBpxOmX69GN+1JMqCkkamwlpexEviT1952SxCTTo4n7eey9konqJEPeGhxVEPUOXgm5iCWO3
VVdA9UcCPggz/kINsbOzl68x6p8avKkex99ea2TEP2Yf6kamQVWItjWa7o3ocYkjBt6zhqwXcGR0
z15ZMKxMESYmCR/C5sJDwwXkKykE3S+tIls9Dbmn47C+bCK3UqefzbPlZNWdRqKO/ivQbOKh4EJh
ibqpY9IwVdySNcpsF5FJhPnMcYT8K6n/VvD3ffGUXcBMY382GcqRDC+36NkszgbSE51ywDKo/tFF
TyaG+f7T+qPyvpkUM2pTsG5Z0J6dQdNk2WCbU6Sos90fe8nX7AGiLrWtzbRBGxqYmTWCuv5W5g6Z
bhN21+khw2UWdVGuOAVn4dhGCi0TkY342ZFWnyDx0ocZcHj1xC236SbZ/bbZrnkpqbjI+MaOmZck
PmStpN10mkP0g2X238XKbukLcvvCVbYONHRRV6lgQTopQNtVr3bnPdxCefCzrg15+34c0iezxD0p
Btydxbf/xpu4/KBzGxf0cDpTjc9g4xnG2liVUgKeI5PfJsBHkvp6c674w+pCxFXgamq2jyzVzpJY
AySNEkEgUNubFDsdTjOj02zcwO2vyqLcp9ENlOtT8VFtrA2ueH74g9L3yZxVK7kXTo40gz0zLe8G
LwRKA+hFrqcrwvpvLX2prhj2b6Go1W0UJUE/+58dpxDW3IQiQERf6g2cKUEv05pJi6ZukOVqYot2
Q2yLScjWY4iVlhjHXFUsSXH0y3bLGvqMA8th4HEM0WheoF41oUO2eC5I2RGv6CDH/3C5Nps16SOR
kV9TydU233BLj6M/0Bi2wCWGX+MgYQTB9CHwcbgzTUkn2jBNvtsv3mIvwqW0L/FpQ7z0OXtzJotv
ZV+c8pnAVFeaSZo1ZlDebp1FMtLhbz7XqUf3tYtETCqfp8jE9ty5MTViPG9QlefNVZLEOq4eDnNx
fQnoosGTSvbAoORgoYKrB6QS3GeTSlvej2+Sr8qt0fcD4hdh4uPGV4hIfE45r+h9Aib3WJSkfJmF
3aITFFIsxNASoRINi8JCa+RhnMALZ2kjej86f83pSgy/O6hoYRZf2gaMIl38qTXVgtCDeA1NosJX
SpNNizx91DoJT1Ay0qXo6tFPlVu0IsiJgNF0n4Y73s5HhRjYy6QJgBE2opF63IMnlhYNVw+qjgvS
cP2hFG5mU3ANj//Fv/BM9Sc81nGlHHVYbEVjgZaL7YH0liaOWW8IHjPOmQ/1UjYrIx7uaZB2b0B5
fn3tC3bNKrt/gUUzw4Ki8r+xYMiUSvy2ybHYnybaDLgWIstXudHS8Y4260PRQxKpa7j8d0IRPmTX
bPwG754G8hLKQDEFSfV/PcRrqa1N+YcIGJre/sBccXZ5u/tjzuUIztBi+RaDjifNiqVHCewfFmZ6
O2iJcxB8+taZ2No/+gNQsOaZVFhntMCmCn6+kO5QH1b/ZrF0JQcVuCjBGVxamMz5B4FeNC2vvIMy
ZZ2H2wD9rQcLX62YiZoc75hWod1Q3oROnwHnVPRURAM2cNpb62m7H1wLPnkxfBdS7FJlW8838ry6
hocYEa/h6kCkeqPus1iBnfEn+3eFzXio5/5W/ADfsndQkyyhwOPkVSkWSKuOAH2oLJCd+fPGMUGr
xgtXhnGu4TvgdHEugXh07/8zwZoMfHOR+m/TdabKGA2PYh2Kkbwd9rcjFy1ODrrKyT1Si+jmkYk4
QiN7WWuUcQKu7KnFux1Fb4vhaUX571DXj1wA1CAPMFc/SA6JFvbb7hHemqL1Cv36+JCTgDow2PyK
uzX2mbq6SJo8IS5nvPBnSCW+ra9At6z0jZPTng3DjH9o1FwP5dD/hAladeAy8ruObX8Jtq71Vb4f
SU6fj8tJuzkx9UrZJ6u7uTfiZ9fucbbXh/UB25fIOzkBHiCSgSG0v42cgRnvE7xELZIMPFSMvugY
KpZxFVWzkTJsMFBBlJoOrZnfgINTfEv5vEclA52CDZU4OaYy754dF1TIhccPftNBYlez3wsMTsuw
I2EcnWi2LduqLFRfVav7nstBdoRNckWEwlxSZxFyK3Fary8/XZNRcyyJTR/pwc5H4Itwy4NkPY+y
qtMdwIzCB2kpaMZtlJpXyUwSUAY8YMf6Li8n9pA0774aSQWj3GpcIwXvaS+vLrL3GIgKKa64L/u+
xQiSNJ71F0ZfEbNvSdtjAmh57E3zaU6hxb3cigJt3IIuMQehDDMf2ABcHSf+X36PI3Mbz0ZhoWcp
cJINxK0ziBeCRP6zbGIkrGFOlTnIAjUvdtoVc4ALgqXWBgk5Hfrce9z8UW5GG0qbvi339pqtwDRs
nxe+XBYtR0QkiwUZanh3EbO3VQnh84bBIiiOC2rgqorCQ5tDCMhBHjkyirvuQ0JEM+YW7cNqzIDC
7G11cNM1V3GU7bl/yQq+JpH4ytu2490o5td3xK6nOKug7wIdVxgvqRcxFNwDwFsonAWkSYDMctHl
rVE8jh0uS/nScN6cX+mXJ1AETpP0kDm9OZuBNaL309BxTkPi/A/oCRB+ez3u98pdA3CXxKIiawNa
Xmc5WKC4bovZh1p2lQpM/xHkKWzfuKu2dulxfve7BN+FAw6+szhXuO3ePkHQB5YUDdEkeURrAHkl
Mz4/qp2SO1ccAso7wfS5Eieq4vWKHtNs0t+KdKcpLUWreJtOu5FCJ8j/QwF1whNDeK+9CGJCS9Ch
bAgS7V0/kb84KeTcXadvIqqPRDQw4ZVKv5xmNrJYom1cvvg8sf05zKlz/5hoxpckJi72sR+b72qj
3Sv+23DqG3Bk+ku0cvpWyacCyzeIgpnaZ3CzSg9xp3tnbnmq37m8xKavfgZJF9yIctgUxEwUmtBo
E7EialoQkcqdC+Ot4cltnpxEi+NX09N/zNK8kLYOuHvxPkzIVlvwbXlMiywkBgkQHyMp6cOTnoVt
oIRKZ2Nt0l4uKyPyiYMt29fA9iLAiH8lQ7EbVxRMLrUDKIwQq6WShJzjz7+GZa5ci0dQnwZIbcL6
H30yfLtqXiyfj8hpeZZVy3/apwk9jyU+OIIrSewsJDWjb1s6AOz8+FtwbOgO/8bT2NqKQaDmoUVW
FHWt5m0/NSWTLyoOhWD9aXWnGkyuXbaA7CkmlXWTbP1YImv2Fk+x+WHCzV0kWsZ97pifFPsMPPCp
COFQgBfS6ThohqxzbAl9yE4hpqc1TS40Oq0AE2IXvVjO0b+dt9/CeUKolJWLp3LJYEl5ZDTbanWE
Iqe2jeUeIfnTO6K9IZ9NV2zFhSub401GY6GZXb8eSnEwc9Il7VHG4R+kFLJ0LHwXGHhUpQgzEiRZ
v2RgKeBlsdbYDHRaxOt7LQgBdSLMAux7O8MydzGDw6YZ3X8HKD9AVIqrymEtIwdho7ypLutZccU5
ZmUatZm1tfzJCWY5okBlMQ+v7FG36lGX8fbOm9D9/pw7URMVCU3hwntLiBNYFq5djNrKOSPzu1x9
/BOk/qBrPBqVfLWaByEhi92pdQtvf5WW7FPqesMKXrF8gvUiAdXEfU8gzNfUkINSn7FWvBQSL6Tr
Djc5BqIunswT5rHhja5dR+QVrQ49dZXgoxQl1tAUqpyqhjDpNgUt5++Hd3OT3/6qJC2MeywgmVzH
aHmHL0MA97JRtsmtVqHqfJok6euMlA9ZbsSqRbjpP+oUwywe1yagmbk9+kTpxptUgATzI9qUW9cW
fh19b2whfN2+z4Awx5SdHJp2hgh3i+XCdCCRLEo34KstA7IJ4qjElvlVxX+Q7s6PJVWCpPX5fnZp
OuCC/SQfP+xcgs0Tplj8mDbFh9PKfKP0Ap5xD63KQQsZ5g6aYZF3CaTHK/DxPS+Z8OGBOv37loco
ebw3Jm/lhlkL/PORjq1b+iH76vcHzB3Fkg1EhV/kFyq2HVJvrAnryziR1Hde2S1LgcHP2gfzPztR
RPzu91er/pNTuwEX9czsCI3UmKuiieXAep5poY4ToKnj9ZoXuKuhHl5f8LnIj3zv6yC/vH/C2Igb
j6OoZnQWSL7RwHbQeuNWr6oZi8pXs2QQA5NVJBAqs15S00IAjcQwx4lLeSPoi9skL33TR33b+Q33
WzT8YyLn88Q6pU5BijqKMOsfxDf2ogYfvUOqZEBaKEMTYt7lu9eox3qXrlqIOIAfMUWhJx5mBaij
zaGxiLT+So0SlFX1V+hLqqNzGcrcadu+WpBKIau3i3NmGUs38ZHLcMB6qe9ulvpeJuzDoOpD9Azk
a1urIuw003VKOR91E1v/GPiSinsbi3BQE9FKW4kGdmjW+nOFHT6qhRHWGiLMqcVaVndUZqvJycXD
xPbSXqsjmZhrYz9A+xGTYjxrPEPxfxBkG+HRlzSYBsycKcTnmrTIVGDmOqk1/ZdZE2kVJvqwk7jy
Pon05Nqh7xmiCDpTyvV4FjbKQxgtsUoC4tkghh9eSuYbpH3nxQl4oWfYgNsWxWk7V3bPfKK5graQ
DgWn0ppGMs2o8ylw/ZW4tuPTWY16JoW3v2WZcdJoedQ4QS1lshianwqFMcoqmvafvCNm6/t6OB0T
VGQhwFekqgtMNXbYd2aZzc4f6dmIGRaS9autGqbYg/p+TuVjsQZadE90f3ey8M5W5ilmuLcHVIAV
XDeLXGvtrAdPtg3nrGyTyZHxCL/UVgy8iG2XBekl3Y7bEy6mRgSqY8YklqkFz3GTBcvVvfMwLTFn
d4vBF8ujiaum+ZjRksxMBtTgK448GbPob06ZqOInOO6mTp8NozwXILEvcJbjcgNeSaS11+esxVQj
z1CvN4aFq0H6uloEHQXwe5d1+8dp+AEjiKuz4erBt624EJWPYPqmM2r/TV73om6ZE5cN2IiNlLGK
XAeRaeqrM8hd2QlFz6zwesA54q3Q0/kEHl6seuCMAoI2q7tqJlacH9svTe8WiBX+UulhEZVobWtL
Lot5FTXjm92gmmxAXuaGLZ7495kVasUZu+71DSoP3LIc43ui4RxlcG6sWsJOhRudHmUFDFz81n/k
p0iPKhHJPO+Qu8tPTEIYEFtAKGmIcWqdD1Za49y1uUDqXD9a0FvtwlLmfBysCx3cvhoMHDyH24Nu
GyHI3i/Rp43XkAxNgt4SPXFuQyie2KK4LYDPGkQQavsHazKrk2oeUxTcH5B0NwJM+odZljtdeALM
lPbm38zSwzTHVRU8Nrp6gw7z3at0lPDNIt7r+czDPshPSBrAI+J3rIUsZmqT4+sR1IsM6WJzTzks
wg/JEGdhaVmmaeF/l+4ZD/Ns4jVsifxsPkyj2qxb1jrMivf0jKQlcvvyUcIVfQnDqrqXVoSMSeIx
SRMK39ivh16OTpXdrr2RYd5rFpNDp8iTutQRzCGdmAZ3ThR02RUl6MYdEQ9uwOAsj8e9xdhJhuIC
QoiFe8eaq/gof09iibAQIMKmZCsJOziMRT0UnUFaj3NMwkspDXcrTvt53AOj38s+1xJX+N61zq0M
nZuyxr7mOhU0bBwM4FCiDA9Am0VFjnqGWYlgGbP+rH5wT2axvk1yC1gHx9fud/byWEzs/3VShMuc
SJeKgB0ds/j1+nP22pG0omdzrX915cXgdXjHDw04iRBXRmhqfmhK/1PfeMh5c1IqbG2l1YyvRCAB
i/TwZGYM2Ra6rk2oXvATY2PB+mAyHoL5PMF5SIRbGt55YuHeRte4RvpqmhVJ3hveBh+4NzahW5K6
6/jbyPgLsx+DZl2UEh4uF/YEjToctcLPmjZ7TZDZH2ACqoZMF3kizvCirCNM5mwfQ8tjnAWzwTIZ
LEvaPRVEhlxZO3cNvXeWlDwMmHEUoF+wLg/GoS6mrpEc1q6PwbyiA6Cfb6x9rAbj/wHwO9Y3ZqCD
yxsgsK8nDnnAjY8SmHG+dPRQpusGKCv4UrET31D2pcN6xLO0/oR6/oP6oMXCbLy+7ESAGGkgveX2
hktpj7uahE6weGAKJ5vbPtIiV6Rpp+xc6XXIC7wYwkzqz400JCo6dAmiXpzdieJaSdZ+mRQtArc6
l0hu/aEV7exCnyqRqDJT6CwX1X0etz5dFlwXhUWTDdVzQPo5e5DmgMD2fPvhS7OLLai0HWdYgFWN
xUCABY1X0sH00IYrWuipi3P4Cm21MNjuaAKmk2tDQ8dofIVxfY4guGcz9ZTp6VtBNPR0ibIsKn/f
/H8J7yXoGUghFyTokwp5d+9bShKbV3oqYCd7/VdHbqDjTokZ3y6nLNrljxTgeJV8Kq9d+sWk9MSN
RuaETTE+tmzmbxPF5hOCjnNFQHHsfAmgh0wslb1ZlU59iGht6NyHlYHuhCnvla6LTtWj9eOyg+hS
v0N7p+7MEYn70KFpAaKKWwYNQmtRFVQiah/n39J3W1FS9f3MG/zdb/SdChrTJQ0of/6MoectS7y+
T7wz81KGgCmsbWUhWAE1hILV58aoEZ5+/LI3UopPI2t1ANXdQqUZNdRbSWNGEA3pYFlsjsA8j6OG
ChENR9r6g7xuvy45s7QnJ7HHnHv5ytXjRwJU1/F5gX7JixvqpeJLvvxpLGDHrD6tQV2PkeQ3BVcV
0bJiVqDKNjQyujpNf5dVlcYxzYpozipJuhSbsAGeOJdMkb4qUPuNxQb4Kmg8J24F8OQp2Z184FCq
a1Eu7JTDbzAKcp0zS+GaY/5QTUJgwK6UzVUKJjrVtHpc9MznSWSn7N4+4/QL/sGAD8kmijCHMkBO
DZbZJZELGAZbXX0zGhCMMuaJfH0aOGoZejqUHDRIrpTiqfNAHz9BIAx8tYnd09cUPfLBz+S/lZ2Q
d6nw/9GjB/EUBzhuGa8PW7KNy+GMJ0F8fugZUc0bqgyscf1dfG5zf6f016cJyfx9Pg2ez7RXJFh1
6qW6O26PROjFe1GBQ8UxYiXUblKY654os0FDA0PPoBI6ecw6tiwzEGmr8KG1x9zg7fSwcpqKVtFP
spmUmJVgdBLh11eQm2Abby+tfvBfAPATFd94RjE4iKY2WJtQ/js1fzzYrMVL+8tYryJVDjXUwqK/
jSBBhbCpqJO+ojBY5FLLdwqsOROXdSwMArNAtxLvE5SbyBpU79eKwjwdLDXQJXbFgUt54VeqnJXa
eXP28zS4K1ENIeMEMhEajDoI38ioz0hRCKQjfgJqDtE9B1ALT1yIoLkFRm7B2frS9hEB4Hd4P8d5
dDAEGaz+afp0QsEkenXcKP2P0HzqQ86NHib3cr1MqC8ORBtgqwwedPVwp/rEf4RmqAg/OwkHYwPl
7mGo0RnUnLcCipwd+AdxCn6JqJjIbArNcQq+27gBYYgNTHAGDHswGLegd77YxMSkDl30buRG1i/K
lKq95Zy5yI+TWz4hMfct4E6MBq143d58MMkLv0LQZEb7hQO4KgAW9uVsaYvlN+UJT8CnFSMjnqXC
thMrRrzBnfzG0ne/FSJTB5ttNmUx2HtCqiNPEbWFaXzs/nCqCtmnC3nc0e76KHKpKAS/wWedDP9M
z0SfCa4naV3XFTocVOoTBiaBsG1pP5keHMWJTpSbwBYOn01q5/MOsYGWSLdZGKceBIPXij7N29mu
7fq+hLr6WWVMd1iarnhgzP+BakEocSB/0Bwnq945Bf0gwd+POF9HKky6uyUYKiOxkaniWZvAqCON
I8d7wp2Sj20XG5H+ACKZLQsb8m/j/pFZciAQsbP2rOeRdZdl+IRzKBcuGd1c4GlRHk+NZsyi1Qru
SgPpf8Cpbp6NzXx3tcmPfLQ2n9TDZnBV/VX/ycMrtbX/N2rmcCwDwXDF/m+X2II4CR1b2QiJi4i7
NEY4kaloZztUbGTmawD5VcjgZtOv/ZfCWbyTPUlGkyk8m3B5rd2w43RyDc41XqyVhoBRS3oKYhnR
QmJeNWEpVhlNgElb2kksOhYbUlU3ShW29hfs9VoDVQKgBm5G+E/x1Km9auksgEn/l3DG6S+lRUDM
EG4mHSYsfUn7Glg6QcjUYNWxrBSqzL+Ros57WGSvJ7FSLaBWvF9d1hWJ7nEq3Km2+1/1xn2uyTgR
h5rLkNnfiJKn01p76C7gPciSz6swKY667srwCOGGInweM2/faPLGnkU/vgTs4NZjFtGdFU3Who1R
aa4Zl5ez6heWz5P/ZJLSE/qO48r4Antx3LLqpJ5Z4A2x239wTvj8mZ5m9jCpDHuHEifz4yqeyOj1
TvRIfgvC1mCSStN2j2EiDqgaIg6+dHUhA+XzQBABJrrWLs8oY3/I3tOqEB1+FZlHpQr4M3psg4e+
GwtRsbu5Lfzj6kkhwlhayv/MD+Rb87f0WlR3SMhjpG4KWUMFCAVXrJGu3IHQaliPIiFigouFtusN
/Bm4iJIh7vFXDh5pVNTFTx5OvH/RTtOQv4hVFyvi1GaxjatSFxHxsn0A2H3bAmIBkfxapBL58jDH
Ec+vPNFKCsjJTgbG6vg6YKuWVecCqiPuT1genCWuvrCkqrJ2tK8RuRuFt3CC6W4UElwjbcu0tIWo
yNaz61NY6acYUgOGDZlBga/tygfM6dHet1H0vh+40Ob4eUknDZlLzgHC6akK7U8E6VAk24UPH8gM
uBymW+QW5J45hSGSSaXhvvgiq+kJlTqntlEwXSBNlN9b1uOUNCjVsBD+unqC50120C+wloeoxVw0
DktcJv5w1MTajMavzMztx0POYK/NoHllttOK9pxHi6U3vrbQEFfdY1wxwjhcE7/wHZJjWXoWfQBC
UYDQybdHo2glofBb/gaX/LTbwbAO9CKzK8EkSnHDXn52cQIdSxhpKAzx7z22tLMWD9Csy68DllWI
2rdluK0D2lN+VZSYdEL82Py0wGDYx+qDTSot11RswCJnM7LNRyUcEsaQi/LGULfLeT0O0JngFlr1
/ePI0A+atcvIYKGWBkJtktsOJf3Sqy/AjQCOL4I3yrgiuti8wqlWpqq6yRdd8dC5jji/RUUKsjIq
XXD8vavZU0DorgeYW9y/Q7JPtVDFPEu7HKucZL6DzB0xso/DsO81969NDXSYNTKcdBBxt8mU6ja8
AsrrxoGUWmniRSeJEudbn7eapbZBEVOSrLnPaRN5NNvVN0JiLUghHLhx7LGGcfNNr2P9rGW16YqH
FI79GDuH+99T+SXfb4yTNztxnPhQ3SXexYPZp9wksnR9tKJDIUca7fwfj5H280kOLKz99xzCphvg
T0LQ1PA9bvaQ/kYrszN0NHVcS9oPXTuW9dxDotxgUeJz8eMHSmWDaZYwVavVEgFRIFcQ+XoMRtJF
TQCWcF21X/MVlRmI8O9n7WcwNEqYoNAbvRgSyipF9Q+Bg+22klsVZfNZ6rWtVulXXU/9HqNIPPWl
mEgoJ/WaUI1+OJspXdOc4pZHclPs7Fjt/D4ODsHM/5LX+aVvATDg93UL2f/Ckeg3Xyjg6vlwHj7E
I5/QqPqn6J6BBBhUdUffh4jldzmUUjMFzgaSGILDNpDFOr6F/wAQ8URhBK6wOir6s6gm1u1ezBCp
2gTqjvHk6N2ciB3qeTBUYibvZTLdMHcm+OgiK2AEKzfRjwpuMoPSCQXCtRi1HkxvjUnlpmzkWvlH
0nQ/eoZL55KiRLZaQCHUHBGf0wavxPG1/x4g7bUFk43CqilWdgBZyrbkOTX47QFC/+QgAWiPwdNR
dF5yKcW0DxFt0xjuJ3TC42h4W9i7YPsns/14KgTTwQ6ivDmGhg0yXW0MF6EbrjZXAMVXD9jQjmkb
sHg+i7zMt8vA/Ll7DSZXkjax5UkxglpD35z4O3fRWe7M6q2XeqCcPprLviw111p1C5S81xGpN8P1
mDo/Fvv/f4mh0mwuJBWLXId7r5WfDn/88Qb1WijjsGxM0zGdkoOUinA5vser0dKjCE8fY5gqMlgO
3mia2fM7ZiM7UrR27kO76w4lktehK6NIrjES5P8rjkhk9xHxGaNidER+uyFNqe1Ek3ofeVQu1ZMd
59Qs05tVT6IfqwMpV2zCmHSYYVjmfrUpvmuIwKIIoDnicvgA1HCdJPgrPmKIkGRZfya7ymWhxSp8
y2HZvKAeJhCme8JobYnwsUio9MOFIJ07sXMxAOSFPm3wl5OfM7ooaLa0r98BB8Q5p1ibqLgQQ30j
tn2CkG5qMxX+1DcIqmOSte/Wnht7lXnIvySN005FUV7vblQg4eGxeTRfenyVXdoA6jfu5/mBcSoQ
IYHuiQagyJziP7ZTxBLaVGAPzJHcT/vPrG4RPMcNCRFQ3QYACOmwRbpe3bXxpt+3nwrJJ4RkS2jO
3FF3mZ2Oc3/J9/O+N1WI1ZovyW3CM0fUh2cgYHmSKsi22G0TRGWuBIRYJ7H97sTkwFxHALDLNRY8
hmY1MKntXejjemuVWXDoqm9F
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  ff_reset_n2_1,
  w_sdram_refresh,
  w_sdram_valid,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input ff_reset_n2_1;
input w_sdram_refresh;
input w_sdram_valid;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [17:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n356_3;
wire n245_6;
wire n581_6;
wire n291_3;
wire n302_3;
wire n383_3;
wire n387_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n371_4;
wire ff_main_timer_12_6;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n529_11;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n20_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n353_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n10_4;
wire n10_5;
wire n810_6;
wire n245_7;
wire n291_4;
wire n390_4;
wire n544_5;
wire n544_6;
wire ff_main_timer_12_7;
wire n259_13;
wire n262_14;
wire n262_15;
wire n265_13;
wire n265_14;
wire n268_12;
wire n271_13;
wire n468_11;
wire n468_12;
wire n471_11;
wire n463_7;
wire n320_11;
wire n316_11;
wire n314_11;
wire n312_11;
wire n352_7;
wire n346_7;
wire n810_7;
wire n544_7;
wire n259_14;
wire n262_16;
wire n265_15;
wire n383_6;
wire n581_9;
wire n529_14;
wire n259_16;
wire n523_26;
wire n274_11;
wire n917_6;
wire n21_9;
wire ff_write_12;
wire n527_16;
wire ff_sdr_address_9_8;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n465_12;
wire ff_do_refresh;
wire ff_do_main_state;
wire ff_write;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [7:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n10_4),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'h4000;
  LUT2 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[0]),
    .I1(n810_6) 
);
defparam n810_s2.INIT=4'h8;
  LUT4 n356_s0 (
    .F(n356_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n10_5) 
);
defparam n356_s0.INIT=16'h0100;
  LUT3 n245_s3 (
    .F(n245_6),
    .I0(n245_7),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]) 
);
defparam n245_s3.INIT=8'h40;
  LUT3 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(n581_9) 
);
defparam n581_s3.INIT=8'h80;
  LUT3 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_timer_12_6),
    .I2(n291_4) 
);
defparam n291_s0.INIT=8'h10;
  LUT3 n302_s0 (
    .F(n302_3),
    .I0(ff_main_timer_12_6),
    .I1(ff_main_state[3]),
    .I2(n291_4) 
);
defparam n302_s0.INIT=8'h40;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_3),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT4 n387_s0 (
    .F(n387_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(n10_5) 
);
defparam n387_s0.INIT=16'h0E00;
  LUT2 n390_s0 (
    .F(n390_3),
    .I0(n383_6),
    .I1(n390_4) 
);
defparam n390_s0.INIT=4'hE;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_5),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'hC5;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(n10_5) 
);
defparam n371_s1.INIT=16'h1F00;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_16),
    .I1(ff_main_state[4]),
    .I2(n259_13),
    .I3(n245_7) 
);
defparam n259_s7.INIT=16'hBEAA;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n262_14),
    .I1(ff_main_state[3]),
    .I2(n262_15),
    .I3(n245_7) 
);
defparam n262_s9.INIT=16'h7D55;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_13),
    .I1(ff_main_state[2]),
    .I2(n265_14),
    .I3(n245_7) 
);
defparam n265_s8.INIT=16'h7D55;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n268_12),
    .I1(n245_7),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h8F70;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_13),
    .I1(ff_main_state[0]),
    .I2(n268_12),
    .I3(n245_7) 
);
defparam n271_s8.INIT=16'hD755;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_4),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_11),
    .I1(n468_12),
    .I2(n544_5),
    .I3(n390_4) 
);
defparam n468_s5.INIT=16'h000D;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_11),
    .I2(n468_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(n529_14),
    .I2(ff_row_address[7]),
    .I3(n245_6) 
);
defparam n529_s6.INIT=16'hF888;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_14),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_14),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_14),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_14),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_14),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_14),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT4 n20_s1 (
    .F(n20_6),
    .I0(ff_main_state[2]),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[3]),
    .I3(n581_9) 
);
defparam n20_s1.INIT=16'h4000;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n529_14),
    .I1(n523_26),
    .I2(ff_sdr_ready),
    .I3(n463_7) 
);
defparam n463_s1.INIT=16'hBF00;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_11),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT2 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[10]),
    .I1(n314_11) 
);
defparam n314_s4.INIT=4'h6;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n316_11),
    .I2(n312_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_5),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_4),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_4),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT3 n352_s1 (
    .F(n352_6),
    .I0(n371_4),
    .I1(n352_7),
    .I2(ff_main_timer[3]) 
);
defparam n352_s1.INIT=8'h14;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_4),
    .I1(ff_main_timer[7]),
    .I2(n316_11) 
);
defparam n348_s1.INIT=8'h14;
  LUT3 n346_s1 (
    .F(n346_6),
    .I0(n371_4),
    .I1(n346_7),
    .I2(ff_main_timer[9]) 
);
defparam n346_s1.INIT=8'h14;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(ff_main_timer[10]),
    .I1(n314_11),
    .I2(n371_4),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0B04;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(ff_main_state[3]) 
);
defparam n10_s1.INIT=8'hE0;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]) 
);
defparam n10_s2.INIT=4'h1;
  LUT4 n810_s3 (
    .F(n810_6),
    .I0(n810_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[4]) 
);
defparam n810_s3.INIT=16'h1400;
  LUT4 n245_s4 (
    .F(n245_7),
    .I0(n810_7),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n245_s4.INIT=16'hEBB2;
  LUT4 n291_s1 (
    .F(n291_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[0]) 
);
defparam n291_s1.INIT=16'h0100;
  LUT4 n390_s1 (
    .F(n390_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n10_5) 
);
defparam n390_s1.INIT=16'h1000;
  LUT3 n544_s2 (
    .F(n544_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(n581_9) 
);
defparam n544_s2.INIT=8'h10;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(n544_7),
    .I1(ff_row_address[5]),
    .I2(n245_6) 
);
defparam n544_s3.INIT=8'hC5;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]),
    .I2(n316_11),
    .I3(n312_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h1000;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n259_14) 
);
defparam n259_s9.INIT=16'hC500;
  LUT4 n262_s10 (
    .F(n262_14),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(n274_11),
    .I3(n529_14) 
);
defparam n262_s10.INIT=16'h000D;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n262_16) 
);
defparam n262_s11.INIT=16'hC500;
  LUT3 n265_s9 (
    .F(n265_13),
    .I0(n245_6),
    .I1(n383_6),
    .I2(n529_14) 
);
defparam n265_s9.INIT=8'h01;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n265_15) 
);
defparam n265_s10.INIT=16'hC500;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n268_s8.INIT=8'h3A;
  LUT3 n271_s9 (
    .F(n271_13),
    .I0(n10_3),
    .I1(n371_4),
    .I2(n529_14) 
);
defparam n271_s9.INIT=8'h01;
  LUT4 n468_s6 (
    .F(n468_11),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n468_s6.INIT=16'hF800;
  LUT3 n468_s7 (
    .F(n468_12),
    .I0(ff_write),
    .I1(n581_6),
    .I2(ff_do_refresh) 
);
defparam n468_s7.INIT=8'hC5;
  LUT2 n471_s6 (
    .F(n471_11),
    .I0(ff_write),
    .I1(n529_14) 
);
defparam n471_s6.INIT=4'h8;
  LUT2 n463_s2 (
    .F(n463_7),
    .I0(n387_3),
    .I1(n390_4) 
);
defparam n463_s2.INIT=4'h1;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT4 n316_s5 (
    .F(n316_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam n316_s5.INIT=16'h0100;
  LUT4 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(n316_11) 
);
defparam n314_s5.INIT=16'h0100;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT3 n346_s2 (
    .F(n346_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n316_11) 
);
defparam n346_s2.INIT=8'h10;
  LUT4 n810_s4 (
    .F(n810_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[2]) 
);
defparam n810_s4.INIT=16'hFA6C;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s10.INIT=16'h8000;
  LUT3 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n262_s12.INIT=8'h80;
  LUT2 n265_s11 (
    .F(n265_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n265_s11.INIT=4'h8;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0004;
  LUT3 n581_s5 (
    .F(n581_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]) 
);
defparam n581_s5.INIT=8'h02;
  LUT4 n529_s8 (
    .F(n529_14),
    .I0(ff_do_refresh),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n581_9) 
);
defparam n529_s8.INIT=16'h4000;
  LUT4 n259_s11 (
    .F(n259_16),
    .I0(ff_do_refresh),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n581_9) 
);
defparam n259_s11.INIT=16'h8000;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(n245_6),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n581_9) 
);
defparam n523_s21.INIT=16'hEAAA;
  LUT4 n274_s6 (
    .F(n274_11),
    .I0(n810_6),
    .I1(n245_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n274_s6.INIT=16'hBAAA;
  LUT3 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(ff_main_state[0]),
    .I2(n810_6) 
);
defparam n917_s2.INIT=8'h7F;
  LUT4 n21_s3 (
    .F(n21_9),
    .I0(n810_6),
    .I1(ff_write),
    .I2(w_sdram_write),
    .I3(n10_3) 
);
defparam n21_s3.INIT=16'hF044;
  LUT2 ff_write_s5 (
    .F(ff_write_12),
    .I0(n10_3),
    .I1(n810_6) 
);
defparam ff_write_s5.INIT=4'hE;
  LUT4 n527_s9 (
    .F(n527_16),
    .I0(n523_26),
    .I1(O_sdram_addr_d_9),
    .I2(n544_5),
    .I3(ff_sdr_ready) 
);
defparam n527_s9.INIT=16'h440F;
  LUT2 ff_sdr_address_9_s4 (
    .F(ff_sdr_address_9_8),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s4.INIT=4'hB;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_4),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_4),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_4),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n465_s6 (
    .F(n465_12),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n383_6),
    .I3(n390_4) 
);
defparam n465_s6.INIT=16'h0007;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_7_s0 (
    .Q(ff_row_address[7]),
    .D(w_sdram_address[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_12),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_6),
    .CLK(clk85m),
    .CE(ff_write_12),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_8),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_write_s4 (
    .Q(ff_write),
    .D(n21_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b0;
  DFFR ff_sdr_address_9_s3 (
    .Q(O_sdram_addr_d_9),
    .D(n527_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s3.INIT=1'b0;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n105_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_state_5_8;
wire ff_count_14_7;
wire n321_6;
wire n310_7;
wire n311_7;
wire n313_7;
wire n314_7;
wire n315_7;
wire n316_7;
wire n317_7;
wire n302_7;
wire n303_7;
wire n306_7;
wire n307_7;
wire n308_7;
wire n309_7;
wire n318_7;
wire n319_7;
wire n111_89;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n128_6;
wire n128_7;
wire n131_6;
wire n131_7;
wire n132_6;
wire n133_6;
wire n135_6;
wire n102_93;
wire n102_94;
wire n104_91;
wire n104_92;
wire ff_send_data_23_9;
wire ff_sending_7;
wire n111_90;
wire n111_91;
wire n172_5;
wire ff_send_data_23_10;
wire n172_6;
wire ff_send_data_23_11;
wire n119_89;
wire n132_9;
wire n108_84;
wire n104_94;
wire n138_8;
wire n172_8;
wire n119_91;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(ff_count[13]),
    .I2(n124_6),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'hCF20;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n172_4),
    .I1(ff_count[14]),
    .I2(ff_count[13]),
    .I3(n124_6) 
);
defparam n125_s2.INIT=16'h0EF0;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n172_4),
    .I1(n128_6),
    .I2(ff_count[10]),
    .I3(n128_7) 
);
defparam n128_s2.INIT=16'h0BB0;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n131_6),
    .I1(n172_4),
    .I2(ff_count[7]),
    .I3(n131_7) 
);
defparam n131_s2.INIT=16'h0DF0;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n128_6),
    .I1(n132_6),
    .I2(n132_9),
    .I3(ff_count[6]) 
);
defparam n132_s2.INIT=16'h0770;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(n172_4),
    .I1(n128_6),
    .I2(n133_6),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0BB0;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_6),
    .I1(n128_6),
    .I2(n135_6),
    .I3(ff_count[3]) 
);
defparam n135_s2.INIT=16'h0BB0;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_8) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_8) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_8) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_8) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(ff_state[4]),
    .I1(n102_93),
    .I2(ff_state[5]),
    .I3(n102_94) 
);
defparam n102_s80.INIT=16'h00F8;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n102_94),
    .I1(ff_state[4]),
    .I2(n102_93) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n105_s78 (
    .F(n105_90),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n104_91),
    .I3(ff_state[2]) 
);
defparam n105_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n102_94),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n102_94) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_91),
    .I1(n128_6),
    .I2(n119_89),
    .I3(ff_count[4]) 
);
defparam n119_s79.INIT=16'hABBA;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n119_91),
    .I3(ff_count[2]) 
);
defparam n121_s79.INIT=16'h0E01;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_91),
    .I1(n128_6),
    .I2(ff_count[1]),
    .I3(ff_count[0]) 
);
defparam n122_s80.INIT=16'hBAAB;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(ff_state[0]),
    .I1(ff_count[0]),
    .I2(ff_send_data_23_9),
    .I3(n172_8) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT4 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(ff_state[0]),
    .I1(ff_sending_7),
    .I2(n128_6),
    .I3(n172_8) 
);
defparam ff_sending_s3.INIT=16'hFF40;
  LUT4 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(n172_4),
    .I3(n128_6) 
);
defparam ff_led_s5.INIT=16'h4F00;
  LUT4 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n102_94),
    .I1(n172_4),
    .I2(n128_6),
    .I3(n172_8) 
);
defparam ff_count_12_s5.INIT=16'h5F1F;
  LUT2 n321_s1 (
    .F(n321_6),
    .I0(w_green[4]),
    .I1(n172_8) 
);
defparam n321_s1.INIT=4'h8;
  LUT2 n310_s2 (
    .F(n310_7),
    .I0(n172_8),
    .I1(ff_send_data[14]) 
);
defparam n310_s2.INIT=4'h4;
  LUT2 n311_s2 (
    .F(n311_7),
    .I0(n172_8),
    .I1(ff_send_data[13]) 
);
defparam n311_s2.INIT=4'h4;
  LUT2 n313_s2 (
    .F(n313_7),
    .I0(n172_8),
    .I1(ff_send_data[11]) 
);
defparam n313_s2.INIT=4'h4;
  LUT2 n314_s2 (
    .F(n314_7),
    .I0(n172_8),
    .I1(ff_send_data[10]) 
);
defparam n314_s2.INIT=4'h4;
  LUT2 n315_s2 (
    .F(n315_7),
    .I0(n172_8),
    .I1(ff_send_data[9]) 
);
defparam n315_s2.INIT=4'h4;
  LUT2 n316_s2 (
    .F(n316_7),
    .I0(n172_8),
    .I1(ff_send_data[8]) 
);
defparam n316_s2.INIT=4'h4;
  LUT2 n317_s2 (
    .F(n317_7),
    .I0(n172_8),
    .I1(ff_send_data[7]) 
);
defparam n317_s2.INIT=4'h4;
  LUT2 n302_s2 (
    .F(n302_7),
    .I0(n172_8),
    .I1(ff_send_data[22]) 
);
defparam n302_s2.INIT=4'h4;
  LUT2 n303_s2 (
    .F(n303_7),
    .I0(n172_8),
    .I1(ff_send_data[21]) 
);
defparam n303_s2.INIT=4'h4;
  LUT2 n306_s2 (
    .F(n306_7),
    .I0(n172_8),
    .I1(ff_send_data[18]) 
);
defparam n306_s2.INIT=4'h4;
  LUT2 n307_s2 (
    .F(n307_7),
    .I0(n172_8),
    .I1(ff_send_data[17]) 
);
defparam n307_s2.INIT=4'h4;
  LUT2 n308_s2 (
    .F(n308_7),
    .I0(n172_8),
    .I1(ff_send_data[16]) 
);
defparam n308_s2.INIT=4'h4;
  LUT2 n309_s2 (
    .F(n309_7),
    .I0(n172_8),
    .I1(ff_send_data[15]) 
);
defparam n309_s2.INIT=4'h4;
  LUT2 n318_s2 (
    .F(n318_7),
    .I0(n172_8),
    .I1(ff_send_data[6]) 
);
defparam n318_s2.INIT=4'h4;
  LUT2 n319_s2 (
    .F(n319_7),
    .I0(n172_8),
    .I1(ff_send_data[5]) 
);
defparam n319_s2.INIT=4'h4;
  LUT4 n111_s81 (
    .F(n111_89),
    .I0(n131_6),
    .I1(n111_90),
    .I2(n111_91),
    .I3(ff_count[12]) 
);
defparam n111_s81.INIT=16'h3740;
  LUT4 n112_s80 (
    .F(n112_88),
    .I0(ff_count[10]),
    .I1(n128_7),
    .I2(n128_6),
    .I3(ff_count[11]) 
);
defparam n112_s80.INIT=16'h0B04;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90),
    .I3(ff_count[9]) 
);
defparam n114_s80.INIT=16'h4F10;
  LUT3 n115_s80 (
    .F(n115_88),
    .I0(n131_6),
    .I1(ff_count[8]),
    .I2(n111_90) 
);
defparam n115_s80.INIT=8'h1C;
  LUT2 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(n172_5) 
);
defparam n172_s1.INIT=4'h4;
  LUT3 n124_s3 (
    .F(n124_6),
    .I0(ff_count[12]),
    .I1(n111_90),
    .I2(n111_91) 
);
defparam n124_s3.INIT=8'h40;
  LUT2 n128_s3 (
    .F(n128_6),
    .I0(n111_90),
    .I1(n131_6) 
);
defparam n128_s3.INIT=4'h8;
  LUT3 n128_s4 (
    .F(n128_7),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(n111_90) 
);
defparam n128_s4.INIT=8'h10;
  LUT4 n131_s3 (
    .F(n131_6),
    .I0(ff_count[12]),
    .I1(ff_count[13]),
    .I2(ff_count[14]),
    .I3(n111_91) 
);
defparam n131_s3.INIT=16'h0100;
  LUT3 n131_s4 (
    .F(n131_7),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(n133_6) 
);
defparam n131_s4.INIT=8'h10;
  LUT4 n132_s3 (
    .F(n132_6),
    .I0(n104_91),
    .I1(n172_5),
    .I2(ff_send_data[23]),
    .I3(ff_state[0]) 
);
defparam n132_s3.INIT=16'h0DCC;
  LUT3 n133_s3 (
    .F(n133_6),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n135_6) 
);
defparam n133_s3.INIT=8'h10;
  LUT3 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s3.INIT=8'h01;
  LUT4 n102_s81 (
    .F(n102_93),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n102_s81.INIT=16'h8000;
  LUT4 n102_s82 (
    .F(n102_94),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_91) 
);
defparam n102_s82.INIT=16'hFE00;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s79.INIT=4'h8;
  LUT3 n104_s80 (
    .F(n104_92),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n104_s80.INIT=8'h80;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n172_5),
    .I1(n102_94),
    .I2(n131_6),
    .I3(ff_send_data_23_10) 
);
defparam ff_send_data_23_s4.INIT=16'h1000;
  LUT4 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_91) 
);
defparam ff_sending_s4.INIT=16'h1000;
  LUT4 n111_s82 (
    .F(n111_90),
    .I0(ff_count[5]),
    .I1(ff_count[6]),
    .I2(ff_count[7]),
    .I3(n133_6) 
);
defparam n111_s82.INIT=16'h0100;
  LUT4 n111_s83 (
    .F(n111_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_count[11]) 
);
defparam n111_s83.INIT=16'h0001;
  LUT4 n172_s2 (
    .F(n172_5),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n172_6) 
);
defparam n172_s2.INIT=16'h0100;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s5.INIT=16'h0100;
  LUT2 n172_s3 (
    .F(n172_6),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n172_s3.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[4]),
    .I1(ff_count[5]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT4 n119_s82 (
    .F(n119_89),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n119_s82.INIT=16'h0001;
  LUT4 n132_s5 (
    .F(n132_9),
    .I0(ff_count[5]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(n135_6) 
);
defparam n132_s5.INIT=16'h0100;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 n104_s81 (
    .F(n104_94),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s81.INIT=16'h0770;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(n128_6),
    .I1(ff_state[0]),
    .I2(n172_5),
    .I3(ff_count[0]) 
);
defparam n138_s4.INIT=16'h0075;
  LUT4 n172_s4 (
    .F(n172_8),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(ff_state[0]),
    .I3(n172_5) 
);
defparam n172_s4.INIT=16'h0400;
  LUT4 n119_s83 (
    .F(n119_91),
    .I0(ff_send_data[23]),
    .I1(n111_90),
    .I2(n131_6),
    .I3(n108_84) 
);
defparam n119_s83.INIT=16'h4000;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_94),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_89),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_6),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_8),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_8),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  n28_4,
  n31_3,
  w_sending,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input n28_4;
input n31_3;
input w_sending;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire ff_wr_8;
wire n339_9;
wire n331_8;
wire n66_6;
wire n65_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n44_6;
wire n43_6;
wire n472_4;
wire n339_10;
wire n64_7;
wire n63_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n54_7;
wire n52_7;
wire n47_7;
wire n46_7;
wire n45_7;
wire n43_7;
wire n472_5;
wire n51_8;
wire n49_8;
wire n298_11;
wire n240_11;
wire n51_10;
wire n45_9;
wire n49_10;
wire ff_wr_11;
wire n67_8;
wire n42_9;
wire ff_counter_24_10;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT4 n472_s0 (
    .F(ff_blue_5_5),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(n472_4),
    .I3(n605_3) 
);
defparam n472_s0.INIT=16'hFF40;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT4 ff_wr_s3 (
    .F(ff_wr_8),
    .I0(ff_counter[25]),
    .I1(ff_on),
    .I2(n472_4),
    .I3(ff_wr_11) 
);
defparam ff_wr_s3.INIT=16'h40FF;
  LUT4 n339_s4 (
    .F(n339_9),
    .I0(w_bus_valid),
    .I1(n339_10),
    .I2(w_pulse2),
    .I3(w_pulse1) 
);
defparam n339_s4.INIT=16'h00F2;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n65_s1 (
    .F(n65_6),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(n605_3),
    .I3(ff_counter[2]) 
);
defparam n65_s1.INIT=16'hFEF1;
  LUT3 n64_s1 (
    .F(n64_6),
    .I0(n605_3),
    .I1(ff_counter[3]),
    .I2(n64_7) 
);
defparam n64_s1.INIT=8'hBE;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(ff_counter[4]),
    .I2(n63_7) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT3 n61_s1 (
    .F(n61_6),
    .I0(n605_3),
    .I1(ff_counter[6]),
    .I2(n61_7) 
);
defparam n61_s1.INIT=8'hBE;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(ff_counter[7]),
    .I2(n60_7) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_7),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT3 n58_s1 (
    .F(n58_6),
    .I0(n605_3),
    .I1(ff_counter[9]),
    .I2(n58_7) 
);
defparam n58_s1.INIT=8'hBE;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(ff_counter[10]),
    .I2(n57_7) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT3 n55_s1 (
    .F(n55_6),
    .I0(n605_3),
    .I1(ff_counter[12]),
    .I2(n55_7) 
);
defparam n55_s1.INIT=8'hBE;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(ff_counter[13]),
    .I2(n54_7) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_7),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT3 n52_s1 (
    .F(n52_6),
    .I0(n605_3),
    .I1(ff_counter[15]),
    .I2(n52_7) 
);
defparam n52_s1.INIT=8'hBE;
  LUT3 n51_s1 (
    .F(n51_6),
    .I0(n605_3),
    .I1(ff_counter[16]),
    .I2(n51_10) 
);
defparam n51_s1.INIT=8'hBE;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(ff_counter[16]),
    .I1(n51_10),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hFBF4;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n605_3),
    .I1(ff_counter[18]),
    .I2(n49_10) 
);
defparam n49_s1.INIT=8'hBE;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(ff_counter[18]),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hFBF4;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n47_7),
    .I1(n49_10),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT3 n46_s1 (
    .F(n46_6),
    .I0(n605_3),
    .I1(ff_counter[21]),
    .I2(n46_7) 
);
defparam n46_s1.INIT=8'hBE;
  LUT4 n44_s1 (
    .F(n44_6),
    .I0(ff_counter[22]),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[23]) 
);
defparam n44_s1.INIT=16'hFBF4;
  LUT4 n43_s1 (
    .F(n43_6),
    .I0(n43_7),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[24]) 
);
defparam n43_s1.INIT=16'hF7F8;
  LUT4 n472_s1 (
    .F(n472_4),
    .I0(ff_counter[24]),
    .I1(n54_7),
    .I2(n43_7),
    .I3(n472_5) 
);
defparam n472_s1.INIT=16'h4000;
  LUT2 n339_s5 (
    .F(n339_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n339_s5.INIT=4'h9;
  LUT3 n64_s2 (
    .F(n64_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]) 
);
defparam n64_s2.INIT=8'h01;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT3 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(n63_7) 
);
defparam n61_s2.INIT=8'h10;
  LUT4 n60_s2 (
    .F(n60_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]),
    .I2(ff_counter[6]),
    .I3(n63_7) 
);
defparam n60_s2.INIT=16'h0100;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(n60_7) 
);
defparam n58_s2.INIT=8'h10;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]),
    .I3(n60_7) 
);
defparam n57_s2.INIT=16'h0100;
  LUT3 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(n57_7) 
);
defparam n55_s2.INIT=8'h10;
  LUT4 n54_s2 (
    .F(n54_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]),
    .I2(ff_counter[12]),
    .I3(n57_7) 
);
defparam n54_s2.INIT=16'h0100;
  LUT3 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(n54_7) 
);
defparam n52_s2.INIT=8'h10;
  LUT2 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]) 
);
defparam n47_s2.INIT=4'h1;
  LUT4 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[20]),
    .I1(n54_7),
    .I2(n49_8),
    .I3(n47_7) 
);
defparam n46_s2.INIT=16'h4000;
  LUT2 n45_s2 (
    .F(n45_7),
    .I0(n54_7),
    .I1(n472_5) 
);
defparam n45_s2.INIT=4'h8;
  LUT2 n43_s2 (
    .F(n43_7),
    .I0(ff_counter[22]),
    .I1(ff_counter[23]) 
);
defparam n43_s2.INIT=4'h1;
  LUT4 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[20]),
    .I1(ff_counter[21]),
    .I2(n49_8),
    .I3(n47_7) 
);
defparam n472_s2.INIT=16'h1000;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]) 
);
defparam n51_s3.INIT=8'h01;
  LUT3 n49_s3 (
    .F(n49_8),
    .I0(ff_counter[16]),
    .I1(ff_counter[17]),
    .I2(n51_8) 
);
defparam n49_s3.INIT=8'h10;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n51_s4 (
    .F(n51_10),
    .I0(n54_7),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]),
    .I3(ff_counter[15]) 
);
defparam n51_s4.INIT=16'h0002;
  LUT4 n45_s3 (
    .F(n45_9),
    .I0(n605_3),
    .I1(ff_counter[22]),
    .I2(n54_7),
    .I3(n472_5) 
);
defparam n45_s3.INIT=16'hBEEE;
  LUT4 n49_s4 (
    .F(n49_10),
    .I0(n54_7),
    .I1(ff_counter[16]),
    .I2(ff_counter[17]),
    .I3(n51_8) 
);
defparam n49_s4.INIT=16'h0200;
  LUT4 ff_wr_s5 (
    .F(ff_wr_11),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_sending) 
);
defparam ff_wr_s5.INIT=16'h0100;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT3 n42_s3 (
    .F(n42_9),
    .I0(n472_4),
    .I1(ff_counter[25]),
    .I2(n605_3) 
);
defparam n42_s3.INIT=8'hF4;
  LUT3 ff_counter_24_s4 (
    .F(ff_counter_24_10),
    .I0(ff_counter[25]),
    .I1(n605_3),
    .I2(n472_4) 
);
defparam ff_counter_24_s4.INIT=8'hEF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_9),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_10),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [17:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[17:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_sending(w_sending),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
