# RTL-Verification-of-Half-Adder-Using-SystemVerilog-Testbench