{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 11 14:28:52 2011 " "Info: Processing started: Mon Jul 11 14:28:52 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fechadura -c Fechadura " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Fechadura -c Fechadura" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arq_divisor " "Info: Found design unit 1: divisor-arq_divisor" {  } { { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Info: Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/divisor.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fechadura.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fechadura.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fechadura-arq_fechadura " "Info: Found design unit 1: fechadura-arq_fechadura" {  } { { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fechadura " "Info: Found entity 1: fechadura" {  } { { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controle-arq_Controle " "Info: Found design unit 1: Controle-arq_Controle" {  } { { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Controle.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operativa.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file operativa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operativa-arq_Operativa " "Info: Found design unit 1: Operativa-arq_Operativa" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Operativa " "Info: Found entity 1: Operativa" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbase.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dbase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DBase-arq_DBase " "Info: Found design unit 1: DBase-arq_DBase" {  } { { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DBase " "Info: Found entity 1: DBase" {  } { { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fechadura " "Info: Elaborating entity \"Fechadura\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:div " "Info: Elaborating entity \"divisor\" for hierarchy \"divisor:div\"" {  } { { "Fechadura.vhd" "div" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DBase DBase:dados " "Info: Elaborating entity \"DBase\" for hierarchy \"DBase:dados\"" {  } { { "Fechadura.vhd" "dados" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n0 DBase.vhd(129) " "Warning (10492): VHDL Process Statement warning at DBase.vhd(129): signal \"n0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n1 DBase.vhd(130) " "Warning (10492): VHDL Process Statement warning at DBase.vhd(130): signal \"n1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n2 DBase.vhd(131) " "Warning (10492): VHDL Process Statement warning at DBase.vhd(131): signal \"n2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag_full3 DBase.vhd(132) " "Warning (10492): VHDL Process Statement warning at DBase.vhd(132): signal \"flag_full3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DBase.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/DBase.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:ct1 " "Info: Elaborating entity \"Controle\" for hierarchy \"Controle:ct1\"" {  } { { "Fechadura.vhd" "ct1" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operativa Operativa:op1 " "Info: Elaborating entity \"Operativa\" for hierarchy \"Operativa:op1\"" {  } { { "Fechadura.vhd" "op1" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_senha0 Operativa.vhd(471) " "Warning (10492): VHDL Process Statement warning at Operativa.vhd(471): signal \"BCD_senha0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 471 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_senha1 Operativa.vhd(472) " "Warning (10492): VHDL Process Statement warning at Operativa.vhd(472): signal \"BCD_senha1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 472 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_digit_aux Operativa.vhd(496) " "Warning (10492): VHDL Process Statement warning at Operativa.vhd(496): signal \"BCD_digit_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_digit_aux Operativa.vhd(497) " "Warning (10492): VHDL Process Statement warning at Operativa.vhd(497): signal \"BCD_digit_aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag1_senha Operativa.vhd(516) " "Warning (10492): VHDL Process Statement warning at Operativa.vhd(516): signal \"flag1_senha\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flag2_admin Operativa.vhd(517) " "Warning (10492): VHDL Process Statement warning at Operativa.vhd(517): signal \"flag2_admin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 12 -1 0 } } { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 55 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "Operativa:op1\|DATA_BUS\[0\]~synth " "Warning: Node \"Operativa:op1\|DATA_BUS\[0\]~synth\"" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Operativa:op1\|DATA_BUS\[1\]~synth " "Warning: Node \"Operativa:op1\|DATA_BUS\[1\]~synth\"" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Operativa:op1\|DATA_BUS\[2\]~synth " "Warning: Node \"Operativa:op1\|DATA_BUS\[2\]~synth\"" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Operativa:op1\|DATA_BUS\[3\]~synth " "Warning: Node \"Operativa:op1\|DATA_BUS\[3\]~synth\"" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Operativa:op1\|DATA_BUS\[4\]~synth " "Warning: Node \"Operativa:op1\|DATA_BUS\[4\]~synth\"" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Operativa:op1\|DATA_BUS\[5\]~synth " "Warning: Node \"Operativa:op1\|DATA_BUS\[5\]~synth\"" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Operativa:op1\|DATA_BUS\[6\]~synth " "Warning: Node \"Operativa:op1\|DATA_BUS\[6\]~synth\"" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "Operativa:op1\|DATA_BUS\[7\]~synth " "Warning: Node \"Operativa:op1\|DATA_BUS\[7\]~synth\"" {  } { { "Operativa.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Operativa.vhd" 10 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "flag_full5 VCC " "Warning (13410): Pin \"flag_full5\" is stuck at VCC" {  } { { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "flag_escrita5 VCC " "Warning (13410): Pin \"flag_escrita5\" is stuck at VCC" {  } { { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_estados " "Warning (15610): No output dependent on input pin \"reset_estados\"" {  } { { "Fechadura.vhd" "" { Text "E:/UFPEL/Circuitos Digitais 2/Projetos/CD2_Proj_fechadura/Fechadura.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "610 " "Info: Implemented 610 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "584 " "Info: Implemented 584 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 11 14:29:01 2011 " "Info: Processing ended: Mon Jul 11 14:29:01 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
