
read_verilog -sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/flattened/const_arith_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/flattened/const_compare_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/flattened/const_concat_repl_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/flattened/const_conditional_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/flattened/const_logic_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/flattened/const_nested_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/flattened/const_partselect_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/flattened/const_reduce_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/flattened/const_shift_wrapper.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/unflattened/const_arith.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/unflattened/const_compare.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/unflattened/const_concat_repl.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/unflattened/const_conditional.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/unflattened/const_logic.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/unflattened/const_nested.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/unflattened/const_partselect.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/unflattened/const_reduce.sv /opt/module-fuzz/rewiring/../test_libraries/const_tests/unflattened/const_shift.sv
read_verilog -sv /opt/module-fuzz/rewiring/large_test_100m/cycle_0000/top.sv
hierarchy -top top
proc
write_cxxrtl /opt/module-fuzz/rewiring/large_test_100m/cycle_0000/cxxrtl_build/design.cpp
