Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_1.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      old # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fd2bb300000,16388
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
-kernel name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii
-kernel id = 1
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 20
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-1.traceg
launching kernel name: _Z22bpnn_layerforward_CUDAPfS_S_S_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9123
gpu_sim_insn = 6008832
gpu_ipc =     658.6465
gpu_tot_sim_cycle = 9123
gpu_tot_sim_insn = 6008832
gpu_tot_ipc =     658.6465
gpu_tot_issued_cta = 256
gpu_occupancy = 72.1858% 
gpu_tot_occupancy = 72.1858% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4132
partiton_level_parallism_total  =       2.4132
partiton_level_parallism_util =      10.2448
partiton_level_parallism_util_total  =      10.2448
L2_BW  =      92.6685 GB/Sec
L2_BW_total  =      92.6685 GB/Sec
gpu_total_sim_rate=1502208

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 209
	L1D_cache_core[1]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 201
	L1D_cache_core[2]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 198
	L1D_cache_core[3]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 201
	L1D_cache_core[4]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 209
	L1D_cache_core[5]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 213
	L1D_cache_core[6]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 200
	L1D_cache_core[7]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 223
	L1D_cache_core[8]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 203
	L1D_cache_core[9]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 213
	L1D_cache_core[10]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 234
	L1D_cache_core[11]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 257
	L1D_cache_core[12]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 238
	L1D_cache_core[13]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 224
	L1D_cache_core[14]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 214
	L1D_cache_core[15]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 158
	L1D_cache_core[16]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 214
	L1D_cache_core[17]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 218
	L1D_cache_core[18]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 174
	L1D_cache_core[19]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 181
	L1D_cache_core[20]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 205
	L1D_cache_core[21]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 225
	L1D_cache_core[22]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 225
	L1D_cache_core[23]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 145
	L1D_cache_core[24]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 206
	L1D_cache_core[25]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 225
	L1D_cache_core[26]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 227
	L1D_cache_core[27]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 162
	L1D_cache_core[28]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 162
	L1D_cache_core[29]: Access = 588, Miss = 240, Miss_rate = 0.408, Pending_hits = 72, Reservation_fails = 201
	L1D_cache_core[30]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 230
	L1D_cache_core[31]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 226
	L1D_cache_core[32]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 184
	L1D_cache_core[33]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 205
	L1D_cache_core[34]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 205
	L1D_cache_core[35]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 237
	L1D_cache_core[36]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[37]: Access = 686, Miss = 280, Miss_rate = 0.408, Pending_hits = 84, Reservation_fails = 241
	L1D_total_cache_accesses = 25088
	L1D_total_cache_misses = 10240
	L1D_total_cache_miss_rate = 0.4082
	L1D_total_cache_pending_hits = 3072
	L1D_total_cache_reservation_fails = 7876
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2816
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3072
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3989
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3887
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
256, 256, 256, 256, 256, 256, 256, 256, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 128, 
gpgpu_n_tot_thrd_icount = 8388608
gpgpu_n_tot_w_icount = 262144
gpgpu_n_stall_shd_mem = 4096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9728
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 69632
gpgpu_n_store_insn = 69632
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:168518	W0_Idle:41245	W0_Scoreboard:208585	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29696	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:169984
single_issue_nums: WS0:65536	WS1:65536	WS2:65536	WS3:65536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 77824 {8:9728,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 389120 {40:9728,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 782 
max_icnt2mem_latency = 132 
maxmrqlatency = 61 
max_icnt2sh_latency = 29 
averagemflatency = 441 
avg_icnt2mem_latency = 61 
avg_mrq_latency = 10 
avg_icnt2sh_latency = 3 
mrq_lat_table:3030 	675 	982 	1730 	2264 	537 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8337 	3976 	9703 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	14429 	7583 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14730 	5244 	1770 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5183      5183      5884      5891      6047      6044      6356      6355      6495      6490         0         0         0         0         0         0 
dram[1]:      5183      5183      5884      5886      6052      6049      6338      6336      6516      6520         0         0         0         0         0         0 
dram[2]:      5183      5183      5899      5886      6057      6063      6337      6336      6436      6433         0         0         0         0         0         0 
dram[3]:      5183      5183      5885      5897      6047      6044      6336      6342      6497      6502         0         0         0         0         0         0 
dram[4]:      5183      5183      5885      5885      6058      6063      6346      6344      6426      6424         0         0         0         0         0         0 
dram[5]:      5183      5183      5892      5882      6083      6059      6347      6318      6444      6442         0         0         0         0         0         0 
dram[6]:      5169      5169      5881      5883      6065      6078      6304      6305      6509      6438         0         0         0         0         0         0 
dram[7]:      5169      5183      5886      5905      6069      6065      6313      6312      6420      6419         0         0         0         0         0         0 
dram[8]:      5169      5169      5890      5892      6087      6062      6323      6323      8254      8258         0         0         0         0         0         0 
dram[9]:      5169      5169      5888      5885      6085      6100      6321      6313      8261      8271         0         0         0         0         0         0 
dram[10]:      5169      5169      5902      5896      6092      6103      6310      6313      6495      6511         0         0         0         0         0         0 
dram[11]:      5169      5169      5882      5906      6084      6075      6310      6315      6507      8249         0         0         0         0         0         0 
dram[12]:      5169      5169      5873      5886      6052      6049      6323      6319      6479      6476         0         0         0         0         0         0 
dram[13]:      5169      5169      5892      5873      6066      6094      6323      6319      6473      6487         0         0         0         0         0         0 
dram[14]:      5169      5169      5897      5906      6060      6067      6317      6315      6523      6510         0         0         0         0         0         0 
dram[15]:      5169      5169      5882      5899      6061      6061      6338      6313      6469      6468         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 35.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 60.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 61.000000 60.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9218/160 = 57.612499
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        60        60        64        64        64        64        64        64        35        32         0         0         0         0         0         0 
dram[9]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        60        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        61        60        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
dram[15]:        62        64        64        64        64        64        64        64        36        36         0         0         0         0         0         0 
total dram reads = 9218
min_bank_accesses = 0!
chip skew: 584/568 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        979       969       981      1035      1019      1009      1003       998      1419      1418    none      none      none      none      none      none  
dram[1]:        981       981       986      1037      1019       998       991       984      1412      1422    none      none      none      none      none      none  
dram[2]:        954      1008       976      1006      1025       996       994       990      1464      1453    none      none      none      none      none      none  
dram[3]:        972       977       968      1013      1023      1003       993       993      1454      1456    none      none      none      none      none      none  
dram[4]:        952       999       991      1006      1013      1019       986       999      1426      1429    none      none      none      none      none      none  
dram[5]:        940       995      1019      1011      1021      1017       987       987      1420      1442    none      none      none      none      none      none  
dram[6]:        949      1007       992       995      1014      1015       978       987      1406      1498    none      none      none      none      none      none  
dram[7]:        969      1004       974       984      1009      1019       978       984      1409      1493    none      none      none      none      none      none  
dram[8]:        987       968      1026       980       996      1017       965       968      1412      1429    none      none      none      none      none      none  
dram[9]:        973       977      1028       981       991      1015       986       981      1426      1426    none      none      none      none      none      none  
dram[10]:        987       959      1031       978      1017      1005      1010      1003      1538      1577    none      none      none      none      none      none  
dram[11]:        962       958      1020       983      1000      1005       977       984      1578      1586    none      none      none      none      none      none  
dram[12]:       1009       945       996       995      1021      1014       973       976      1396      1363    none      none      none      none      none      none  
dram[13]:       1017       949      1007       997       999      1047       975       971      1384      1365    none      none      none      none      none      none  
dram[14]:        985       952      1003      1003      1008      1007      1004       979      1290      1257    none      none      none      none      none      none  
dram[15]:        978       951       997      1003      1011       982      1008       972      1295      1253    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        736       739       735       747       766       767       725       721       660       658         0         0         0         0         0         0
dram[1]:        731       733       738       742       751       751       702       700       673       673         0         0         0         0         0         0
dram[2]:        732       733       743       735       760       752       711       704       669       661         0         0         0         0         0         0
dram[3]:        755       741       746       752       766       774       705       705       660       661         0         0         0         0         0         0
dram[4]:        744       742       730       740       758       768       722       711       680       660         0         0         0         0         0         0
dram[5]:        722       739       742       735       782       761       718       696       678       671         0         0         0         0         0         0
dram[6]:        731       747       736       742       768       755       710       697       678       673         0         0         0         0         0         0
dram[7]:        763       737       740       754       761       780       693       685       665       656         0         0         0         0         0         0
dram[8]:        732       722       739       737       743       741       694       688       663       668         0         0         0         0         0         0
dram[9]:        726       710       738       735       741       735       687       699       667       671         0         0         0         0         0         0
dram[10]:        709       719       740       741       766       767       703       692       669       685         0         0         0         0         0         0
dram[11]:        723       722       737       743       776       775       695       700       679       657         0         0         0         0         0         0
dram[12]:        717       709       722       739       768       750       712       717       660       662         0         0         0         0         0         0
dram[13]:        730       725       744       735       747       757       707       699       671       667         0         0         0         0         0         0
dram[14]:        720       720       748       746       757       770       711       712       672       666         0         0         0         0         0         0
dram[15]:        718       724       732       741       739       745       716       715       665       662         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52635 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=5595 dram_eff=0.1029
bk0: 64a 52380i bk1: 64a 52320i bk2: 64a 52267i bk3: 64a 52283i bk4: 64a 52403i bk5: 64a 52520i bk6: 64a 52217i bk7: 64a 52238i bk8: 32a 52899i bk9: 32a 52885i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.110522
Bank_Level_Parallism_Col = 2.093411
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.093411 

BW Util details:
bwutil = 0.010823 
total_CMD = 53220 
util_bw = 576 
Wasted_Col = 3387 
Wasted_Row = 0 
Idle = 49257 

BW Util Bottlenecks: 
RCDc_limit = 910 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6027 
rwq = 0 
CCDLc_limit_alone = 6027 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52635 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010823 
Either_Row_CoL_Bus_Util = 0.010992 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001709 
queue_avg = 0.835457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.835457
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52634 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=5367 dram_eff=0.1073
bk0: 64a 52378i bk1: 64a 52314i bk2: 64a 52297i bk3: 64a 52299i bk4: 64a 52505i bk5: 64a 52439i bk6: 64a 52283i bk7: 64a 52345i bk8: 32a 52821i bk9: 32a 52873i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.163115
Bank_Level_Parallism_Col = 2.141127
Bank_Level_Parallism_Ready = 1.012153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.141127 

BW Util details:
bwutil = 0.010823 
total_CMD = 53220 
util_bw = 576 
Wasted_Col = 3225 
Wasted_Row = 0 
Idle = 49419 

BW Util Bottlenecks: 
RCDc_limit = 907 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5816 
rwq = 0 
CCDLc_limit_alone = 5816 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52634 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010823 
Either_Row_CoL_Bus_Util = 0.011011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.786866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.786866
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52634 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=5746 dram_eff=0.1002
bk0: 64a 52394i bk1: 64a 52385i bk2: 64a 52299i bk3: 64a 52277i bk4: 64a 52391i bk5: 64a 52461i bk6: 64a 52356i bk7: 64a 52337i bk8: 32a 52905i bk9: 32a 52859i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.118569
Bank_Level_Parallism_Col = 2.102222
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.102222 

BW Util details:
bwutil = 0.010823 
total_CMD = 53220 
util_bw = 576 
Wasted_Col = 3253 
Wasted_Row = 0 
Idle = 49391 

BW Util Bottlenecks: 
RCDc_limit = 914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5762 
rwq = 0 
CCDLc_limit_alone = 5762 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52634 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010823 
Either_Row_CoL_Bus_Util = 0.011011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.678410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.67841
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52634 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=6126 dram_eff=0.09403
bk0: 64a 52385i bk1: 64a 52371i bk2: 64a 52328i bk3: 64a 52297i bk4: 64a 52538i bk5: 64a 52382i bk6: 64a 52305i bk7: 64a 52316i bk8: 32a 52884i bk9: 32a 52871i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.144295
Bank_Level_Parallism_Col = 2.132185
Bank_Level_Parallism_Ready = 1.012153
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.132185 

BW Util details:
bwutil = 0.010823 
total_CMD = 53220 
util_bw = 576 
Wasted_Col = 3201 
Wasted_Row = 0 
Idle = 49443 

BW Util Bottlenecks: 
RCDc_limit = 903 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5777 
rwq = 0 
CCDLc_limit_alone = 5777 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52634 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010823 
Either_Row_CoL_Bus_Util = 0.011011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.715558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.715558
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52634 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=5528 dram_eff=0.1042
bk0: 64a 52348i bk1: 64a 52325i bk2: 64a 52365i bk3: 64a 52251i bk4: 64a 52508i bk5: 64a 52516i bk6: 64a 52259i bk7: 64a 52260i bk8: 32a 52760i bk9: 32a 52893i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.090519
Bank_Level_Parallism_Col = 2.066095
Bank_Level_Parallism_Ready = 1.010417
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.066095 

BW Util details:
bwutil = 0.010823 
total_CMD = 53220 
util_bw = 576 
Wasted_Col = 3390 
Wasted_Row = 0 
Idle = 49254 

BW Util Bottlenecks: 
RCDc_limit = 893 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5946 
rwq = 0 
CCDLc_limit_alone = 5946 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52634 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010823 
Either_Row_CoL_Bus_Util = 0.011011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.775855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.775855
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52635 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=5754 dram_eff=0.1001
bk0: 64a 52386i bk1: 64a 52357i bk2: 64a 52298i bk3: 64a 52369i bk4: 64a 52442i bk5: 64a 52492i bk6: 64a 52285i bk7: 64a 52312i bk8: 32a 52785i bk9: 32a 52818i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.053380
Bank_Level_Parallism_Col = 2.040679
Bank_Level_Parallism_Ready = 1.005208
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.040679 

BW Util details:
bwutil = 0.010823 
total_CMD = 53220 
util_bw = 576 
Wasted_Col = 3433 
Wasted_Row = 0 
Idle = 49211 

BW Util Bottlenecks: 
RCDc_limit = 903 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5916 
rwq = 0 
CCDLc_limit_alone = 5916 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52635 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010823 
Either_Row_CoL_Bus_Util = 0.010992 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001709 
queue_avg = 0.731811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.731811
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52634 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=5797 dram_eff=0.09936
bk0: 64a 52359i bk1: 64a 52340i bk2: 64a 52307i bk3: 64a 52291i bk4: 64a 52379i bk5: 64a 52527i bk6: 64a 52270i bk7: 64a 52342i bk8: 32a 52876i bk9: 32a 52862i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.184064
Bank_Level_Parallism_Col = 2.164762
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.164762 

BW Util details:
bwutil = 0.010823 
total_CMD = 53220 
util_bw = 576 
Wasted_Col = 3189 
Wasted_Row = 0 
Idle = 49455 

BW Util Bottlenecks: 
RCDc_limit = 891 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5838 
rwq = 0 
CCDLc_limit_alone = 5838 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52634 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010823 
Either_Row_CoL_Bus_Util = 0.011011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.615163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.615163
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52634 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01082
n_activity=5834 dram_eff=0.09873
bk0: 64a 52376i bk1: 64a 52373i bk2: 64a 52285i bk3: 64a 52266i bk4: 64a 52437i bk5: 64a 52386i bk6: 64a 52255i bk7: 64a 52302i bk8: 32a 52771i bk9: 32a 52864i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.171157
Bank_Level_Parallism_Col = 2.156354
Bank_Level_Parallism_Ready = 1.003472
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.156354 

BW Util details:
bwutil = 0.010823 
total_CMD = 53220 
util_bw = 576 
Wasted_Col = 3321 
Wasted_Row = 0 
Idle = 49323 

BW Util Bottlenecks: 
RCDc_limit = 901 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6037 
rwq = 0 
CCDLc_limit_alone = 6037 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52634 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010823 
Either_Row_CoL_Bus_Util = 0.011011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.674070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.67407
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52639 n_act=10 n_pre=0 n_ref_event=0 n_req=571 n_rd=571 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01073
n_activity=5707 dram_eff=0.1001
bk0: 60a 52452i bk1: 60a 52390i bk2: 64a 52325i bk3: 64a 52255i bk4: 64a 52445i bk5: 64a 52467i bk6: 64a 52277i bk7: 64a 52299i bk8: 35a 52789i bk9: 32a 52778i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982487
Row_Buffer_Locality_read = 0.982487
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.059598
Bank_Level_Parallism_Col = 2.039523
Bank_Level_Parallism_Ready = 1.007005
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.039523 

BW Util details:
bwutil = 0.010729 
total_CMD = 53220 
util_bw = 571 
Wasted_Col = 3456 
Wasted_Row = 0 
Idle = 49193 

BW Util Bottlenecks: 
RCDc_limit = 927 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5990 
rwq = 0 
CCDLc_limit_alone = 5990 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52639 
Read = 571 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 571 
total_req = 571 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 571 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010729 
Either_Row_CoL_Bus_Util = 0.010917 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.556276 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.556276
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52642 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01067
n_activity=5340 dram_eff=0.1064
bk0: 60a 52452i bk1: 60a 52468i bk2: 64a 52266i bk3: 64a 52316i bk4: 64a 52427i bk5: 64a 52419i bk6: 64a 52351i bk7: 64a 52401i bk8: 32a 52726i bk9: 32a 52732i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.035705
Bank_Level_Parallism_Col = 2.025310
Bank_Level_Parallism_Ready = 1.003521
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.025310 

BW Util details:
bwutil = 0.010673 
total_CMD = 53220 
util_bw = 568 
Wasted_Col = 3465 
Wasted_Row = 0 
Idle = 49187 

BW Util Bottlenecks: 
RCDc_limit = 922 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5929 
rwq = 0 
CCDLc_limit_alone = 5929 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52642 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010673 
Either_Row_CoL_Bus_Util = 0.010861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.519880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.51988
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52642 n_act=10 n_pre=0 n_ref_event=0 n_req=568 n_rd=568 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01067
n_activity=5708 dram_eff=0.09951
bk0: 60a 52442i bk1: 60a 52381i bk2: 64a 52296i bk3: 64a 52286i bk4: 64a 52433i bk5: 64a 52473i bk6: 64a 52290i bk7: 64a 52356i bk8: 32a 52902i bk9: 32a 52902i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982394
Row_Buffer_Locality_read = 0.982394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.014340
Bank_Level_Parallism_Col = 2.002013
Bank_Level_Parallism_Ready = 1.007042
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.002013 

BW Util details:
bwutil = 0.010673 
total_CMD = 53220 
util_bw = 568 
Wasted_Col = 3407 
Wasted_Row = 0 
Idle = 49245 

BW Util Bottlenecks: 
RCDc_limit = 887 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5784 
rwq = 0 
CCDLc_limit_alone = 5784 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52642 
Read = 568 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 568 
total_req = 568 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 568 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010673 
Either_Row_CoL_Bus_Util = 0.010861 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.661481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.661481
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52641 n_act=10 n_pre=0 n_ref_event=0 n_req=569 n_rd=569 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01069
n_activity=5695 dram_eff=0.09991
bk0: 61a 52423i bk1: 60a 52390i bk2: 64a 52334i bk3: 64a 52298i bk4: 64a 52391i bk5: 64a 52494i bk6: 64a 52362i bk7: 64a 52339i bk8: 32a 52943i bk9: 32a 52897i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982425
Row_Buffer_Locality_read = 0.982425
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.059452
Bank_Level_Parallism_Col = 2.050613
Bank_Level_Parallism_Ready = 1.010545
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.050613 

BW Util details:
bwutil = 0.010691 
total_CMD = 53220 
util_bw = 569 
Wasted_Col = 3266 
Wasted_Row = 0 
Idle = 49385 

BW Util Bottlenecks: 
RCDc_limit = 902 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5656 
rwq = 0 
CCDLc_limit_alone = 5656 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52641 
Read = 569 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 569 
total_req = 569 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 569 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010691 
Either_Row_CoL_Bus_Util = 0.010879 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.527189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.527189
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52627 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01097
n_activity=5216 dram_eff=0.112
bk0: 64a 52328i bk1: 64a 52282i bk2: 64a 52324i bk3: 64a 52290i bk4: 64a 52540i bk5: 64a 52482i bk6: 64a 52262i bk7: 64a 52309i bk8: 36a 52798i bk9: 36a 52752i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.078785
Bank_Level_Parallism_Col = 2.063257
Bank_Level_Parallism_Ready = 1.008562
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.063257 

BW Util details:
bwutil = 0.010973 
total_CMD = 53220 
util_bw = 584 
Wasted_Col = 3465 
Wasted_Row = 0 
Idle = 49171 

BW Util Bottlenecks: 
RCDc_limit = 905 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6100 
rwq = 0 
CCDLc_limit_alone = 6100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52627 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010973 
Either_Row_CoL_Bus_Util = 0.011142 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001686 
queue_avg = 0.625385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.625385
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52626 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01097
n_activity=5224 dram_eff=0.1118
bk0: 64a 52371i bk1: 64a 52321i bk2: 64a 52277i bk3: 64a 52287i bk4: 64a 52531i bk5: 64a 52424i bk6: 64a 52281i bk7: 64a 52345i bk8: 36a 52769i bk9: 36a 52745i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.180197
Bank_Level_Parallism_Col = 2.169684
Bank_Level_Parallism_Ready = 1.010274
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.169684 

BW Util details:
bwutil = 0.010973 
total_CMD = 53220 
util_bw = 584 
Wasted_Col = 3284 
Wasted_Row = 0 
Idle = 49352 

BW Util Bottlenecks: 
RCDc_limit = 886 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6075 
rwq = 0 
CCDLc_limit_alone = 6075 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52626 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010973 
Either_Row_CoL_Bus_Util = 0.011161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.673844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.673844
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52627 n_act=10 n_pre=0 n_ref_event=0 n_req=584 n_rd=584 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01097
n_activity=5371 dram_eff=0.1087
bk0: 64a 52331i bk1: 64a 52302i bk2: 64a 52274i bk3: 64a 52259i bk4: 64a 52500i bk5: 64a 52551i bk6: 64a 52242i bk7: 64a 52258i bk8: 36a 52761i bk9: 36a 52824i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982877
Row_Buffer_Locality_read = 0.982877
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.114685
Bank_Level_Parallism_Col = 2.102021
Bank_Level_Parallism_Ready = 1.005137
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.102021 

BW Util details:
bwutil = 0.010973 
total_CMD = 53220 
util_bw = 584 
Wasted_Col = 3427 
Wasted_Row = 0 
Idle = 49209 

BW Util Bottlenecks: 
RCDc_limit = 872 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6198 
rwq = 0 
CCDLc_limit_alone = 6198 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52627 
Read = 584 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 584 
total_req = 584 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 584 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010973 
Either_Row_CoL_Bus_Util = 0.011142 
Issued_on_Two_Bus_Simul_Util = 0.000019 
issued_two_Eff = 0.001686 
queue_avg = 0.780496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.780496
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=53220 n_nop=52630 n_act=10 n_pre=0 n_ref_event=0 n_req=582 n_rd=582 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01094
n_activity=5490 dram_eff=0.106
bk0: 62a 52373i bk1: 64a 52348i bk2: 64a 52319i bk3: 64a 52259i bk4: 64a 52449i bk5: 64a 52513i bk6: 64a 52276i bk7: 64a 52358i bk8: 36a 52841i bk9: 36a 52879i bk10: 0a 53220i bk11: 0a 53220i bk12: 0a 53220i bk13: 0a 53220i bk14: 0a 53220i bk15: 0a 53220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982818
Row_Buffer_Locality_read = 0.982818
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 2.065503
Bank_Level_Parallism_Col = 2.044028
Bank_Level_Parallism_Ready = 1.003436
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 2.044028 

BW Util details:
bwutil = 0.010936 
total_CMD = 53220 
util_bw = 582 
Wasted_Col = 3372 
Wasted_Row = 0 
Idle = 49266 

BW Util Bottlenecks: 
RCDc_limit = 883 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5862 
rwq = 0 
CCDLc_limit_alone = 5862 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 53220 
n_nop = 52630 
Read = 582 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 582 
total_req = 582 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 582 
Row_Bus_Util =  0.000188 
CoL_Bus_Util = 0.010936 
Either_Row_CoL_Bus_Util = 0.011086 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.003390 
queue_avg = 0.616328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.616328

========= L2 cache stats =========
L2_cache_bank[0]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[1]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[2]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[3]: Access = 697, Miss = 304, Miss_rate = 0.436, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[4]: Access = 686, Miss = 304, Miss_rate = 0.443, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[5]: Access = 694, Miss = 304, Miss_rate = 0.438, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[6]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[7]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[8]: Access = 692, Miss = 304, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[9]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[10]: Access = 694, Miss = 304, Miss_rate = 0.438, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[11]: Access = 685, Miss = 304, Miss_rate = 0.444, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[12]: Access = 693, Miss = 304, Miss_rate = 0.439, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[13]: Access = 685, Miss = 304, Miss_rate = 0.444, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[14]: Access = 691, Miss = 304, Miss_rate = 0.440, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[15]: Access = 683, Miss = 304, Miss_rate = 0.445, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[16]: Access = 681, Miss = 300, Miss_rate = 0.441, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[17]: Access = 679, Miss = 303, Miss_rate = 0.446, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[18]: Access = 683, Miss = 300, Miss_rate = 0.439, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[19]: Access = 673, Miss = 300, Miss_rate = 0.446, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[20]: Access = 702, Miss = 304, Miss_rate = 0.433, Pending_hits = 20, Reservation_fails = 0
L2_cache_bank[21]: Access = 695, Miss = 304, Miss_rate = 0.437, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[22]: Access = 700, Miss = 305, Miss_rate = 0.436, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[23]: Access = 692, Miss = 304, Miss_rate = 0.439, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[24]: Access = 692, Miss = 308, Miss_rate = 0.445, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[25]: Access = 702, Miss = 308, Miss_rate = 0.439, Pending_hits = 17, Reservation_fails = 0
L2_cache_bank[26]: Access = 691, Miss = 308, Miss_rate = 0.446, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[27]: Access = 701, Miss = 308, Miss_rate = 0.439, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[28]: Access = 676, Miss = 304, Miss_rate = 0.450, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[29]: Access = 682, Miss = 304, Miss_rate = 0.446, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[30]: Access = 669, Miss = 302, Miss_rate = 0.451, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[31]: Access = 681, Miss = 304, Miss_rate = 0.446, Pending_hits = 18, Reservation_fails = 0
L2_total_cache_accesses = 22016
L2_total_cache_misses = 9730
L2_total_cache_miss_rate = 0.4420
L2_total_cache_pending_hits = 508
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2306
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6912
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 508
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 11776
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=22016
icnt_total_pkts_simt_to_mem=22016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 22016
Req_Network_cycles = 9123
Req_Network_injected_packets_per_cycle =       2.4132 
Req_Network_conflicts_per_cycle =       1.1672
Req_Network_conflicts_per_cycle_util =       4.9549
Req_Bank_Level_Parallism =      10.2448
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5597
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0754

Reply_Network_injected_packets_num = 22016
Reply_Network_cycles = 9123
Reply_Network_injected_packets_per_cycle =        2.4132
Reply_Network_conflicts_per_cycle =        1.2445
Reply_Network_conflicts_per_cycle_util =       4.8898
Reply_Bank_Level_Parallism =       9.4815
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1328
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0635
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1502208 (inst/sec)
gpgpu_simulation_rate = 2280 (cycle/sec)
gpgpu_silicon_slowdown = 526315x
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c600,68
launching memcpy command : MemcpyHtoD,0x00007fd2bb34c800,278596
launching memcpy command : MemcpyHtoD,0x00007fd2bb304400,278596
Processing kernel ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
-kernel name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
-kernel id = 2
-grid dim = (1,256,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 27
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fd2e8000000
-local mem base_addr = 0x00007fd2e6000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//backprop-rodinia-2.0-ft/4096___data_result_4096_txt/traces/kernel-2.traceg
launching kernel name: _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ uid: 2
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,6,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,7,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,8,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,9,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,10,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,11,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,12,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,13,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,14,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,15,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,16,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,17,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,18,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,19,0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,20,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,21,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,22,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,23,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,24,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,25,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,26,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,27,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,28,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,29,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,30,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,31,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,32,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,33,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,34,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,35,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,36,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
thread block = 0,37,0
thread block = 0,38,0
thread block = 0,39,0
thread block = 0,40,0
thread block = 0,41,0
thread block = 0,42,0
thread block = 0,43,0
thread block = 0,44,0
thread block = 0,45,0
thread block = 0,46,0
thread block = 0,47,0
thread block = 0,48,0
thread block = 0,49,0
thread block = 0,50,0
thread block = 0,51,0
thread block = 0,52,0
thread block = 0,53,0
thread block = 0,54,0
thread block = 0,55,0
thread block = 0,56,0
thread block = 0,57,0
thread block = 0,58,0
thread block = 0,59,0
thread block = 0,60,0
thread block = 0,61,0
thread block = 0,62,0
thread block = 0,63,0
thread block = 0,64,0
thread block = 0,65,0
thread block = 0,66,0
thread block = 0,67,0
thread block = 0,68,0
thread block = 0,69,0
thread block = 0,70,0
thread block = 0,71,0
thread block = 0,72,0
thread block = 0,73,0
thread block = 0,74,0
thread block = 0,75,0
thread block = 0,76,0
thread block = 0,77,0
thread block = 0,78,0
thread block = 0,79,0
thread block = 0,80,0
thread block = 0,81,0
thread block = 0,82,0
thread block = 0,83,0
thread block = 0,84,0
thread block = 0,85,0
thread block = 0,86,0
thread block = 0,87,0
thread block = 0,88,0
thread block = 0,89,0
thread block = 0,90,0
thread block = 0,91,0
thread block = 0,92,0
thread block = 0,93,0
thread block = 0,94,0
thread block = 0,95,0
thread block = 0,96,0
thread block = 0,97,0
thread block = 0,98,0
thread block = 0,99,0
thread block = 0,100,0
thread block = 0,101,0
thread block = 0,102,0
thread block = 0,103,0
thread block = 0,104,0
thread block = 0,105,0
thread block = 0,106,0
thread block = 0,107,0
thread block = 0,108,0
thread block = 0,109,0
thread block = 0,110,0
thread block = 0,111,0
thread block = 0,112,0
thread block = 0,113,0
thread block = 0,114,0
thread block = 0,115,0
thread block = 0,116,0
thread block = 0,117,0
thread block = 0,118,0
thread block = 0,119,0
thread block = 0,120,0
thread block = 0,121,0
thread block = 0,122,0
thread block = 0,123,0
thread block = 0,124,0
thread block = 0,125,0
thread block = 0,126,0
thread block = 0,127,0
thread block = 0,128,0
thread block = 0,129,0
thread block = 0,130,0
thread block = 0,131,0
thread block = 0,132,0
thread block = 0,133,0
thread block = 0,134,0
thread block = 0,135,0
thread block = 0,136,0
thread block = 0,137,0
thread block = 0,138,0
thread block = 0,139,0
thread block = 0,140,0
thread block = 0,141,0
thread block = 0,142,0
thread block = 0,143,0
thread block = 0,144,0
thread block = 0,145,0
thread block = 0,146,0
thread block = 0,147,0
thread block = 0,148,0
thread block = 0,149,0
thread block = 0,150,0
thread block = 0,151,0
thread block = 0,152,0
thread block = 0,153,0
thread block = 0,154,0
thread block = 0,155,0
thread block = 0,156,0
thread block = 0,157,0
thread block = 0,158,0
thread block = 0,159,0
thread block = 0,160,0
thread block = 0,161,0
thread block = 0,162,0
thread block = 0,163,0
thread block = 0,164,0
thread block = 0,165,0
thread block = 0,166,0
thread block = 0,167,0
thread block = 0,168,0
thread block = 0,169,0
thread block = 0,170,0
thread block = 0,171,0
thread block = 0,172,0
thread block = 0,173,0
thread block = 0,174,0
thread block = 0,175,0
thread block = 0,176,0
thread block = 0,177,0
thread block = 0,178,0
thread block = 0,179,0
thread block = 0,180,0
thread block = 0,181,0
thread block = 0,182,0
thread block = 0,183,0
thread block = 0,184,0
thread block = 0,185,0
thread block = 0,186,0
thread block = 0,187,0
thread block = 0,188,0
thread block = 0,189,0
thread block = 0,190,0
thread block = 0,191,0
thread block = 0,192,0
thread block = 0,193,0
thread block = 0,194,0
thread block = 0,195,0
thread block = 0,196,0
thread block = 0,197,0
thread block = 0,198,0
thread block = 0,199,0
thread block = 0,200,0
thread block = 0,201,0
thread block = 0,202,0
thread block = 0,203,0
thread block = 0,204,0
thread block = 0,205,0
thread block = 0,206,0
thread block = 0,207,0
thread block = 0,208,0
thread block = 0,209,0
thread block = 0,210,0
thread block = 0,211,0
thread block = 0,212,0
thread block = 0,213,0
thread block = 0,214,0
thread block = 0,215,0
thread block = 0,216,0
thread block = 0,217,0
thread block = 0,218,0
thread block = 0,219,0
thread block = 0,220,0
thread block = 0,221,0
thread block = 0,222,0
thread block = 0,223,0
thread block = 0,224,0
thread block = 0,225,0
thread block = 0,226,0
thread block = 0,227,0
thread block = 0,228,0
thread block = 0,229,0
thread block = 0,230,0
thread block = 0,231,0
thread block = 0,232,0
thread block = 0,233,0
thread block = 0,234,0
thread block = 0,235,0
thread block = 0,236,0
thread block = 0,237,0
thread block = 0,238,0
thread block = 0,239,0
thread block = 0,240,0
thread block = 0,241,0
thread block = 0,242,0
thread block = 0,243,0
thread block = 0,244,0
thread block = 0,245,0
thread block = 0,246,0
thread block = 0,247,0
thread block = 0,248,0
thread block = 0,249,0
thread block = 0,250,0
thread block = 0,251,0
thread block = 0,252,0
thread block = 0,253,0
thread block = 0,254,0
thread block = 0,255,0
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 13999
gpu_sim_insn = 2818400
gpu_ipc =     201.3287
gpu_tot_sim_cycle = 23122
gpu_tot_sim_insn = 8827232
gpu_tot_ipc =     381.7677
gpu_tot_issued_cta = 512
gpu_occupancy = 78.7462% 
gpu_tot_occupancy = 76.5165% 
max_total_param_size = 0
gpu_stall_dramfull = 1267
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.8066
partiton_level_parallism_total  =       2.6514
partiton_level_parallism_util =       5.3201
partiton_level_parallism_util_total  =       6.4301
L2_BW  =     107.7718 GB/Sec
L2_BW_total  =     101.8126 GB/Sec
gpu_total_sim_rate=882723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 344, Reservation_fails = 814
	L1D_cache_core[1]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 838
	L1D_cache_core[2]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 828
	L1D_cache_core[3]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 344, Reservation_fails = 881
	L1D_cache_core[4]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 951
	L1D_cache_core[5]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 340, Reservation_fails = 850
	L1D_cache_core[6]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 1024
	L1D_cache_core[7]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 799
	L1D_cache_core[8]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 344, Reservation_fails = 863
	L1D_cache_core[9]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 344, Reservation_fails = 939
	L1D_cache_core[10]: Access = 2830, Miss = 867, Miss_rate = 0.306, Pending_hits = 361, Reservation_fails = 942
	L1D_cache_core[11]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 344, Reservation_fails = 1077
	L1D_cache_core[12]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 344, Reservation_fails = 884
	L1D_cache_core[13]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 1123
	L1D_cache_core[14]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 790
	L1D_cache_core[15]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 685
	L1D_cache_core[16]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 772
	L1D_cache_core[17]: Access = 2830, Miss = 864, Miss_rate = 0.305, Pending_hits = 362, Reservation_fails = 1124
	L1D_cache_core[18]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 932
	L1D_cache_core[19]: Access = 2464, Miss = 754, Miss_rate = 0.306, Pending_hits = 332, Reservation_fails = 914
	L1D_cache_core[20]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 341, Reservation_fails = 694
	L1D_cache_core[21]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 821
	L1D_cache_core[22]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 344, Reservation_fails = 776
	L1D_cache_core[23]: Access = 2732, Miss = 827, Miss_rate = 0.303, Pending_hits = 349, Reservation_fails = 850
	L1D_cache_core[24]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 755
	L1D_cache_core[25]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 968
	L1D_cache_core[26]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 341, Reservation_fails = 794
	L1D_cache_core[27]: Access = 2732, Miss = 827, Miss_rate = 0.303, Pending_hits = 349, Reservation_fails = 960
	L1D_cache_core[28]: Access = 2464, Miss = 754, Miss_rate = 0.306, Pending_hits = 332, Reservation_fails = 806
	L1D_cache_core[29]: Access = 2196, Miss = 681, Miss_rate = 0.310, Pending_hits = 315, Reservation_fails = 786
	L1D_cache_core[30]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 820
	L1D_cache_core[31]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 337, Reservation_fails = 896
	L1D_cache_core[32]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 332, Reservation_fails = 823
	L1D_cache_core[33]: Access = 2830, Miss = 867, Miss_rate = 0.306, Pending_hits = 361, Reservation_fails = 898
	L1D_cache_core[34]: Access = 2562, Miss = 794, Miss_rate = 0.310, Pending_hits = 344, Reservation_fails = 837
	L1D_cache_core[35]: Access = 2294, Miss = 721, Miss_rate = 0.314, Pending_hits = 327, Reservation_fails = 959
	L1D_cache_core[36]: Access = 2583, Miss = 798, Miss_rate = 0.309, Pending_hits = 340, Reservation_fails = 1019
	L1D_cache_core[37]: Access = 2830, Miss = 867, Miss_rate = 0.306, Pending_hits = 361, Reservation_fails = 912
	L1D_total_cache_accesses = 93717
	L1D_total_cache_misses = 29043
	L1D_total_cache_miss_rate = 0.3099
	L1D_total_cache_pending_hits = 12750
	L1D_total_cache_reservation_fails = 33404
	L1D_cache_data_port_util = 0.111
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19662
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 29284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 20432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 12750
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 60943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 25370
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3914
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4120
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
342, 342, 342, 342, 342, 342, 342, 342, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 171, 
gpgpu_n_tot_thrd_icount = 11207392
gpgpu_n_tot_w_icount = 350231
gpgpu_n_stall_shd_mem = 18453
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28531
gpgpu_n_mem_write_global = 32774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 528464
gpgpu_n_store_insn = 200736
gpgpu_n_shmem_insn = 520192
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4568
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13885
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:927039	W0_Idle:87115	W0_Scoreboard:552123	W1:0	W2:16384	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:29720	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:2048	W31:0	W32:258047
single_issue_nums: WS0:87575	WS1:87552	WS2:87552	WS3:87552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228248 {8:28531,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310960 {40:32774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1141240 {40:28531,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262192 {8:32774,}
maxmflatency = 2230 
max_icnt2mem_latency = 1662 
maxmrqlatency = 61 
max_icnt2sh_latency = 41 
averagemflatency = 449 
avg_icnt2mem_latency = 127 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 3 
mrq_lat_table:10440 	1053 	1343 	2008 	2494 	592 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29354 	9081 	21248 	1463 	159 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	36387 	9518 	5151 	9472 	373 	404 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	45206 	9944 	4689 	1388 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	6 	6 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        60        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        61        60        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        62        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5183      5183      5884      5891      6047      6044      6356      6355      6495      6490      5260      5233      5438      5454      5581      5644 
dram[1]:      5183      5183      5884      5886      6052      6049      6338      6336      6516      6520      5232      5228      5384      5406      5564      5542 
dram[2]:      5183      5183      5899      5886      6057      6063      6337      6336      6436      6433      5240      5235      5357      5356      5530      5512 
dram[3]:      5183      5183      5885      5897      6047      6044      6336      6342      6497      6502      5246      5253      5351      5351      5601      5541 
dram[4]:      5183      5183      5885      5885      6058      6063      6346      6344      6426      6424      5237      5234      5406      5410      5487      5516 
dram[5]:      5183      5183      5892      5882      6083      6059      6347      6318      6444      6442      5232      5230      5418      5390      5458      5462 
dram[6]:      5169      5169      5881      5883      6065      6078      6304      6305      6509      6438      5227      5241      5361      5374      5571      5527 
dram[7]:      5169      5183      5886      5905      6069      6065      6313      6312      6420      6419      5239      5244      5369      5417      5515      5571 
dram[8]:      5169      5169      6135      6147      6087      6062      6323      6323      8254      8258      5235      5232      5350      5366      5617      5591 
dram[9]:      5169      5169      6143      6144      6085      6100      6321      6313      8261      8271      5230      5227      5328      5334      5511      5496 
dram[10]:      5169      5169      5905      6039      6092      6103      6310      6313      6495      6511      5227      5244      5334      5334      5455      5453 
dram[11]:      5169      5169      6023      5906      6084      6075      6310      6315      6507      8249      5237      5236      5312      5309      5497      5513 
dram[12]:      5169      5169      5873      5886      6052      6049      6323      6319      6479      6476      5232      5230      5338      5336      5534      5532 
dram[13]:      5169      5169      5892      5873      6066      6094      6323      6319      6473      6487      5228      5225      5445      5406      5510      5534 
dram[14]:      5169      5169      5897      5906      6060      6067      6317      6315      6523      6510      5225      5265      5364      5381      5496      5526 
dram[15]:      5169      5169      5882      5899      6061      6061      6338      6313      6469      6468      5235      5252      5408      5371      5601      5551 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[3]: 64.000000 64.000000 33.500000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[8]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 47.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[9]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[10]: 62.000000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[11]: 62.500000 62.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 44.000000 44.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[12]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[13]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[14]: 64.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 48.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
dram[15]: 32.000000 64.000000 34.000000 34.000000 64.000000 64.000000 64.000000 64.000000 51.000000 48.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 
average row locality = 17930/307 = 58.403908
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[1]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[2]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[3]:       128       128        67        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[4]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[5]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[6]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[7]:       128       128        64        64        64        64        64        64        48        48        64        64        64        64        64        64 
dram[8]:       124       124        68        68        64        64        64        64        47        44        64        64        64        64        64        64 
dram[9]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[10]:       124       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[11]:       125       124        68        68        64        64        64        64        44        44        64        64        64        64        64        64 
dram[12]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[13]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[14]:       128       128        68        68        64        64        64        64        48        48        64        64        64        64        64        64 
dram[15]:       128       128        68        68        64        64        64        64        51        48        64        64        64        64        64        64 
total dram reads = 17930
bank skew: 128/44 = 2.91
chip skew: 1131/1112 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1369      1381      1702      1803      1878      1844      1887      1886      1704      1662      1067      1112      1205      1162      1265      1266
dram[1]:       1392      1374      1703      1793      1850      1819      1882      1886      1687      1674      1062      1133      1204      1162      1274      1261
dram[2]:       1367      1404      1690      1759      1868      1841      1863      1864      1720      1712      1064      1135      1254      1164      1265      1310
dram[3]:       1395      1387      1660      1765      1875      1834      1861      1859      1715      1722      1064      1121      1266      1166      1289      1236
dram[4]:       1402      1417      1722      1749      1840      1861      1867      1906      1655      1705      1070      1096      1180      1191      1262      1213
dram[5]:       1372      1391      1768      1762      1855      1850      1877      1898      1667      1694      1083      1071      1178      1165      1255      1201
dram[6]:       1400      1399      1757      1753      1848      1842      1886      1894      1658      1750      1053      1090      1190      1194      1310      1205
dram[7]:       1417      1409      1724      1734      1862      1865      1899      1898      1646      1735      1066      1051      1203      1165      1318      1209
dram[8]:       1399      1392      1739      1664      1837      1879      1857      1856      1719      1708      1114      1033      1159      1226      1280      1258
dram[9]:       1386      1397      1753      1668      1814      1858      1897      1899      1701      1752      1135      1055      1154      1221      1250      1270
dram[10]:       1393      1365      1762      1673      1844      1845      1934      1927      1826      1890      1104      1062      1140      1226      1247      1226
dram[11]:       1376      1377      1752      1668      1833      1843      1869      1882      1852      1839      1094      1058      1151      1231      1222      1268
dram[12]:       1410      1403      1701      1689      1813      1814      1858      1862      1782      1708      1091      1068      1188      1205      1210      1291
dram[13]:       1409      1398      1704      1705      1800      1894      1861      1860      1746      1710      1105      1097      1185      1208      1222      1305
dram[14]:       1381      1381      1701      1702      1825      1819      1927      1884      1665      1631      1081      1068      1200      1187      1221      1298
dram[15]:       1879      1859      2302      2301      2460      2375      2524      2419      4423      1821      1645      1643      1768      1802      1799      1917
maximum mf latency per bank:
dram[0]:       1129      1108       735       747       766       778       759       759       773       759       951       962      1152      1126      1160      1160
dram[1]:       1125      1118       738       742       784       774       759       753       773       779      1001      1015      1124      1140      1161      1160
dram[2]:       1116      1079       743       735       782       760       715       750       896       831       987       964      1125      1126      1187      1136
dram[3]:       1116      1113       746       752       766       791       707       705       787      1002       936      1008      1136      1112      1115      1125
dram[4]:       1142      1143       730       740       758       768       730       745       755       803       978       974      1142      1133      1157      1161
dram[5]:       1120      1112       742       735       782       761       722       731       811       749       991      1025      1092      1127      1126      1131
dram[6]:       1129      1129       736       742       768       755       739       744       818       861      1040       925      1104      1089      1123      1131
dram[7]:       1134      1129       740       754       761       780       732       740       869       810       918       875      1095      1043      1125      1116
dram[8]:       1141      1125       739       737       774       765       737       747       782       772       943       939      1095      1109      1107      1157
dram[9]:       1131      1141       738       735       755       771       756       737       774       890       946       957      1111      1111      1157      1162
dram[10]:       1128      1111       740       741       772       767       744       743       792       785      1000      1030      1074      1107      1164      1118
dram[11]:       1094      1098       737       743       783       786       725       745       849       782       997       996      1079      1103      1111      1127
dram[12]:       1121      1146       722       739       768       750       723       730       820       743       996       931      1077      1107      1121      1123
dram[13]:       1099      1107       744       735       747       785       744       742       860       864       980       972      1094      1137      1141      1166
dram[14]:       1154      1154       748       746       762       770       746       732       877       794       939       954      1116      1101      1153      1147
dram[15]:       2190      2171      1829      1857      1830      1794      1806      1784      1902      2131      2141      2163      2230      2202      2227      2211
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133753 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008303
n_activity=12011 dram_eff=0.09325
bk0: 128a 133313i bk1: 128a 133533i bk2: 64a 133939i bk3: 64a 133955i bk4: 64a 134075i bk5: 64a 134192i bk6: 64a 133889i bk7: 64a 133910i bk8: 48a 134515i bk9: 48a 134464i bk10: 64a 134296i bk11: 64a 134313i bk12: 64a 134405i bk13: 64a 134463i bk14: 64a 134488i bk15: 64a 134451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.755757
Bank_Level_Parallism_Col = 1.738407
Bank_Level_Parallism_Ready = 1.016071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735704 

BW Util details:
bwutil = 0.008303 
total_CMD = 134892 
util_bw = 1120 
Wasted_Col = 6281 
Wasted_Row = 112 
Idle = 127379 

BW Util Bottlenecks: 
RCDc_limit = 1647 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9028 
rwq = 0 
CCDLc_limit_alone = 9028 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133753 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000148 
CoL_Bus_Util = 0.008303 
Either_Row_CoL_Bus_Util = 0.008444 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000878 
queue_avg = 0.370615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.370615
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133753 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008303
n_activity=11867 dram_eff=0.09438
bk0: 128a 133586i bk1: 128a 133494i bk2: 64a 133969i bk3: 64a 133971i bk4: 64a 134177i bk5: 64a 134111i bk6: 64a 133955i bk7: 64a 134017i bk8: 48a 134441i bk9: 48a 134525i bk10: 64a 134301i bk11: 64a 134251i bk12: 64a 134534i bk13: 64a 134471i bk14: 64a 134493i bk15: 64a 134540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.815500
Bank_Level_Parallism_Col = 1.803861
Bank_Level_Parallism_Ready = 1.015179
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.801061 

BW Util details:
bwutil = 0.008303 
total_CMD = 134892 
util_bw = 1120 
Wasted_Col = 5674 
Wasted_Row = 122 
Idle = 127976 

BW Util Bottlenecks: 
RCDc_limit = 1649 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8426 
rwq = 0 
CCDLc_limit_alone = 8426 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133753 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000148 
CoL_Bus_Util = 0.008303 
Either_Row_CoL_Bus_Util = 0.008444 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000878 
queue_avg = 0.339546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.339546
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133753 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008303
n_activity=12010 dram_eff=0.09326
bk0: 128a 133399i bk1: 128a 133534i bk2: 64a 133971i bk3: 64a 133949i bk4: 64a 134063i bk5: 64a 134133i bk6: 64a 134028i bk7: 64a 134009i bk8: 48a 134471i bk9: 48a 134437i bk10: 64a 134392i bk11: 64a 134294i bk12: 64a 134498i bk13: 64a 134531i bk14: 64a 134499i bk15: 64a 134506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.821813
Bank_Level_Parallism_Col = 1.792343
Bank_Level_Parallism_Ready = 1.020536
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.778857 

BW Util details:
bwutil = 0.008303 
total_CMD = 134892 
util_bw = 1120 
Wasted_Col = 5782 
Wasted_Row = 57 
Idle = 127933 

BW Util Bottlenecks: 
RCDc_limit = 1639 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8676 
rwq = 0 
CCDLc_limit_alone = 8676 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133753 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000148 
CoL_Bus_Util = 0.008303 
Either_Row_CoL_Bus_Util = 0.008444 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000878 
queue_avg = 0.290069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.290069
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133747 n_act=19 n_pre=3 n_ref_event=0 n_req=1123 n_rd=1123 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008325
n_activity=12181 dram_eff=0.09219
bk0: 128a 133455i bk1: 128a 133524i bk2: 67a 133774i bk3: 64a 133969i bk4: 64a 134210i bk5: 64a 134054i bk6: 64a 133977i bk7: 64a 133988i bk8: 48a 134403i bk9: 48a 134440i bk10: 64a 134272i bk11: 64a 134343i bk12: 64a 134527i bk13: 64a 134421i bk14: 64a 134534i bk15: 64a 134511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983081
Row_Buffer_Locality_read = 0.983081
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.836726
Bank_Level_Parallism_Col = 1.807345
Bank_Level_Parallism_Ready = 1.015138
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.792569 

BW Util details:
bwutil = 0.008325 
total_CMD = 134892 
util_bw = 1123 
Wasted_Col = 5855 
Wasted_Row = 96 
Idle = 127818 

BW Util Bottlenecks: 
RCDc_limit = 1728 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8713 
rwq = 0 
CCDLc_limit_alone = 8713 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133747 
Read = 1123 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 19 
n_pre = 3 
n_ref = 0 
n_req = 1123 
total_req = 1123 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 1123 
Row_Bus_Util =  0.000163 
CoL_Bus_Util = 0.008325 
Either_Row_CoL_Bus_Util = 0.008488 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.311812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.311812
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133754 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008303
n_activity=11377 dram_eff=0.09844
bk0: 128a 133471i bk1: 128a 133321i bk2: 64a 134037i bk3: 64a 133923i bk4: 64a 134180i bk5: 64a 134188i bk6: 64a 133931i bk7: 64a 133932i bk8: 48a 134319i bk9: 48a 134527i bk10: 64a 134174i bk11: 64a 134379i bk12: 64a 134311i bk13: 64a 134467i bk14: 64a 134422i bk15: 64a 134535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.759443
Bank_Level_Parallism_Col = 1.737689
Bank_Level_Parallism_Ready = 1.013393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.735811 

BW Util details:
bwutil = 0.008303 
total_CMD = 134892 
util_bw = 1120 
Wasted_Col = 6339 
Wasted_Row = 86 
Idle = 127347 

BW Util Bottlenecks: 
RCDc_limit = 1614 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9208 
rwq = 0 
CCDLc_limit_alone = 9208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133754 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000148 
CoL_Bus_Util = 0.008303 
Either_Row_CoL_Bus_Util = 0.008436 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001757 
queue_avg = 0.352193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.352193
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133753 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008303
n_activity=11807 dram_eff=0.09486
bk0: 128a 133361i bk1: 128a 133301i bk2: 64a 133970i bk3: 64a 134041i bk4: 64a 134114i bk5: 64a 134164i bk6: 64a 133957i bk7: 64a 133984i bk8: 48a 134388i bk9: 48a 134366i bk10: 64a 134310i bk11: 64a 134367i bk12: 64a 134362i bk13: 64a 134479i bk14: 64a 134479i bk15: 64a 134524i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.775644
Bank_Level_Parallism_Col = 1.760671
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.740761 

BW Util details:
bwutil = 0.008303 
total_CMD = 134892 
util_bw = 1120 
Wasted_Col = 6221 
Wasted_Row = 107 
Idle = 127444 

BW Util Bottlenecks: 
RCDc_limit = 1632 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9230 
rwq = 0 
CCDLc_limit_alone = 9230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133753 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000148 
CoL_Bus_Util = 0.008303 
Either_Row_CoL_Bus_Util = 0.008444 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000878 
queue_avg = 0.337307 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.337307
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133753 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008303
n_activity=12376 dram_eff=0.0905
bk0: 128a 133552i bk1: 128a 133524i bk2: 64a 133979i bk3: 64a 133963i bk4: 64a 134051i bk5: 64a 134199i bk6: 64a 133942i bk7: 64a 134014i bk8: 48a 134450i bk9: 48a 134426i bk10: 64a 134372i bk11: 64a 134188i bk12: 64a 134543i bk13: 64a 134513i bk14: 64a 134471i bk15: 64a 134540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.785060
Bank_Level_Parallism_Col = 1.758807
Bank_Level_Parallism_Ready = 1.015179
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.751278 

BW Util details:
bwutil = 0.008303 
total_CMD = 134892 
util_bw = 1120 
Wasted_Col = 5925 
Wasted_Row = 50 
Idle = 127797 

BW Util Bottlenecks: 
RCDc_limit = 1621 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8613 
rwq = 0 
CCDLc_limit_alone = 8613 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133753 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000148 
CoL_Bus_Util = 0.008303 
Either_Row_CoL_Bus_Util = 0.008444 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000878 
queue_avg = 0.271825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.271825
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133752 n_act=18 n_pre=2 n_ref_event=0 n_req=1120 n_rd=1120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008303
n_activity=12240 dram_eff=0.0915
bk0: 128a 133421i bk1: 128a 133498i bk2: 64a 133957i bk3: 64a 133938i bk4: 64a 134109i bk5: 64a 134058i bk6: 64a 133927i bk7: 64a 133974i bk8: 48a 134397i bk9: 48a 134457i bk10: 64a 134140i bk11: 64a 134115i bk12: 64a 134271i bk13: 64a 134405i bk14: 64a 134526i bk15: 64a 134581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983929
Row_Buffer_Locality_read = 0.983929
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.841266
Bank_Level_Parallism_Col = 1.809259
Bank_Level_Parallism_Ready = 1.009821
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.808987 

BW Util details:
bwutil = 0.008303 
total_CMD = 134892 
util_bw = 1120 
Wasted_Col = 6251 
Wasted_Row = 25 
Idle = 127496 

BW Util Bottlenecks: 
RCDc_limit = 1635 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9399 
rwq = 0 
CCDLc_limit_alone = 9399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133752 
Read = 1120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 18 
n_pre = 2 
n_ref = 0 
n_req = 1120 
total_req = 1120 

Dual Bus Interface Util: 
issued_total_row = 20 
issued_total_col = 1120 
Row_Bus_Util =  0.000148 
CoL_Bus_Util = 0.008303 
Either_Row_CoL_Bus_Util = 0.008451 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.332058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.332058
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133753 n_act=20 n_pre=4 n_ref_event=0 n_req=1115 n_rd=1115 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008266
n_activity=12590 dram_eff=0.08856
bk0: 124a 133633i bk1: 124a 133490i bk2: 68a 133757i bk3: 68a 133687i bk4: 64a 134117i bk5: 64a 134139i bk6: 64a 133949i bk7: 64a 133971i bk8: 47a 134407i bk9: 44a 134384i bk10: 64a 134244i bk11: 64a 134399i bk12: 64a 134513i bk13: 64a 134527i bk14: 64a 134473i bk15: 64a 134549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982063
Row_Buffer_Locality_read = 0.982063
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.723650
Bank_Level_Parallism_Col = 1.715684
Bank_Level_Parallism_Ready = 1.008072
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.715548 

BW Util details:
bwutil = 0.008266 
total_CMD = 134892 
util_bw = 1115 
Wasted_Col = 6252 
Wasted_Row = 261 
Idle = 127264 

BW Util Bottlenecks: 
RCDc_limit = 1861 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8661 
rwq = 0 
CCDLc_limit_alone = 8661 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133753 
Read = 1115 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1115 
total_req = 1115 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1115 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.008266 
Either_Row_CoL_Bus_Util = 0.008444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.257310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.25731
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133758 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008244
n_activity=11889 dram_eff=0.09353
bk0: 124a 133507i bk1: 124a 133611i bk2: 68a 133681i bk3: 68a 133766i bk4: 64a 134099i bk5: 64a 134091i bk6: 64a 134023i bk7: 64a 134073i bk8: 44a 134359i bk9: 44a 134347i bk10: 64a 134187i bk11: 64a 134280i bk12: 64a 134489i bk13: 64a 134436i bk14: 64a 134399i bk15: 64a 134547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.809875
Bank_Level_Parallism_Col = 1.805799
Bank_Level_Parallism_Ready = 1.018885
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.786003 

BW Util details:
bwutil = 0.008244 
total_CMD = 134892 
util_bw = 1112 
Wasted_Col = 6067 
Wasted_Row = 274 
Idle = 127439 

BW Util Bottlenecks: 
RCDc_limit = 1834 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9031 
rwq = 0 
CCDLc_limit_alone = 9031 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133758 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.008244 
Either_Row_CoL_Bus_Util = 0.008407 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001764 
queue_avg = 0.237256 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.237256
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133758 n_act=20 n_pre=4 n_ref_event=0 n_req=1112 n_rd=1112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008244
n_activity=12666 dram_eff=0.08779
bk0: 124a 133590i bk1: 124a 133463i bk2: 68a 133742i bk3: 68a 133718i bk4: 64a 134105i bk5: 64a 134145i bk6: 64a 133962i bk7: 64a 134028i bk8: 44a 134528i bk9: 44a 134484i bk10: 64a 134138i bk11: 64a 134362i bk12: 64a 134528i bk13: 64a 134624i bk14: 64a 134457i bk15: 64a 134583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982014
Row_Buffer_Locality_read = 0.982014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.700026
Bank_Level_Parallism_Col = 1.685540
Bank_Level_Parallism_Ready = 1.018885
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.677800 

BW Util details:
bwutil = 0.008244 
total_CMD = 134892 
util_bw = 1112 
Wasted_Col = 6258 
Wasted_Row = 234 
Idle = 127288 

BW Util Bottlenecks: 
RCDc_limit = 1800 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8607 
rwq = 0 
CCDLc_limit_alone = 8607 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133758 
Read = 1112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1112 
total_req = 1112 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1112 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.008244 
Either_Row_CoL_Bus_Util = 0.008407 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001764 
queue_avg = 0.289380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.28938
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133757 n_act=20 n_pre=4 n_ref_event=0 n_req=1113 n_rd=1113 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008251
n_activity=12252 dram_eff=0.09084
bk0: 125a 133530i bk1: 124a 133595i bk2: 68a 133780i bk3: 68a 133754i bk4: 64a 134063i bk5: 64a 134166i bk6: 64a 134034i bk7: 64a 134011i bk8: 44a 134560i bk9: 44a 134513i bk10: 64a 134300i bk11: 64a 134348i bk12: 64a 134591i bk13: 64a 134604i bk14: 64a 134404i bk15: 64a 134528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982031
Row_Buffer_Locality_read = 0.982031
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.735849
Bank_Level_Parallism_Col = 1.723132
Bank_Level_Parallism_Ready = 1.016173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.710605 

BW Util details:
bwutil = 0.008251 
total_CMD = 134892 
util_bw = 1113 
Wasted_Col = 5918 
Wasted_Row = 230 
Idle = 127631 

BW Util Bottlenecks: 
RCDc_limit = 1833 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8337 
rwq = 0 
CCDLc_limit_alone = 8337 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133757 
Read = 1113 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1113 
total_req = 1113 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1113 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.008251 
Either_Row_CoL_Bus_Util = 0.008414 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.001762 
queue_avg = 0.240578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.240578
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133744 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008362
n_activity=11991 dram_eff=0.09407
bk0: 128a 133498i bk1: 128a 133291i bk2: 68a 133756i bk3: 68a 133722i bk4: 64a 134212i bk5: 64a 134154i bk6: 64a 133934i bk7: 64a 133981i bk8: 48a 134359i bk9: 48a 134348i bk10: 64a 134361i bk11: 64a 134332i bk12: 64a 134455i bk13: 64a 134558i bk14: 64a 134646i bk15: 64a 134461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.810675
Bank_Level_Parallism_Col = 1.779083
Bank_Level_Parallism_Ready = 1.015071
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.771393 

BW Util details:
bwutil = 0.008362 
total_CMD = 134892 
util_bw = 1128 
Wasted_Col = 6029 
Wasted_Row = 206 
Idle = 127529 

BW Util Bottlenecks: 
RCDc_limit = 1823 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8791 
rwq = 0 
CCDLc_limit_alone = 8791 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133744 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.008362 
Either_Row_CoL_Bus_Util = 0.008511 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.003484 
queue_avg = 0.280335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=28 avg=0.280335
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133740 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008362
n_activity=11779 dram_eff=0.09576
bk0: 128a 133558i bk1: 128a 133442i bk2: 68a 133737i bk3: 68a 133719i bk4: 64a 134203i bk5: 64a 134096i bk6: 64a 133953i bk7: 64a 134017i bk8: 48a 134364i bk9: 48a 134389i bk10: 64a 134339i bk11: 64a 134235i bk12: 64a 134432i bk13: 64a 134500i bk14: 64a 134444i bk15: 64a 134563i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.776026
Bank_Level_Parallism_Col = 1.774335
Bank_Level_Parallism_Ready = 1.013298
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.769537 

BW Util details:
bwutil = 0.008362 
total_CMD = 134892 
util_bw = 1128 
Wasted_Col = 6176 
Wasted_Row = 246 
Idle = 127342 

BW Util Bottlenecks: 
RCDc_limit = 1822 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8899 
rwq = 0 
CCDLc_limit_alone = 8899 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133740 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.008362 
Either_Row_CoL_Bus_Util = 0.008540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.314807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.314807
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133741 n_act=20 n_pre=4 n_ref_event=0 n_req=1128 n_rd=1128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008362
n_activity=12156 dram_eff=0.09279
bk0: 128a 133573i bk1: 128a 133562i bk2: 68a 133706i bk3: 68a 133691i bk4: 64a 134172i bk5: 64a 134223i bk6: 64a 133914i bk7: 64a 133930i bk8: 48a 134418i bk9: 48a 134481i bk10: 64a 134258i bk11: 64a 134336i bk12: 64a 134595i bk13: 64a 134488i bk14: 64a 134497i bk15: 64a 134476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982270
Row_Buffer_Locality_read = 0.982270
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.815406
Bank_Level_Parallism_Col = 1.780333
Bank_Level_Parallism_Ready = 1.013298
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.776665 

BW Util details:
bwutil = 0.008362 
total_CMD = 134892 
util_bw = 1128 
Wasted_Col = 5966 
Wasted_Row = 111 
Idle = 127687 

BW Util Bottlenecks: 
RCDc_limit = 1775 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8806 
rwq = 0 
CCDLc_limit_alone = 8806 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133741 
Read = 1128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 20 
n_pre = 4 
n_ref = 0 
n_req = 1128 
total_req = 1128 

Dual Bus Interface Util: 
issued_total_row = 24 
issued_total_col = 1128 
Row_Bus_Util =  0.000178 
CoL_Bus_Util = 0.008362 
Either_Row_CoL_Bus_Util = 0.008533 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.000869 
queue_avg = 0.330220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.33022
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=134892 n_nop=133736 n_act=22 n_pre=6 n_ref_event=0 n_req=1131 n_rd=1131 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.008384
n_activity=15589 dram_eff=0.07255
bk0: 128a 133234i bk1: 128a 133686i bk2: 68a 133750i bk3: 68a 133691i bk4: 64a 134121i bk5: 64a 134185i bk6: 64a 133948i bk7: 64a 134030i bk8: 51a 134418i bk9: 48a 134524i bk10: 64a 134503i bk11: 64a 134561i bk12: 64a 134670i bk13: 64a 134525i bk14: 64a 134638i bk15: 64a 134600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980548
Row_Buffer_Locality_read = 0.980548
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.656225
Bank_Level_Parallism_Col = 1.642272
Bank_Level_Parallism_Ready = 1.011494
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.636338 

BW Util details:
bwutil = 0.008384 
total_CMD = 134892 
util_bw = 1131 
Wasted_Col = 5959 
Wasted_Row = 348 
Idle = 127454 

BW Util Bottlenecks: 
RCDc_limit = 2022 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7659 
rwq = 0 
CCDLc_limit_alone = 7659 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 134892 
n_nop = 133736 
Read = 1131 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 6 
n_ref = 0 
n_req = 1131 
total_req = 1131 

Dual Bus Interface Util: 
issued_total_row = 28 
issued_total_col = 1131 
Row_Bus_Util =  0.000208 
CoL_Bus_Util = 0.008384 
Either_Row_CoL_Bus_Util = 0.008570 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.002595 
queue_avg = 0.269853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.269853

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1893, Miss = 576, Miss_rate = 0.304, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[1]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1896, Miss = 576, Miss_rate = 0.304, Pending_hits = 18, Reservation_fails = 0
L2_cache_bank[3]: Access = 1929, Miss = 576, Miss_rate = 0.299, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[4]: Access = 1906, Miss = 576, Miss_rate = 0.302, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 1927, Miss = 576, Miss_rate = 0.299, Pending_hits = 30, Reservation_fails = 0
L2_cache_bank[6]: Access = 1908, Miss = 579, Miss_rate = 0.303, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[8]: Access = 1919, Miss = 576, Miss_rate = 0.300, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 1901, Miss = 576, Miss_rate = 0.303, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 1921, Miss = 576, Miss_rate = 0.300, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[11]: Access = 1904, Miss = 576, Miss_rate = 0.303, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[12]: Access = 1925, Miss = 576, Miss_rate = 0.299, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[13]: Access = 1909, Miss = 576, Miss_rate = 0.302, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[14]: Access = 1924, Miss = 576, Miss_rate = 0.299, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[15]: Access = 1903, Miss = 576, Miss_rate = 0.303, Pending_hits = 23, Reservation_fails = 0
L2_cache_bank[16]: Access = 1896, Miss = 572, Miss_rate = 0.302, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[17]: Access = 1891, Miss = 575, Miss_rate = 0.304, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[18]: Access = 1903, Miss = 572, Miss_rate = 0.301, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[19]: Access = 1880, Miss = 572, Miss_rate = 0.304, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[20]: Access = 1922, Miss = 576, Miss_rate = 0.300, Pending_hits = 26, Reservation_fails = 0
L2_cache_bank[21]: Access = 1908, Miss = 576, Miss_rate = 0.302, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[22]: Access = 1920, Miss = 577, Miss_rate = 0.301, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[23]: Access = 1900, Miss = 576, Miss_rate = 0.303, Pending_hits = 19, Reservation_fails = 0
L2_cache_bank[24]: Access = 1925, Miss = 580, Miss_rate = 0.301, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 1940, Miss = 580, Miss_rate = 0.299, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[26]: Access = 1921, Miss = 580, Miss_rate = 0.302, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 1939, Miss = 580, Miss_rate = 0.299, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[28]: Access = 1906, Miss = 576, Miss_rate = 0.302, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[29]: Access = 1915, Miss = 576, Miss_rate = 0.301, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[30]: Access = 1896, Miss = 576, Miss_rate = 0.304, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[31]: Access = 2028, Miss = 579, Miss_rate = 0.286, Pending_hits = 32, Reservation_fails = 1160
L2_total_cache_accesses = 61305
L2_total_cache_misses = 18442
L2_total_cache_miss_rate = 0.3008
L2_total_cache_pending_hits = 769
L2_total_cache_reservation_fails = 1160
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9832
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4484
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1160
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 769
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32262
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28531
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32774
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1160
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.024

icnt_total_pkts_mem_to_simt=61305
icnt_total_pkts_simt_to_mem=61305
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61305
Req_Network_cycles = 23122
Req_Network_injected_packets_per_cycle =       2.6514 
Req_Network_conflicts_per_cycle =       1.2961
Req_Network_conflicts_per_cycle_util =       3.2814
Req_Bank_Level_Parallism =       6.7125
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.3542
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.7236

Reply_Network_injected_packets_num = 61305
Reply_Network_cycles = 23122
Reply_Network_injected_packets_per_cycle =        2.6514
Reply_Network_conflicts_per_cycle =        0.9632
Reply_Network_conflicts_per_cycle_util =       2.1847
Reply_Bank_Level_Parallism =       6.0138
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1439
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0698
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 882723 (inst/sec)
gpgpu_simulation_rate = 2312 (cycle/sec)
gpgpu_silicon_slowdown = 519031x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
