

================================================================
== Vivado HLS Report for 'bigint_math'
================================================================
* Date:           Wed Feb 15 22:56:35 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        BigInt
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  4295081860|  4295081860|  4295081861|  4295081861|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------------+------------+----------+-----------+-----------+------------+----------+
        |             |         Latency         | Iteration|  Initiation Interval  |    Trip    |          |
        |  Loop Name  |     min    |     max    |  Latency |  achieved |   target  |    Count   | Pipelined|
        +-------------+------------+------------+----------+-----------+-----------+------------+----------+
        |- Loop 1     |      115072|      115072|       899|          -|          -|         128|    no    |
        | + Loop 1.1  |         896|         896|         7|          -|          -|         128|    no    |
        |- Loop 2     |  4294966786|  4294966786|         2|          -|          -|  2147483393|    no    |
        +-------------+------------+------------+----------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      2|       0|    164|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|      -|    2250|   4276|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   2150|
|Register         |        -|      -|    4294|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      2|    6544|   6590|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |       6|     12|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+------+------+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+------------------------------+---------+-------+------+------+
    |bigint_math_PERIPH_BUS_s_axi_U  |bigint_math_PERIPH_BUS_s_axi  |        4|      0|  2250|  4276|
    +--------------------------------+------------------------------+---------+-------+------+------+
    |Total                           |                              |        4|      0|  2250|  4276|
    +--------------------------------+------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------------+---------+---+----+------+-----+------+-------------+
    | Memory|     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------+---------+---+----+------+-----+------+-------------+
    |c_U    |bigint_math_c  |        1|  0|   0|   256|    8|     1|         2048|
    +-------+---------------+---------+---+----+------+-----+------+-------------+
    |Total  |               |        1|  0|   0|   256|    8|     1|         2048|
    +-------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |prod_fu_273_p2       |     *    |      1|  0|   0|           8|           8|
    |tmp_s_fu_280_p2      |     *    |      1|  0|   0|           8|           8|
    |i_1_fu_416_p2        |     +    |      0|  0|  32|           1|          32|
    |i_2_fu_218_p2        |     +    |      0|  0|   8|           8|           1|
    |j_1_fu_251_p2        |     +    |      0|  0|   8|           8|           1|
    |k_1_fu_341_p2        |     +    |      0|  0|   8|           8|           2|
    |tmp_11_fu_328_p2     |     +    |      0|  0|   8|           1|           8|
    |tmp_12_fu_335_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_14_fu_359_p2     |     +    |      0|  0|   9|           9|           9|
    |tmp_16_fu_377_p2     |     +    |      0|  0|   9|           3|           9|
    |tmp_18_fu_388_p2     |     +    |      0|  0|   8|           1|           8|
    |tmp_19_fu_395_p2     |     +    |      0|  0|   8|           8|           8|
    |tmp_4_fu_317_p2      |     +    |      0|  0|   8|           2|           8|
    |tmp_8_fu_303_p2      |     +    |      0|  0|   9|           9|           9|
    |tmp_6_fu_257_p2      |     -    |      0|  0|   8|           7|           8|
    |tmp_fu_224_p2        |     -    |      0|  0|   8|           7|           8|
    |exitcond1_fu_212_p2  |   icmp   |      0|  0|   3|           8|           9|
    |exitcond2_fu_245_p2  |   icmp   |      0|  0|   3|           8|           9|
    |exitcond_fu_401_p2   |   icmp   |      0|  0|  11|          32|          33|
    |k_fu_235_p2          |    xor   |      0|  0|   8|           8|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      2|  0| 164|         152|         188|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+------+-----------+------+-----------+
    |        Name       |  LUT | Input Size| Bits | Total Bits|
    +-------------------+------+-----------+------+-----------+
    |ap_NS_fsm          |     6|         13|     1|         13|
    |c_address0         |     8|          6|     8|         48|
    |c_address1         |     8|          5|     8|         40|
    |c_d0               |     8|          3|     8|         24|
    |c_d1               |     8|          3|     8|         24|
    |i1_reg_196         |    32|          2|    32|         64|
    |i_reg_151          |     8|          2|     8|         16|
    |j_reg_163          |     8|          2|     8|         16|
    |k1_reg_174         |     8|          2|     8|         16|
    |p_Repl2_1_reg_184  |  2048|          2|  2048|       4096|
    |reg_207            |     8|          2|     8|         16|
    +-------------------+------+-----------+------+-----------+
    |Total              |  2150|         42|  2145|       4373|
    +-------------------+------+-----------+------+-----------+

    * Register: 
    +--------------------+------+----+------+-----------+
    |        Name        |  FF  | LUT| Bits | Const Bits|
    +--------------------+------+----+------+-----------+
    |a_load_reg_470      |     8|   0|     8|          0|
    |ap_CS_fsm           |    12|   0|    12|          0|
    |b_load_reg_447      |     8|   0|     8|          0|
    |c_addr_1_reg_476    |     8|   0|     8|          0|
    |c_addr_2_reg_497    |     8|   0|     8|          0|
    |c_addr_3_reg_507    |     8|   0|     8|          0|
    |c_addr_4_reg_516    |     8|   0|     8|          0|
    |carry_reg_487       |     8|   0|     8|          0|
    |i1_reg_196          |    32|   0|    32|          0|
    |i_1_reg_535         |    32|   0|    32|          0|
    |i_2_reg_432         |     8|   0|     8|          0|
    |i_reg_151           |     8|   0|     8|          0|
    |j_1_reg_460         |     8|   0|     8|          0|
    |j_reg_163           |     8|   0|     8|          0|
    |k1_reg_174          |     8|   0|     8|          0|
    |k_1_reg_502         |     8|   0|     8|          0|
    |p_Repl2_1_reg_184   |  2048|   0|  2048|          0|
    |prod_reg_482        |     8|   0|     8|          0|
    |reg_207             |     8|   0|     8|          0|
    |tmp_15_reg_512      |     1|   0|     1|          0|
    |tmp_2_cast_reg_452  |     8|   0|    16|          8|
    |tmp_2_reg_530       |  2040|   0|  2040|          0|
    |tmp_9_reg_493       |     1|   0|     1|          0|
    +--------------------+------+----+------+-----------+
    |Total               |  4294|   0|  4302|          8|
    +--------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|s_axi_PERIPH_BUS_AWVALID  |  in |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_AWREADY  | out |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_AWADDR   |  in |   10|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_WVALID   |  in |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_WREADY   | out |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_WDATA    |  in |   32|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_WSTRB    |  in |    4|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_ARVALID  |  in |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_ARREADY  | out |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_ARADDR   |  in |   10|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_RVALID   | out |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_RREADY   |  in |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_RDATA    | out |   32|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_RRESP    | out |    2|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_BVALID   | out |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_BREADY   |  in |    1|    s_axi   |  PERIPH_BUS  |    pointer   |
|s_axi_PERIPH_BUS_BRESP    | out |    2|    s_axi   |  PERIPH_BUS  |    pointer   |
|ap_clk                    |  in |    1| ap_ctrl_hs |  bigint_math | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |  bigint_math | return value |
|interrupt                 | out |    1| ap_ctrl_hs |  bigint_math | return value |
+--------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	11  / (exitcond1)
3 --> 
	4  / true
4 --> 
	2  / (exitcond2)
	5  / (!exitcond2)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
	12  / (!exitcond)
12 --> 
	11  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([128 x i8]* %a), !map !45

ST_1: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([128 x i8]* %b), !map !51

ST_1: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2048* %output_V), !map !55

ST_1: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @bigint_math_str) nounwind

ST_1: c [1/1] 2.71ns
:4  %c = alloca [256 x i8], align 16

ST_1: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([128 x i8]* %a, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

ST_1: stg_20 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface([128 x i8]* %a, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: empty_5 [1/1] 0.00ns
:8  %empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([128 x i8]* %b, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

ST_1: stg_22 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface([128 x i8]* %b, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_23 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i2048* %output_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: stg_24 [1/1] 1.57ns
:11  br label %.loopexit


 <State 2>: 4.11ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i8 [ 0, %0 ], [ %i_2, %2 ]

ST_2: exitcond1 [1/1] 2.00ns
.loopexit:1  %exitcond1 = icmp eq i8 %i, -128

ST_2: empty_6 [1/1] 0.00ns
.loopexit:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_2: i_2 [1/1] 1.72ns
.loopexit:3  %i_2 = add i8 %i, 1

ST_2: stg_29 [1/1] 1.57ns
.loopexit:4  br i1 %exitcond1, label %.preheader, label %1

ST_2: tmp [1/1] 1.72ns
:1  %tmp = sub i8 127, %i

ST_2: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = zext i8 %tmp to i64

ST_2: b_addr [1/1] 0.00ns
:3  %b_addr = getelementptr [128 x i8]* %b, i64 0, i64 %tmp_1

ST_2: b_load [2/2] 2.39ns
:4  %b_load = load i8* %b_addr, align 1


 <State 3>: 2.94ns
ST_3: k [1/1] 1.37ns
:0  %k = xor i8 %i, -1

ST_3: b_load [1/2] 2.39ns
:4  %b_load = load i8* %b_addr, align 1

ST_3: tmp_2_cast [1/1] 0.00ns
:5  %tmp_2_cast = zext i8 %b_load to i16

ST_3: stg_37 [1/1] 1.57ns
:6  br label %2


 <State 4>: 4.11ns
ST_4: j [1/1] 0.00ns
:0  %j = phi i8 [ 0, %1 ], [ %j_1, %._crit_edge56 ]

ST_4: k1 [1/1] 0.00ns
:1  %k1 = phi i8 [ %k, %1 ], [ %k_1, %._crit_edge56 ]

ST_4: exitcond2 [1/1] 2.00ns
:2  %exitcond2 = icmp eq i8 %j, -128

ST_4: empty_7 [1/1] 0.00ns
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_4: j_1 [1/1] 1.72ns
:4  %j_1 = add i8 %j, 1

ST_4: stg_43 [1/1] 0.00ns
:5  br i1 %exitcond2, label %.loopexit, label %3

ST_4: tmp_6 [1/1] 1.72ns
:0  %tmp_6 = sub i8 127, %j

ST_4: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = zext i8 %tmp_6 to i64

ST_4: a_addr [1/1] 0.00ns
:2  %a_addr = getelementptr [128 x i8]* %a, i64 0, i64 %tmp_7

ST_4: a_load [2/2] 2.39ns
:3  %a_load = load i8* %a_addr, align 1


 <State 5>: 2.71ns
ST_5: a_load [1/2] 2.39ns
:3  %a_load = load i8* %a_addr, align 1

ST_5: tmp_5 [1/1] 0.00ns
:8  %tmp_5 = zext i8 %k1 to i64

ST_5: c_addr_1 [1/1] 0.00ns
:9  %c_addr_1 = getelementptr inbounds [256 x i8]* %c, i64 0, i64 %tmp_5

ST_5: c_load [2/2] 2.71ns
:10  %c_load = load i8* %c_addr_1, align 1


 <State 6>: 8.10ns
ST_6: prod [1/1] 6.38ns
:4  %prod = mul i8 %b_load, %a_load

ST_6: tmp_9_cast [1/1] 0.00ns
:5  %tmp_9_cast = zext i8 %a_load to i16

ST_6: tmp_s [1/1] 6.38ns
:6  %tmp_s = mul i16 %tmp_2_cast, %tmp_9_cast

ST_6: carry [1/1] 0.00ns
:7  %carry = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %tmp_s, i32 8, i32 15)

ST_6: c_load [1/2] 2.71ns
:10  %c_load = load i8* %c_addr_1, align 1

ST_6: tmp_8_cast [1/1] 0.00ns
:11  %tmp_8_cast = zext i8 %c_load to i9

ST_6: tmp_10_cast [1/1] 0.00ns
:12  %tmp_10_cast = zext i8 %prod to i9

ST_6: tmp_8 [1/1] 1.72ns
:13  %tmp_8 = add i9 %tmp_10_cast, %tmp_8_cast

ST_6: tmp_9 [1/1] 0.00ns
:14  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_8, i32 8)

ST_6: stg_61 [1/1] 0.00ns
:15  br i1 %tmp_9, label %4, label %._crit_edge

ST_6: tmp_4 [1/1] 1.72ns
:0  %tmp_4 = add i8 -1, %k1

ST_6: tmp_10 [1/1] 0.00ns
:1  %tmp_10 = zext i8 %tmp_4 to i64

ST_6: c_addr_2 [1/1] 0.00ns
:2  %c_addr_2 = getelementptr inbounds [256 x i8]* %c, i64 0, i64 %tmp_10

ST_6: c_load_1 [2/2] 2.71ns
:3  %c_load_1 = load i8* %c_addr_2, align 1


 <State 7>: 7.14ns
ST_7: c_load_1 [1/2] 2.71ns
:3  %c_load_1 = load i8* %c_addr_2, align 1

ST_7: tmp_11 [1/1] 1.72ns
:4  %tmp_11 = add i8 1, %c_load_1

ST_7: stg_68 [1/1] 2.71ns
:5  store i8 %tmp_11, i8* %c_addr_2, align 1

ST_7: stg_69 [1/1] 0.00ns
:6  br label %._crit_edge

ST_7: tmp_12 [1/1] 1.72ns
._crit_edge:0  %tmp_12 = add i8 %c_load, %prod

ST_7: stg_71 [1/1] 2.71ns
._crit_edge:1  store i8 %tmp_12, i8* %c_addr_1, align 1


 <State 8>: 4.43ns
ST_8: k_1 [1/1] 1.72ns
._crit_edge:2  %k_1 = add i8 %k1, -1

ST_8: tmp_13 [1/1] 0.00ns
._crit_edge:3  %tmp_13 = zext i8 %k_1 to i64

ST_8: c_addr_3 [1/1] 0.00ns
._crit_edge:4  %c_addr_3 = getelementptr inbounds [256 x i8]* %c, i64 0, i64 %tmp_13

ST_8: c_load_2 [2/2] 2.71ns
._crit_edge:5  %c_load_2 = load i8* %c_addr_3, align 1


 <State 9>: 4.43ns
ST_9: c_load_2 [1/2] 2.71ns
._crit_edge:5  %c_load_2 = load i8* %c_addr_3, align 1

ST_9: tmp_20_cast [1/1] 0.00ns
._crit_edge:6  %tmp_20_cast = zext i8 %c_load_2 to i9

ST_9: tmp_21_cast [1/1] 0.00ns
._crit_edge:7  %tmp_21_cast = zext i8 %carry to i9

ST_9: tmp_14 [1/1] 1.72ns
._crit_edge:8  %tmp_14 = add i9 %tmp_21_cast, %tmp_20_cast

ST_9: tmp_15 [1/1] 0.00ns
._crit_edge:9  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %tmp_14, i32 8)

ST_9: stg_81 [1/1] 0.00ns
._crit_edge:10  br i1 %tmp_15, label %5, label %._crit_edge56

ST_9: k1_cast [1/1] 0.00ns
:0  %k1_cast = zext i8 %k1 to i9

ST_9: tmp_16 [1/1] 1.72ns
:1  %tmp_16 = add i9 -2, %k1_cast

ST_9: tmp_17 [1/1] 0.00ns
:2  %tmp_17 = sext i9 %tmp_16 to i64

ST_9: c_addr_4 [1/1] 0.00ns
:3  %c_addr_4 = getelementptr inbounds [256 x i8]* %c, i64 0, i64 %tmp_17

ST_9: c_load_3 [2/2] 2.71ns
:4  %c_load_3 = load i8* %c_addr_4, align 1


 <State 10>: 7.14ns
ST_10: c_load_3 [1/2] 2.71ns
:4  %c_load_3 = load i8* %c_addr_4, align 1

ST_10: tmp_18 [1/1] 1.72ns
:5  %tmp_18 = add i8 1, %c_load_3

ST_10: stg_89 [1/1] 2.71ns
:6  store i8 %tmp_18, i8* %c_addr_4, align 1

ST_10: stg_90 [1/1] 0.00ns
:7  br label %._crit_edge56

ST_10: tmp_19 [1/1] 1.72ns
._crit_edge56:0  %tmp_19 = add i8 %c_load_2, %carry

ST_10: stg_92 [1/1] 2.71ns
._crit_edge56:1  store i8 %tmp_19, i8* %c_addr_3, align 1

ST_10: stg_93 [1/1] 0.00ns
._crit_edge56:2  br label %2


 <State 11>: 2.71ns
ST_11: p_Repl2_1 [1/1] 0.00ns
.preheader:0  %p_Repl2_1 = phi i2048 [ %temp1_V, %6 ], [ 0, %.loopexit ]

ST_11: i1 [1/1] 0.00ns
.preheader:1  %i1 = phi i32 [ %i_1, %6 ], [ 255, %.loopexit ]

ST_11: exitcond [1/1] 2.52ns
.preheader:2  %exitcond = icmp eq i32 %i1, -2147483648

ST_11: empty_8 [1/1] 0.00ns
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2147483393, i64 2147483393, i64 2147483393)

ST_11: stg_98 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %7, label %6

ST_11: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = zext i32 %i1 to i64

ST_11: c_addr [1/1] 0.00ns
:1  %c_addr = getelementptr inbounds [256 x i8]* %c, i64 0, i64 %tmp_3

ST_11: p_Repl2_s [2/2] 2.71ns
:2  %p_Repl2_s = load i8* %c_addr, align 1

ST_11: tmp_2 [1/1] 0.00ns
:3  %tmp_2 = trunc i2048 %p_Repl2_1 to i2040

ST_11: i_1 [1/1] 2.44ns
:5  %i_1 = add nsw i32 1, %i1

ST_11: stg_104 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.s_axilite.i2048P(i2048* %output_V, i2048 %p_Repl2_1)

ST_11: stg_105 [1/1] 0.00ns
:1  ret void


 <State 12>: 2.71ns
ST_12: p_Repl2_s [1/2] 2.71ns
:2  %p_Repl2_s = load i8* %c_addr, align 1

ST_12: temp1_V [1/1] 0.00ns
:4  %temp1_V = call i2048 @_ssdm_op_BitConcatenate.i2048.i2040.i8(i2040 %tmp_2, i8 %p_Repl2_s)

ST_12: stg_108 [1/1] 0.00ns
:6  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_13      (specbitsmap      ) [ 0000000000000]
stg_14      (specbitsmap      ) [ 0000000000000]
stg_15      (specbitsmap      ) [ 0000000000000]
stg_16      (spectopmodule    ) [ 0000000000000]
c           (alloca           ) [ 0011111111111]
stg_18      (specinterface    ) [ 0000000000000]
empty       (specmemcore      ) [ 0000000000000]
stg_20      (specinterface    ) [ 0000000000000]
empty_5     (specmemcore      ) [ 0000000000000]
stg_22      (specinterface    ) [ 0000000000000]
stg_23      (specinterface    ) [ 0000000000000]
stg_24      (br               ) [ 0111111111100]
i           (phi              ) [ 0011000000000]
exitcond1   (icmp             ) [ 0011111111100]
empty_6     (speclooptripcount) [ 0000000000000]
i_2         (add              ) [ 0111111111100]
stg_29      (br               ) [ 0011111111111]
tmp         (sub              ) [ 0000000000000]
tmp_1       (zext             ) [ 0000000000000]
b_addr      (getelementptr    ) [ 0001000000000]
k           (xor              ) [ 0011111111100]
b_load      (load             ) [ 0000111111100]
tmp_2_cast  (zext             ) [ 0000111111100]
stg_37      (br               ) [ 0011111111100]
j           (phi              ) [ 0000100000000]
k1          (phi              ) [ 0000111111000]
exitcond2   (icmp             ) [ 0011111111100]
empty_7     (speclooptripcount) [ 0000000000000]
j_1         (add              ) [ 0011111111100]
stg_43      (br               ) [ 0111111111100]
tmp_6       (sub              ) [ 0000000000000]
tmp_7       (zext             ) [ 0000000000000]
a_addr      (getelementptr    ) [ 0000010000000]
a_load      (load             ) [ 0000001000000]
tmp_5       (zext             ) [ 0000000000000]
c_addr_1    (getelementptr    ) [ 0000001100000]
prod        (mul              ) [ 0000000100000]
tmp_9_cast  (zext             ) [ 0000000000000]
tmp_s       (mul              ) [ 0000000000000]
carry       (partselect       ) [ 0000000111100]
c_load      (load             ) [ 0000000100000]
tmp_8_cast  (zext             ) [ 0000000000000]
tmp_10_cast (zext             ) [ 0000000000000]
tmp_8       (add              ) [ 0000000000000]
tmp_9       (bitselect        ) [ 0011111111100]
stg_61      (br               ) [ 0000000000000]
tmp_4       (add              ) [ 0000000000000]
tmp_10      (zext             ) [ 0000000000000]
c_addr_2    (getelementptr    ) [ 0000000100000]
c_load_1    (load             ) [ 0000000000000]
tmp_11      (add              ) [ 0000000000000]
stg_68      (store            ) [ 0000000000000]
stg_69      (br               ) [ 0000000000000]
tmp_12      (add              ) [ 0000000000000]
stg_71      (store            ) [ 0000000000000]
k_1         (add              ) [ 0011100001100]
tmp_13      (zext             ) [ 0000000000000]
c_addr_3    (getelementptr    ) [ 0000000001100]
c_load_2    (load             ) [ 0000000000100]
tmp_20_cast (zext             ) [ 0000000000000]
tmp_21_cast (zext             ) [ 0000000000000]
tmp_14      (add              ) [ 0000000000000]
tmp_15      (bitselect        ) [ 0011111111100]
stg_81      (br               ) [ 0000000000000]
k1_cast     (zext             ) [ 0000000000000]
tmp_16      (add              ) [ 0000000000000]
tmp_17      (sext             ) [ 0000000000000]
c_addr_4    (getelementptr    ) [ 0000000000100]
c_load_3    (load             ) [ 0000000000000]
tmp_18      (add              ) [ 0000000000000]
stg_89      (store            ) [ 0000000000000]
stg_90      (br               ) [ 0000000000000]
tmp_19      (add              ) [ 0000000000000]
stg_92      (store            ) [ 0000000000000]
stg_93      (br               ) [ 0011111111100]
p_Repl2_1   (phi              ) [ 0000000000010]
i1          (phi              ) [ 0000000000010]
exitcond    (icmp             ) [ 0000000000011]
empty_8     (speclooptripcount) [ 0000000000000]
stg_98      (br               ) [ 0000000000000]
tmp_3       (zext             ) [ 0000000000000]
c_addr      (getelementptr    ) [ 0000000000001]
tmp_2       (trunc            ) [ 0000000000001]
i_1         (add              ) [ 0010000000011]
stg_104     (write            ) [ 0000000000000]
stg_105     (ret              ) [ 0000000000000]
p_Repl2_s   (load             ) [ 0000000000000]
temp1_V     (bitconcatenate   ) [ 0010000000011]
stg_108     (br               ) [ 0010000000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bigint_math_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i2048P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2048.i2040.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="c_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="stg_104_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="2048" slack="0"/>
<pin id="81" dir="0" index="2" bw="2048" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_104/11 "/>
</bind>
</comp>

<comp id="85" class="1004" name="b_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="7" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="95" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="a_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="7" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="107" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="c_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="0" index="3" bw="8" slack="0"/>
<pin id="128" dir="0" index="4" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="8" slack="0"/>
<pin id="129" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="c_load/5 c_load_1/6 stg_68/7 stg_71/7 c_load_2/8 c_load_3/9 stg_89/10 stg_92/10 p_Repl2_s/11 "/>
</bind>
</comp>

<comp id="120" class="1004" name="c_addr_2_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="c_addr_3_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="c_addr_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="9" slack="0"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_4/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="c_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/11 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="j_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="j_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="174" class="1005" name="k1_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k1 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="k1_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="8" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="p_Repl2_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2048" slack="1"/>
<pin id="186" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_Repl2_1_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2048" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="2048" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_1/11 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="i1_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="9" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/11 "/>
</bind>
</comp>

<comp id="207" class="1005" name="reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="1"/>
<pin id="209" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_load c_load_2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="exitcond1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="k_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_2_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="exitcond2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_5_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="prod_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="3"/>
<pin id="275" dir="0" index="1" bw="8" slack="1"/>
<pin id="276" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="prod/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_9_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="1"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="3"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="carry_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="0"/>
<pin id="289" dir="0" index="3" bw="5" slack="0"/>
<pin id="290" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="carry/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_8_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_10_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_9_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="9" slack="0"/>
<pin id="312" dir="0" index="2" bw="5" slack="0"/>
<pin id="313" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_4_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="2"/>
<pin id="320" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_10_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_11_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_12_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="1"/>
<pin id="337" dir="0" index="1" bw="8" slack="1"/>
<pin id="338" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="k_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="4"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_13_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_20_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_cast/9 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_21_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="3"/>
<pin id="358" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_14_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_15_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="0"/>
<pin id="368" dir="0" index="2" bw="5" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="373" class="1004" name="k1_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="5"/>
<pin id="375" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k1_cast/9 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_16_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_17_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_18_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_19_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="1"/>
<pin id="397" dir="0" index="1" bw="8" slack="4"/>
<pin id="398" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="exitcond_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_3_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_2_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2048" slack="0"/>
<pin id="414" dir="1" index="1" bw="2040" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/11 "/>
</bind>
</comp>

<comp id="422" class="1004" name="temp1_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="2048" slack="0"/>
<pin id="424" dir="0" index="1" bw="2040" slack="1"/>
<pin id="425" dir="0" index="2" bw="8" slack="0"/>
<pin id="426" dir="1" index="3" bw="2048" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="temp1_V/12 "/>
</bind>
</comp>

<comp id="432" class="1005" name="i_2_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="437" class="1005" name="b_addr_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="1"/>
<pin id="439" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="442" class="1005" name="k_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="1"/>
<pin id="444" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="447" class="1005" name="b_load_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="3"/>
<pin id="449" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="452" class="1005" name="tmp_2_cast_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="3"/>
<pin id="454" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="460" class="1005" name="j_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="465" class="1005" name="a_addr_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="1"/>
<pin id="467" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="470" class="1005" name="a_load_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="1"/>
<pin id="472" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="476" class="1005" name="c_addr_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="1"/>
<pin id="478" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="prod_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="1"/>
<pin id="484" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="prod "/>
</bind>
</comp>

<comp id="487" class="1005" name="carry_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="3"/>
<pin id="489" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="493" class="1005" name="tmp_9_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="497" class="1005" name="c_addr_2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="1"/>
<pin id="499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="k_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="1"/>
<pin id="504" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="c_addr_3_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="1"/>
<pin id="509" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_3 "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_15_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="516" class="1005" name="c_addr_4_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_4 "/>
</bind>
</comp>

<comp id="525" class="1005" name="c_addr_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="1"/>
<pin id="527" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2040" slack="1"/>
<pin id="532" dir="1" index="1" bw="2040" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="temp1_V_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2048" slack="1"/>
<pin id="542" dir="1" index="1" bw="2048" slack="1"/>
</pin_list>
<bind>
<opset="temp1_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="70" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="46" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="46" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="46" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="109" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="126"><net_src comp="120" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="130" pin="3"/><net_sink comp="115" pin=3"/></net>

<net id="142"><net_src comp="46" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="3"/><net_sink comp="115" pin=3"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="183"><net_src comp="177" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="187"><net_src comp="60" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="78" pin=2"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="115" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="115" pin="5"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="155" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="155" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="155" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="239"><net_src comp="151" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="92" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="167" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="36" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="167" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="44" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="167" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="271"><net_src comp="174" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="50" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="280" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="52" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="298"><net_src comp="115" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="273" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="295" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="174" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="326"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="115" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="334"><net_src comp="328" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="339"><net_src comp="207" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="335" pin="2"/><net_sink comp="115" pin=4"/></net>

<net id="345"><net_src comp="174" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="355"><net_src comp="115" pin="5"/><net_sink comp="352" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="352" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="52" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="174" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="115" pin="5"/><net_sink comp="388" pin=1"/></net>

<net id="394"><net_src comp="388" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="399"><net_src comp="207" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="395" pin="2"/><net_sink comp="115" pin=4"/></net>

<net id="405"><net_src comp="200" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="64" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="200" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="415"><net_src comp="188" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="68" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="200" pin="4"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="72" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="115" pin="2"/><net_sink comp="422" pin=2"/></net>

<net id="435"><net_src comp="218" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="440"><net_src comp="85" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="445"><net_src comp="235" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="450"><net_src comp="92" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="455"><net_src comp="241" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="463"><net_src comp="251" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="468"><net_src comp="97" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="473"><net_src comp="104" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="479"><net_src comp="109" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="485"><net_src comp="273" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="490"><net_src comp="285" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="496"><net_src comp="309" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="120" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="505"><net_src comp="341" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="510"><net_src comp="130" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="515"><net_src comp="365" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="137" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="528"><net_src comp="144" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="533"><net_src comp="412" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="538"><net_src comp="416" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="543"><net_src comp="422" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="188" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {11 }
 - Input state : 
	Port: bigint_math : a | {4 5 }
	Port: bigint_math : b | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_2 : 1
		stg_29 : 2
		tmp : 1
		tmp_1 : 2
		b_addr : 3
		b_load : 4
	State 3
		tmp_2_cast : 1
	State 4
		exitcond2 : 1
		j_1 : 1
		stg_43 : 2
		tmp_6 : 1
		tmp_7 : 2
		a_addr : 3
		a_load : 4
	State 5
		c_addr_1 : 1
		c_load : 2
	State 6
		tmp_s : 1
		carry : 2
		tmp_8_cast : 1
		tmp_10_cast : 1
		tmp_8 : 2
		tmp_9 : 3
		stg_61 : 4
		tmp_10 : 1
		c_addr_2 : 2
		c_load_1 : 3
	State 7
		tmp_11 : 1
		stg_68 : 2
		stg_71 : 1
	State 8
		tmp_13 : 1
		c_addr_3 : 2
		c_load_2 : 3
	State 9
		tmp_20_cast : 1
		tmp_14 : 2
		tmp_15 : 3
		stg_81 : 4
		tmp_16 : 1
		tmp_17 : 2
		c_addr_4 : 3
		c_load_3 : 4
	State 10
		tmp_18 : 1
		stg_89 : 2
		stg_92 : 1
	State 11
		exitcond : 1
		stg_98 : 2
		tmp_3 : 1
		c_addr : 2
		p_Repl2_s : 3
		tmp_2 : 1
		i_1 : 1
		stg_104 : 1
	State 12
		temp1_V : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      i_2_fu_218     |    0    |    0    |    8    |
|          |      j_1_fu_251     |    0    |    0    |    8    |
|          |     tmp_8_fu_303    |    0    |    0    |    8    |
|          |     tmp_4_fu_317    |    0    |    0    |    8    |
|          |    tmp_11_fu_328    |    0    |    0    |    8    |
|    add   |    tmp_12_fu_335    |    0    |    0    |    8    |
|          |      k_1_fu_341     |    0    |    0    |    8    |
|          |    tmp_14_fu_359    |    0    |    0    |    8    |
|          |    tmp_16_fu_377    |    0    |    0    |    8    |
|          |    tmp_18_fu_388    |    0    |    0    |    8    |
|          |    tmp_19_fu_395    |    0    |    0    |    8    |
|          |      i_1_fu_416     |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond1_fu_212  |    0    |    0    |    3    |
|   icmp   |   exitcond2_fu_245  |    0    |    0    |    3    |
|          |   exitcond_fu_401   |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|    sub   |      tmp_fu_224     |    0    |    0    |    8    |
|          |     tmp_6_fu_257    |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    xor   |       k_fu_235      |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    mul   |     prod_fu_273     |    1    |    0    |    0    |
|          |     tmp_s_fu_280    |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  | stg_104_write_fu_78 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_1_fu_230    |    0    |    0    |    0    |
|          |  tmp_2_cast_fu_241  |    0    |    0    |    0    |
|          |     tmp_7_fu_263    |    0    |    0    |    0    |
|          |     tmp_5_fu_268    |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_277  |    0    |    0    |    0    |
|          |  tmp_8_cast_fu_295  |    0    |    0    |    0    |
|   zext   |  tmp_10_cast_fu_299 |    0    |    0    |    0    |
|          |    tmp_10_fu_323    |    0    |    0    |    0    |
|          |    tmp_13_fu_347    |    0    |    0    |    0    |
|          |  tmp_20_cast_fu_352 |    0    |    0    |    0    |
|          |  tmp_21_cast_fu_356 |    0    |    0    |    0    |
|          |    k1_cast_fu_373   |    0    |    0    |    0    |
|          |     tmp_3_fu_407    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     carry_fu_285    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_9_fu_309    |    0    |    0    |    0    |
|          |    tmp_15_fu_365    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |    tmp_17_fu_383    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |     tmp_2_fu_412    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    temp1_V_fu_422   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    2    |    0    |   161   |
|----------|---------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  c |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_465  |    7   |
|  a_load_reg_470  |    8   |
|  b_addr_reg_437  |    7   |
|  b_load_reg_447  |    8   |
| c_addr_1_reg_476 |    8   |
| c_addr_2_reg_497 |    8   |
| c_addr_3_reg_507 |    8   |
| c_addr_4_reg_516 |    8   |
|  c_addr_reg_525  |    8   |
|   carry_reg_487  |    8   |
|    i1_reg_196    |   32   |
|    i_1_reg_535   |   32   |
|    i_2_reg_432   |    8   |
|     i_reg_151    |    8   |
|    j_1_reg_460   |    8   |
|     j_reg_163    |    8   |
|    k1_reg_174    |    8   |
|    k_1_reg_502   |    8   |
|     k_reg_442    |    8   |
| p_Repl2_1_reg_184|  2048  |
|   prod_reg_482   |    8   |
|      reg_207     |    8   |
|  temp1_V_reg_540 |  2048  |
|  tmp_15_reg_512  |    1   |
|tmp_2_cast_reg_452|   16   |
|   tmp_2_reg_530  |  2040  |
|   tmp_9_reg_493  |    1   |
+------------------+--------+
|       Total      |  6368  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   2  |   7  |   14   ||    7    |
| grp_access_fu_104 |  p0  |   2  |   7  |   14   ||    7    |
| grp_access_fu_115 |  p0  |   7  |   8  |   56   ||    8    |
| grp_access_fu_115 |  p1  |   2  |   8  |   16   ||    8    |
| grp_access_fu_115 |  p3  |   5  |   8  |   40   ||    8    |
| grp_access_fu_115 |  p4  |   2  |   8  |   16   ||    8    |
|     i_reg_151     |  p0  |   2  |   8  |   16   ||    8    |
|      reg_207      |  p0  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  ||  13.304 ||    62   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   161  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   13   |    -   |   62   |
|  Register |    -   |    -   |    -   |  6368  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   13   |  6368  |   223  |
+-----------+--------+--------+--------+--------+--------+
