$date
  Thu Oct 09 15:34:20 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_decoder_74139 $end
$var reg 1 ! g1 $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ y0 $end
$var reg 1 % y1 $end
$var reg 1 & y2 $end
$var reg 1 ' y3 $end
$scope module uut $end
$var reg 1 ( g1 $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + y0 $end
$var reg 1 , y1 $end
$var reg 1 - y2 $end
$var reg 1 . y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
#10000000
1!
1$
1(
1+
#20000000
1#
0$
1%
1*
0+
1,
#30000000
1"
0#
0%
1&
1)
0*
0,
1-
#40000000
1#
0&
1'
1*
0-
1.
#50000000
0!
0"
0#
0'
0(
0)
0*
0.
#60000000
1#
1*
#70000000
1"
0#
1)
0*
#80000000
1#
1*
#90000000
