\# Verilog Learning



RTL design practice using Verilog HDL with testbenches.



\## Combinational Circuits



\### Basic Gates

\- AND, OR, NOT, NAND, NOR, XOR, XNOR



\### Adders

\- Half Adder



\## Tools

\- Verilog HDL

\- ModelSim / Vivado



\## Goal

Build strong RTL fundamentals for VLSI roles.



