git clone --depth 1 --no-tags https://github.com/soltanloo/ComputerArchitectureLab.git f:/verilog_sva_gh_scraper/data/full_repos/215511899
git clone --depth 1 --no-tags https://github.com/jackwma/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/215909484
git clone --depth 1 --no-tags https://github.com/VincentSastra/cpen211.git f:/verilog_sva_gh_scraper/data/full_repos/217412940
git clone --depth 1 --no-tags https://github.com/agorararmard/SAR-ADC-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/211831489
git clone --depth 1 --no-tags https://github.com/programmingisart/verilog_fpga_vga.git f:/verilog_sva_gh_scraper/data/full_repos/210775106
git clone --depth 1 --no-tags https://github.com/mfkiwl/Ace21064.git f:/verilog_sva_gh_scraper/data/full_repos/210852230
git clone --depth 1 --no-tags https://github.com/leafvmaple/machine_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/210250459
git clone --depth 1 --no-tags https://github.com/dev625/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/211785886
git clone --depth 1 --no-tags https://github.com/nivethsaran/iVerilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/212358341
git clone --depth 1 --no-tags https://github.com/root430/closet.git f:/verilog_sva_gh_scraper/data/full_repos/214114962
git clone --depth 1 --no-tags https://github.com/Neuromod/Delta-Sigma_Triangle.git f:/verilog_sva_gh_scraper/data/full_repos/215449786
git clone --depth 1 --no-tags https://github.com/vishnu-pk/Hardware-design-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/217453035
git clone --depth 1 --no-tags https://github.com/Reikaze/ReplayBuffer.git f:/verilog_sva_gh_scraper/data/full_repos/217119253
git clone --depth 1 --no-tags https://github.com/dzuberi/GeneSys-PE-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/212935248
git clone --depth 1 --no-tags https://github.com/zhangben0408/robot-kinematics-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/216698522
git clone --depth 1 --no-tags https://github.com/Arcadia-1/Communication_Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/217531889
git clone --depth 1 --no-tags https://github.com/mazraeli/Tiny-Encryption-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/216318536
git clone --depth 1 --no-tags https://github.com/teddygithub/assembler_vs.git f:/verilog_sva_gh_scraper/data/full_repos/214156512
git clone --depth 1 --no-tags https://github.com/canertol/cpu_designs.git f:/verilog_sva_gh_scraper/data/full_repos/211744094
git clone --depth 1 --no-tags https://github.com/johnadams7/Team-26-Assignment-2.git f:/verilog_sva_gh_scraper/data/full_repos/212464479
git clone --depth 1 --no-tags https://github.com/AQJED/Parking-lot-occupancy.git f:/verilog_sva_gh_scraper/data/full_repos/212619919
git clone --depth 1 --no-tags https://github.com/nielscol/pllverilog.git f:/verilog_sva_gh_scraper/data/full_repos/213683332
git clone --depth 1 --no-tags https://github.com/jashley2017/CPE480Proj4.git f:/verilog_sva_gh_scraper/data/full_repos/217899414
git clone --depth 1 --no-tags https://github.com/Storm-Rage0/31-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/211461928
git clone --depth 1 --no-tags https://github.com/MatCauthon/Motion-Estimation.git f:/verilog_sva_gh_scraper/data/full_repos/216118705
git clone --depth 1 --no-tags https://github.com/bwerth/udp_project.git f:/verilog_sva_gh_scraper/data/full_repos/217669723
git clone --depth 1 --no-tags https://github.com/jchen123556/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/214915198
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2006.git f:/verilog_sva_gh_scraper/data/full_repos/214885582
git clone --depth 1 --no-tags https://github.com/oolegoon/crossbar.git f:/verilog_sva_gh_scraper/data/full_repos/212298911
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2012.git f:/verilog_sva_gh_scraper/data/full_repos/214882879
git clone --depth 1 --no-tags https://github.com/murtlatif/UofT-ECE253-Digital-and-Computer-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/215184170
git clone --depth 1 --no-tags https://github.com/SoerenSofke/DiamondDust.git f:/verilog_sva_gh_scraper/data/full_repos/216165374
git clone --depth 1 --no-tags https://github.com/sarveshvhawal007/32-bit-rightshift-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/216009480
git clone --depth 1 --no-tags https://github.com/jiskra/ADI_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/217559036
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2015.git f:/verilog_sva_gh_scraper/data/full_repos/214884948
git clone --depth 1 --no-tags https://github.com/johnlui97/imageDecompressionMachine.git f:/verilog_sva_gh_scraper/data/full_repos/216711387
git clone --depth 1 --no-tags https://github.com/Daniel-Mock/ASIC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/217414640
git clone --depth 1 --no-tags https://github.com/jamohile/ece253.git f:/verilog_sva_gh_scraper/data/full_repos/211147073
git clone --depth 1 --no-tags https://github.com/SorianoJuan/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/210946536
git clone --depth 1 --no-tags https://github.com/anhtienng/ComputerArchitecture-LAB.git f:/verilog_sva_gh_scraper/data/full_repos/211860933
git clone --depth 1 --no-tags https://github.com/sarveshvhawal007/32-bit-wallace-tree.git f:/verilog_sva_gh_scraper/data/full_repos/216009080
git clone --depth 1 --no-tags https://github.com/Storm-Rage0/54-MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/211455783
git clone --depth 1 --no-tags https://github.com/luan1221/ProjetoHardware.git f:/verilog_sva_gh_scraper/data/full_repos/210337657
git clone --depth 1 --no-tags https://github.com/TheSonders/XERA4.git f:/verilog_sva_gh_scraper/data/full_repos/210652567
git clone --depth 1 --no-tags https://github.com/singh-rbir/EECS2021--Computer-Oraganization-.git f:/verilog_sva_gh_scraper/data/full_repos/210720737
git clone --depth 1 --no-tags https://github.com/debjyoti0891/QuantumSqRoot.git f:/verilog_sva_gh_scraper/data/full_repos/211343379
git clone --depth 1 --no-tags https://github.com/maos520/WX306_npu.git f:/verilog_sva_gh_scraper/data/full_repos/217288846
git clone --depth 1 --no-tags https://github.com/JaiTorres13/Arquitecture_ARM.git f:/verilog_sva_gh_scraper/data/full_repos/216290702
git clone --depth 1 --no-tags https://github.com/misadrik/RTL_EXERCISE.git f:/verilog_sva_gh_scraper/data/full_repos/213784135
git clone --depth 1 --no-tags https://github.com/paulr92/OV5642_CAM_IF.git f:/verilog_sva_gh_scraper/data/full_repos/215484357
git clone --depth 1 --no-tags https://github.com/lstwwa/university.git f:/verilog_sva_gh_scraper/data/full_repos/214060265
git clone --depth 1 --no-tags https://github.com/evoredy/RF_Tools.git f:/verilog_sva_gh_scraper/data/full_repos/214858095
git clone --depth 1 --no-tags https://github.com/xwinxu/CSC258.git f:/verilog_sva_gh_scraper/data/full_repos/210968954
git clone --depth 1 --no-tags https://github.com/agorararmard/Serial-Parallel-Multiplier-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/211830568
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2019.git f:/verilog_sva_gh_scraper/data/full_repos/214885876
git clone --depth 1 --no-tags https://github.com/YJMA3/CORDIC.git f:/verilog_sva_gh_scraper/data/full_repos/216434156
git clone --depth 1 --no-tags https://github.com/yusanshi/Base64-Encoder-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/217469925
git clone --depth 1 --no-tags https://github.com/tungfang/EE371-Design-of-Digital-Circuits-and-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/216397303
git clone --depth 1 --no-tags https://github.com/tuliopereirab/Neander_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/213195005
git clone --depth 1 --no-tags https://github.com/zopagaduanjr/FPGA_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/212947420
git clone --depth 1 --no-tags https://github.com/zhoudian64/hardware.git f:/verilog_sva_gh_scraper/data/full_repos/213507744
git clone --depth 1 --no-tags https://github.com/prateekkarkare/median_filter_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/210766825
git clone --depth 1 --no-tags https://github.com/feng1368003611/cy7c68013_fpga_bulk.git f:/verilog_sva_gh_scraper/data/full_repos/216022684
git clone --depth 1 --no-tags https://github.com/Nels0/calc-371.git f:/verilog_sva_gh_scraper/data/full_repos/210993411
git clone --depth 1 --no-tags https://github.com/Mortaza-Seydi/TOY-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/210428910
git clone --depth 1 --no-tags https://github.com/stellaw1/211-Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/212863791
git clone --depth 1 --no-tags https://github.com/styltsars96/ASTRA_RAM_BIST_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/211866113
git clone --depth 1 --no-tags https://github.com/jrs322/EECS485-Lab2-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/212699576
git clone --depth 1 --no-tags https://github.com/davidodidi/hexidecimal.git f:/verilog_sva_gh_scraper/data/full_repos/211389272
git clone --depth 1 --no-tags https://github.com/Havilandz/ECE473_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/212410515
git clone --depth 1 --no-tags https://github.com/eugenetdr/MiniHardwareProject.git f:/verilog_sva_gh_scraper/data/full_repos/214666463
git clone --depth 1 --no-tags https://github.com/StYaming/runoob.git f:/verilog_sva_gh_scraper/data/full_repos/214749835
git clone --depth 1 --no-tags https://github.com/AnoushkaVyas/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/217768747
git clone --depth 1 --no-tags https://github.com/lc6chang/BUAA_Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/215317616
git clone --depth 1 --no-tags https://github.com/huradominik/Logic-Controllers.git f:/verilog_sva_gh_scraper/data/full_repos/215977513
git clone --depth 1 --no-tags https://github.com/wl17443/design-verification.git f:/verilog_sva_gh_scraper/data/full_repos/214038266
git clone --depth 1 --no-tags https://github.com/sanggchoi/pac_man_game.git f:/verilog_sva_gh_scraper/data/full_repos/213805456
git clone --depth 1 --no-tags https://github.com/TingyiZhang/Wrap-Around-LEDs.git f:/verilog_sva_gh_scraper/data/full_repos/213216977
git clone --depth 1 --no-tags https://github.com/DrFoz/ECE485.git f:/verilog_sva_gh_scraper/data/full_repos/214325244
git clone --depth 1 --no-tags https://github.com/onglichang/javamusings.git f:/verilog_sva_gh_scraper/data/full_repos/214375418
git clone --depth 1 --no-tags https://github.com/vvr3ddy/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/214375862
git clone --depth 1 --no-tags https://github.com/koko-maung/comparator4Bit-Signed4Bit-8Bit.git f:/verilog_sva_gh_scraper/data/full_repos/213240301
git clone --depth 1 --no-tags https://github.com/ishaniMadhuwanthi/CO221-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/213593730
git clone --depth 1 --no-tags https://github.com/JADC362/Arquitectura_Proyecto1.git f:/verilog_sva_gh_scraper/data/full_repos/213653362
git clone --depth 1 --no-tags https://github.com/misadrik/UVMProjects.git f:/verilog_sva_gh_scraper/data/full_repos/216962275
git clone --depth 1 --no-tags https://github.com/TheDoebes/refactored-succotash.git f:/verilog_sva_gh_scraper/data/full_repos/217347804
git clone --depth 1 --no-tags https://github.com/mounakrishna/32-bit-Reversible-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/215507002
git clone --depth 1 --no-tags https://github.com/aahmed7/Pipeline_processor_MIPS_VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/213954603
git clone --depth 1 --no-tags https://github.com/wengwm18/Logic-design-FPGA-ISE.git f:/verilog_sva_gh_scraper/data/full_repos/214998174
git clone --depth 1 --no-tags https://github.com/MohamedEl-Naggar/Digital-Clock-Alarm.git f:/verilog_sva_gh_scraper/data/full_repos/216123033
git clone --depth 1 --no-tags https://github.com/amanshreshtha1998/RC-5-Transmitter-and-Receiver.git f:/verilog_sva_gh_scraper/data/full_repos/217072751
git clone --depth 1 --no-tags https://github.com/AQJED/8-Bit-Barrel-Shifter.git f:/verilog_sva_gh_scraper/data/full_repos/212621829
git clone --depth 1 --no-tags https://github.com/letitbe0201/EE271-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/210924730
git clone --depth 1 --no-tags https://github.com/stompercito/ProcessorMipsWithPipes.git f:/verilog_sva_gh_scraper/data/full_repos/210606117
git clone --depth 1 --no-tags https://github.com/mst-zyw/verilog_ram_ip.git f:/verilog_sva_gh_scraper/data/full_repos/212047955
git clone --depth 1 --no-tags https://github.com/miaohahaha/MIPS-CPU-10instructions.git f:/verilog_sva_gh_scraper/data/full_repos/214356117
git clone --depth 1 --no-tags https://github.com/AmrElsersy/Verilog_MIPS_Project.git f:/verilog_sva_gh_scraper/data/full_repos/215349447
git clone --depth 1 --no-tags https://github.com/huradominik/Multi-Core-Logic-Unit-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/215986213
git clone --depth 1 --no-tags https://github.com/Allahfan/nvdla_change.git f:/verilog_sva_gh_scraper/data/full_repos/215432413
git clone --depth 1 --no-tags https://github.com/sanshulou/hello-world.git f:/verilog_sva_gh_scraper/data/full_repos/211435328
