## ğŸ”¢ Project Title: Universal Number Base Converter using Verilog HDL
ğŸ“… Challenge Day: 50 of 50

## ğŸ“Œ Project Description:
This Verilog-based design implements a Universal Number Base Converter capable of converting numbers between various common radix systems such as Binary, Decimal (BCD), Octal, and Hexadecimal. The module is controlled by a 3-bit mode input, selecting from 8 conversion modes.

## ğŸ¯ Supported Conversion Modes:
Mode (3-bit)	Conversion	Description
- 000	Hex â†’ Decimal	Hex value to Packed BCD
- 001	Binary â†’ Decimal	Binary value to Packed BCD
- 010	Decimal â†’ Binary	Packed BCD to Binary
- 011	Decimal â†’ Hex	Packed BCD to Hex value
- 100	Binary â†’ Hex	Binary value to Hex
- 101	Hex â†’ Binary	Hex value to Binary
- 110	Octal â†’ Decimal	Packed Octal to Packed BCD
- 111	Decimal â†’ Octal	Packed BCD to Packed Octal

## ğŸ§  Data Representation
. Packed BCD: Each nibble (4 bits) encodes one decimal digit (0â€“9)
> Packed Binary: Each nibble represents a binary bit (0 or 1)
> Packed Octal: Each nibble represents an octal digit (0â€“7)
> Hex/Binary: Direct 16-bit inputs are used

## âš™ï¸ Inputs & Outputs
> Inputs:
mode[2:0] â€“ selects the conversion mode
in_data[15:0] â€“ 16-bit input value

> Outputs:
out_data[15:0] â€“ converted output
valid â€“ high if input is valid
error â€“ high if invalid digits or overflow occurs

## âœ… Features
âœ”ï¸ 8 inbuilt conversion modes
âœ”ï¸ Input validation for digit limits
âœ”ï¸ Overflow detection
âœ”ï¸ Compatible with testbenches
âœ”ï¸ Designed for FPGA simulation or RTL emulation

## ğŸ“‚ Files

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
