{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709740125555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709740125579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 06 09:48:45 2024 " "Processing started: Wed Mar 06 09:48:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709740125579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740125579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_MSJ -c LCD_MSJ " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_MSJ -c LCD_MSJ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740125579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709740127808 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709740127808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador16/contador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/contador16/contador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTADOR16-arc " "Found design unit 1: CONTADOR16-arc" {  } { { "../CONTADOR16/CONTADOR16.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR16/CONTADOR16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709740148512 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTADOR16 " "Found entity 1: CONTADOR16" {  } { { "../CONTADOR16/CONTADOR16.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR16/CONTADOR16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709740148512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/hola/hola.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/hola/hola.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HOLA-arc " "Found design unit 1: HOLA-arc" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709740148543 ""} { "Info" "ISGN_ENTITY_NAME" "1 HOLA " "Found entity 1: HOLA" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709740148543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_msj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_msj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_MSJ-arc " "Found design unit 1: LCD_MSJ-arc" {  } { { "LCD_MSJ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/LCD_MSJ/LCD_MSJ.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709740148559 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_MSJ " "Found entity 1: LCD_MSJ" {  } { { "LCD_MSJ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/LCD_MSJ/LCD_MSJ.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709740148559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/ha/ha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/ha/ha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ha-arc " "Found design unit 1: ha-arc" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HA/HA.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709740148590 ""} { "Info" "ISGN_ENTITY_NAME" "1 ha " "Found entity 1: ha" {  } { { "../HA/HA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HA/HA.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709740148590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/abdyv/onedrive/documentos/quartus/logicacomputacional/mas1_16/mas1_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/abdyv/onedrive/documentos/quartus/logicacomputacional/mas1_16/mas1_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAS1_16-arc " "Found design unit 1: MAS1_16-arc" {  } { { "../MAS1_16/MAS1_16.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_16/MAS1_16.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709740148605 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAS1_16 " "Found entity 1: MAS1_16" {  } { { "../MAS1_16/MAS1_16.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_16/MAS1_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709740148605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148605 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_MSJ " "Elaborating entity \"LCD_MSJ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709740148730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTADOR16 CONTADOR16:I0 " "Elaborating entity \"CONTADOR16\" for hierarchy \"CONTADOR16:I0\"" {  } { { "LCD_MSJ.vhd" "I0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/LCD_MSJ/LCD_MSJ.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709740148730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAS1_16 CONTADOR16:I0\|MAS1_16:I0 " "Elaborating entity \"MAS1_16\" for hierarchy \"CONTADOR16:I0\|MAS1_16:I0\"" {  } { { "../CONTADOR16/CONTADOR16.vhd" "I0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/CONTADOR16/CONTADOR16.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709740148746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ha CONTADOR16:I0\|MAS1_16:I0\|ha:I0 " "Elaborating entity \"ha\" for hierarchy \"CONTADOR16:I0\|MAS1_16:I0\|ha:I0\"" {  } { { "../MAS1_16/MAS1_16.vhd" "I0" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/MAS1_16/MAS1_16.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709740148762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HOLA HOLA:I1 " "Elaborating entity \"HOLA\" for hierarchy \"HOLA:I1\"" {  } { { "LCD_MSJ.vhd" "I1" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/LCD_MSJ/LCD_MSJ.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST HOLA.vhd(25) " "VHDL Process Statement warning at HOLA.vhd(25): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "START HOLA.vhd(40) " "VHDL Process Statement warning at HOLA.vhd(40): signal \"START\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EDO_Y HOLA.vhd(118) " "VHDL Process Statement warning at HOLA.vhd(118): signal \"EDO_Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EDO_X HOLA.vhd(36) " "VHDL Process Statement warning at HOLA.vhd(36): inferring latch(es) for signal or variable \"EDO_X\", which holds its previous value in one or more paths through the process" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EDO_F HOLA.vhd(36) " "VHDL Process Statement warning at HOLA.vhd(36): inferring latch(es) for signal or variable \"EDO_F\", which holds its previous value in one or more paths through the process" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.ESPERA HOLA.vhd(36) " "Inferred latch for \"EDO_F.ESPERA\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C18 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C18\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C17 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C17\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C16 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C16\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C15 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C15\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C14 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C14\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C13 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C13\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C12 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C12\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C11 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C11\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C10 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C10\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C9 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C9\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C8 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C8\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C7 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C7\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C6 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C6\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C5 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C5\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C4 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C4\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C3 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C3\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C2 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C2\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.C1 HOLA.vhd(36) " "Inferred latch for \"EDO_F.C1\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_F.IDLE HOLA.vhd(36) " "Inferred latch for \"EDO_F.IDLE\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.ESPERA HOLA.vhd(36) " "Inferred latch for \"EDO_X.ESPERA\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C18 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C18\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C17 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C17\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C16 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C16\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C15 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C15\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C14 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C14\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C13 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C13\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C12 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C12\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C11 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C11\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C10 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C10\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148902 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C9 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C9\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148918 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C8 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C8\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148918 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C7 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C7\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148918 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C6 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C6\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148918 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C5 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C5\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148918 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C4 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C4\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148918 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C3 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C3\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148918 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C2 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C2\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148918 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.C1 HOLA.vhd(36) " "Inferred latch for \"EDO_X.C1\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148918 "|LCD_MSJ|HOLA:I1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EDO_X.IDLE HOLA.vhd(36) " "Inferred latch for \"EDO_X.IDLE\" at HOLA.vhd(36)" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740148918 "|LCD_MSJ|HOLA:I1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "HOLA:I1\|EDO_X.C1_939 " "Latch HOLA:I1\|EDO_X.C1_939 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA HOLA:I1\|EDO.IDLE " "Ports D and ENA on the latch are fed by the same signal HOLA:I1\|EDO.IDLE" {  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1709740149949 ""}  } { { "../HOLA/HOLA.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/HOLA/HOLA.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1709740149949 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "LCD_MSJ.vhd" "" { Text "C:/Users/abdyv/OneDrive/Documentos/QUARTUS/LogicaComputacional/LCD_MSJ/LCD_MSJ.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1709740149980 "|LCD_MSJ|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1709740149980 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709740150137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709740151090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709740151090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "154 " "Implemented 154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709740151199 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709740151199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Implemented 138 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709740151199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709740151199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709740151230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 06 09:49:11 2024 " "Processing ended: Wed Mar 06 09:49:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709740151230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709740151230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709740151230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709740151230 ""}
