vendor_name = ModelSim
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/BCD_to_7Segment.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_handshake.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Timer.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Counter_N_bits.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/BCD_Counter.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/D_FF_Cell.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/D_FF_Manual.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Comparator_N_bits.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Adder_N_bits.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Mux2to1_N_bits.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_pkg.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_1.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_2.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_3.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_fsm.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_bit_index.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_4.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_5.sv
source_file = 1, C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/db/SerialCom.cbx.xml
design_name = uart_fpga_top
instance = comp, \o_Tx_Serial~output , o_Tx_Serial~output, uart_fpga_top, 1
instance = comp, \leds[0]~output , leds[0]~output, uart_fpga_top, 1
instance = comp, \leds[1]~output , leds[1]~output, uart_fpga_top, 1
instance = comp, \leds[2]~output , leds[2]~output, uart_fpga_top, 1
instance = comp, \leds[3]~output , leds[3]~output, uart_fpga_top, 1
instance = comp, \leds[4]~output , leds[4]~output, uart_fpga_top, 1
instance = comp, \leds[5]~output , leds[5]~output, uart_fpga_top, 1
instance = comp, \leds[6]~output , leds[6]~output, uart_fpga_top, 1
instance = comp, \leds[7]~output , leds[7]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[0]~output , seg_unidades[0]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[1]~output , seg_unidades[1]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[2]~output , seg_unidades[2]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[3]~output , seg_unidades[3]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[4]~output , seg_unidades[4]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[5]~output , seg_unidades[5]~output, uart_fpga_top, 1
instance = comp, \seg_unidades[6]~output , seg_unidades[6]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[0]~output , seg_decenas[0]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[1]~output , seg_decenas[1]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[2]~output , seg_decenas[2]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[3]~output , seg_decenas[3]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[4]~output , seg_decenas[4]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[5]~output , seg_decenas[5]~output, uart_fpga_top, 1
instance = comp, \seg_decenas[6]~output , seg_decenas[6]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[0]~output , seg_handshake[0]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[1]~output , seg_handshake[1]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[2]~output , seg_handshake[2]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[3]~output , seg_handshake[3]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[4]~output , seg_handshake[4]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[5]~output , seg_handshake[5]~output, uart_fpga_top, 1
instance = comp, \seg_handshake[6]~output , seg_handshake[6]~output, uart_fpga_top, 1
instance = comp, \clock~input , clock~input, uart_fpga_top, 1
instance = comp, \clock~inputCLKENA0 , clock~inputCLKENA0, uart_fpga_top, 1
instance = comp, \button~input , button~input, uart_fpga_top, 1
instance = comp, \button_sync0~0 , button_sync0~0, uart_fpga_top, 1
instance = comp, \reset_n~input , reset_n~input, uart_fpga_top, 1
instance = comp, \i_Rx_Serial~input , i_Rx_Serial~input, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Rx_Data_R~0 , handshake_inst|uart_rx_inst|r_Rx_Data_R~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Rx_Data_R , handshake_inst|uart_rx_inst|r_Rx_Data_R, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Rx_Data , handshake_inst|uart_rx_inst|r_Rx_Data, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE , handshake_inst|uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~33 , handshake_inst|uart_rx_inst|Add0~33, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_SM_Main.s_RX_STOP_BIT , handshake_inst|uart_rx_inst|r_SM_Main.s_RX_STOP_BIT, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[11]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[11]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[12]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[12]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[6]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[6]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[2] , handshake_inst|uart_rx_inst|r_Clock_Count[2], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|LessThan1~0 , handshake_inst|uart_rx_inst|LessThan1~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[9]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[9]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[7] , handshake_inst|uart_rx_inst|r_Clock_Count[7], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[8] , handshake_inst|uart_rx_inst|r_Clock_Count[8], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|LessThan1~1 , handshake_inst|uart_rx_inst|LessThan1~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|LessThan1~2 , handshake_inst|uart_rx_inst|LessThan1~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector31~0 , handshake_inst|uart_rx_inst|Selector31~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~DUPLICATE , handshake_inst|uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_SM_Main~15 , handshake_inst|uart_rx_inst|r_SM_Main~15, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_SM_Main.s_CLEANUP , handshake_inst|uart_rx_inst|r_SM_Main.s_CLEANUP, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[0] , handshake_inst|uart_rx_inst|r_Clock_Count[0], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[1] , handshake_inst|uart_rx_inst|r_Clock_Count[1], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Equal0~3 , handshake_inst|uart_rx_inst|Equal0~3, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~53 , handshake_inst|uart_rx_inst|Add0~53, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~61 , handshake_inst|uart_rx_inst|Add0~61, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[14] , handshake_inst|uart_rx_inst|r_Clock_Count[14], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[15] , handshake_inst|uart_rx_inst|r_Clock_Count[15], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~57 , handshake_inst|uart_rx_inst|Add0~57, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[15]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[15]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Equal0~1 , handshake_inst|uart_rx_inst|Equal0~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[0]~1 , handshake_inst|uart_rx_inst|r_Clock_Count[0]~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[0]~3 , handshake_inst|uart_rx_inst|r_Clock_Count[0]~3, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[0]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[0]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~37 , handshake_inst|uart_rx_inst|Add0~37, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[1]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[1]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~29 , handshake_inst|uart_rx_inst|Add0~29, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[2]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[2]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~25 , handshake_inst|uart_rx_inst|Add0~25, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[3]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[3]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~21 , handshake_inst|uart_rx_inst|Add0~21, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~17 , handshake_inst|uart_rx_inst|Add0~17, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[5]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[5]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~13 , handshake_inst|uart_rx_inst|Add0~13, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[6] , handshake_inst|uart_rx_inst|r_Clock_Count[6], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~45 , handshake_inst|uart_rx_inst|Add0~45, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[7]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[7]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~49 , handshake_inst|uart_rx_inst|Add0~49, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[8]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[8]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~41 , handshake_inst|uart_rx_inst|Add0~41, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[9] , handshake_inst|uart_rx_inst|r_Clock_Count[9], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~9 , handshake_inst|uart_rx_inst|Add0~9, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[10] , handshake_inst|uart_rx_inst|r_Clock_Count[10], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~5 , handshake_inst|uart_rx_inst|Add0~5, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[11] , handshake_inst|uart_rx_inst|r_Clock_Count[11], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Add0~1 , handshake_inst|uart_rx_inst|Add0~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[12] , handshake_inst|uart_rx_inst|r_Clock_Count[12], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[13] , handshake_inst|uart_rx_inst|r_Clock_Count[13], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Equal0~0 , handshake_inst|uart_rx_inst|Equal0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector19~0 , handshake_inst|uart_rx_inst|Selector19~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Bit_Index[0] , handshake_inst|uart_rx_inst|r_Bit_Index[0], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector18~0 , handshake_inst|uart_rx_inst|Selector18~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Bit_Index[1] , handshake_inst|uart_rx_inst|r_Bit_Index[1], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Bit_Index[2] , handshake_inst|uart_rx_inst|r_Bit_Index[2], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector17~0 , handshake_inst|uart_rx_inst|Selector17~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Bit_Index[2]~DUPLICATE , handshake_inst|uart_rx_inst|r_Bit_Index[2]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Decoder0~1 , handshake_inst|uart_rx_inst|Decoder0~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector30~0 , handshake_inst|uart_rx_inst|Selector30~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_SM_Main.s_RX_DATA_BITS , handshake_inst|uart_rx_inst|r_SM_Main.s_RX_DATA_BITS, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[0]~0 , handshake_inst|uart_rx_inst|r_Clock_Count[0]~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_SM_Main.s_IDLE , handshake_inst|uart_rx_inst|r_SM_Main.s_IDLE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[0]~2 , handshake_inst|uart_rx_inst|r_Clock_Count[0]~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[4]~DUPLICATE , handshake_inst|uart_rx_inst|r_Clock_Count[4]~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[4] , handshake_inst|uart_rx_inst|r_Clock_Count[4], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[5] , handshake_inst|uart_rx_inst|r_Clock_Count[5], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Clock_Count[3] , handshake_inst|uart_rx_inst|r_Clock_Count[3], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Equal0~2 , handshake_inst|uart_rx_inst|Equal0~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector29~0 , handshake_inst|uart_rx_inst|Selector29~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_SM_Main.s_RX_START_BIT , handshake_inst|uart_rx_inst|r_SM_Main.s_RX_START_BIT, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector0~0 , handshake_inst|uart_rx_inst|Selector0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector0~1 , handshake_inst|uart_rx_inst|Selector0~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|o_Rx_DV , handshake_inst|uart_rx_inst|o_Rx_DV, uart_fpga_top, 1
instance = comp, \handshake_inst|hs_state.HS_WAIT_TX~DUPLICATE , handshake_inst|hs_state.HS_WAIT_TX~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|Selector6~0 , handshake_inst|Selector6~0, uart_fpga_top, 1
instance = comp, \handshake_inst|tx_start , handshake_inst|tx_start, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~9 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~9, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~8 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~8, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[2].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~7 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~7, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[4].full_adder_inst|cout~0 , handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[4].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~5 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~5, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~4 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~4, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~11 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~11, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[7].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[7].full_adder_inst|cout~0 , handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[7].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~12 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~12, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~13 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~13, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[9].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[9].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~3 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~3, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~2 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~0 , handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|LessThan2~0 , handshake_inst|uart_tx_inst|fsm|LessThan2~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[11].full_adder_inst|cout~0 , handshake_inst|uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[11].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~1 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[12].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[12].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|LessThan2~1 , handshake_inst|uart_tx_inst|fsm|LessThan2~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q , handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|next_state[2]~2 , handshake_inst|uart_tx_inst|fsm|next_state[2]~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q , handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|next_state[1]~1 , handshake_inst|uart_tx_inst|fsm|next_state[1]~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~0 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~10 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~10, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[1].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~1 , handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~6 , handshake_inst|uart_tx_inst|clk_counter|mux_clock_count|y~6, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~2 , handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0 , handshake_inst|uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|mux1|cmp_IDLE|WideAnd0~1 , handshake_inst|uart_tx_inst|mux1|cmp_IDLE|WideAnd0~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~0 , handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[0].dff_cell|q , handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~1 , handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~1, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[1].dff_cell|q , handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[1].dff_cell|q~DUPLICATE , handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~2 , handshake_inst|uart_tx_inst|bit_idx|mux_bit_next_mux3|y~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[2].dff_cell|q , handshake_inst|uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|t1~0 , handshake_inst|uart_tx_inst|fsm|t1~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|fsm|next_state[0]~0 , handshake_inst|uart_tx_inst|fsm|next_state[0]~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q , handshake_inst|uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_tx_inst|mux1|cmp_IDLE|WideAnd0~0 , handshake_inst|uart_tx_inst|mux1|cmp_IDLE|WideAnd0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|Selector3~1 , handshake_inst|Selector3~1, uart_fpga_top, 1
instance = comp, \handshake_inst|hs_state.HS_WAIT_TX , handshake_inst|hs_state.HS_WAIT_TX, uart_fpga_top, 1
instance = comp, \handshake_inst|Selector3~0 , handshake_inst|Selector3~0, uart_fpga_top, 1
instance = comp, \handshake_inst|hs_state.HS_WAIT_RX~0 , handshake_inst|hs_state.HS_WAIT_RX~0, uart_fpga_top, 1
instance = comp, \handshake_inst|hs_state.HS_WAIT_RX , handshake_inst|hs_state.HS_WAIT_RX, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_successful~0 , handshake_inst|handshake_successful~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Decoder0~0 , handshake_inst|uart_rx_inst|Decoder0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector21~0 , handshake_inst|uart_rx_inst|Selector21~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Rx_Byte[6] , handshake_inst|uart_rx_inst|r_Rx_Byte[6], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Decoder0~2 , handshake_inst|uart_rx_inst|Decoder0~2, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector23~0 , handshake_inst|uart_rx_inst|Selector23~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Rx_Byte[4] , handshake_inst|uart_rx_inst|r_Rx_Byte[4], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector25~0 , handshake_inst|uart_rx_inst|Selector25~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Rx_Byte[2] , handshake_inst|uart_rx_inst|r_Rx_Byte[2], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Decoder0~3 , handshake_inst|uart_rx_inst|Decoder0~3, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector22~0 , handshake_inst|uart_rx_inst|Selector22~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Rx_Byte[5] , handshake_inst|uart_rx_inst|r_Rx_Byte[5], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector26~0 , handshake_inst|uart_rx_inst|Selector26~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Rx_Byte[1] , handshake_inst|uart_rx_inst|r_Rx_Byte[1], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Decoder0~4 , handshake_inst|uart_rx_inst|Decoder0~4, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector24~0 , handshake_inst|uart_rx_inst|Selector24~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Rx_Byte[3] , handshake_inst|uart_rx_inst|r_Rx_Byte[3], uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector27~0 , handshake_inst|uart_rx_inst|Selector27~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Rx_Byte[0] , handshake_inst|uart_rx_inst|r_Rx_Byte[0], uart_fpga_top, 1
instance = comp, \handshake_inst|Equal0~0 , handshake_inst|Equal0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_code[0]~1 , handshake_inst|handshake_code[0]~1, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_code[0] , handshake_inst|handshake_code[0], uart_fpga_top, 1
instance = comp, \comb~0 , comb~0, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[1].dff_cell|q~DUPLICATE , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|borrow_comparator|WideAnd0~1 , timer_inst|decenas_counter|borrow_comparator|WideAnd0~1, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_code[0]~DUPLICATE , handshake_inst|handshake_code[0]~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[6].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q~0 , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[1].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~7 , timer_inst|contador_1hz|terminal_count_mux|out~7, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[1].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~6 , timer_inst|contador_1hz|terminal_count_mux|out~6, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[2].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~5 , timer_inst|contador_1hz|terminal_count_mux|out~5, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[3].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~6 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~6, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[4].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~4 , timer_inst|contador_1hz|terminal_count_mux|out~4, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[4].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[4].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~3 , timer_inst|contador_1hz|terminal_count_mux|out~3, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[5].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~0 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~2 , timer_inst|contador_1hz|terminal_count_mux|out~2, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[6].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[6].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~1 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~1, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[8].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[8].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~16 , timer_inst|contador_1hz|terminal_count_mux|out~16, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[7].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~17 , timer_inst|contador_1hz|terminal_count_mux|out~17, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[8].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[8].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[9].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[9].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~18 , timer_inst|contador_1hz|terminal_count_mux|out~18, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[9].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[9].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[10].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[10].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~19 , timer_inst|contador_1hz|terminal_count_mux|out~19, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[10].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[10].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[10].full_adder_inst|cout~0 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[10].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~20 , timer_inst|contador_1hz|terminal_count_mux|out~20, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[11].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[11].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~13 , timer_inst|contador_1hz|terminal_count_mux|out~13, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[12].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[12].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[12].full_adder_inst|cout~0 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[12].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~21 , timer_inst|contador_1hz|terminal_count_mux|out~21, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[13].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[13].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[14].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[14].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~22 , timer_inst|contador_1hz|terminal_count_mux|out~22, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[14].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[14].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[13].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[13].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[11].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[11].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~23 , timer_inst|contador_1hz|terminal_count_mux|out~23, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[15].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[15].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[15].full_adder_inst|cout~1 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[15].full_adder_inst|cout~1, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[15].full_adder_inst|cout~0 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[15].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~24 , timer_inst|contador_1hz|terminal_count_mux|out~24, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[16].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[16].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[16].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[16].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[17].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[17].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~14 , timer_inst|contador_1hz|terminal_count_mux|out~14, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[17].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[17].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[18].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[18].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~15 , timer_inst|contador_1hz|terminal_count_mux|out~15, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[18].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[18].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~8 , timer_inst|contador_1hz|terminal_count_mux|out~8, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[19].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[19].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~25 , timer_inst|contador_1hz|terminal_count_mux|out~25, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~9 , timer_inst|contador_1hz|terminal_count_mux|out~9, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[20].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[20].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[20].full_adder_inst|cout~0 , timer_inst|contador_1hz|incrementer|FULL_ADDER_ARRAY[20].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~10 , timer_inst|contador_1hz|terminal_count_mux|out~10, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[21].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[21].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~11 , timer_inst|contador_1hz|terminal_count_mux|out~11, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[22].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[22].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~12 , timer_inst|contador_1hz|terminal_count_mux|out~12, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[23].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[23].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[24].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[24].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~0 , timer_inst|contador_1hz|terminal_count_mux|out~0, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[24].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[24].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~2 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~2, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~3 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~3, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[15].dff_cell|q~DUPLICATE , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[15].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~4 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~4, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~5 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0~5, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~26 , timer_inst|contador_1hz|terminal_count_mux|out~26, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_mux|out~1 , timer_inst|contador_1hz|terminal_count_mux|out~1, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|contador_reg|DFF_ARRAY[25].dff_cell|q , timer_inst|contador_1hz|contador_reg|DFF_ARRAY[25].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|contador_1hz|terminal_count_comparator|WideAnd0 , timer_inst|contador_1hz|terminal_count_comparator|WideAnd0, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[0].dff_cell|q , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|load_mux|out[0]~1 , timer_inst|unidades_counter|load_mux|out[0]~1, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[0].dff_cell|q~DUPLICATE , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[3].dff_cell|q , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|load_mux|out[1] , timer_inst|unidades_counter|load_mux|out[1], uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[1].dff_cell|q , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|decrementer|FULL_ADDER_ARRAY[1].full_adder_inst|cout , timer_inst|unidades_counter|decrementer|FULL_ADDER_ARRAY[1].full_adder_inst|cout, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|load_mux|out~0 , timer_inst|unidades_counter|load_mux|out~0, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[2].dff_cell|q , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|load_mux|out~2 , timer_inst|unidades_counter|load_mux|out~2, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|load_mux|out~3 , timer_inst|unidades_counter|load_mux|out~3, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|contador_reg|DFF_ARRAY[3].dff_cell|q~DUPLICATE , timer_inst|unidades_counter|contador_reg|DFF_ARRAY[3].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|unidades_counter|borrow_comparator|WideAnd0~0 , timer_inst|unidades_counter|borrow_comparator|WideAnd0~0, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[0].dff_cell|q , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|load_mux|out~2 , timer_inst|decenas_counter|load_mux|out~2, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[0].dff_cell|q~DUPLICATE , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|decrementer|FULL_ADDER_ARRAY[1].full_adder_inst|cout , timer_inst|decenas_counter|decrementer|FULL_ADDER_ARRAY[1].full_adder_inst|cout, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|load_mux|out~1 , timer_inst|decenas_counter|load_mux|out~1, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[2].dff_cell|q , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|decrementer|FULL_ADDER_ARRAY[2].full_adder_inst|cout , timer_inst|decenas_counter|decrementer|FULL_ADDER_ARRAY[2].full_adder_inst|cout, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|load_mux|out~3 , timer_inst|decenas_counter|load_mux|out~3, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[3].dff_cell|q , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|borrow_comparator|WideAnd0~0 , timer_inst|decenas_counter|borrow_comparator|WideAnd0~0, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|load_mux|out~0 , timer_inst|decenas_counter|load_mux|out~0, uart_fpga_top, 1
instance = comp, \timer_inst|decenas_counter|contador_reg|DFF_ARRAY[1].dff_cell|q , timer_inst|decenas_counter|contador_reg|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \timer_inst|zero_detected , timer_inst|zero_detected, uart_fpga_top, 1
instance = comp, \handshake_inst|always0~0 , handshake_inst|always0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|Selector2~0 , handshake_inst|Selector2~0, uart_fpga_top, 1
instance = comp, \handshake_inst|hs_state.HS_INIT , handshake_inst|hs_state.HS_INIT, uart_fpga_top, 1
instance = comp, \handshake_inst|Selector0~0 , handshake_inst|Selector0~0, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_active , handshake_inst|handshake_active, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_SM_Main~14 , handshake_inst|uart_rx_inst|r_SM_Main~14, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_SM_Main.s_IDLE~DUPLICATE , handshake_inst|uart_rx_inst|r_SM_Main.s_IDLE~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|Selector20~0 , handshake_inst|uart_rx_inst|Selector20~0, uart_fpga_top, 1
instance = comp, \handshake_inst|uart_rx_inst|r_Rx_Byte[7] , handshake_inst|uart_rx_inst|r_Rx_Byte[7], uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_successful~1 , handshake_inst|handshake_successful~1, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_successful , handshake_inst|handshake_successful, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[12].dff_cell|q~DUPLICATE , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[12].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~9 , uart_tx_inst|clk_counter|mux_clock_count|y~9, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~10 , uart_tx_inst|clk_counter|mux_clock_count|y~10, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[1].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~8 , uart_tx_inst|clk_counter|mux_clock_count|y~8, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[2].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[1].dff_cell|q~DUPLICATE , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q~DUPLICATE , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~1 , uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~1, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~7 , uart_tx_inst|clk_counter|mux_clock_count|y~7, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[3].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~6 , uart_tx_inst|clk_counter|mux_clock_count|y~6, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q~DUPLICATE , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[4].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[4].full_adder_inst|cout~0 , uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[4].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~5 , uart_tx_inst|clk_counter|mux_clock_count|y~5, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q~DUPLICATE , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[5].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~4 , uart_tx_inst|clk_counter|mux_clock_count|y~4, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q~DUPLICATE , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[6].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~11 , uart_tx_inst|clk_counter|mux_clock_count|y~11, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[7].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[7].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[7].full_adder_inst|cout~0 , uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[7].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~12 , uart_tx_inst|clk_counter|mux_clock_count|y~12, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~13 , uart_tx_inst|clk_counter|mux_clock_count|y~13, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[9].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[9].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q~DUPLICATE , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[8].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~3 , uart_tx_inst|clk_counter|mux_clock_count|y~3, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[10].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~2 , uart_tx_inst|clk_counter|mux_clock_count|y~2, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q~DUPLICATE , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[11].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~2 , uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~2, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~0 , uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0 , uart_tx_inst|bit_idx|cmp_clock_count_eq|WideAnd0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q , uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q , uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q , uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|next_state[1]~2 , uart_tx_inst|fsm|next_state[1]~2, uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q~DUPLICATE , uart_tx_inst|dff_current_state|DFF_ARRAY[1].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_tx_inst|mux3|cmp_TX_DATA_BITS|WideAnd0 , uart_tx_inst|mux3|cmp_TX_DATA_BITS|WideAnd0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|mux_bit_next_mux3|y~2 , uart_tx_inst|bit_idx|mux_bit_next_mux3|y~2, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[0].dff_cell|q , uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[0].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|mux_bit_next_mux3|y~1 , uart_tx_inst|bit_idx|mux_bit_next_mux3|y~1, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[1].dff_cell|q , uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[1].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|mux_bit_next_mux3|y~0 , uart_tx_inst|bit_idx|mux_bit_next_mux3|y~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[2].dff_cell|q , uart_tx_inst|bit_idx|dff_bit_index|DFF_ARRAY[2].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|next_state[0]~0 , uart_tx_inst|fsm|next_state[0]~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|next_state[0]~1 , uart_tx_inst|fsm|next_state[0]~1, uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q~DUPLICATE , uart_tx_inst|dff_current_state|DFF_ARRAY[0].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \always1~0 , always1~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~0 , uart_tx_inst|clk_counter|mux_clock_count|y~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[11].full_adder_inst|cout~0 , uart_tx_inst|clk_counter|adder|FULL_ADDER_ARRAY[11].full_adder_inst|cout~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|mux_clock_count|y~1 , uart_tx_inst|clk_counter|mux_clock_count|y~1, uart_fpga_top, 1
instance = comp, \uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[12].dff_cell|q , uart_tx_inst|clk_counter|dff_clock_count|DFF_ARRAY[12].dff_cell|q, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|LessThan2~0 , uart_tx_inst|fsm|LessThan2~0, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|LessThan2~1 , uart_tx_inst|fsm|LessThan2~1, uart_fpga_top, 1
instance = comp, \uart_tx_inst|fsm|next_state[2] , uart_tx_inst|fsm|next_state[2], uart_fpga_top, 1
instance = comp, \uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q~DUPLICATE , uart_tx_inst|dff_current_state|DFF_ARRAY[2].dff_cell|q~DUPLICATE, uart_fpga_top, 1
instance = comp, \handshake_inst|tx_data[7]~0 , handshake_inst|tx_data[7]~0, uart_fpga_top, 1
instance = comp, \handshake_inst|tx_data[7] , handshake_inst|tx_data[7], uart_fpga_top, 1
instance = comp, \o_Tx_Serial~0 , o_Tx_Serial~0, uart_fpga_top, 1
instance = comp, \switches[1]~input , switches[1]~input, uart_fpga_top, 1
instance = comp, \tx_data[7]~0 , tx_data[7]~0, uart_fpga_top, 1
instance = comp, \tx_data[1] , tx_data[1], uart_fpga_top, 1
instance = comp, \switches[2]~input , switches[2]~input, uart_fpga_top, 1
instance = comp, \tx_data[2] , tx_data[2], uart_fpga_top, 1
instance = comp, \switches[3]~input , switches[3]~input, uart_fpga_top, 1
instance = comp, \tx_data[3] , tx_data[3], uart_fpga_top, 1
instance = comp, \switches[0]~input , switches[0]~input, uart_fpga_top, 1
instance = comp, \tx_data[0]~feeder , tx_data[0]~feeder, uart_fpga_top, 1
instance = comp, \tx_data[0] , tx_data[0], uart_fpga_top, 1
instance = comp, \uart_tx_inst|mux1|Mux0~4 , uart_tx_inst|mux1|Mux0~4, uart_fpga_top, 1
instance = comp, \switches[7]~input , switches[7]~input, uart_fpga_top, 1
instance = comp, \tx_data[7]~feeder , tx_data[7]~feeder, uart_fpga_top, 1
instance = comp, \tx_data[7] , tx_data[7], uart_fpga_top, 1
instance = comp, \switches[6]~input , switches[6]~input, uart_fpga_top, 1
instance = comp, \tx_data[6] , tx_data[6], uart_fpga_top, 1
instance = comp, \switches[5]~input , switches[5]~input, uart_fpga_top, 1
instance = comp, \tx_data[5] , tx_data[5], uart_fpga_top, 1
instance = comp, \switches[4]~input , switches[4]~input, uart_fpga_top, 1
instance = comp, \tx_data[4]~feeder , tx_data[4]~feeder, uart_fpga_top, 1
instance = comp, \tx_data[4] , tx_data[4], uart_fpga_top, 1
instance = comp, \uart_tx_inst|mux1|Mux0~0 , uart_tx_inst|mux1|Mux0~0, uart_fpga_top, 1
instance = comp, \o_Tx_Serial~1 , o_Tx_Serial~1, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_successful~DUPLICATE , handshake_inst|handshake_successful~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~33 , uart_rx_inst|Add0~33, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[9]~0 , uart_rx_inst|r_Clock_Count[9]~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~37 , uart_rx_inst|Add0~37, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[1] , uart_rx_inst|r_Clock_Count[1], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~29 , uart_rx_inst|Add0~29, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[2] , uart_rx_inst|r_Clock_Count[2], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~25 , uart_rx_inst|Add0~25, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[3]~DUPLICATE , uart_rx_inst|r_Clock_Count[3]~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~21 , uart_rx_inst|Add0~21, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[4] , uart_rx_inst|r_Clock_Count[4], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~17 , uart_rx_inst|Add0~17, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[5] , uart_rx_inst|r_Clock_Count[5], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~13 , uart_rx_inst|Add0~13, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[6]~DUPLICATE , uart_rx_inst|r_Clock_Count[6]~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~45 , uart_rx_inst|Add0~45, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[7]~DUPLICATE , uart_rx_inst|r_Clock_Count[7]~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~49 , uart_rx_inst|Add0~49, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[8]~DUPLICATE , uart_rx_inst|r_Clock_Count[8]~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~41 , uart_rx_inst|Add0~41, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[9]~DUPLICATE , uart_rx_inst|r_Clock_Count[9]~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~9 , uart_rx_inst|Add0~9, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[10] , uart_rx_inst|r_Clock_Count[10], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~5 , uart_rx_inst|Add0~5, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[11]~DUPLICATE , uart_rx_inst|r_Clock_Count[11]~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~1 , uart_rx_inst|Add0~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[12]~DUPLICATE , uart_rx_inst|r_Clock_Count[12]~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~53 , uart_rx_inst|Add0~53, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[13] , uart_rx_inst|r_Clock_Count[13], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~57 , uart_rx_inst|Add0~57, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Add0~61 , uart_rx_inst|Add0~61, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[15] , uart_rx_inst|r_Clock_Count[15], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Equal0~1 , uart_rx_inst|Equal0~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Equal0~2 , uart_rx_inst|Equal0~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Equal0~4 , uart_rx_inst|Equal0~4, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[9]~3 , uart_rx_inst|r_Clock_Count[9]~3, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[14]~DUPLICATE , uart_rx_inst|r_Clock_Count[14]~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[14] , uart_rx_inst|r_Clock_Count[14], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Equal0~0 , uart_rx_inst|Equal0~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[11] , uart_rx_inst|r_Clock_Count[11], uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[6] , uart_rx_inst|r_Clock_Count[6], uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[12] , uart_rx_inst|r_Clock_Count[12], uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[8] , uart_rx_inst|r_Clock_Count[8], uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[7] , uart_rx_inst|r_Clock_Count[7], uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[9] , uart_rx_inst|r_Clock_Count[9], uart_fpga_top, 1
instance = comp, \uart_rx_inst|LessThan1~1 , uart_rx_inst|LessThan1~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[3] , uart_rx_inst|r_Clock_Count[3], uart_fpga_top, 1
instance = comp, \uart_rx_inst|LessThan1~0 , uart_rx_inst|LessThan1~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|LessThan1~2 , uart_rx_inst|LessThan1~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[9]~2 , uart_rx_inst|r_Clock_Count[9]~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[0] , uart_rx_inst|r_Clock_Count[0], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Equal0~3 , uart_rx_inst|Equal0~3, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main~17 , uart_rx_inst|r_SM_Main~17, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main~18 , uart_rx_inst|r_SM_Main~18, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main.s_RX_START_BIT , uart_rx_inst|r_SM_Main.s_RX_START_BIT, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Clock_Count[9]~1 , uart_rx_inst|r_Clock_Count[9]~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector19~0 , uart_rx_inst|Selector19~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Bit_Index[0] , uart_rx_inst|r_Bit_Index[0], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector18~0 , uart_rx_inst|Selector18~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Bit_Index[1] , uart_rx_inst|r_Bit_Index[1], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Decoder0~2 , uart_rx_inst|Decoder0~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector17~0 , uart_rx_inst|Selector17~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Bit_Index[2] , uart_rx_inst|r_Bit_Index[2], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Decoder0~6 , uart_rx_inst|Decoder0~6, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main~14 , uart_rx_inst|r_SM_Main~14, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE , uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|LessThan1~3 , uart_rx_inst|LessThan1~3, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main~16 , uart_rx_inst|r_SM_Main~16, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main.s_RX_STOP_BIT , uart_rx_inst|r_SM_Main.s_RX_STOP_BIT, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main~19 , uart_rx_inst|r_SM_Main~19, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main.s_CLEANUP , uart_rx_inst|r_SM_Main.s_CLEANUP, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main~15 , uart_rx_inst|r_SM_Main~15, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main.s_IDLE , uart_rx_inst|r_SM_Main.s_IDLE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Bit_Index[1]~DUPLICATE , uart_rx_inst|r_Bit_Index[1]~DUPLICATE, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Decoder0~1 , uart_rx_inst|Decoder0~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Decoder0~0 , uart_rx_inst|Decoder0~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector27~0 , uart_rx_inst|Selector27~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Rx_Byte[0] , uart_rx_inst|r_Rx_Byte[0], uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector0~0 , uart_rx_inst|Selector0~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|o_Rx_DV , uart_rx_inst|o_Rx_DV, uart_fpga_top, 1
instance = comp, \received_data[0]~0 , received_data[0]~0, uart_fpga_top, 1
instance = comp, \received_data[0] , received_data[0], uart_fpga_top, 1
instance = comp, \leds~0 , leds~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector26~0 , uart_rx_inst|Selector26~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Rx_Byte[1] , uart_rx_inst|r_Rx_Byte[1], uart_fpga_top, 1
instance = comp, \received_data[1] , received_data[1], uart_fpga_top, 1
instance = comp, \leds~1 , leds~1, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Decoder0~3 , uart_rx_inst|Decoder0~3, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector25~0 , uart_rx_inst|Selector25~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Rx_Byte[2] , uart_rx_inst|r_Rx_Byte[2], uart_fpga_top, 1
instance = comp, \received_data[2] , received_data[2], uart_fpga_top, 1
instance = comp, \leds~2 , leds~2, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Decoder0~4 , uart_rx_inst|Decoder0~4, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector24~0 , uart_rx_inst|Selector24~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Rx_Byte[3] , uart_rx_inst|r_Rx_Byte[3], uart_fpga_top, 1
instance = comp, \received_data[3] , received_data[3], uart_fpga_top, 1
instance = comp, \leds~3 , leds~3, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Decoder0~5 , uart_rx_inst|Decoder0~5, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS , uart_rx_inst|r_SM_Main.s_RX_DATA_BITS, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector23~0 , uart_rx_inst|Selector23~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Rx_Byte[4] , uart_rx_inst|r_Rx_Byte[4], uart_fpga_top, 1
instance = comp, \received_data[4] , received_data[4], uart_fpga_top, 1
instance = comp, \leds~4 , leds~4, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector22~0 , uart_rx_inst|Selector22~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Rx_Byte[5] , uart_rx_inst|r_Rx_Byte[5], uart_fpga_top, 1
instance = comp, \received_data[5] , received_data[5], uart_fpga_top, 1
instance = comp, \leds~5 , leds~5, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector21~0 , uart_rx_inst|Selector21~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Rx_Byte[6] , uart_rx_inst|r_Rx_Byte[6], uart_fpga_top, 1
instance = comp, \received_data[6] , received_data[6], uart_fpga_top, 1
instance = comp, \leds~6 , leds~6, uart_fpga_top, 1
instance = comp, \uart_rx_inst|Selector20~0 , uart_rx_inst|Selector20~0, uart_fpga_top, 1
instance = comp, \uart_rx_inst|r_Rx_Byte[7] , uart_rx_inst|r_Rx_Byte[7], uart_fpga_top, 1
instance = comp, \received_data[7] , received_data[7], uart_fpga_top, 1
instance = comp, \leds~7 , leds~7, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[0]~0 , timer_inst|bcd_unidades|seg[0]~0, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[1]~1 , timer_inst|bcd_unidades|seg[1]~1, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[2]~2 , timer_inst|bcd_unidades|seg[2]~2, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[3]~3 , timer_inst|bcd_unidades|seg[3]~3, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[4]~4 , timer_inst|bcd_unidades|seg[4]~4, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[5]~5 , timer_inst|bcd_unidades|seg[5]~5, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_unidades|seg[6]~6 , timer_inst|bcd_unidades|seg[6]~6, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[0]~0 , timer_inst|bcd_decenas|seg[0]~0, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[1]~1 , timer_inst|bcd_decenas|seg[1]~1, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[2]~2 , timer_inst|bcd_decenas|seg[2]~2, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[3]~3 , timer_inst|bcd_decenas|seg[3]~3, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[4]~4 , timer_inst|bcd_decenas|seg[4]~4, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[5]~5 , timer_inst|bcd_decenas|seg[5]~5, uart_fpga_top, 1
instance = comp, \timer_inst|bcd_decenas|seg[6]~6 , timer_inst|bcd_decenas|seg[6]~6, uart_fpga_top, 1
instance = comp, \handshake_inst|handshake_code[3]~0 , handshake_inst|handshake_code[3]~0, uart_fpga_top, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, uart_fpga_top, 1
