

================================================================
== Vitis HLS Report for 'write_q_FT1_1_Pipeline_VITIS_LOOP_789_1'
================================================================
* Date:           Thu Dec  5 15:16:15 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  1.482 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  31.815 ns|  31.815 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_789_1  |        5|        5|         2|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       52|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       71|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       71|      125|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_11_4_32_1_1_U7751  |sparsemux_11_4_32_1_1  |        0|   0|  0|  26|    0|
    |sparsemux_11_4_32_1_1_U7752  |sparsemux_11_4_32_1_1  |        0|   0|  0|  26|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  52|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln789_fu_207_p2        |         +|   0|  0|  12|           4|           2|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln789_fu_145_p2       |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  28|          10|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_d0_1     |   9|          2|    4|          8|
    |d0_fu_66                  |   9|          2|    4|          8|
    |fifo_q_to_off_chip_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  45|         10|   11|         22|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |d0_fu_66                 |   4|   0|    4|          0|
    |tmp_i_49_reg_248         |  32|   0|   32|          0|
    |tmp_i_reg_243            |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  71|   0|   71|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-----------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  write_q_FT1.1_Pipeline_VITIS_LOOP_789_1|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  write_q_FT1.1_Pipeline_VITIS_LOOP_789_1|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  write_q_FT1.1_Pipeline_VITIS_LOOP_789_1|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  write_q_FT1.1_Pipeline_VITIS_LOOP_789_1|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  write_q_FT1.1_Pipeline_VITIS_LOOP_789_1|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  write_q_FT1.1_Pipeline_VITIS_LOOP_789_1|  return value|
|fifo_q_to_off_chip_din             |  out|   64|     ap_fifo|                       fifo_q_to_off_chip|       pointer|
|fifo_q_to_off_chip_num_data_valid  |   in|   11|     ap_fifo|                       fifo_q_to_off_chip|       pointer|
|fifo_q_to_off_chip_fifo_cap        |   in|   11|     ap_fifo|                       fifo_q_to_off_chip|       pointer|
|fifo_q_to_off_chip_full_n          |   in|    1|     ap_fifo|                       fifo_q_to_off_chip|       pointer|
|fifo_q_to_off_chip_write           |  out|    1|     ap_fifo|                       fifo_q_to_off_chip|       pointer|
|q_1_0_val1_load                    |   in|   32|     ap_none|                          q_1_0_val1_load|        scalar|
|q_1_2_val3_load                    |   in|   32|     ap_none|                          q_1_2_val3_load|        scalar|
|q_1_4_val5_load                    |   in|   32|     ap_none|                          q_1_4_val5_load|        scalar|
|q_1_6_val7_load                    |   in|   32|     ap_none|                          q_1_6_val7_load|        scalar|
|q_1_8_val9_load                    |   in|   32|     ap_none|                          q_1_8_val9_load|        scalar|
|q_1_1_val2_load                    |   in|   32|     ap_none|                          q_1_1_val2_load|        scalar|
|q_1_3_val4_load                    |   in|   32|     ap_none|                          q_1_3_val4_load|        scalar|
|q_1_5_val6_load                    |   in|   32|     ap_none|                          q_1_5_val6_load|        scalar|
|q_1_7_val8_load                    |   in|   32|     ap_none|                          q_1_7_val8_load|        scalar|
|q_1_9_val10_load                   |   in|   32|     ap_none|                         q_1_9_val10_load|        scalar|
+-----------------------------------+-----+-----+------------+-----------------------------------------+--------------+

