{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../EDA_1.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "xup_xor2_0": "",
      "xup_xor2_1": "",
      "Adder_1_0": "",
      "Adder_1_1": "",
      "xup_xor2_2": "",
      "xup_and3_0": "",
      "xup_inv_0": "",
      "xup_and2_0": "",
      "xup_inv_1": "",
      "xup_and2_1": ""
    },
    "ports": {
      "b1": {
        "direction": "I"
      },
      "a1": {
        "direction": "I"
      },
      "c": {
        "direction": "I"
      },
      "b2": {
        "direction": "I"
      },
      "a2": {
        "direction": "I"
      },
      "Y0": {
        "direction": "O"
      },
      "D": {
        "direction": "O"
      }
    },
    "components": {
      "xup_xor2_0": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "design_1_xup_xor2_0_0",
        "xci_path": "ip\\design_1_xup_xor2_0_0\\design_1_xup_xor2_0_0.xci",
        "inst_hier_path": "xup_xor2_0"
      },
      "xup_xor2_1": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "design_1_xup_xor2_0_1",
        "xci_path": "ip\\design_1_xup_xor2_0_1\\design_1_xup_xor2_0_1.xci",
        "inst_hier_path": "xup_xor2_1"
      },
      "Adder_1_0": {
        "vlnv": "xilinx.com:user:Adder_1:1.0",
        "xci_name": "design_1_Adder_1_0_0",
        "xci_path": "ip\\design_1_Adder_1_0_0\\design_1_Adder_1_0_0.xci",
        "inst_hier_path": "Adder_1_0"
      },
      "Adder_1_1": {
        "vlnv": "xilinx.com:user:Adder_1:1.0",
        "xci_name": "design_1_Adder_1_0_1",
        "xci_path": "ip\\design_1_Adder_1_0_1\\design_1_Adder_1_0_1.xci",
        "inst_hier_path": "Adder_1_1"
      },
      "xup_xor2_2": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "design_1_xup_xor2_0_2",
        "xci_path": "ip\\design_1_xup_xor2_0_2\\design_1_xup_xor2_0_2.xci",
        "inst_hier_path": "xup_xor2_2"
      },
      "xup_and3_0": {
        "vlnv": "xilinx.com:xup:xup_and3:1.0",
        "xci_name": "design_1_xup_and3_0_0",
        "xci_path": "ip\\design_1_xup_and3_0_0\\design_1_xup_and3_0_0.xci",
        "inst_hier_path": "xup_and3_0"
      },
      "xup_inv_0": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_0_0",
        "xci_path": "ip\\design_1_xup_inv_0_0\\design_1_xup_inv_0_0.xci",
        "inst_hier_path": "xup_inv_0"
      },
      "xup_and2_0": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_0_0",
        "xci_path": "ip\\design_1_xup_and2_0_0\\design_1_xup_and2_0_0.xci",
        "inst_hier_path": "xup_and2_0"
      },
      "xup_inv_1": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_0_1",
        "xci_path": "ip\\design_1_xup_inv_0_1\\design_1_xup_inv_0_1.xci",
        "inst_hier_path": "xup_inv_1"
      },
      "xup_and2_1": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_0_1",
        "xci_path": "ip\\design_1_xup_and2_0_1\\design_1_xup_and2_0_1.xci",
        "inst_hier_path": "xup_and2_1"
      }
    },
    "nets": {
      "Adder_1_0_CO": {
        "ports": [
          "Adder_1_0/CO",
          "xup_inv_0/a",
          "xup_and2_1/a"
        ]
      },
      "Adder_1_0_S": {
        "ports": [
          "Adder_1_0/S",
          "xup_xor2_2/b"
        ]
      },
      "Adder_1_1_CO": {
        "ports": [
          "Adder_1_1/CO",
          "Adder_1_0/CI"
        ]
      },
      "Adder_1_1_S": {
        "ports": [
          "Adder_1_1/S",
          "Y0",
          "xup_and3_0/a"
        ]
      },
      "a2_1": {
        "ports": [
          "a2",
          "Adder_1_0/a"
        ]
      },
      "a_1": {
        "ports": [
          "a1",
          "Adder_1_1/a"
        ]
      },
      "b2_1": {
        "ports": [
          "b2",
          "xup_xor2_1/a",
          "xup_and3_0/c"
        ]
      },
      "b_1": {
        "ports": [
          "b1",
          "xup_xor2_0/a"
        ]
      },
      "c_1": {
        "ports": [
          "c",
          "xup_xor2_1/b",
          "Adder_1_1/CI",
          "xup_xor2_0/b",
          "xup_and2_0/b",
          "xup_inv_1/a"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "D"
        ]
      },
      "xup_and3_0_y": {
        "ports": [
          "xup_and3_0/y",
          "xup_xor2_2/a"
        ]
      },
      "xup_inv_0_y": {
        "ports": [
          "xup_inv_0/y",
          "xup_and3_0/b",
          "xup_and2_0/a"
        ]
      },
      "xup_inv_1_y": {
        "ports": [
          "xup_inv_1/y",
          "xup_and2_1/b"
        ]
      },
      "xup_xor2_0_y": {
        "ports": [
          "xup_xor2_0/y",
          "Adder_1_1/b"
        ]
      },
      "xup_xor2_1_y": {
        "ports": [
          "xup_xor2_1/y",
          "Adder_1_0/b"
        ]
      }
    }
  }
}