TimeQuest Timing Analyzer report for DE2_115_CAMERA
Tue Jun 13 02:22:36 2023
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 16. Slow 1200mV 85C Model Setup: 'CLOCK3_50'
 17. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 20. Slow 1200mV 85C Model Hold: 'CLOCK3_50'
 21. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 22. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 24. Slow 1200mV 85C Model Recovery: 'CLOCK3_50'
 25. Slow 1200mV 85C Model Removal: 'CLOCK3_50'
 26. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 28. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Output Enable Times
 39. Minimum Output Enable Times
 40. Output Disable Times
 41. Minimum Output Disable Times
 42. Slow 1200mV 85C Model Metastability Summary
 43. Slow 1200mV 0C Model Fmax Summary
 44. Slow 1200mV 0C Model Setup Summary
 45. Slow 1200mV 0C Model Hold Summary
 46. Slow 1200mV 0C Model Recovery Summary
 47. Slow 1200mV 0C Model Removal Summary
 48. Slow 1200mV 0C Model Minimum Pulse Width Summary
 49. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 51. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 52. Slow 1200mV 0C Model Setup: 'CLOCK3_50'
 53. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 55. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 56. Slow 1200mV 0C Model Hold: 'CLOCK3_50'
 57. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 58. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 60. Slow 1200mV 0C Model Recovery: 'CLOCK3_50'
 61. Slow 1200mV 0C Model Removal: 'CLOCK3_50'
 62. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 63. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 64. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Output Enable Times
 75. Minimum Output Enable Times
 76. Output Disable Times
 77. Minimum Output Disable Times
 78. Slow 1200mV 0C Model Metastability Summary
 79. Fast 1200mV 0C Model Setup Summary
 80. Fast 1200mV 0C Model Hold Summary
 81. Fast 1200mV 0C Model Recovery Summary
 82. Fast 1200mV 0C Model Removal Summary
 83. Fast 1200mV 0C Model Minimum Pulse Width Summary
 84. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 86. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 87. Fast 1200mV 0C Model Setup: 'CLOCK3_50'
 88. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 89. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 91. Fast 1200mV 0C Model Hold: 'CLOCK3_50'
 92. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 93. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
 95. Fast 1200mV 0C Model Recovery: 'CLOCK3_50'
 96. Fast 1200mV 0C Model Removal: 'CLOCK3_50'
 97. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
 98. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 99. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Output Enable Times
110. Minimum Output Enable Times
111. Output Disable Times
112. Minimum Output Disable Times
113. Fast 1200mV 0C Model Metastability Summary
114. Multicorner Timing Analysis Summary
115. Setup Times
116. Hold Times
117. Clock to Output Times
118. Minimum Clock to Output Times
119. Board Trace Model Assignments
120. Input Transition Times
121. Signal Integrity Metrics (Slow 1200mv 0c Model)
122. Signal Integrity Metrics (Slow 1200mv 85c Model)
123. Signal Integrity Metrics (Fast 1200mv 0c Model)
124. Setup Transfers
125. Hold Transfers
126. Recovery Transfers
127. Removal Transfers
128. Report TCCS
129. Report RSKM
130. Unconstrained Paths
131. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------+
; SDC File List                                                                             ;
+-------------------------------------------------------+--------+--------------------------+
; SDC File Path                                         ; Status ; Read at                  ;
+-------------------------------------------------------+--------+--------------------------+
; Test/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Jun 13 02:22:33 2023 ;
; DE2_115_D5M_VGA.sdc                                   ; OK     ; Tue Jun 13 02:22:33 2023 ;
+-------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[0] } ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.916 ; 2.084  ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[4] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 89.54 MHz  ; 89.54 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4] ;                                                               ;
; 135.87 MHz ; 135.87 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 153.99 MHz ; 153.99 MHz      ; CLOCK2_50                                      ;                                                               ;
; 276.09 MHz ; 250.0 MHz       ; CLOCK3_50                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 1.567  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 6.916  ; 0.000         ;
; CLOCK2_50                                      ; 9.268  ; 0.000         ;
; CLOCK3_50                                      ; 16.378 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.386 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.386 ; 0.000         ;
; CLOCK2_50                                      ; 0.402 ; 0.000         ;
; CLOCK3_50                                      ; 0.428 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -4.553 ; -451.250      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.684  ; 0.000         ;
; CLOCK2_50                                      ; 9.435  ; 0.000         ;
; CLOCK3_50                                      ; 17.623 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK3_50                                      ; 0.876 ; 0.000         ;
; CLOCK2_50                                      ; 1.692 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.209 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.217 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.698  ; 0.000         ;
; CLOCK2_50                                      ; 9.558  ; 0.000         ;
; CLOCK3_50                                      ; 9.594  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.189 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.567 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.251     ; 5.130      ;
; 1.567 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.251     ; 5.130      ;
; 1.567 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.251     ; 5.130      ;
; 1.624 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.251     ; 5.073      ;
; 1.624 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.251     ; 5.073      ;
; 1.624 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.251     ; 5.073      ;
; 1.704 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.267     ; 4.977      ;
; 1.704 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.267     ; 4.977      ;
; 1.704 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.267     ; 4.977      ;
; 1.704 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.267     ; 4.977      ;
; 1.704 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.267     ; 4.977      ;
; 1.712 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.267     ; 4.969      ;
; 1.712 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.267     ; 4.969      ;
; 1.713 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.259     ; 4.976      ;
; 1.713 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.259     ; 4.976      ;
; 1.713 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.259     ; 4.976      ;
; 1.713 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.259     ; 4.976      ;
; 1.758 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.260     ; 4.930      ;
; 1.758 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.260     ; 4.930      ;
; 1.758 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.260     ; 4.930      ;
; 1.758 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.260     ; 4.930      ;
; 1.758 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.260     ; 4.930      ;
; 2.222 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.245     ; 4.481      ;
; 2.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.228      ;
; 2.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.228      ;
; 2.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.228      ;
; 2.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.228      ;
; 2.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.228      ;
; 2.667 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.209      ;
; 2.667 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.209      ;
; 2.667 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.209      ;
; 2.667 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.209      ;
; 2.672 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.196      ;
; 2.672 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.196      ;
; 2.672 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 7.166      ;
; 2.672 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 7.166      ;
; 2.672 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 7.166      ;
; 2.672 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 7.166      ;
; 2.672 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 7.166      ;
; 2.695 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.180      ;
; 2.695 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.180      ;
; 2.695 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.180      ;
; 2.695 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.180      ;
; 2.695 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.180      ;
; 2.699 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.147      ;
; 2.699 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.147      ;
; 2.699 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.147      ;
; 2.699 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.152     ; 7.147      ;
; 2.701 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 7.137      ;
; 2.701 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 7.137      ;
; 2.710 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.168      ;
; 2.710 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.168      ;
; 2.710 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.168      ;
; 2.710 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.168      ;
; 2.710 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.168      ;
; 2.724 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.144      ;
; 2.724 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.144      ;
; 2.724 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.144      ;
; 2.724 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.144      ;
; 2.724 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.144      ;
; 2.727 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 7.118      ;
; 2.727 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 7.118      ;
; 2.727 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 7.118      ;
; 2.727 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 7.118      ;
; 2.727 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.153     ; 7.118      ;
; 2.737 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 7.149      ;
; 2.737 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 7.149      ;
; 2.737 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 7.149      ;
; 2.737 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 7.149      ;
; 2.741 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.127      ;
; 2.741 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.127      ;
; 2.741 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.127      ;
; 2.741 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.127      ;
; 2.741 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.127      ;
; 2.742 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.136      ;
; 2.742 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 7.136      ;
; 2.751 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.125      ;
; 2.751 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.125      ;
; 2.751 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.125      ;
; 2.751 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.125      ;
; 2.756 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.112      ;
; 2.756 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.112      ;
; 2.765 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.120      ;
; 2.765 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.120      ;
; 2.765 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.120      ;
; 2.765 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.120      ;
; 2.765 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 7.120      ;
; 2.768 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.108      ;
; 2.768 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.108      ;
; 2.768 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.108      ;
; 2.768 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.122     ; 7.108      ;
; 2.773 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.095      ;
; 2.773 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.130     ; 7.095      ;
; 2.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.096      ;
; 2.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.096      ;
; 2.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.096      ;
; 2.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.096      ;
; 2.779 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.096      ;
; 2.796 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.079      ;
; 2.796 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.123     ; 7.079      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 6.916  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 5.063      ;
; 6.917  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 5.062      ;
; 6.917  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 5.062      ;
; 6.939  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 5.040      ;
; 7.290  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 4.689      ;
; 7.292  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 4.687      ;
; 7.353  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 4.626      ;
; 7.353  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 4.626      ;
; 7.353  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 4.626      ;
; 7.353  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 4.626      ;
; 7.353  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 4.626      ;
; 7.358  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.515     ; 4.625      ;
; 7.358  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.515     ; 4.625      ;
; 7.358  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.515     ; 4.625      ;
; 7.358  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.515     ; 4.625      ;
; 7.381  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 4.629      ;
; 7.382  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 4.628      ;
; 7.384  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 4.626      ;
; 7.389  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.489     ; 4.620      ;
; 7.389  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.489     ; 4.620      ;
; 7.389  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.489     ; 4.620      ;
; 7.412  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 4.598      ;
; 7.526  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.489     ; 4.483      ;
; 7.526  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.489     ; 4.483      ;
; 7.526  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.489     ; 4.483      ;
; 7.526  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.489     ; 4.483      ;
; 7.526  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.489     ; 4.483      ;
; 7.526  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.489     ; 4.483      ;
; 7.526  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.489     ; 4.483      ;
; 7.541  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.517     ; 4.440      ;
; 7.541  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.517     ; 4.440      ;
; 7.541  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.517     ; 4.440      ;
; 7.541  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.517     ; 4.440      ;
; 7.541  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.517     ; 4.440      ;
; 7.541  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.517     ; 4.440      ;
; 7.563  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.519     ; 4.416      ;
; 7.652  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 4.358      ;
; 7.652  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 4.358      ;
; 7.652  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 4.358      ;
; 7.652  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 4.358      ;
; 7.652  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 4.358      ;
; 7.735  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 4.270      ;
; 7.736  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 4.269      ;
; 7.736  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 4.269      ;
; 7.750  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 4.255      ;
; 7.755  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.487     ; 4.256      ;
; 7.755  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.487     ; 4.256      ;
; 7.755  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.487     ; 4.256      ;
; 7.759  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 4.251      ;
; 7.762  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 4.248      ;
; 7.857  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.135     ; 4.506      ;
; 7.929  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.087     ; 4.482      ;
; 8.057  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 3.948      ;
; 8.057  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 3.948      ;
; 8.057  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 3.948      ;
; 8.057  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 3.948      ;
; 8.057  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 3.948      ;
; 8.057  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 3.948      ;
; 8.057  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 3.948      ;
; 8.057  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 3.948      ;
; 8.057  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 3.948      ;
; 8.062  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.108     ; 4.328      ;
; 8.108  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 3.897      ;
; 8.109  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.493     ; 3.896      ;
; 8.144  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.488     ; 3.866      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.236  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.202     ; 3.984      ;
; 8.271  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.108     ; 4.119      ;
; 8.389  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.196     ; 3.953      ;
; 8.580  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 3.820      ;
; 8.580  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 3.820      ;
; 9.483  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 3.083      ;
; 9.591  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.975      ;
; 9.682  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.884      ;
; 9.692  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.874      ;
; 9.733  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.833      ;
; 9.787  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.779      ;
; 9.840  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.726      ;
; 9.897  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.669      ;
; 9.911  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.655      ;
; 9.937  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.629      ;
; 9.938  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.628      ;
; 9.997  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.569      ;
; 10.033 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.533      ;
; 10.100 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.466      ;
; 10.100 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.068      ; 2.466      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.268  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.223      ; 11.983     ;
; 9.330  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.188      ; 11.886     ;
; 9.330  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.188      ; 11.886     ;
; 9.330  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.188      ; 11.886     ;
; 9.332  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.194      ; 11.890     ;
; 9.346  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.228      ; 11.910     ;
; 9.346  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.228      ; 11.910     ;
; 9.346  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.228      ; 11.910     ;
; 9.348  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.234      ; 11.914     ;
; 9.353  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.223      ; 11.898     ;
; 9.353  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.223      ; 11.898     ;
; 9.353  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.223      ; 11.898     ;
; 9.355  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.229      ; 11.902     ;
; 9.377  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.232      ; 11.883     ;
; 9.377  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.232      ; 11.883     ;
; 9.377  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.232      ; 11.883     ;
; 9.379  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.238      ; 11.887     ;
; 9.410  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.161      ; 11.779     ;
; 9.422  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.168      ; 11.774     ;
; 9.442  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.176      ; 11.762     ;
; 9.505  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.168      ; 11.691     ;
; 9.512  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.239      ; 11.755     ;
; 9.522  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.198      ; 11.704     ;
; 9.615  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.209      ; 11.622     ;
; 9.615  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.209      ; 11.622     ;
; 9.615  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.209      ; 11.622     ;
; 9.616  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.215      ; 11.627     ;
; 9.627  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.168      ; 11.569     ;
; 9.627  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.168      ; 11.569     ;
; 9.629  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.174      ; 11.573     ;
; 9.648  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.223      ; 11.603     ;
; 9.648  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.223      ; 11.603     ;
; 9.650  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.229      ; 11.607     ;
; 9.654  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.209      ; 11.583     ;
; 9.654  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.209      ; 11.583     ;
; 9.654  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.209      ; 11.583     ;
; 9.656  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.215      ; 11.587     ;
; 9.662  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.204      ; 11.570     ;
; 9.662  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.204      ; 11.570     ;
; 9.662  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.204      ; 11.570     ;
; 9.664  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.210      ; 11.574     ;
; 9.689  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.216      ; 11.555     ;
; 9.689  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.216      ; 11.555     ;
; 9.689  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.216      ; 11.555     ;
; 9.691  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.222      ; 11.559     ;
; 9.736  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.221      ; 11.513     ;
; 9.736  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.221      ; 11.513     ;
; 9.736  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.221      ; 11.513     ;
; 9.738  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.227      ; 11.517     ;
; 9.787  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.182      ; 11.423     ;
; 9.816  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.192      ; 11.404     ;
; 9.880  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.191      ; 11.339     ;
; 9.880  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.191      ; 11.339     ;
; 9.880  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.191      ; 11.339     ;
; 9.882  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.197      ; 11.343     ;
; 9.885  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.185      ; 11.328     ;
; 9.885  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.185      ; 11.328     ;
; 9.885  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.185      ; 11.328     ;
; 9.886  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.191      ; 11.333     ;
; 9.909  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.177      ; 11.296     ;
; 9.931  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.161      ; 11.258     ;
; 9.931  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.161      ; 11.258     ;
; 9.933  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.167      ; 11.262     ;
; 9.935  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.192      ; 11.285     ;
; 9.972  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.168      ; 11.224     ;
; 9.972  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.168      ; 11.224     ;
; 9.974  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.174      ; 11.228     ;
; 9.977  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.182      ; 11.233     ;
; 9.977  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.182      ; 11.233     ;
; 9.979  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.188      ; 11.237     ;
; 9.983  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.176      ; 11.221     ;
; 9.983  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.176      ; 11.221     ;
; 9.985  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.182      ; 11.225     ;
; 10.010 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.192      ; 11.210     ;
; 10.010 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.192      ; 11.210     ;
; 10.012 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.198      ; 11.214     ;
; 10.018 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.184      ; 11.194     ;
; 10.018 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.184      ; 11.194     ;
; 10.018 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.184      ; 11.194     ;
; 10.020 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.190      ; 11.198     ;
; 10.049 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.198      ; 11.177     ;
; 10.049 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.198      ; 11.177     ;
; 10.049 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.198      ; 11.177     ;
; 10.051 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.204      ; 11.181     ;
; 10.127 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.239      ; 11.140     ;
; 10.127 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.239      ; 11.140     ;
; 10.129 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.245      ; 11.144     ;
; 10.156 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.169      ; 11.041     ;
; 10.156 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.169      ; 11.041     ;
; 10.156 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.169      ; 11.041     ;
; 10.157 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.175      ; 11.046     ;
; 10.172 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.184      ; 11.040     ;
; 10.198 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.178      ; 11.008     ;
; 10.198 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.178      ; 11.008     ;
; 10.198 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.178      ; 11.008     ;
; 10.200 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.184      ; 11.012     ;
; 10.211 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.197      ; 11.014     ;
; 10.215 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.185      ; 10.998     ;
; 10.215 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.185      ; 10.998     ;
; 10.215 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.185      ; 10.998     ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.378 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.093     ; 3.547      ;
; 16.378 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.093     ; 3.547      ;
; 16.378 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.093     ; 3.547      ;
; 16.378 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.093     ; 3.547      ;
; 16.378 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.093     ; 3.547      ;
; 16.378 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.093     ; 3.547      ;
; 16.378 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.093     ; 3.547      ;
; 16.378 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.093     ; 3.547      ;
; 16.475 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 3.497      ;
; 16.475 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 3.497      ;
; 16.475 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 3.497      ;
; 16.475 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 3.497      ;
; 16.475 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 3.497      ;
; 16.475 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 3.497      ;
; 16.475 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 3.497      ;
; 16.475 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 3.497      ;
; 16.617 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.286     ; 3.115      ;
; 16.617 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.286     ; 3.115      ;
; 16.617 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.286     ; 3.115      ;
; 16.617 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.286     ; 3.115      ;
; 16.617 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.286     ; 3.115      ;
; 16.617 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.286     ; 3.115      ;
; 16.617 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.286     ; 3.115      ;
; 16.617 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.286     ; 3.115      ;
; 16.707 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 3.072      ;
; 16.707 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 3.072      ;
; 16.707 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 3.072      ;
; 16.707 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 3.072      ;
; 16.707 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 3.072      ;
; 16.707 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 3.072      ;
; 16.707 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 3.072      ;
; 16.707 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 3.072      ;
; 16.757 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.049     ; 3.212      ;
; 16.757 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.049     ; 3.212      ;
; 16.757 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.049     ; 3.212      ;
; 16.757 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.049     ; 3.212      ;
; 16.757 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.049     ; 3.212      ;
; 16.757 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.049     ; 3.212      ;
; 16.757 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.049     ; 3.212      ;
; 16.757 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.049     ; 3.212      ;
; 16.763 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.043     ; 3.212      ;
; 16.783 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.188      ;
; 16.783 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.188      ;
; 16.783 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.188      ;
; 16.783 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.188      ;
; 16.784 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.187      ;
; 16.791 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.180      ;
; 16.801 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.300      ;
; 16.801 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.300      ;
; 16.801 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.300      ;
; 16.801 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.300      ;
; 16.801 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.300      ;
; 16.801 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.300      ;
; 16.801 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.300      ;
; 16.801 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.300      ;
; 16.820 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.151      ;
; 16.834 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.025     ; 3.159      ;
; 16.834 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.025     ; 3.159      ;
; 16.834 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.025     ; 3.159      ;
; 16.834 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.025     ; 3.159      ;
; 16.834 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.025     ; 3.159      ;
; 16.834 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.025     ; 3.159      ;
; 16.834 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.025     ; 3.159      ;
; 16.834 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.025     ; 3.159      ;
; 16.856 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.115      ;
; 16.896 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.117     ; 3.005      ;
; 16.896 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.117     ; 3.005      ;
; 16.896 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.117     ; 3.005      ;
; 16.896 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.117     ; 3.005      ;
; 16.897 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.117     ; 3.004      ;
; 16.917 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.054      ;
; 16.927 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.008      ; 3.099      ;
; 16.927 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.008      ; 3.099      ;
; 16.927 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.008      ; 3.099      ;
; 16.927 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.008      ; 3.099      ;
; 16.927 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.008      ; 3.099      ;
; 16.927 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.008      ; 3.099      ;
; 16.927 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.008      ; 3.099      ;
; 16.927 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.008      ; 3.099      ;
; 16.927 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.044      ;
; 16.933 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.117     ; 2.968      ;
; 16.953 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.018      ;
; 16.953 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 3.018      ;
; 16.984 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 2.987      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 2.787      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 2.787      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 2.787      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 2.787      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 2.787      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 2.787      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 2.787      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.239     ; 2.787      ;
; 16.992 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.047     ; 2.979      ;
; 17.025 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 2.947      ;
; 17.025 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 2.947      ;
; 17.025 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 2.947      ;
; 17.025 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 2.947      ;
; 17.025 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 2.947      ;
; 17.025 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 2.947      ;
; 17.025 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.046     ; 2.947      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.410 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.674      ;
; 0.411 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.695      ;
; 0.412 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.699      ;
; 0.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.427 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]                       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; Sdram_Control:u7|SA[8]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; Sdram_Control:u7|SA[6]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.696      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.414 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.695      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.695      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.696      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.697      ;
; 0.417 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.699      ;
; 0.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.687      ;
; 0.451 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.718      ;
; 0.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.719      ;
; 0.460 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.725      ;
; 0.460 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.725      ;
; 0.462 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.371      ; 1.055      ;
; 0.466 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.733      ;
; 0.469 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.371      ; 1.062      ;
; 0.471 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.371      ; 1.064      ;
; 0.471 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.371      ; 1.064      ;
; 0.471 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.738      ;
; 0.473 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.490      ; 1.149      ;
; 0.479 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.511      ; 1.176      ;
; 0.485 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.490      ; 1.161      ;
; 0.496 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.480      ; 1.162      ;
; 0.544 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.809      ;
; 0.544 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.809      ;
; 0.545 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.812      ;
; 0.565 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.832      ;
; 0.567 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.832      ;
; 0.579 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.862      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.866      ;
; 0.584 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.866      ;
; 0.584 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.849      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.867      ;
; 0.585 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.866      ;
; 0.585 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.866      ;
; 0.586 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.868      ;
; 0.586 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.868      ;
; 0.586 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.868      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.867      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.867      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.868      ;
; 0.587 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.869      ;
; 0.588 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.870      ;
; 0.593 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.875      ;
; 0.605 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.872      ;
; 0.612 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.877      ;
; 0.613 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.878      ;
; 0.616 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.883      ;
; 0.617 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.882      ;
; 0.617 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.882      ;
; 0.619 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.884      ;
; 0.624 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.891      ;
; 0.629 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.911      ;
; 0.632 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.914      ;
; 0.634 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.916      ;
; 0.634 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.916      ;
; 0.635 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.901      ;
; 0.635 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.917      ;
; 0.635 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.917      ;
; 0.636 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.903      ;
; 0.639 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.904      ;
; 0.639 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.921      ;
; 0.640 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.905      ;
; 0.640 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.922      ;
; 0.640 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.922      ;
; 0.641 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.923      ;
; 0.642 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.924      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u2|oRST_0                                ; Reset_Delay:u2|oRST_0                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_3                                ; Reset_Delay:u2|oRST_3                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_4                                ; Reset_Delay:u2|oRST_4                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                                ; Reset_Delay:u2|oRST_2                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; I2C_CCD_Config:u8|senosr_exposure[0]                 ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; Reset_Delay:u2|Cont[0]                               ; Reset_Delay:u2|Cont[0]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.432 ; I2C_CCD_Config:u8|iexposure_adj_delay[0]             ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.697      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.443 ; I2C_CCD_Config:u8|combo_cnt[24]                      ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.708      ;
; 0.602 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]             ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; I2C_CCD_Config:u8|iexposure_adj_delay[1]             ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.867      ;
; 0.632 ; Image_Controller:image_controller|addr_counter_r[7]  ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.299      ;
; 0.635 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.901      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[11]                      ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[9]                       ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.641 ; Image_Controller:image_controller|addr_counter_r[4]  ; Image_Controller:image_controller|addr_counter_r[4]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[15]                      ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.907      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[7]                       ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.907      ;
; 0.642 ; Reset_Delay:u2|Cont[2]                               ; Reset_Delay:u2|Cont[2]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.642 ; Reset_Delay:u2|Cont[3]                               ; Reset_Delay:u2|Cont[3]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[17]                      ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[13]                      ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[1]                       ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; Image_Controller:image_controller|addr_counter_r[9]  ; Image_Controller:image_controller|addr_counter_r[9]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[23]                      ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[18]                      ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[5]                       ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[3]                       ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[2]                       ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[19]                      ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[12]                      ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[10]                      ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[21]                      ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[14]                      ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[8]                       ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; Image_Controller:image_controller|addr_counter_r[7]  ; Image_Controller:image_controller|addr_counter_r[7]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[16]                      ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[6]                       ; I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; I2C_CCD_Config:u8|combo_cnt[20]                      ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.914      ;
; 0.655 ; Reset_Delay:u2|Cont[22]                              ; Reset_Delay:u2|Cont[22]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[6]                               ; Reset_Delay:u2|Cont[6]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; Reset_Delay:u2|Cont[16]                              ; Reset_Delay:u2|Cont[16]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[15]                              ; Reset_Delay:u2|Cont[15]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[14]                              ; Reset_Delay:u2|Cont[14]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[13]                              ; Reset_Delay:u2|Cont[13]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[5]                               ; Reset_Delay:u2|Cont[5]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; Reset_Delay:u2|Cont[29]                              ; Reset_Delay:u2|Cont[29]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[21]                              ; Reset_Delay:u2|Cont[21]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[20]                              ; Reset_Delay:u2|Cont[20]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[19]                              ; Reset_Delay:u2|Cont[19]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[18]                              ; Reset_Delay:u2|Cont[18]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[12]                              ; Reset_Delay:u2|Cont[12]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[11]                              ; Reset_Delay:u2|Cont[11]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                              ; Reset_Delay:u2|Cont[10]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[8]                               ; Reset_Delay:u2|Cont[8]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[4]                               ; Reset_Delay:u2|Cont[4]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Image_Controller:image_controller|addr_counter_r[11] ; Image_Controller:image_controller|addr_counter_r[11]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Image_Controller:image_controller|addr_counter_r[3]  ; Image_Controller:image_controller|addr_counter_r[3]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Image_Controller:image_controller|addr_counter_r[2]  ; Image_Controller:image_controller|addr_counter_r[2]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[24]                              ; Reset_Delay:u2|Cont[24]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[26]                              ; Reset_Delay:u2|Cont[26]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[27]                              ; Reset_Delay:u2|Cont[27]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[28]                              ; Reset_Delay:u2|Cont[28]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Reset_Delay:u2|Cont[30]                              ; Reset_Delay:u2|Cont[30]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Image_Controller:image_controller|addr_counter_r[12] ; Image_Controller:image_controller|addr_counter_r[12]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Image_Controller:image_controller|addr_counter_r[10] ; Image_Controller:image_controller|addr_counter_r[10]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Image_Controller:image_controller|addr_counter_r[8]  ; Image_Controller:image_controller|addr_counter_r[8]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; Image_Controller:image_controller|addr_counter_r[6]  ; Image_Controller:image_controller|addr_counter_r[6]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[31]                              ; Reset_Delay:u2|Cont[31]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Reset_Delay:u2|Cont[17]                              ; Reset_Delay:u2|Cont[17]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Reset_Delay:u2|Cont[1]                               ; Reset_Delay:u2|Cont[1]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; Image_Controller:image_controller|addr_counter_r[13] ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; Reset_Delay:u2|Cont[9]                               ; Reset_Delay:u2|Cont[9]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[7]                               ; Reset_Delay:u2|Cont[7]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; Reset_Delay:u2|Cont[25]                              ; Reset_Delay:u2|Cont[25]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Reset_Delay:u2|Cont[23]                              ; Reset_Delay:u2|Cont[23]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; Image_Controller:image_controller|addr_counter_r[5]  ; Image_Controller:image_controller|addr_counter_r[5]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u8|combo_cnt[4]                       ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.927      ;
; 0.664 ; I2C_CCD_Config:u8|combo_cnt[22]                      ; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.929      ;
; 0.671 ; I2C_CCD_Config:u8|combo_cnt[0]                       ; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.936      ;
; 0.674 ; Image_Controller:image_controller|addr_counter_r[1]  ; Image_Controller:image_controller|addr_counter_r[1]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.941      ;
; 0.715 ; Image_Controller:image_controller|addr_counter_r[0]  ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.444      ; 1.381      ;
; 0.789 ; Image_Controller:image_controller|addr_counter_r[0]  ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.056      ;
; 0.826 ; Image_Controller:image_controller|addr_counter_r[10] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.445      ; 1.493      ;
; 0.879 ; Image_Controller:image_controller|addr_counter_r[0]  ; Image_Controller:image_controller|addr_counter_r[1]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.145      ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.428 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.082      ; 0.696      ;
; 0.440 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.445 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.674      ;
; 0.457 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.052      ; 0.695      ;
; 0.457 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.052      ; 0.695      ;
; 0.458 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 0.695      ;
; 0.458 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.052      ; 0.696      ;
; 0.459 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 0.696      ;
; 0.459 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 0.696      ;
; 0.460 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.052      ; 0.698      ;
; 0.461 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]        ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 0.698      ;
; 0.479 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.714      ;
; 0.480 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.050      ; 0.716      ;
; 0.482 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.050      ; 0.718      ;
; 0.483 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.718      ;
; 0.486 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.721      ;
; 0.489 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.724      ;
; 0.553 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.082      ; 0.821      ;
; 0.566 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.029     ; 0.723      ;
; 0.571 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.116      ; 0.873      ;
; 0.585 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.076     ; 0.695      ;
; 0.585 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.076     ; 0.695      ;
; 0.587 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.076     ; 0.697      ;
; 0.595 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.076      ; 0.857      ;
; 0.607 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.050      ; 0.843      ;
; 0.618 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.050      ; 0.854      ;
; 0.619 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.076      ; 0.881      ;
; 0.620 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.076      ; 0.882      ;
; 0.628 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.052      ; 0.866      ;
; 0.629 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 0.866      ;
; 0.629 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 0.866      ;
; 0.636 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.871      ;
; 0.636 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.047      ; 0.869      ;
; 0.637 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.082      ; 0.905      ;
; 0.640 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.082      ; 0.908      ;
; 0.647 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.065      ; 0.898      ;
; 0.666 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.104      ; 0.956      ;
; 0.666 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.096      ; 0.948      ;
; 0.667 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.052      ; 0.905      ;
; 0.667 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.096      ; 0.949      ;
; 0.669 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.096      ; 0.951      ;
; 0.670 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.104      ; 0.960      ;
; 0.670 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.104      ; 0.960      ;
; 0.674 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.052      ; 0.912      ;
; 0.677 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.104      ; 0.967      ;
; 0.683 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.212      ; 1.081      ;
; 0.696 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.931      ;
; 0.699 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.934      ;
; 0.699 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.934      ;
; 0.701 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.936      ;
; 0.702 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.050      ; 0.938      ;
; 0.702 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.937      ;
; 0.710 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.076     ; 0.820      ;
; 0.724 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.047      ; 0.957      ;
; 0.725 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.047      ; 0.958      ;
; 0.730 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.047      ; 0.963      ;
; 0.732 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.052      ; 0.970      ;
; 0.733 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.172      ; 1.091      ;
; 0.733 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.047      ; 0.966      ;
; 0.734 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.047      ; 0.967      ;
; 0.735 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.047      ; 0.968      ;
; 0.749 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.052      ; 0.987      ;
; 0.750 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.052      ; 0.988      ;
; 0.765 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.052      ; 1.003      ;
; 0.784 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.050      ; 1.020      ;
; 0.794 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.016     ; 0.964      ;
; 0.800 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.172      ; 1.158      ;
; 0.811 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.117      ; 1.114      ;
; 0.814 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.016     ; 0.984      ;
; 0.816 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.172      ; 1.174      ;
; 0.819 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.076      ; 1.081      ;
; 0.854 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.116      ; 1.156      ;
; 0.881 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 1.410      ;
; 0.884 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 1.413      ;
; 0.887 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.116      ; 1.189      ;
; 0.900 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.096      ; 1.182      ;
; 0.913 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 1.442      ;
; 0.916 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 1.445      ;
; 0.962 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.050      ; 1.198      ;
; 0.967 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.047      ; 1.200      ;
; 0.967 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.287      ; 1.440      ;
; 0.998 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.085      ; 1.269      ;
; 1.011 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.172      ; 1.369      ;
; 1.021 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.050      ; 1.257      ;
; 1.066 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.050      ; 1.302      ;
; 1.075 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.086      ; 1.347      ;
; 1.076 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.086      ; 1.348      ;
; 1.076 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.086      ; 1.348      ;
; 1.077 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.086      ; 1.349      ;
; 1.078 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.085      ; 1.349      ;
; 1.078 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.086      ; 1.350      ;
; 1.079 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.086      ; 1.351      ;
; 1.080 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.086      ; 1.352      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                             ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.553 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.254     ; 3.747      ;
; -4.553 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.251     ; 3.750      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.751      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.842     ; 3.747      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.750      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.750      ;
; -4.141 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.750      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -4.110 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.803     ; 3.755      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.238     ; 3.792      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.240     ; 3.790      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.238     ; 3.792      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.794      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.794      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.238     ; 3.792      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.238     ; 3.792      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.238     ; 3.792      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.794      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.794      ;
; -2.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.238     ; 3.792      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.210     ; 3.810      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.209     ; 3.811      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.210     ; 3.810      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.210     ; 3.810      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.210     ; 3.810      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.210     ; 3.810      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.210     ; 3.810      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.210     ; 3.810      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.210     ; 3.810      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.210     ; 3.810      ;
; -2.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.210     ; 3.810      ;
; -2.022 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.948     ; 3.946      ;
; -2.022 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.948     ; 3.946      ;
; -2.022 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.948     ; 3.946      ;
; -2.022 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.948     ; 3.946      ;
; -2.022 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.948     ; 3.946      ;
; -2.022 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.948     ; 3.946      ;
; -2.022 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.948     ; 3.946      ;
; -2.022 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.948     ; 3.946      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.684 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.242      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.721 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.894     ; 4.257      ;
; 2.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.940     ; 4.241      ;
; 2.843 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.888     ; 4.257      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.780      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.780      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.780      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.780      ;
; 2.919 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.780      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 3.792      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 3.792      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 3.792      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.230     ; 3.790      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 3.792      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 3.792      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 3.791      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 3.792      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 3.792      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 3.792      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 3.791      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 3.792      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 3.791      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 3.792      ;
; 2.928 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 3.792      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.435  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.136     ; 10.427     ;
; 9.877  ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.049     ; 10.072     ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.003 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.930      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.014 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.018 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.919      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.120 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.813      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.175 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.762      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.759      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.759      ;
; 15.178 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.759      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.623 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.011     ; 2.384      ;
; 17.623 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.011     ; 2.384      ;
; 17.623 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.011     ; 2.384      ;
; 17.623 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.011     ; 2.384      ;
; 17.623 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.011     ; 2.384      ;
; 17.623 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.011     ; 2.384      ;
; 17.722 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.088      ; 2.384      ;
; 17.722 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.088      ; 2.384      ;
; 17.725 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.811 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.062      ; 2.269      ;
; 17.897 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.104      ; 2.225      ;
; 17.935 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.142      ; 2.225      ;
; 17.935 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.142      ; 2.225      ;
; 17.935 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.142      ; 2.225      ;
; 17.935 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.142      ; 2.225      ;
; 17.935 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.142      ; 2.225      ;
; 17.935 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.142      ; 2.225      ;
; 17.935 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.142      ; 2.225      ;
; 17.935 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.142      ; 2.225      ;
; 17.958 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.157      ; 2.217      ;
; 17.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.196      ; 2.217      ;
; 17.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.196      ; 2.217      ;
; 17.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.196      ; 2.217      ;
; 17.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.196      ; 2.217      ;
; 17.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.196      ; 2.217      ;
; 17.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.196      ; 2.217      ;
; 17.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.196      ; 2.217      ;
; 17.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.196      ; 2.217      ;
; 18.027 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.940      ;
; 18.027 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.940      ;
; 18.027 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.940      ;
; 18.027 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.940      ;
; 18.027 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.940      ;
; 18.027 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.940      ;
; 18.027 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.940      ;
; 18.027 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.940      ;
; 18.228 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.096      ; 1.886      ;
; 18.228 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.096      ; 1.886      ;
; 18.228 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.096      ; 1.886      ;
; 18.228 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.096      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.235 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.103      ; 1.886      ;
; 18.264 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.074      ; 1.828      ;
; 18.264 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.074      ; 1.828      ;
; 18.264 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.074      ; 1.828      ;
; 18.264 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.074      ; 1.828      ;
; 18.264 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.074      ; 1.828      ;
; 18.264 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.074      ; 1.828      ;
; 18.264 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.074      ; 1.828      ;
; 18.264 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.074      ; 1.828      ;
; 18.264 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.074      ; 1.828      ;
; 18.303 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.113      ; 1.828      ;
; 18.303 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.113      ; 1.828      ;
; 18.303 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.113      ; 1.828      ;
; 18.549 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.418      ;
; 18.549 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.418      ;
; 18.549 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.418      ;
; 18.549 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.418      ;
; 18.549 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.418      ;
; 18.549 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.418      ;
; 18.549 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.418      ;
; 18.549 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.051     ; 1.418      ;
; 18.676 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.418      ;
; 18.676 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.418      ;
; 18.676 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.418      ;
; 18.676 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.418      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.876 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.218      ; 1.280      ;
; 0.876 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.218      ; 1.280      ;
; 0.876 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.218      ; 1.280      ;
; 0.876 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.218      ; 1.280      ;
; 1.043 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 1.280      ;
; 1.043 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 1.280      ;
; 1.043 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 1.280      ;
; 1.043 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 1.280      ;
; 1.043 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 1.280      ;
; 1.043 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 1.280      ;
; 1.043 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 1.280      ;
; 1.043 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.051      ; 1.280      ;
; 1.258 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.256      ; 1.700      ;
; 1.258 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.256      ; 1.700      ;
; 1.258 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.256      ; 1.700      ;
; 1.298 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.216      ; 1.700      ;
; 1.298 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.216      ; 1.700      ;
; 1.298 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.216      ; 1.700      ;
; 1.298 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.216      ; 1.700      ;
; 1.298 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.216      ; 1.700      ;
; 1.298 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.216      ; 1.700      ;
; 1.298 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.216      ; 1.700      ;
; 1.298 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.216      ; 1.700      ;
; 1.298 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.216      ; 1.700      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.328 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.246      ; 1.760      ;
; 1.336 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.238      ; 1.760      ;
; 1.336 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.238      ; 1.760      ;
; 1.336 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.238      ; 1.760      ;
; 1.336 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.238      ; 1.760      ;
; 1.513 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.085      ; 1.784      ;
; 1.513 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.085      ; 1.784      ;
; 1.541 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 2.070      ;
; 1.541 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 2.070      ;
; 1.541 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 2.070      ;
; 1.541 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 2.070      ;
; 1.541 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 2.070      ;
; 1.541 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 2.070      ;
; 1.541 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 2.070      ;
; 1.541 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.343      ; 2.070      ;
; 1.581 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.303      ; 2.070      ;
; 1.604 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.287      ; 2.077      ;
; 1.604 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.287      ; 2.077      ;
; 1.604 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.287      ; 2.077      ;
; 1.604 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.287      ; 2.077      ;
; 1.604 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.287      ; 2.077      ;
; 1.604 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.287      ; 2.077      ;
; 1.604 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.287      ; 2.077      ;
; 1.604 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.287      ; 2.077      ;
; 1.644 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.247      ; 2.077      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.203      ; 2.117      ;
; 1.817 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.114      ; 2.117      ;
; 1.825 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.230      ; 2.241      ;
; 1.825 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.230      ; 2.241      ;
; 1.928 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.127      ; 2.241      ;
; 1.928 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.127      ; 2.241      ;
; 1.928 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.127      ; 2.241      ;
; 1.928 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.127      ; 2.241      ;
; 1.928 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.127      ; 2.241      ;
; 1.928 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.127      ; 2.241      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                                    ;
+-------+------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.692 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.221      ; 2.099      ;
; 1.997 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.221      ; 2.404      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.163 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.440      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.468 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.091      ; 2.745      ;
; 2.671 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.224      ; 3.081      ;
; 2.827 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.224      ; 3.237      ;
; 2.971 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.224      ; 3.381      ;
; 3.067 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.224      ; 3.477      ;
; 3.093 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.224      ; 3.503      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.137 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.094      ; 3.417      ;
; 3.191 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.224      ; 3.601      ;
; 3.251 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.252 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.101      ; 3.539      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.269 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.054      ; 3.509      ;
; 3.270 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.224      ; 3.680      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.270 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.058      ; 3.514      ;
; 3.272 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.523      ;
; 3.272 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.523      ;
; 3.272 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.523      ;
; 3.272 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.523      ;
+-------+------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.209 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.199     ; 3.296      ;
; 5.242 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.232     ; 3.296      ;
; 5.242 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.232     ; 3.296      ;
; 5.251 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.243     ; 3.294      ;
; 5.251 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.243     ; 3.294      ;
; 5.251 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.243     ; 3.294      ;
; 5.251 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.243     ; 3.294      ;
; 5.251 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.243     ; 3.294      ;
; 5.257 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.301      ;
; 5.257 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.301      ;
; 5.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.194     ; 3.581      ;
; 5.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.593      ;
; 5.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.593      ;
; 5.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.593      ;
; 5.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.593      ;
; 5.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.593      ;
; 5.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.593      ;
; 5.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.593      ;
; 5.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.593      ;
; 5.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.593      ;
; 5.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.593      ;
; 5.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.593      ;
; 5.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.594      ;
; 5.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.594      ;
; 5.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.594      ;
; 5.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.594      ;
; 5.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.594      ;
; 5.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.594      ;
; 5.524 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.216     ; 3.594      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.246     ; 3.582      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.246     ; 3.582      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.244     ; 3.584      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.244     ; 3.584      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.244     ; 3.584      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.246     ; 3.582      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.246     ; 3.582      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.246     ; 3.582      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.246     ; 3.582      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.246     ; 3.582      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.246     ; 3.582      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.244     ; 3.584      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.244     ; 3.584      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.244     ; 3.584      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.244     ; 3.584      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.244     ; 3.584      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.244     ; 3.584      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.244     ; 3.584      ;
; 5.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.244     ; 3.584      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.637     ; 3.301      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.637     ; 3.301      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.637     ; 3.301      ;
; 5.652 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.643     ; 3.295      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.746 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.355     ; 3.677      ;
; 5.747 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.351     ; 3.718      ;
; 5.920 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.612     ; 3.594      ;
; 5.920 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.611     ; 3.595      ;
; 5.920 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.611     ; 3.595      ;
; 5.920 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.611     ; 3.595      ;
; 5.920 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.611     ; 3.595      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.217 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.304      ;
; 5.217 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 3.303      ;
; 5.217 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 3.303      ;
; 5.217 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.304      ;
; 5.217 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 3.303      ;
; 5.217 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 3.303      ;
; 5.217 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.200     ; 3.303      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.577      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.577      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.577      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.460 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.172     ; 3.574      ;
; 5.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.584      ;
; 5.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.584      ;
; 5.467 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.169     ; 3.584      ;
; 5.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.183     ; 3.571      ;
; 5.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.183     ; 3.571      ;
; 5.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.183     ; 3.571      ;
; 5.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.183     ; 3.571      ;
; 5.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.183     ; 3.571      ;
; 5.468 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.183     ; 3.571      ;
; 5.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.193     ; 3.571      ;
; 5.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.193     ; 3.571      ;
; 5.478 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.193     ; 3.571      ;
; 5.495 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.199     ; 3.582      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.215     ; 3.568      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.215     ; 3.568      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.215     ; 3.568      ;
; 5.497 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.215     ; 3.568      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.630     ; 3.304      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.630     ; 3.304      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.648 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.303      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.622     ; 3.314      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.622     ; 3.314      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.622     ; 3.314      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.622     ; 3.314      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[3]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.622     ; 3.314      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.622     ; 3.314      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.623     ; 3.313      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.623     ; 3.313      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.622     ; 3.314      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.622     ; 3.314      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.617     ; 3.319      ;
; 5.650 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.616     ; 3.320      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                          ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[12]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[13]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[14]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[15]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[16]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[17]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[18]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[19]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[21]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[22]                                                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[7]                                                                                                                                   ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[8]                                                                                                                                   ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                                   ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5] ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6] ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[2]                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[3]                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|IN_REQ                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|OUT_VALID                                                                                                                                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|PM_STOP                                                                                                                                        ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                         ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                     ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[1]                                                                                                                                     ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Read                                                                                                                                           ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[0]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[1]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[2]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[3]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[7]                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|WR_MASK[0]                                                                                                                                     ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|WR_MASK[1]                                                                                                                                     ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Write                                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|command_done                                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_initial                                                                                                                   ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_reada                                                                                                                     ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_refresh                                                                                                                   ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                        ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_writea                                                                                                                    ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                     ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|oe4                                                                                                                          ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|READA                                                                                                    ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|WRITEA                                                                                                   ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[0]                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[10]                                                                                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[11]                                                                                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[12]                                                                                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[13]                                                                                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[14]                                                                                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[15]                                                                                                ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[1]                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[2]                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[3]                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[4]                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[5]                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[6]                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[7]                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[8]                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[9]                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                     ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mRD                                                                                                                                            ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mRD_DONE                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mWR                                                                                                                                            ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mWR_DONE                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_re_reg       ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_datain_reg0  ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_re_reg        ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_re_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_we_reg       ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_re_reg        ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_re_reg        ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_re_reg        ;
; 9.561 ; 9.796        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_re_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_re_reg        ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_re_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_re_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_re_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_re_reg        ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_re_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_address_reg0 ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_re_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_we_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_re_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a42~porta_address_reg0 ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a42~porta_re_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a42~porta_we_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_re_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 9.562 ; 9.797        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.563 ; 9.798        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.563 ; 9.798        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.563 ; 9.798        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.563 ; 9.798        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.563 ; 9.798        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 9.594 ; 9.782        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ;
; 9.594 ; 9.782        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ;
; 9.594 ; 9.782        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ;
; 9.594 ; 9.782        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                 ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ;
; 9.634 ; 9.822        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]        ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out       ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ;
; 9.637 ; 9.825        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ;
; 9.638 ; 9.826        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                                           ;
; 9.638 ; 9.826        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                                           ;
; 9.638 ; 9.826        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                                           ;
; 9.638 ; 9.826        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ;
; 9.638 ; 9.826        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ;
; 9.638 ; 9.826        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ;
; 9.638 ; 9.826        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ;
; 9.638 ; 9.826        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ;
; 9.641 ; 9.829        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ;
; 9.641 ; 9.829        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ;
; 9.641 ; 9.829        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ;
; 9.641 ; 9.829        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ;
; 9.641 ; 9.829        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ;
; 9.641 ; 9.829        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ;
; 9.641 ; 9.829        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ;
; 9.641 ; 9.829        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ;
; 9.641 ; 9.829        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ;
; 9.644 ; 9.832        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ;
; 9.645 ; 9.833        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ;
; 9.645 ; 9.833        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ;
; 9.645 ; 9.833        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ;
; 9.645 ; 9.833        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ;
; 9.646 ; 9.834        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ;
; 9.649 ; 9.837        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                                            ;
; 9.649 ; 9.837        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ;
; 9.649 ; 9.837        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ;
; 9.649 ; 9.837        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ;
; 9.649 ; 9.837        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ;
; 9.649 ; 9.837        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ;
; 9.649 ; 9.837        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ;
; 9.649 ; 9.837        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ;
; 9.652 ; 9.840        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ;
; 9.657 ; 9.845        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ;
; 9.657 ; 9.845        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ;
; 9.657 ; 9.845        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ;
; 9.657 ; 9.845        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ;
; 9.657 ; 9.845        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ;
; 9.657 ; 9.845        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ;
; 9.657 ; 9.845        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ;
; 9.657 ; 9.845        ; 0.188          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[0]|clk                                                                                             ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[4]|clk                                                                                             ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[5]|clk                                                                                             ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[6]|clk                                                                                             ;
; 9.787 ; 9.787        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|test_loader_0|receive_num_r[0]|clk                                                                                                   ;
; 9.787 ; 9.787        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|test_loader_0|receive_num_r[1]|clk                                                                                                   ;
; 9.787 ; 9.787        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|baud_clk_en|clk                                                                                            ;
; 9.787 ; 9.787        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|baud_rate_counter[0]|clk                                                                                   ;
; 9.787 ; 9.787        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|baud_rate_counter[1]|clk                                                                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ;
; 12.189 ; 12.409       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.190 ; 12.410       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                                     ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                                     ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                                     ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                                     ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                                     ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                                     ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                                     ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.203 ; 12.423       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.204 ; 12.424       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.402 ; 4.958 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.402 ; 4.958 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.123 ; 4.642 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.123 ; 4.642 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; 6.767 ; 7.375 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.767 ; 7.375 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.920 ; 6.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.828 ; 6.441 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.767 ; 6.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.675 ; 6.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.920 ; 6.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.579 ; 6.214 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.629 ; 6.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.859 ; 6.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.627 ; 6.190 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.391 ; 5.833 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.426 ; 5.952 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.616 ; 6.201 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.479 ; 6.025 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.764 ; 6.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.811 ; 6.410 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.586 ; 6.223 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.859 ; 6.478 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -2.144 ; -2.643 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -2.144 ; -2.643 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.653 ; -2.069 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.653 ; -2.069 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; -5.306 ; -5.887 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -5.306 ; -5.887 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -4.547 ; -4.974 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -4.961 ; -5.558 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -4.902 ; -5.495 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -4.813 ; -5.441 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -5.048 ; -5.662 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -4.721 ; -5.339 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -4.769 ; -5.384 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -4.990 ; -5.599 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -4.767 ; -5.316 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -4.547 ; -4.974 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -4.580 ; -5.088 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -4.763 ; -5.327 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -4.631 ; -5.158 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -4.904 ; -5.372 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -4.944 ; -5.527 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -4.727 ; -5.347 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -4.990 ; -5.592 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 14.863 ; 14.673 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.978  ; 8.774  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 9.344  ; 9.301  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 6.567  ; 6.651  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 7.198  ; 7.267  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.832  ; 6.917  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 7.641  ; 7.560  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 8.333  ; 8.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 7.667  ; 7.645  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 8.655  ; 8.569  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 9.209  ; 9.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 9.344  ; 9.301  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.917  ; 6.913  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 6.027  ; 6.040  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 7.575  ; 7.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 7.330  ; 7.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 7.330  ; 7.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.580  ; 5.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 9.828  ; 9.916  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 8.374  ; 8.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.152  ; 5.170  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.917 ; 10.735 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 10.917 ; 10.735 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 9.193  ; 9.010  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.297  ; 8.144  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 9.055  ; 8.882  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.002  ; 7.790  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.608  ; 8.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 9.142  ; 9.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.546  ; 8.549  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 9.543  ; 9.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 9.272  ; 9.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.774  ; 8.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 10.438 ; 10.260 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.883  ; 8.668  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 9.188  ; 9.050  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 9.163  ; 9.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 9.125  ; 9.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 10.391 ; 10.450 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 10.410 ; 10.373 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 9.984  ; 9.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.590  ; 8.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 9.817  ; 9.707  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.843  ; 7.765  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 10.050 ; 9.863  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.049  ; 7.972  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 8.869  ; 8.716  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 9.848  ; 9.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 9.486  ; 9.338  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 9.975  ; 9.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.795  ; 8.667  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 8.284  ; 8.194  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.866  ; 8.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.848  ; 8.732  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 9.929  ; 9.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 8.731  ; 8.681  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 9.929  ; 9.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.991  ; 6.835  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 6.083  ; 6.050  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.732  ; 5.755  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 9.236  ; 9.257  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 10.705 ; 10.590 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 10.705 ; 10.590 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 9.590  ; 9.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 11.113 ; 10.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 8.265  ; 8.011  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 7.511  ; 7.322  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 8.066  ; 7.901  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 7.599  ; 7.395  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 7.577  ; 7.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.838  ; 7.739  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 8.004  ; 7.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 7.975  ; 7.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 7.423  ; 7.317  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 11.113 ; 10.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 7.926  ; 7.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.954  ; 8.872  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 9.947  ; 9.454  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 8.887  ; 8.819  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 8.396  ; 8.301  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 10.115 ; 9.733  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 10.324 ; 10.071 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 7.702  ; 7.507  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 7.858  ; 7.704  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 10.522 ; 10.074 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 8.549  ; 8.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 10.781 ; 10.532 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 7.010  ; 7.016  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 7.450  ; 7.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 8.036  ; 8.075  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.808  ; 6.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 8.975  ; 8.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 10.592 ; 10.508 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 9.293  ; 9.199  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 9.278  ; 9.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 9.518  ; 9.324  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 9.152  ; 9.127  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 6.581  ; 6.577  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 7.747  ; 7.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 7.004  ; 6.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 10.781 ; 10.532 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.535  ; 6.557  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 7.913  ; 7.836  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 6.529  ; 6.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 8.460  ; 8.266  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 8.460  ; 8.266  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.052  ; 5.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.052  ; 4.993  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.925  ; 4.824  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.733  ; 4.644  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.052  ; 5.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.016  ; 4.909  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.183  ; 5.098  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.378  ; 6.258  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 6.122  ; 6.041  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 6.111  ; 6.011  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 6.197  ; 6.105  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.728  ; 5.653  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.840  ; 5.747  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 6.378  ; 6.258  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 5.186  ; 5.079  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.384  ; 6.266  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.540  ; 5.451  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.366  ; 6.266  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.118  ; 5.075  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.444  ; 5.429  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.384  ; 6.256  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.246  ; 5.124  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 14.308 ; 14.122 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.660  ; 8.461  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.338  ; 5.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.862  ; 5.939  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.468  ; 6.531  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.111  ; 6.189  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.895  ; 6.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 7.558  ; 7.438  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.918  ; 6.893  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 7.862  ; 7.775  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 8.393  ; 8.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 8.529  ; 8.484  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.199  ; 6.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.338  ; 5.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.831  ; 6.826  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.914  ; 4.945  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.589  ; 6.508  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.914  ; 4.945  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 8.993  ; 9.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 7.598  ; 7.476  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.505  ; 4.518  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.704  ; 5.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 8.032  ; 7.869  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.648  ; 6.410  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.968  ; 5.805  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.527  ; 6.342  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.704  ; 5.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.954  ; 5.802  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.759  ; 6.564  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.176  ; 6.161  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.479  ; 6.224  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.517  ; 6.336  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.107  ; 5.893  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.354  ; 7.210  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.832  ; 5.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.319  ; 6.166  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.214  ; 6.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.390  ; 6.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.305  ; 7.301  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.659  ; 7.561  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.410  ; 7.344  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.241  ; 7.102  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.145  ; 6.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.503  ; 6.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.553  ; 7.289  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.240  ; 6.176  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.137  ; 5.954  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.334  ; 7.253  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.118  ; 6.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.987  ; 6.878  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.397  ; 6.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.952  ; 5.787  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.073  ; 5.935  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.473  ; 6.292  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.392  ; 5.357  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 7.942  ; 7.890  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 9.091  ; 9.009  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.271  ; 6.118  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.392  ; 5.357  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.060  ; 5.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 8.425  ; 8.442  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 7.140  ; 7.204  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 8.119  ; 8.028  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 7.140  ; 7.204  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 3.855  ; 3.808  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.471  ; 4.329  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 3.855  ; 3.808  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.788  ; 4.720  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 4.338  ; 4.233  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.273  ; 4.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.212  ; 4.004  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 4.530  ; 4.401  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 4.265  ; 4.168  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 4.261  ; 4.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 7.362  ; 7.032  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 4.175  ; 4.109  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 5.713  ; 5.648  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 6.815  ; 6.377  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 5.788  ; 5.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 5.215  ; 5.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 6.474  ; 5.947  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 6.588  ; 6.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.803  ; 4.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.695  ; 4.541  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 7.603  ; 7.236  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 7.333  ; 7.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 5.850  ; 5.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 6.307  ; 6.308  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 6.728  ; 6.697  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 7.292  ; 7.325  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.113  ; 6.093  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 8.192  ; 8.061  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 9.745  ; 9.660  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 8.498  ; 8.403  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 8.483  ; 8.309  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 8.715  ; 8.525  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 8.363  ; 8.336  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 5.895  ; 5.887  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 7.015  ; 7.012  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 6.301  ; 6.275  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 9.927  ; 9.684  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 5.850  ; 5.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 7.173  ; 7.096  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.828  ; 5.921  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.639 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.793 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 7.699  ; 7.512  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 7.699  ; 7.512  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.103  ; 4.013  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.409  ; 4.349  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.288  ; 4.187  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.103  ; 4.013  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.368  ; 5.237  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.374  ; 4.267  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.534  ; 4.448  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.058  ; 4.982  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.435  ; 5.354  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.424  ; 5.323  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.509  ; 5.416  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.058  ; 4.982  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.164  ; 5.070  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.682  ; 5.562  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.536  ; 4.429  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.471  ; 4.426  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.876  ; 4.786  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.669  ; 5.569  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.471  ; 4.426  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.784  ; 4.766  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.686  ; 5.559  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.596  ; 4.475  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 8.848  ; 8.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 9.391  ; 9.246  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 9.683  ; 9.538  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 9.711  ; 9.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 9.371  ; 9.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 9.711  ; 9.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 9.721  ; 9.576  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 9.721  ; 9.576  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 10.369 ; 10.224 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 9.340  ; 9.195  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 9.340  ; 9.195  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 9.690  ; 9.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 9.315  ; 9.170  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 9.690  ; 9.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 9.330  ; 9.185  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 8.848  ; 8.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 9.340  ; 9.195  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 11.185 ; 11.040 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 11.209 ; 11.064 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 10.810 ; 10.665 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 11.170 ; 11.025 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 11.170 ; 11.025 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 11.540 ; 11.395 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 11.185 ; 11.040 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 11.178 ; 11.033 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 9.340  ; 9.195  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 10.375 ; 10.230 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 10.375 ; 10.230 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 10.375 ; 10.230 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 10.369 ; 10.224 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 10.058 ; 9.913  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 10.369 ; 10.224 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 10.020 ; 9.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.853  ; 5.708  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.032  ; 5.879  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.491  ; 6.338  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.703  ; 6.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.703  ; 6.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.499  ; 6.346  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.712  ; 6.559  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.712  ; 6.559  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.620  ; 6.467  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.297  ; 6.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.930  ; 5.785  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.912  ; 5.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.853  ; 5.708  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.595  ; 6.450  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.471  ; 6.318  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.499  ; 6.346  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.471  ; 6.318  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 8.056  ; 7.918  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 8.583  ; 8.438  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 8.863  ; 8.718  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 8.889  ; 8.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 8.563  ; 8.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 8.889  ; 8.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 8.899  ; 8.754  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 8.899  ; 8.754  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 9.521  ; 9.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 8.533  ; 8.388  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 8.533  ; 8.388  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 8.869  ; 8.724  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 8.509  ; 8.364  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 8.869  ; 8.724  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 8.524  ; 8.379  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 8.056  ; 7.918  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 8.533  ; 8.388  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 10.305 ; 10.160 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 10.328 ; 10.183 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 9.945  ; 9.800  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 10.290 ; 10.145 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 10.290 ; 10.145 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 10.645 ; 10.500 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 10.305 ; 10.160 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 10.298 ; 10.153 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 8.533  ; 8.388  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 9.527  ; 9.382  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 9.527  ; 9.382  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 9.527  ; 9.382  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 9.521  ; 9.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 9.223  ; 9.078  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 9.521  ; 9.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 9.186  ; 9.041  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.187  ; 5.042  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.325  ; 5.172  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.765  ; 5.612  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.969  ; 5.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.969  ; 5.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.773  ; 5.620  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.978  ; 5.825  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.978  ; 5.825  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.889  ; 5.736  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.613  ; 5.468  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.261  ; 5.116  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.244  ; 5.099  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.187  ; 5.042  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.899  ; 5.754  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.746  ; 5.593  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.773  ; 5.620  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.746  ; 5.593  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 8.776     ; 8.914     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 9.357     ; 9.502     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 9.602     ; 9.747     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 9.636     ; 9.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 9.296     ; 9.441     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 9.636     ; 9.781     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 9.643     ; 9.788     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 9.643     ; 9.788     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 10.284    ; 10.429    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 9.261     ; 9.406     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 9.261     ; 9.406     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 9.610     ; 9.755     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 9.226     ; 9.371     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 9.610     ; 9.755     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 9.251     ; 9.396     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 8.776     ; 8.914     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 9.261     ; 9.406     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 11.078    ; 11.223    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 11.105    ; 11.250    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 10.707    ; 10.852    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 11.062    ; 11.207    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 11.062    ; 11.207    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 11.430    ; 11.575    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 11.078    ; 11.223    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 11.071    ; 11.216    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 9.261     ; 9.406     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 10.292    ; 10.437    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 10.292    ; 10.437    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 10.292    ; 10.437    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 10.284    ; 10.429    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 9.979     ; 10.124    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 10.284    ; 10.429    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 9.938     ; 10.083    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.848     ; 5.993     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.082     ; 6.235     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.504     ; 6.657     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.675     ; 6.828     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.675     ; 6.828     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.498     ; 6.651     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.687     ; 6.840     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.687     ; 6.840     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.674     ; 6.827     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.298     ; 6.443     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.936     ; 6.081     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.929     ; 6.074     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.848     ; 5.993     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.629     ; 6.774     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.483     ; 6.636     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.498     ; 6.651     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.483     ; 6.636     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 7.981     ; 8.119     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 8.544     ; 8.689     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 8.779     ; 8.924     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 8.811     ; 8.956     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 8.485     ; 8.630     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 8.811     ; 8.956     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 8.819     ; 8.964     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 8.819     ; 8.964     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 9.434     ; 9.579     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 8.452     ; 8.597     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 8.452     ; 8.597     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 8.786     ; 8.931     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 8.418     ; 8.563     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 8.786     ; 8.931     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 8.442     ; 8.587     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 7.981     ; 8.119     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 8.452     ; 8.597     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 10.196    ; 10.341    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 10.222    ; 10.367    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 9.839     ; 9.984     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 10.181    ; 10.326    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 10.181    ; 10.326    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 10.534    ; 10.679    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 10.196    ; 10.341    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 10.189    ; 10.334    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 8.452     ; 8.597     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 9.441     ; 9.586     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 9.441     ; 9.586     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 9.441     ; 9.586     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 9.434     ; 9.579     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 9.141     ; 9.286     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 9.434     ; 9.579     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 9.102     ; 9.247     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.176     ; 5.321     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.366     ; 5.519     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.771     ; 5.924     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.936     ; 6.089     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.936     ; 6.089     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.766     ; 5.919     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.947     ; 6.100     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.947     ; 6.100     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.934     ; 6.087     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.609     ; 5.754     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.261     ; 5.406     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.254     ; 5.399     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.176     ; 5.321     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.926     ; 6.071     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.751     ; 5.904     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.766     ; 5.919     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.751     ; 5.904     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 82
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.199 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 100.06 MHz ; 100.06 MHz      ; u6|altpll_component|auto_generated|pll1|clk[4] ;                                                               ;
; 149.03 MHz ; 149.03 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 162.47 MHz ; 162.47 MHz      ; CLOCK2_50                                      ;                                                               ;
; 301.39 MHz ; 250.0 MHz       ; CLOCK3_50                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.449  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 7.503  ; 0.000         ;
; CLOCK2_50                                      ; 9.944  ; 0.000         ;
; CLOCK3_50                                      ; 16.682 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.339 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.339 ; 0.000         ;
; CLOCK2_50                                      ; 0.354 ; 0.000         ;
; CLOCK3_50                                      ; 0.387 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -3.788 ; -311.869      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.489  ; 0.000         ;
; CLOCK2_50                                      ; 10.266 ; 0.000         ;
; CLOCK3_50                                      ; 17.818 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK3_50                                      ; 0.800 ; 0.000         ;
; CLOCK2_50                                      ; 1.521 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 4.566 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.576 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.685  ; 0.000         ;
; CLOCK2_50                                      ; 9.564  ; 0.000         ;
; CLOCK3_50                                      ; 9.578  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.181 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.449 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 4.650      ;
; 2.449 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 4.650      ;
; 2.449 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 4.650      ;
; 2.471 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.866     ; 4.612      ;
; 2.471 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.866     ; 4.612      ;
; 2.471 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.866     ; 4.612      ;
; 2.471 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.866     ; 4.612      ;
; 2.471 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.866     ; 4.612      ;
; 2.485 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 4.614      ;
; 2.485 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 4.614      ;
; 2.485 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.850     ; 4.614      ;
; 2.496 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.867     ; 4.586      ;
; 2.496 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.867     ; 4.586      ;
; 2.499 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.857     ; 4.593      ;
; 2.499 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.857     ; 4.593      ;
; 2.499 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.857     ; 4.593      ;
; 2.499 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.857     ; 4.593      ;
; 2.524 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.858     ; 4.567      ;
; 2.524 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.858     ; 4.567      ;
; 2.524 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.858     ; 4.567      ;
; 2.524 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.858     ; 4.567      ;
; 2.524 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.858     ; 4.567      ;
; 2.964 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.844     ; 4.141      ;
; 3.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 6.559      ;
; 3.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 6.559      ;
; 3.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 6.559      ;
; 3.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 6.559      ;
; 3.290 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 6.559      ;
; 3.315 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.533      ;
; 3.315 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.533      ;
; 3.318 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.540      ;
; 3.318 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.540      ;
; 3.318 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.540      ;
; 3.318 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.540      ;
; 3.343 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 6.514      ;
; 3.343 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 6.514      ;
; 3.343 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 6.514      ;
; 3.343 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 6.514      ;
; 3.343 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 6.514      ;
; 3.367 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.514      ;
; 3.367 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.514      ;
; 3.367 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.514      ;
; 3.367 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.514      ;
; 3.367 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.514      ;
; 3.392 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.488      ;
; 3.392 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.488      ;
; 3.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.494      ;
; 3.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.494      ;
; 3.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.494      ;
; 3.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.494      ;
; 3.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.494      ;
; 3.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.495      ;
; 3.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.495      ;
; 3.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.495      ;
; 3.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.495      ;
; 3.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 6.448      ;
; 3.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 6.448      ;
; 3.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 6.448      ;
; 3.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 6.448      ;
; 3.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 6.448      ;
; 3.419 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.468      ;
; 3.419 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 6.468      ;
; 3.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 6.469      ;
; 3.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 6.469      ;
; 3.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 6.469      ;
; 3.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 6.469      ;
; 3.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 6.469      ;
; 3.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.475      ;
; 3.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.475      ;
; 3.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.475      ;
; 3.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 6.475      ;
; 3.426 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.422      ;
; 3.426 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.151     ; 6.422      ;
; 3.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.429      ;
; 3.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.429      ;
; 3.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.429      ;
; 3.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 6.429      ;
; 3.436 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.445      ;
; 3.436 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.445      ;
; 3.436 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.445      ;
; 3.436 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.445      ;
; 3.436 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.445      ;
; 3.447 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.449      ;
; 3.447 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.449      ;
; 3.447 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.449      ;
; 3.447 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.449      ;
; 3.447 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 6.449      ;
; 3.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 6.403      ;
; 3.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 6.403      ;
; 3.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 6.403      ;
; 3.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 6.403      ;
; 3.454 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.142     ; 6.403      ;
; 3.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.425      ;
; 3.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.425      ;
; 3.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.425      ;
; 3.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.425      ;
; 3.456 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.118     ; 6.425      ;
; 3.461 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.419      ;
; 3.461 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.119     ; 6.419      ;
; 3.464 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 6.426      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.503  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 4.544      ;
; 7.503  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 4.544      ;
; 7.504  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 4.543      ;
; 7.523  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 4.524      ;
; 7.839  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 4.208      ;
; 7.841  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 4.206      ;
; 7.884  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 4.163      ;
; 7.884  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 4.163      ;
; 7.884  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 4.163      ;
; 7.884  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 4.163      ;
; 7.884  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 4.163      ;
; 7.886  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.164      ;
; 7.886  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.164      ;
; 7.886  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.164      ;
; 7.886  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.164      ;
; 7.914  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 4.164      ;
; 7.915  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 4.163      ;
; 7.917  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 4.161      ;
; 7.918  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 4.158      ;
; 7.918  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 4.158      ;
; 7.918  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 4.158      ;
; 7.936  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 4.142      ;
; 8.037  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.422     ; 4.040      ;
; 8.037  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.422     ; 4.040      ;
; 8.037  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.422     ; 4.040      ;
; 8.037  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.422     ; 4.040      ;
; 8.037  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.422     ; 4.040      ;
; 8.037  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.422     ; 4.040      ;
; 8.037  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.422     ; 4.040      ;
; 8.044  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.451     ; 4.004      ;
; 8.044  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.451     ; 4.004      ;
; 8.044  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.451     ; 4.004      ;
; 8.044  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.451     ; 4.004      ;
; 8.044  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.451     ; 4.004      ;
; 8.044  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.451     ; 4.004      ;
; 8.091  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.452     ; 3.956      ;
; 8.150  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 3.928      ;
; 8.150  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 3.928      ;
; 8.150  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 3.928      ;
; 8.150  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 3.928      ;
; 8.150  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 3.928      ;
; 8.168  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.424     ; 3.907      ;
; 8.168  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.424     ; 3.907      ;
; 8.168  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.424     ; 3.907      ;
; 8.190  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.879      ;
; 8.191  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.878      ;
; 8.191  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.878      ;
; 8.199  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.870      ;
; 8.263  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 3.815      ;
; 8.266  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 3.812      ;
; 8.357  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.101     ; 4.041      ;
; 8.388  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.056     ; 4.055      ;
; 8.460  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.609      ;
; 8.460  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.609      ;
; 8.460  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.609      ;
; 8.460  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.609      ;
; 8.460  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.609      ;
; 8.460  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.609      ;
; 8.460  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.609      ;
; 8.460  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.609      ;
; 8.460  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.609      ;
; 8.493  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.078     ; 3.928      ;
; 8.535  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.534      ;
; 8.536  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 3.533      ;
; 8.613  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.421     ; 3.465      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.646  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.173     ; 3.612      ;
; 8.678  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.078     ; 3.743      ;
; 8.723  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.168     ; 3.639      ;
; 8.968  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.069     ; 3.462      ;
; 8.968  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.069     ; 3.462      ;
; 9.685  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.870      ;
; 9.794  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.761      ;
; 9.887  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.668      ;
; 9.900  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.655      ;
; 9.946  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.609      ;
; 9.966  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.589      ;
; 10.014 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.541      ;
; 10.065 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.490      ;
; 10.121 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.434      ;
; 10.133 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.422      ;
; 10.137 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.418      ;
; 10.155 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.400      ;
; 10.187 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.368      ;
; 10.258 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.297      ;
; 10.269 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.056      ; 2.286      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.944  ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.063      ; 11.139     ;
; 10.082 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.029      ; 10.967     ;
; 10.113 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.071      ; 10.978     ;
; 10.113 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.071      ; 10.978     ;
; 10.113 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.071      ; 10.978     ;
; 10.115 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.076      ; 10.981     ;
; 10.129 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.034      ; 10.925     ;
; 10.129 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.029      ; 10.920     ;
; 10.129 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.029      ; 10.920     ;
; 10.131 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.081      ; 10.970     ;
; 10.139 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.072      ; 10.953     ;
; 10.139 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.067      ; 10.948     ;
; 10.139 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.067      ; 10.948     ;
; 10.139 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.067      ; 10.948     ;
; 10.141 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.074      ; 10.953     ;
; 10.141 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.074      ; 10.953     ;
; 10.141 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.074      ; 10.953     ;
; 10.143 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.079      ; 10.956     ;
; 10.144 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.000      ; 10.876     ;
; 10.158 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.009      ; 10.871     ;
; 10.178 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.016      ; 10.858     ;
; 10.238 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.009      ; 10.791     ;
; 10.260 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.040      ; 10.800     ;
; 10.322 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.055      ; 10.753     ;
; 10.322 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.050      ; 10.748     ;
; 10.322 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.050      ; 10.748     ;
; 10.322 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.050      ; 10.748     ;
; 10.397 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.009      ; 10.632     ;
; 10.406 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.052      ; 10.666     ;
; 10.406 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.052      ; 10.666     ;
; 10.406 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.052      ; 10.666     ;
; 10.408 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.057      ; 10.669     ;
; 10.413 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.014      ; 10.621     ;
; 10.413 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.009      ; 10.616     ;
; 10.430 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.051      ; 10.641     ;
; 10.430 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.046      ; 10.636     ;
; 10.430 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.046      ; 10.636     ;
; 10.430 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.046      ; 10.636     ;
; 10.437 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.058      ; 10.641     ;
; 10.437 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.058      ; 10.641     ;
; 10.437 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.058      ; 10.641     ;
; 10.439 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.063      ; 10.644     ;
; 10.445 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.063      ; 10.638     ;
; 10.457 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.068      ; 10.631     ;
; 10.457 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.063      ; 10.626     ;
; 10.476 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.063      ; 10.607     ;
; 10.476 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.063      ; 10.607     ;
; 10.476 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.063      ; 10.607     ;
; 10.478 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.068      ; 10.610     ;
; 10.502 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.023      ; 10.541     ;
; 10.531 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.033      ; 10.522     ;
; 10.573 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.030      ; 10.477     ;
; 10.573 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.032      ; 10.479     ;
; 10.573 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.025      ; 10.472     ;
; 10.573 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.032      ; 10.479     ;
; 10.573 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.025      ; 10.472     ;
; 10.573 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.025      ; 10.472     ;
; 10.573 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.032      ; 10.479     ;
; 10.575 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.037      ; 10.482     ;
; 10.614 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.017      ; 10.423     ;
; 10.640 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.033      ; 10.413     ;
; 10.684 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.000      ; 10.336     ;
; 10.684 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.000      ; 10.336     ;
; 10.686 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.005      ; 10.339     ;
; 10.728 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.023      ; 10.315     ;
; 10.728 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.023      ; 10.315     ;
; 10.730 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.028      ; 10.318     ;
; 10.733 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.016      ; 10.303     ;
; 10.733 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.016      ; 10.303     ;
; 10.734 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.033      ; 10.319     ;
; 10.734 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.033      ; 10.319     ;
; 10.735 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.021      ; 10.306     ;
; 10.736 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.038      ; 10.322     ;
; 10.741 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.014      ; 10.293     ;
; 10.741 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.009      ; 10.288     ;
; 10.741 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.009      ; 10.288     ;
; 10.760 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.031      ; 10.291     ;
; 10.760 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.026      ; 10.286     ;
; 10.760 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.026      ; 10.286     ;
; 10.760 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.026      ; 10.286     ;
; 10.789 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.045      ; 10.276     ;
; 10.789 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.040      ; 10.271     ;
; 10.789 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.040      ; 10.271     ;
; 10.789 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.040      ; 10.271     ;
; 10.814 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.038      ; 10.244     ;
; 10.827 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.014      ; 10.207     ;
; 10.827 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.009      ; 10.202     ;
; 10.827 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.009      ; 10.202     ;
; 10.827 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.009      ; 10.202     ;
; 10.865 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.026      ; 10.181     ;
; 10.867 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.017      ; 10.170     ;
; 10.867 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.017      ; 10.170     ;
; 10.867 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.017      ; 10.170     ;
; 10.868 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.086      ; 10.238     ;
; 10.868 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.081      ; 10.233     ;
; 10.868 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.081      ; 10.233     ;
; 10.869 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.022      ; 10.173     ;
; 10.882 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.030      ; 10.168     ;
; 10.882 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.025      ; 10.163     ;
; 10.882 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 1.025      ; 10.163     ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.682 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.083     ; 3.254      ;
; 16.682 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.083     ; 3.254      ;
; 16.682 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.083     ; 3.254      ;
; 16.682 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.083     ; 3.254      ;
; 16.682 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.083     ; 3.254      ;
; 16.682 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.083     ; 3.254      ;
; 16.682 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.083     ; 3.254      ;
; 16.682 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.083     ; 3.254      ;
; 16.792 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.185      ;
; 16.792 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.185      ;
; 16.792 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.185      ;
; 16.792 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.185      ;
; 16.792 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.185      ;
; 16.792 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.185      ;
; 16.792 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.185      ;
; 16.792 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 3.185      ;
; 16.882 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.263     ; 2.874      ;
; 16.882 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.263     ; 2.874      ;
; 16.882 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.263     ; 2.874      ;
; 16.882 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.263     ; 2.874      ;
; 16.882 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.263     ; 2.874      ;
; 16.882 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.263     ; 2.874      ;
; 16.882 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.263     ; 2.874      ;
; 16.882 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.263     ; 2.874      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.805      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.805      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.805      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.805      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.805      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.805      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.805      ;
; 16.992 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.805      ;
; 17.063 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 2.911      ;
; 17.063 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 2.911      ;
; 17.063 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 2.911      ;
; 17.063 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 2.911      ;
; 17.063 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 2.911      ;
; 17.063 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 2.911      ;
; 17.063 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 2.911      ;
; 17.063 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 2.911      ;
; 17.069 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.039     ; 2.911      ;
; 17.073 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.902      ;
; 17.073 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.902      ;
; 17.074 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.901      ;
; 17.074 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.901      ;
; 17.075 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.900      ;
; 17.098 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.877      ;
; 17.101 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.001      ;
; 17.101 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.001      ;
; 17.101 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.001      ;
; 17.101 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.001      ;
; 17.101 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.001      ;
; 17.101 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.001      ;
; 17.101 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.001      ;
; 17.101 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.083      ; 3.001      ;
; 17.105 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.870      ;
; 17.111 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 2.884      ;
; 17.111 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 2.884      ;
; 17.111 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 2.884      ;
; 17.111 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 2.884      ;
; 17.111 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 2.884      ;
; 17.111 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 2.884      ;
; 17.111 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 2.884      ;
; 17.111 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 2.884      ;
; 17.160 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.815      ;
; 17.208 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.105     ; 2.706      ;
; 17.208 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.105     ; 2.706      ;
; 17.208 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.105     ; 2.706      ;
; 17.208 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.105     ; 2.706      ;
; 17.208 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.105     ; 2.706      ;
; 17.209 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.005      ; 2.815      ;
; 17.209 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.005      ; 2.815      ;
; 17.209 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.005      ; 2.815      ;
; 17.209 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.005      ; 2.815      ;
; 17.209 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.005      ; 2.815      ;
; 17.209 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.005      ; 2.815      ;
; 17.209 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.005      ; 2.815      ;
; 17.209 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.005      ; 2.815      ;
; 17.215 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.760      ;
; 17.218 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.105     ; 2.696      ;
; 17.221 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.754      ;
; 17.228 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.569      ;
; 17.228 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.569      ;
; 17.228 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.569      ;
; 17.228 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.569      ;
; 17.228 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.569      ;
; 17.228 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.569      ;
; 17.228 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.569      ;
; 17.228 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.222     ; 2.569      ;
; 17.229 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.746      ;
; 17.229 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.746      ;
; 17.243 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.732      ;
; 17.276 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.044     ; 2.699      ;
; 17.283 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.694      ;
; 17.283 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.694      ;
; 17.283 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.694      ;
; 17.283 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.694      ;
; 17.283 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.694      ;
; 17.283 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.694      ;
; 17.283 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.042     ; 2.694      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.367 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.608      ;
; 0.368 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.608      ;
; 0.368 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.608      ;
; 0.380 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.623      ;
; 0.381 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.624      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.642      ;
; 0.394 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.637      ;
; 0.396 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.637      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; Sdram_Control:u7|SA[8]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.381 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.639      ;
; 0.382 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.638      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.639      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.639      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.639      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.639      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.640      ;
; 0.385 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.642      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.657      ;
; 0.417 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.660      ;
; 0.422 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.447      ; 1.040      ;
; 0.425 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.668      ;
; 0.425 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.668      ;
; 0.428 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.447      ; 1.046      ;
; 0.450 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.453      ; 1.074      ;
; 0.458 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.328      ; 0.987      ;
; 0.458 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.438      ; 1.067      ;
; 0.461 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.328      ; 0.990      ;
; 0.462 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.328      ; 0.991      ;
; 0.464 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.328      ; 0.993      ;
; 0.493 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.735      ;
; 0.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.735      ;
; 0.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.737      ;
; 0.513 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.756      ;
; 0.514 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.756      ;
; 0.533 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.791      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.791      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.792      ;
; 0.535 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.793      ;
; 0.535 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.793      ;
; 0.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.791      ;
; 0.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.791      ;
; 0.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.792      ;
; 0.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.793      ;
; 0.536 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.793      ;
; 0.536 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.794      ;
; 0.536 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.792      ;
; 0.536 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.792      ;
; 0.537 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.794      ;
; 0.542 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.784      ;
; 0.542 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.799      ;
; 0.547 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.790      ;
; 0.563 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.805      ;
; 0.564 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.806      ;
; 0.565 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.807      ;
; 0.565 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.807      ;
; 0.565 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.807      ;
; 0.570 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.813      ;
; 0.576 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.833      ;
; 0.577 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.820      ;
; 0.577 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.834      ;
; 0.579 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.836      ;
; 0.580 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.837      ;
; 0.580 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.837      ;
; 0.580 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.837      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.825      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.841      ;
; 0.585 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.842      ;
; 0.585 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.842      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.843      ;
; 0.586 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.843      ;
; 0.586 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.843      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; Reset_Delay:u2|oRST_0                                ; Reset_Delay:u2|oRST_0                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Reset_Delay:u2|oRST_3                                ; Reset_Delay:u2|oRST_3                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Reset_Delay:u2|oRST_4                                ; Reset_Delay:u2|oRST_4                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Reset_Delay:u2|oRST_2                                ; Reset_Delay:u2|oRST_2                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u8|senosr_exposure[0]                 ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; Reset_Delay:u2|Cont[0]                               ; Reset_Delay:u2|Cont[0]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.397 ; I2C_CCD_Config:u8|iexposure_adj_delay[0]             ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.640      ;
; 0.401 ; I2C_CCD_Config:u8|combo_cnt[24]                      ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.643      ;
; 0.548 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]             ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; I2C_CCD_Config:u8|iexposure_adj_delay[1]             ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.792      ;
; 0.581 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.824      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[11]                      ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[9]                       ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; Image_Controller:image_controller|addr_counter_r[4]  ; Image_Controller:image_controller|addr_counter_r[4]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[7]                       ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.828      ;
; 0.586 ; Image_Controller:image_controller|addr_counter_r[9]  ; Image_Controller:image_controller|addr_counter_r[9]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[17]                      ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[15]                      ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[1]                       ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; Reset_Delay:u2|Cont[2]                               ; Reset_Delay:u2|Cont[2]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Reset_Delay:u2|Cont[3]                               ; Reset_Delay:u2|Cont[3]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[23]                      ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[13]                      ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[18]                      ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[2]                       ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[12]                      ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[10]                      ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[5]                       ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[3]                       ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[21]                      ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[19]                      ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[14]                      ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[8]                       ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; Image_Controller:image_controller|addr_counter_r[7]  ; Image_Controller:image_controller|addr_counter_r[7]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.835      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[16]                      ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[6]                       ; I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; I2C_CCD_Config:u8|combo_cnt[20]                      ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.835      ;
; 0.598 ; Reset_Delay:u2|Cont[15]                              ; Reset_Delay:u2|Cont[15]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[13]                              ; Reset_Delay:u2|Cont[13]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[6]                               ; Reset_Delay:u2|Cont[6]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[29]                              ; Reset_Delay:u2|Cont[29]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[22]                              ; Reset_Delay:u2|Cont[22]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[21]                              ; Reset_Delay:u2|Cont[21]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[19]                              ; Reset_Delay:u2|Cont[19]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[11]                              ; Reset_Delay:u2|Cont[11]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[5]                               ; Reset_Delay:u2|Cont[5]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Image_Controller:image_controller|addr_counter_r[11] ; Image_Controller:image_controller|addr_counter_r[11]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Image_Controller:image_controller|addr_counter_r[3]  ; Image_Controller:image_controller|addr_counter_r[3]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[27]                              ; Reset_Delay:u2|Cont[27]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[31]                              ; Reset_Delay:u2|Cont[31]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[16]                              ; Reset_Delay:u2|Cont[16]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[14]                              ; Reset_Delay:u2|Cont[14]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Image_Controller:image_controller|addr_counter_r[13] ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[30]                              ; Reset_Delay:u2|Cont[30]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[20]                              ; Reset_Delay:u2|Cont[20]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[18]                              ; Reset_Delay:u2|Cont[18]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[12]                              ; Reset_Delay:u2|Cont[12]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[10]                              ; Reset_Delay:u2|Cont[10]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[8]                               ; Reset_Delay:u2|Cont[8]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[4]                               ; Reset_Delay:u2|Cont[4]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Image_Controller:image_controller|addr_counter_r[12] ; Image_Controller:image_controller|addr_counter_r[12]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Image_Controller:image_controller|addr_counter_r[2]  ; Image_Controller:image_controller|addr_counter_r[2]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[24]                              ; Reset_Delay:u2|Cont[24]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[26]                              ; Reset_Delay:u2|Cont[26]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[28]                              ; Reset_Delay:u2|Cont[28]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[17]                              ; Reset_Delay:u2|Cont[17]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Image_Controller:image_controller|addr_counter_r[10] ; Image_Controller:image_controller|addr_counter_r[10]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Image_Controller:image_controller|addr_counter_r[8]  ; Image_Controller:image_controller|addr_counter_r[8]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Image_Controller:image_controller|addr_counter_r[6]  ; Image_Controller:image_controller|addr_counter_r[6]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[9]                               ; Reset_Delay:u2|Cont[9]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; Reset_Delay:u2|Cont[7]                               ; Reset_Delay:u2|Cont[7]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Reset_Delay:u2|Cont[25]                              ; Reset_Delay:u2|Cont[25]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[23]                              ; Reset_Delay:u2|Cont[23]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[1]                               ; Reset_Delay:u2|Cont[1]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Image_Controller:image_controller|addr_counter_r[5]  ; Image_Controller:image_controller|addr_counter_r[5]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u8|combo_cnt[4]                       ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; I2C_CCD_Config:u8|combo_cnt[22]                      ; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.849      ;
; 0.613 ; I2C_CCD_Config:u8|combo_cnt[0]                       ; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.855      ;
; 0.618 ; Image_Controller:image_controller|addr_counter_r[7]  ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.399      ; 1.218      ;
; 0.619 ; Image_Controller:image_controller|addr_counter_r[1]  ; Image_Controller:image_controller|addr_counter_r[1]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.863      ;
; 0.694 ; Image_Controller:image_controller|addr_counter_r[0]  ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.398      ; 1.293      ;
; 0.712 ; Image_Controller:image_controller|addr_counter_r[0]  ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.955      ;
; 0.758 ; Image_Controller:image_controller|addr_counter_r[10] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.399      ; 1.358      ;
; 0.795 ; Image_Controller:image_controller|addr_counter_r[0]  ; Image_Controller:image_controller|addr_counter_r[1]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.038      ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.395 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.073      ; 0.639      ;
; 0.398 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.398 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.039      ; 0.608      ;
; 0.422 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.638      ;
; 0.422 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.638      ;
; 0.423 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.639      ;
; 0.423 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.639      ;
; 0.423 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.639      ;
; 0.423 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.639      ;
; 0.425 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.641      ;
; 0.426 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]        ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.642      ;
; 0.433 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.649      ;
; 0.435 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.651      ;
; 0.439 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.044      ; 0.654      ;
; 0.441 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.044      ; 0.656      ;
; 0.443 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.659      ;
; 0.448 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.664      ;
; 0.507 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.073      ; 0.751      ;
; 0.529 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.037     ; 0.663      ;
; 0.531 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.106      ; 0.808      ;
; 0.534 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.066     ; 0.639      ;
; 0.534 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.066     ; 0.639      ;
; 0.536 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.066     ; 0.641      ;
; 0.548 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.764      ;
; 0.565 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.781      ;
; 0.565 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.055      ; 0.791      ;
; 0.575 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.791      ;
; 0.575 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.791      ;
; 0.575 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.791      ;
; 0.579 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.055      ; 0.805      ;
; 0.579 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.044      ; 0.794      ;
; 0.582 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.073      ; 0.826      ;
; 0.584 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.073      ; 0.828      ;
; 0.585 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.055      ; 0.811      ;
; 0.590 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.806      ;
; 0.606 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.056      ; 0.833      ;
; 0.612 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.828      ;
; 0.617 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.089      ; 0.877      ;
; 0.618 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.834      ;
; 0.621 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.089      ; 0.881      ;
; 0.621 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.089      ; 0.881      ;
; 0.624 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.083      ; 0.878      ;
; 0.625 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.083      ; 0.879      ;
; 0.626 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.083      ; 0.880      ;
; 0.633 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.197      ; 1.001      ;
; 0.634 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.850      ;
; 0.635 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.089      ; 0.895      ;
; 0.636 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.852      ;
; 0.638 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.854      ;
; 0.640 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.856      ;
; 0.640 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.856      ;
; 0.641 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.857      ;
; 0.646 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.066     ; 0.751      ;
; 0.648 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.162      ; 0.981      ;
; 0.661 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.044      ; 0.876      ;
; 0.662 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.044      ; 0.877      ;
; 0.667 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.044      ; 0.882      ;
; 0.668 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.884      ;
; 0.670 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.044      ; 0.885      ;
; 0.671 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.044      ; 0.886      ;
; 0.672 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.044      ; 0.887      ;
; 0.683 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.899      ;
; 0.684 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.900      ;
; 0.701 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 0.917      ;
; 0.714 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.047      ; 0.932      ;
; 0.733 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.155      ; 1.059      ;
; 0.741 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.021     ; 0.891      ;
; 0.748 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.021     ; 0.898      ;
; 0.750 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.155      ; 1.076      ;
; 0.754 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.105      ; 1.030      ;
; 0.769 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.106      ; 1.046      ;
; 0.774 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.055      ; 1.000      ;
; 0.793 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.279      ;
; 0.795 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.281      ;
; 0.809 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.106      ; 1.086      ;
; 0.815 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.301      ;
; 0.816 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.302      ;
; 0.826 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.083      ; 1.080      ;
; 0.867 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.266      ; 1.304      ;
; 0.883 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.099      ;
; 0.891 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.044      ; 1.106      ;
; 0.922 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.172      ;
; 0.937 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.153      ;
; 0.940 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.155      ; 1.266      ;
; 0.968 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.184      ;
; 0.994 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.210      ;
; 0.996 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.078      ; 1.245      ;
; 0.997 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.078      ; 1.246      ;
; 0.997 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.078      ; 1.246      ;
; 0.998 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.078      ; 1.247      ;
; 0.999 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.078      ; 1.248      ;
; 0.999 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.078      ; 1.248      ;
; 1.000 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.078      ; 1.249      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                              ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.788 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.857     ; 3.380      ;
; -3.788 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.854     ; 3.383      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.494     ; 3.380      ;
; -3.425 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.493     ; 3.381      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.384      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.383      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.383      ;
; -3.424 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.383      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -3.397 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.457     ; 3.389      ;
; -1.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.419      ;
; -1.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.419      ;
; -1.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.834     ; 3.421      ;
; -1.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.834     ; 3.421      ;
; -1.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.419      ;
; -1.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.419      ;
; -1.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.419      ;
; -1.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.834     ; 3.421      ;
; -1.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.834     ; 3.421      ;
; -1.306 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.419      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.305 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.837     ; 3.417      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.807     ; 3.439      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.806     ; 3.440      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.807     ; 3.439      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.807     ; 3.439      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.807     ; 3.439      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.808     ; 3.438      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.807     ; 3.439      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.807     ; 3.439      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.808     ; 3.438      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.808     ; 3.438      ;
; -1.297 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.807     ; 3.439      ;
; -1.240 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.580     ; 3.541      ;
; -1.240 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.580     ; 3.541      ;
; -1.240 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.580     ; 3.541      ;
; -1.240 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.580     ; 3.541      ;
; -1.240 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.580     ; 3.541      ;
; -1.240 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.580     ; 3.541      ;
; -1.240 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.580     ; 3.541      ;
; -1.240 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.580     ; 3.541      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.489 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.578     ; 3.814      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.527     ; 3.831      ;
; 3.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.814      ;
; 3.627 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.522     ; 3.831      ;
; 3.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.846     ; 3.408      ;
; 3.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.846     ; 3.408      ;
; 3.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.846     ; 3.408      ;
; 3.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.846     ; 3.408      ;
; 3.695 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.846     ; 3.408      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.420      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 3.420      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.702 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 3.418      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 3.416      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 3.416      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 3.416      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 3.416      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 3.416      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 3.416      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 3.416      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.839     ; 3.407      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 3.416      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.839     ; 3.407      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 3.416      ;
; 3.703 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.830     ; 3.416      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.266 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.124     ; 9.609      ;
; 10.683 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 9.295      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.432 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.511      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.436 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.507      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.504 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.443      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.516 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.427      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.631 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.056     ; 4.312      ;
; 15.675 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.272      ;
; 15.675 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.272      ;
; 15.675 ; I2C_CCD_Config:u8|combo_cnt[10] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 4.272      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.818 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.009     ; 2.192      ;
; 17.818 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.009     ; 2.192      ;
; 17.818 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.009     ; 2.192      ;
; 17.818 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.009     ; 2.192      ;
; 17.818 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.009     ; 2.192      ;
; 17.818 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.009     ; 2.192      ;
; 17.918 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.091      ; 2.192      ;
; 17.918 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.091      ; 2.192      ;
; 17.926 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.018     ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.010 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 2.075      ;
; 18.083 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.104      ; 2.040      ;
; 18.116 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.137      ; 2.040      ;
; 18.116 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.137      ; 2.040      ;
; 18.116 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.137      ; 2.040      ;
; 18.116 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.137      ; 2.040      ;
; 18.116 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.137      ; 2.040      ;
; 18.116 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.137      ; 2.040      ;
; 18.116 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.137      ; 2.040      ;
; 18.116 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.137      ; 2.040      ;
; 18.133 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.150      ; 2.036      ;
; 18.167 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.184      ; 2.036      ;
; 18.167 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.184      ; 2.036      ;
; 18.167 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.184      ; 2.036      ;
; 18.167 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.184      ; 2.036      ;
; 18.167 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.184      ; 2.036      ;
; 18.167 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.184      ; 2.036      ;
; 18.167 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.184      ; 2.036      ;
; 18.167 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.184      ; 2.036      ;
; 18.221 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.043     ; 1.755      ;
; 18.221 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.043     ; 1.755      ;
; 18.221 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.043     ; 1.755      ;
; 18.221 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.043     ; 1.755      ;
; 18.221 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.043     ; 1.755      ;
; 18.221 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.043     ; 1.755      ;
; 18.221 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.043     ; 1.755      ;
; 18.221 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.043     ; 1.755      ;
; 18.384 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.094      ; 1.729      ;
; 18.384 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.094      ; 1.729      ;
; 18.384 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.094      ; 1.729      ;
; 18.384 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.094      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.390 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.100      ; 1.729      ;
; 18.425 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.078      ; 1.672      ;
; 18.425 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.078      ; 1.672      ;
; 18.425 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.078      ; 1.672      ;
; 18.425 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.078      ; 1.672      ;
; 18.425 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.078      ; 1.672      ;
; 18.425 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.078      ; 1.672      ;
; 18.425 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.078      ; 1.672      ;
; 18.425 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.078      ; 1.672      ;
; 18.425 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.078      ; 1.672      ;
; 18.458 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.111      ; 1.672      ;
; 18.458 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.111      ; 1.672      ;
; 18.458 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.111      ; 1.672      ;
; 18.701 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 1.273      ;
; 18.701 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 1.273      ;
; 18.701 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 1.273      ;
; 18.701 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 1.273      ;
; 18.701 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 1.273      ;
; 18.701 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 1.273      ;
; 18.701 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 1.273      ;
; 18.701 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.045     ; 1.273      ;
; 18.812 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.273      ;
; 18.812 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.273      ;
; 18.812 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.273      ;
; 18.812 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.273      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.800 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.193      ; 1.164      ;
; 0.800 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.193      ; 1.164      ;
; 0.800 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.193      ; 1.164      ;
; 0.800 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.193      ; 1.164      ;
; 0.948 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.164      ;
; 0.948 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.164      ;
; 0.948 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.164      ;
; 0.948 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.164      ;
; 0.948 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.164      ;
; 0.948 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.164      ;
; 0.948 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.164      ;
; 0.948 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.045      ; 1.164      ;
; 1.129 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.239      ; 1.539      ;
; 1.129 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.239      ; 1.539      ;
; 1.129 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.239      ; 1.539      ;
; 1.164 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.204      ; 1.539      ;
; 1.164 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.204      ; 1.539      ;
; 1.164 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.204      ; 1.539      ;
; 1.164 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.204      ; 1.539      ;
; 1.164 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.204      ; 1.539      ;
; 1.164 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.204      ; 1.539      ;
; 1.164 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.204      ; 1.539      ;
; 1.164 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.204      ; 1.539      ;
; 1.164 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.204      ; 1.539      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.191 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.227      ; 1.589      ;
; 1.197 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.221      ; 1.589      ;
; 1.197 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.221      ; 1.589      ;
; 1.197 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.221      ; 1.589      ;
; 1.197 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.221      ; 1.589      ;
; 1.387 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.637      ;
; 1.387 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.637      ;
; 1.387 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.637      ;
; 1.387 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.637      ;
; 1.387 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.637      ;
; 1.387 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.637      ;
; 1.387 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.637      ;
; 1.387 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.079      ; 1.637      ;
; 1.391 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.877      ;
; 1.391 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.877      ;
; 1.391 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.877      ;
; 1.391 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.877      ;
; 1.391 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.877      ;
; 1.391 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.877      ;
; 1.391 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.877      ;
; 1.391 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.315      ; 1.877      ;
; 1.426 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.280      ; 1.877      ;
; 1.446 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.266      ; 1.883      ;
; 1.446 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.266      ; 1.883      ;
; 1.446 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.266      ; 1.883      ;
; 1.446 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.266      ; 1.883      ;
; 1.446 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.266      ; 1.883      ;
; 1.446 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.266      ; 1.883      ;
; 1.446 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.266      ; 1.883      ;
; 1.446 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.266      ; 1.883      ;
; 1.481 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.231      ; 1.883      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.554 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.192      ; 1.917      ;
; 1.640 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.218      ; 2.029      ;
; 1.640 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.218      ; 2.029      ;
; 1.641 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.105      ; 1.917      ;
; 1.744 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.114      ; 2.029      ;
; 1.744 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.114      ; 2.029      ;
; 1.744 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.114      ; 2.029      ;
; 1.744 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.114      ; 2.029      ;
; 1.744 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.114      ; 2.029      ;
; 1.744 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.114      ; 2.029      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                     ;
+-------+------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.521 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 1.917      ;
; 1.805 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.225      ; 2.201      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 1.966 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.221      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.084      ; 2.519      ;
; 2.400 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.228      ; 2.799      ;
; 2.573 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.228      ; 2.972      ;
; 2.638 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.228      ; 3.037      ;
; 2.751 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.228      ; 3.150      ;
; 2.800 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.228      ; 3.199      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.843 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.087      ; 3.101      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.897 ; Reset_Delay:u2|oRST_2                    ; Image_Controller:image_controller|addr_counter_r[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.089      ; 3.157      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.915 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 3.128      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.050      ; 3.137      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.050      ; 3.137      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.050      ; 3.137      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3]             ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.050      ; 3.137      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.916 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]                      ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 3.133      ;
; 2.917 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.141      ;
; 2.917 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 3.141      ;
+-------+------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.566 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.900     ; 2.937      ;
; 4.599 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 2.937      ;
; 4.599 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.933     ; 2.937      ;
; 4.608 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 2.935      ;
; 4.608 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 2.935      ;
; 4.608 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 2.935      ;
; 4.608 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 2.935      ;
; 4.608 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 2.935      ;
; 4.613 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.942     ; 2.942      ;
; 4.613 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.942     ; 2.942      ;
; 4.821 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.897     ; 3.195      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.208      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.208      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.208      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.208      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.208      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.208      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.208      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.208      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.208      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.208      ;
; 4.856 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.208      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.209      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.209      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.209      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.209      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.209      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.209      ;
; 4.857 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.919     ; 3.209      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 3.193      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 3.193      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 3.195      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 3.195      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 3.195      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 3.193      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 3.193      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 3.193      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 3.193      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 3.193      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 3.193      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 3.195      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 3.195      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 3.195      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 3.195      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 3.195      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 3.195      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 3.195      ;
; 4.868 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.944     ; 3.195      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.303     ; 2.942      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.303     ; 2.942      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.303     ; 2.942      ;
; 4.974 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.309     ; 2.936      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.074 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.057     ; 3.285      ;
; 5.086 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.052     ; 3.335      ;
; 5.216 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.278     ; 3.209      ;
; 5.216 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.277     ; 3.210      ;
; 5.216 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.277     ; 3.210      ;
; 5.216 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.277     ; 3.210      ;
; 5.216 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.277     ; 3.210      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.576 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 2.947      ;
; 4.576 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.901     ; 2.946      ;
; 4.576 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.901     ; 2.946      ;
; 4.576 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.900     ; 2.947      ;
; 4.576 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.901     ; 2.946      ;
; 4.576 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.901     ; 2.946      ;
; 4.576 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.901     ; 2.946      ;
; 4.790 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 3.191      ;
; 4.790 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 3.191      ;
; 4.790 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.870     ; 3.191      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.874     ; 3.189      ;
; 4.795 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 3.197      ;
; 4.795 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 3.197      ;
; 4.795 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.869     ; 3.197      ;
; 4.797 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.184      ;
; 4.797 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.184      ;
; 4.797 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.184      ;
; 4.797 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.184      ;
; 4.797 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.184      ;
; 4.797 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.884     ; 3.184      ;
; 4.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.894     ; 3.183      ;
; 4.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.894     ; 3.183      ;
; 4.806 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.894     ; 3.183      ;
; 4.823 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.902     ; 3.192      ;
; 4.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.917     ; 3.179      ;
; 4.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.917     ; 3.179      ;
; 4.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.917     ; 3.179      ;
; 4.825 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.917     ; 3.179      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.954      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.954      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.954      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.954      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[3]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.954      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.954      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.954      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.954      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 2.960      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.954      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_RTOW                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.952      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_WRITE                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.952      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_IDLE                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.952      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_READ                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.952      ;
; 4.969 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_side_req_r                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.952      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.954      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.954      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 2.960      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.954      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.954      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.953      ;
; 4.970 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.954      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                       ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.694 ; 4.912        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[1]                                                                                                                                                                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[2]                                                                                                                                                                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[4]                                                                                                                                                                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[6]                                                                                                                                                                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[8]                                                                                                                                                                ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                      ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                      ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ;
; 4.702 ; 4.920        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|INIT_REQ                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|LOAD_MODE                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|REFRESH                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                                                                                                                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[10]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[11]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[12]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[13]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[14]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[15]                                                                                                                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[1]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[2]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[3]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[4]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[5]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[6]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[7]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[8]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[18]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[21]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[22]                                                                                                                                                            ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[7]                                                                                                                                                             ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[9]                                                                                                                                                             ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[10]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[11]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[12]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[13]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[14]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[15]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[16]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[17]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[18]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[19]                                                                                                                                                        ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[20]                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_re_reg        ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_datain_reg0  ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_datain_reg0  ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_datain_reg0  ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_re_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a42~porta_address_reg0 ;
; 9.566 ; 9.799        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a42~porta_re_reg       ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 9.578 ; 9.764        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ;
; 9.578 ; 9.764        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ;
; 9.578 ; 9.764        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ;
; 9.578 ; 9.764        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ;
; 9.618 ; 9.804        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ;
; 9.618 ; 9.804        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]        ;
; 9.618 ; 9.804        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out       ;
; 9.618 ; 9.804        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ;
; 9.618 ; 9.804        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ;
; 9.618 ; 9.804        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ;
; 9.618 ; 9.804        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ;
; 9.618 ; 9.804        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ;
; 9.618 ; 9.804        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ;
; 9.618 ; 9.804        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ;
; 9.618 ; 9.804        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ;
; 9.620 ; 9.806        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ;
; 9.620 ; 9.806        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ;
; 9.620 ; 9.806        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ;
; 9.620 ; 9.806        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ;
; 9.620 ; 9.806        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ;
; 9.620 ; 9.806        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ;
; 9.621 ; 9.807        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ;
; 9.622 ; 9.808        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                                           ;
; 9.622 ; 9.808        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                                           ;
; 9.622 ; 9.808        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                                           ;
; 9.622 ; 9.808        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ;
; 9.622 ; 9.808        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ;
; 9.622 ; 9.808        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ;
; 9.622 ; 9.808        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ;
; 9.622 ; 9.808        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                 ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ;
; 9.632 ; 9.818        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ;
; 9.634 ; 9.820        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                                            ;
; 9.634 ; 9.820        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ;
; 9.634 ; 9.820        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ;
; 9.634 ; 9.820        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ;
; 9.634 ; 9.820        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ;
; 9.634 ; 9.820        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ;
; 9.634 ; 9.820        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ;
; 9.634 ; 9.820        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ;
; 9.634 ; 9.820        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ;
; 9.635 ; 9.821        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ;
; 9.640 ; 9.826        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ;
; 9.640 ; 9.826        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ;
; 9.640 ; 9.826        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ;
; 9.640 ; 9.826        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ;
; 9.643 ; 9.829        ; 0.186          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ;
; 9.724 ; 9.724        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[0]|clk                                                                                             ;
; 9.724 ; 9.724        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[4]|clk                                                                                             ;
; 9.724 ; 9.724        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[5]|clk                                                                                             ;
; 9.724 ; 9.724        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[6]|clk                                                                                             ;
; 9.764 ; 9.764        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]|clk                                                                        ;
; 9.764 ; 9.764        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]|clk                                                                        ;
; 9.764 ; 9.764        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[5]|clk                                                                        ;
; 9.764 ; 9.764        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[6]|clk                                                                        ;
; 9.764 ; 9.764        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]|clk                                                           ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.182 ; 12.400       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.183 ; 12.401       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ;
; 12.188 ; 12.406       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ;
; 12.189 ; 12.407       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                                     ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ;
; 12.194 ; 12.412       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                                     ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                                     ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                                     ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                                     ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 3.955 ; 4.384 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 3.955 ; 4.384 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.702 ; 4.079 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.702 ; 4.079 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; 6.033 ; 6.425 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.033 ; 6.425 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.277 ; 5.716 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.189 ; 5.620 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.130 ; 5.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.040 ; 5.525 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.277 ; 5.716 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.951 ; 5.422 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.000 ; 5.469 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.215 ; 5.660 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.994 ; 5.389 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.782 ; 5.084 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.812 ; 5.184 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.994 ; 5.412 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.872 ; 5.247 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.132 ; 5.454 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.175 ; 5.590 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.960 ; 5.428 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.219 ; 5.651 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.916 ; -2.266 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.916 ; -2.266 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.460 ; -1.741 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.460 ; -1.741 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; -4.702 ; -5.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -4.702 ; -5.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -4.023 ; -4.314 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -4.410 ; -4.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -4.353 ; -4.774 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -4.266 ; -4.737 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -4.494 ; -4.920 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -4.181 ; -4.638 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -4.228 ; -4.682 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -4.434 ; -4.866 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -4.222 ; -4.605 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -4.023 ; -4.314 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -4.051 ; -4.409 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -4.226 ; -4.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -4.109 ; -4.471 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -4.357 ; -4.668 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -4.396 ; -4.798 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -4.189 ; -4.643 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -4.438 ; -4.857 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 13.706 ; 13.223 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.178  ; 7.976  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 8.674  ; 8.391  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 6.091  ; 5.991  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.658  ; 6.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.360  ; 6.296  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 7.144  ; 6.784  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 7.742  ; 7.405  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 7.107  ; 6.890  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 8.151  ; 7.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 8.600  ; 8.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 8.674  ; 8.391  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.418  ; 6.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.602  ; 5.510  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 7.065  ; 6.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 6.845  ; 6.603  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.845  ; 6.603  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.142  ; 5.064  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 9.139  ; 8.930  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 7.788  ; 7.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.758  ; 4.663  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.179 ; 9.632  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 10.179 ; 9.632  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 8.551  ; 8.102  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.592  ; 7.314  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.308  ; 7.979  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.304  ; 7.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.034  ; 7.516  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.399  ; 8.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.815  ; 7.682  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 8.865  ; 8.299  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 8.523  ; 8.210  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.165  ; 7.756  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 9.582  ; 9.231  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.200  ; 7.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 8.430  ; 8.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 8.573  ; 8.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 8.375  ; 8.099  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 9.629  ; 9.387  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 9.565  ; 9.327  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 9.261  ; 8.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.864  ; 7.672  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 9.027  ; 8.713  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.148  ; 7.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 9.271  ; 8.870  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.337  ; 7.254  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 8.232  ; 7.831  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 9.029  ; 8.840  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 8.695  ; 8.377  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 9.293  ; 8.845  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.090  ; 7.799  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.578  ; 7.361  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.077  ; 7.911  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.117  ; 7.846  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 9.255  ; 8.861  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 8.134  ; 7.816  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 9.255  ; 8.861  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.531  ; 6.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.676  ; 5.517  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.310  ; 5.183  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 8.584  ; 8.338  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 9.815  ; 9.624  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 9.815  ; 9.624  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 8.833  ; 8.614  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 10.106 ; 9.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 7.556  ; 7.273  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 6.842  ; 6.648  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 7.390  ; 7.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 6.947  ; 6.714  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 6.879  ; 6.736  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.164  ; 7.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 7.274  ; 7.038  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 7.248  ; 7.014  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 6.776  ; 6.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 10.106 ; 9.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 7.209  ; 6.988  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.167  ; 7.975  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 9.009  ; 8.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 8.109  ; 7.932  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 7.668  ; 7.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 9.159  ; 8.695  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 9.487  ; 9.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 7.039  ; 6.817  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 7.183  ; 6.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 9.570  ; 9.000  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 7.754  ; 7.972  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 10.089 ; 9.552  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 6.515  ; 6.386  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 6.930  ; 6.754  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 7.466  ; 7.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.333  ; 6.181  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 8.353  ; 8.049  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 9.874  ; 9.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 8.690  ; 8.332  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 8.639  ; 8.280  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 8.892  ; 8.367  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 8.498  ; 8.214  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 6.077  ; 5.919  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 7.191  ; 6.966  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 6.505  ; 6.275  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 10.089 ; 9.552  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.078  ; 5.964  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 7.376  ; 7.120  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 6.094  ; 6.037  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.286 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.449 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.660  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.496  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 7.815  ; 7.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 7.815  ; 7.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 5.622  ; 5.385  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.674  ; 4.546  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.567  ; 4.398  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.371  ; 4.244  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.622  ; 5.385  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.634  ; 4.488  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.815  ; 4.654  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.936  ; 5.687  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.701  ; 5.487  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.672  ; 5.456  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.757  ; 5.547  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.313  ; 5.151  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.421  ; 5.225  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.936  ; 5.687  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.808  ; 4.630  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 5.938  ; 5.687  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.133  ; 4.963  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.928  ; 5.686  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.720  ; 4.629  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.043  ; 4.941  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.938  ; 5.687  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.846  ; 4.684  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 13.180 ; 12.712 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 7.874  ; 7.676  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.971  ; 4.879  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.445  ; 5.344  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.989  ; 5.874  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.698  ; 5.634  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.457  ; 6.107  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 7.029  ; 6.701  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.419  ; 6.206  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 7.419  ; 7.024  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 7.850  ; 7.567  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 7.924  ; 7.648  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.759  ; 5.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.971  ; 4.879  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.380  ; 6.114  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.533  ; 4.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.165  ; 5.928  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.533  ; 4.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 8.370  ; 8.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 7.073  ; 6.739  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.165  ; 4.069  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.284  ; 4.980  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.472  ; 7.049  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.196  ; 5.743  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.539  ; 5.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.072  ; 5.692  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.284  ; 4.980  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.540  ; 5.205  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.289  ; 5.887  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.708  ; 5.520  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.056  ; 5.573  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.067  ; 5.671  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.687  ; 5.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 6.825  ; 6.473  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.419  ; 5.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.875  ; 5.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.828  ; 5.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 5.938  ; 5.579  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.780  ; 6.553  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.116  ; 6.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.879  ; 6.587  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.702  ; 6.386  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.644  ; 6.239  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.997  ; 5.783  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.060  ; 6.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.783  ; 5.539  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.703  ; 5.335  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.795  ; 6.509  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.625  ; 6.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.488  ; 6.166  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.947  ; 5.558  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.513  ; 5.189  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.629  ; 5.327  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.015  ; 5.648  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.043  ; 4.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 7.407  ; 7.097  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 8.483  ; 8.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.868  ; 5.490  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.043  ; 4.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.694  ; 4.568  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 7.838  ; 7.597  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 6.599  ; 6.543  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 7.520  ; 7.281  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 6.599  ; 6.543  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 3.575  ; 3.500  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.164  ; 3.969  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 3.575  ; 3.500  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.457  ; 4.317  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 4.029  ; 3.876  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 3.961  ; 3.775  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 3.906  ; 3.692  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 4.194  ; 3.959  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 3.947  ; 3.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 3.969  ; 3.807  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 6.751  ; 6.272  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 3.855  ; 3.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 5.297  ; 5.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 6.250  ; 5.690  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 5.371  ; 5.103  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.839  ; 4.599  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 5.899  ; 5.312  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 6.135  ; 5.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.476  ; 4.281  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.373  ; 4.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 6.984  ; 6.450  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 6.785  ; 7.077  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 5.449  ; 5.294  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 5.870  ; 5.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 6.267  ; 6.094  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 6.782  ; 6.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 5.694  ; 5.544  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 7.633  ; 7.337  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 9.094  ; 8.756  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 7.956  ; 7.610  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 7.908  ; 7.559  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 8.153  ; 7.645  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 7.774  ; 7.496  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 5.450  ; 5.294  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 6.519  ; 6.299  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 5.860  ; 5.635  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 9.299  ; 8.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 5.449  ; 5.335  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 6.695  ; 6.445  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.446  ; 5.388  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.786 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.945 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.161  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.001  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 7.116  ; 6.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 7.116  ; 6.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.793  ; 3.667  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.085  ; 3.958  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.982  ; 3.816  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.793  ; 3.667  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.993  ; 4.762  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 4.045  ; 3.902  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.217  ; 4.060  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.698  ; 4.539  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.069  ; 4.860  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.041  ; 4.829  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.124  ; 4.919  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.698  ; 4.539  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.800  ; 4.608  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.296  ; 5.053  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.211  ; 4.036  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.127  ; 4.036  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.523  ; 4.357  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.287  ; 5.051  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.127  ; 4.036  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.438  ; 4.336  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.296  ; 5.051  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 4.249  ; 4.090  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 8.225  ; 8.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 8.694  ; 8.529  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 8.964  ; 8.799  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 8.990  ; 8.825  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 8.674  ; 8.509  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 8.990  ; 8.825  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 9.001  ; 8.836  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 9.001  ; 8.836  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 9.605  ; 9.440  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 8.644  ; 8.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 8.644  ; 8.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 8.972  ; 8.807  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 8.620  ; 8.455  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 8.972  ; 8.807  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 8.635  ; 8.470  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 8.225  ; 8.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 8.644  ; 8.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 10.369 ; 10.204 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 10.393 ; 10.228 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 10.021 ; 9.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 10.355 ; 10.190 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 10.355 ; 10.190 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 10.702 ; 10.537 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 10.369 ; 10.204 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 10.363 ; 10.198 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 8.644  ; 8.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 9.612  ; 9.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 9.612  ; 9.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 9.612  ; 9.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 9.605  ; 9.440  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 9.316  ; 9.151  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 9.605  ; 9.440  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 9.280  ; 9.115  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.410  ; 5.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.609  ; 5.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.040  ; 5.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.234  ; 6.089  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.234  ; 6.089  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.045  ; 5.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.243  ; 6.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.243  ; 6.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.161  ; 6.016  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.814  ; 5.649  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.476  ; 5.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.458  ; 5.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.410  ; 5.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.102  ; 5.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.020  ; 5.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.045  ; 5.900  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.020  ; 5.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 7.511 ; 7.381 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 7.965 ; 7.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 8.224 ; 8.059 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 8.249 ; 8.084 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 7.945 ; 7.780 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 8.249 ; 8.084 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 8.260 ; 8.095 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 8.260 ; 8.095 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 8.839 ; 8.674 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 7.917 ; 7.752 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 7.917 ; 7.752 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 8.231 ; 8.066 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 7.894 ; 7.729 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 8.231 ; 8.066 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 7.909 ; 7.744 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 7.511 ; 7.381 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 7.917 ; 7.752 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 9.573 ; 9.408 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 9.596 ; 9.431 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 9.239 ; 9.074 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 9.560 ; 9.395 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 9.560 ; 9.395 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 9.893 ; 9.728 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 9.573 ; 9.408 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 9.568 ; 9.403 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 7.917 ; 7.752 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 8.846 ; 8.681 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 8.846 ; 8.681 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 8.846 ; 8.681 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 8.839 ; 8.674 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 8.562 ; 8.397 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 8.839 ; 8.674 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 8.527 ; 8.362 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.812 ; 4.647 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.964 ; 4.819 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.379 ; 5.234 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.565 ; 5.420 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.565 ; 5.420 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.384 ; 5.239 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.574 ; 5.429 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.574 ; 5.429 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.495 ; 5.350 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.200 ; 5.035 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.875 ; 4.710 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.858 ; 4.693 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.812 ; 4.647 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.476 ; 5.311 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.360 ; 5.215 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.384 ; 5.239 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.360 ; 5.215 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 7.968     ; 8.098     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 8.425     ; 8.590     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 8.653     ; 8.818     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 8.684     ; 8.849     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 8.376     ; 8.541     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 8.684     ; 8.849     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 8.690     ; 8.855     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 8.690     ; 8.855     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 9.271     ; 9.436     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 8.345     ; 8.510     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 8.345     ; 8.510     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 8.660     ; 8.825     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 8.308     ; 8.473     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 8.660     ; 8.825     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 8.335     ; 8.500     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 7.968     ; 8.098     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 8.345     ; 8.510     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 9.993     ; 10.158    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 10.019    ; 10.184    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 9.656     ; 9.821     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 9.979     ; 10.144    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 9.979     ; 10.144    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 10.311    ; 10.476    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 9.993     ; 10.158    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 9.988     ; 10.153    ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 8.345     ; 8.510     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 9.279     ; 9.444     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 9.279     ; 9.444     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 9.279     ; 9.444     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 9.271     ; 9.436     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 8.995     ; 9.160     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 9.271     ; 9.436     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 8.957     ; 9.122     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.245     ; 5.410     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.526     ; 5.671     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.902     ; 6.047     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.050     ; 6.195     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.050     ; 6.195     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.896     ; 6.041     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.063     ; 6.208     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.063     ; 6.208     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.054     ; 6.199     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.657     ; 5.822     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.327     ; 5.492     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.322     ; 5.487     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.245     ; 5.410     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.947     ; 6.112     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.883     ; 6.028     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.896     ; 6.041     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.883     ; 6.028     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 7.259     ; 7.389     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 7.700     ; 7.865     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 7.918     ; 8.083     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 7.948     ; 8.113     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 7.653     ; 7.818     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 7.948     ; 8.113     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 7.954     ; 8.119     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 7.954     ; 8.119     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 8.512     ; 8.677     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 7.623     ; 7.788     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 7.623     ; 7.788     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 7.926     ; 8.091     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 7.588     ; 7.753     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 7.926     ; 8.091     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 7.613     ; 7.778     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 7.259     ; 7.389     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 7.623     ; 7.788     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 9.205     ; 9.370     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 9.230     ; 9.395     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 8.881     ; 9.046     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 9.192     ; 9.357     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 9.192     ; 9.357     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 9.510     ; 9.675     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 9.205     ; 9.370     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 9.200     ; 9.365     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 7.623     ; 7.788     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 8.519     ; 8.684     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 8.519     ; 8.684     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 8.519     ; 8.684     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 8.512     ; 8.677     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 8.247     ; 8.412     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 8.512     ; 8.677     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 8.211     ; 8.376     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.647     ; 4.812     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.880     ; 5.025     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.241     ; 5.386     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.382     ; 5.527     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.382     ; 5.527     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.235     ; 5.380     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.395     ; 5.540     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.395     ; 5.540     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.386     ; 5.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.042     ; 5.207     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.725     ; 4.890     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.720     ; 4.885     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.647     ; 4.812     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.321     ; 5.486     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.222     ; 5.367     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.235     ; 5.380     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.222     ; 5.367     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 82
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.702 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.535  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 9.513  ; 0.000         ;
; CLOCK2_50                                      ; 13.942 ; 0.000         ;
; CLOCK3_50                                      ; 18.175 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.170 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.174 ; 0.000         ;
; CLOCK2_50                                      ; 0.180 ; 0.000         ;
; CLOCK3_50                                      ; 0.190 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -1.286 ; -51.554       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 6.071  ; 0.000         ;
; CLOCK2_50                                      ; 14.204 ; 0.000         ;
; CLOCK3_50                                      ; 18.750 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK3_50                                      ; 0.410 ; 0.000         ;
; CLOCK2_50                                      ; 0.794 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.769 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.774 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.760  ; 0.000         ;
; CLOCK2_50                                      ; 9.206  ; 0.000         ;
; CLOCK3_50                                      ; 9.296  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.256 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                              ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.535 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.828     ; 2.574      ;
; 5.535 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.828     ; 2.574      ;
; 5.535 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.828     ; 2.574      ;
; 5.535 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.828     ; 2.574      ;
; 5.535 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.828     ; 2.574      ;
; 5.537 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mRD        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.814     ; 2.586      ;
; 5.537 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.814     ; 2.586      ;
; 5.537 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.814     ; 2.586      ;
; 5.538 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.829     ; 2.570      ;
; 5.538 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.829     ; 2.570      ;
; 5.546 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.821     ; 2.570      ;
; 5.546 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.821     ; 2.570      ;
; 5.546 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.821     ; 2.570      ;
; 5.546 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.821     ; 2.570      ;
; 5.565 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.814     ; 2.558      ;
; 5.565 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.814     ; 2.558      ;
; 5.565 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mWR        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.814     ; 2.558      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.822     ; 2.544      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.822     ; 2.544      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.822     ; 2.544      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.822     ; 2.544      ;
; 5.571 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.822     ; 2.544      ;
; 5.789 ; Reset_Delay:u2|oRST_0                                                                                                                                  ; Sdram_Control:u7|mLENGTH[7] ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.811     ; 2.337      ;
; 6.162 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.719      ;
; 6.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.690      ;
; 6.195 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.686      ;
; 6.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.674      ;
; 6.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.674      ;
; 6.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.674      ;
; 6.210 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.670      ;
; 6.218 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.670      ;
; 6.218 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.670      ;
; 6.218 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.670      ;
; 6.218 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.670      ;
; 6.224 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.685      ;
; 6.224 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.685      ;
; 6.224 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.685      ;
; 6.224 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.685      ;
; 6.224 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.685      ;
; 6.225 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.656      ;
; 6.234 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.674      ;
; 6.234 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.674      ;
; 6.243 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.644      ;
; 6.243 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.644      ;
; 6.243 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.644      ;
; 6.243 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.644      ;
; 6.243 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 3.644      ;
; 6.244 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.672      ;
; 6.244 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.672      ;
; 6.244 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.672      ;
; 6.244 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.672      ;
; 6.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.665      ;
; 6.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.665      ;
; 6.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.665      ;
; 6.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.665      ;
; 6.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 3.665      ;
; 6.252 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.657      ;
; 6.252 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.657      ;
; 6.252 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.657      ;
; 6.252 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.657      ;
; 6.252 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.657      ;
; 6.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.627      ;
; 6.257 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.658      ;
; 6.257 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.658      ;
; 6.257 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.658      ;
; 6.257 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.658      ;
; 6.257 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.658      ;
; 6.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.654      ;
; 6.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 3.654      ;
; 6.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.623      ;
; 6.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.646      ;
; 6.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 3.646      ;
; 6.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.652      ;
; 6.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.652      ;
; 6.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.652      ;
; 6.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 3.652      ;
; 6.270 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.611      ;
; 6.270 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.611      ;
; 6.270 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.611      ;
; 6.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.644      ;
; 6.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.644      ;
; 6.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.644      ;
; 6.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 3.644      ;
; 6.273 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.607      ;
; 6.275 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.106     ; 3.606      ;
; 6.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.632      ;
; 6.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.632      ;
; 6.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.632      ;
; 6.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.632      ;
; 6.277 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 3.632      ;
; 6.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.638      ;
; 6.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[22]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.638      ;
; 6.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.638      ;
; 6.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.638      ;
; 6.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sdram_Control:u7|mADDR[21]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 3.638      ;
; 6.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.607      ;
; 6.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.607      ;
; 6.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.607      ;
; 6.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 3.607      ;
; 6.285 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 3.630      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.651      ;
; 9.513  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.651      ;
; 9.514  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.650      ;
; 9.523  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.641      ;
; 9.694  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.470      ;
; 9.695  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.469      ;
; 9.721  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.443      ;
; 9.721  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.443      ;
; 9.721  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.443      ;
; 9.721  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.443      ;
; 9.721  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.443      ;
; 9.731  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.319     ; 2.437      ;
; 9.731  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.319     ; 2.437      ;
; 9.731  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.319     ; 2.437      ;
; 9.731  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.319     ; 2.437      ;
; 9.743  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.452      ;
; 9.744  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.451      ;
; 9.746  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.449      ;
; 9.755  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.295     ; 2.437      ;
; 9.755  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.295     ; 2.437      ;
; 9.755  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.295     ; 2.437      ;
; 9.764  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.431      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.323     ; 2.346      ;
; 9.825  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.321     ; 2.341      ;
; 9.825  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.321     ; 2.341      ;
; 9.825  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.321     ; 2.341      ;
; 9.825  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.321     ; 2.341      ;
; 9.825  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.321     ; 2.341      ;
; 9.825  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.321     ; 2.341      ;
; 9.829  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.294     ; 2.364      ;
; 9.829  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.294     ; 2.364      ;
; 9.829  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.294     ; 2.364      ;
; 9.829  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.294     ; 2.364      ;
; 9.829  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.294     ; 2.364      ;
; 9.829  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.294     ; 2.364      ;
; 9.829  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.294     ; 2.364      ;
; 9.881  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.314      ;
; 9.881  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.314      ;
; 9.881  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.314      ;
; 9.881  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.314      ;
; 9.881  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.314      ;
; 9.929  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.266      ;
; 9.934  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.261      ;
; 9.961  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.140     ; 2.386      ;
; 9.967  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.302     ; 2.218      ;
; 9.967  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.302     ; 2.218      ;
; 9.967  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.302     ; 2.218      ;
; 9.975  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.112     ; 2.400      ;
; 9.979  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.203      ;
; 9.981  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.201      ;
; 9.982  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.200      ;
; 9.985  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.197      ;
; 10.110 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.122     ; 2.255      ;
; 10.118 ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.292     ; 2.077      ;
; 10.143 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.039      ;
; 10.143 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.039      ;
; 10.143 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.039      ;
; 10.143 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.039      ;
; 10.143 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.039      ;
; 10.143 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.039      ;
; 10.143 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.039      ;
; 10.143 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.039      ;
; 10.143 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.039      ;
; 10.160 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.022      ;
; 10.162 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.305     ; 2.020      ;
; 10.208 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.122     ; 2.157      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.243 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.053      ;
; 10.251 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.159     ; 2.099      ;
; 10.397 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.117     ; 1.973      ;
; 10.397 ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.117     ; 1.973      ;
; 10.920 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.656      ;
; 10.961 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11] ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.615      ;
; 11.013 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.563      ;
; 11.024 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.552      ;
; 11.041 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.535      ;
; 11.064 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.512      ;
; 11.105 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.471      ;
; 11.141 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.435      ;
; 11.149 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.427      ;
; 11.157 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.419      ;
; 11.157 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.419      ;
; 11.186 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.390      ;
; 11.203 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.373      ;
; 11.242 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.334      ;
; 11.245 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.089      ; 1.331      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.942 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.652      ; 6.709      ;
; 13.988 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.591      ; 6.602      ;
; 14.001 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.598      ; 6.596      ;
; 14.010 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.619      ; 6.608      ;
; 14.010 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.619      ; 6.608      ;
; 14.010 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.619      ; 6.608      ;
; 14.012 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.622      ; 6.609      ;
; 14.015 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.661      ; 6.645      ;
; 14.015 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.661      ; 6.645      ;
; 14.015 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.661      ; 6.645      ;
; 14.016 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.664      ; 6.647      ;
; 14.019 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.605      ; 6.585      ;
; 14.022 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.657      ; 6.634      ;
; 14.022 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.657      ; 6.634      ;
; 14.022 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.657      ; 6.634      ;
; 14.024 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.660      ; 6.635      ;
; 14.033 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.664      ; 6.630      ;
; 14.033 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.664      ; 6.630      ;
; 14.033 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.664      ; 6.630      ;
; 14.034 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.667      ; 6.632      ;
; 14.055 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.598      ; 6.542      ;
; 14.074 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.670      ; 6.595      ;
; 14.098 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.630      ; 6.531      ;
; 14.171 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.598      ; 6.426      ;
; 14.171 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.598      ; 6.426      ;
; 14.173 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.601      ; 6.427      ;
; 14.186 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.642      ; 6.455      ;
; 14.186 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.642      ; 6.455      ;
; 14.186 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.642      ; 6.455      ;
; 14.187 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.645      ; 6.457      ;
; 14.192 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.637      ; 6.444      ;
; 14.192 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.637      ; 6.444      ;
; 14.192 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.637      ; 6.444      ;
; 14.194 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.640      ; 6.445      ;
; 14.206 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.647      ; 6.440      ;
; 14.206 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.647      ; 6.440      ;
; 14.206 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.647      ; 6.440      ;
; 14.207 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.650      ; 6.442      ;
; 14.211 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.612      ; 6.400      ;
; 14.216 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.652      ; 6.435      ;
; 14.216 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.652      ; 6.435      ;
; 14.218 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.655      ; 6.436      ;
; 14.233 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.635      ; 6.401      ;
; 14.233 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.635      ; 6.401      ;
; 14.233 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.635      ; 6.401      ;
; 14.234 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.651      ; 6.416      ;
; 14.234 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.651      ; 6.416      ;
; 14.234 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.651      ; 6.416      ;
; 14.235 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.638      ; 6.402      ;
; 14.235 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.654      ; 6.418      ;
; 14.245 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.623      ; 6.377      ;
; 14.299 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.609      ; 6.309      ;
; 14.334 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.623      ; 6.288      ;
; 14.340 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.591      ; 6.250      ;
; 14.340 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.591      ; 6.250      ;
; 14.341 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.594      ; 6.252      ;
; 14.368 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.598      ; 6.229      ;
; 14.368 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.598      ; 6.229      ;
; 14.370 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.601      ; 6.230      ;
; 14.379 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.605      ; 6.225      ;
; 14.379 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.605      ; 6.225      ;
; 14.380 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.608      ; 6.227      ;
; 14.383 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.623      ; 6.239      ;
; 14.383 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.611      ; 6.227      ;
; 14.383 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.623      ; 6.239      ;
; 14.383 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.611      ; 6.227      ;
; 14.383 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.611      ; 6.227      ;
; 14.384 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.626      ; 6.241      ;
; 14.385 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.614      ; 6.228      ;
; 14.385 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.612      ; 6.226      ;
; 14.385 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.612      ; 6.226      ;
; 14.386 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.615      ; 6.228      ;
; 14.387 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.618      ; 6.230      ;
; 14.387 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.618      ; 6.230      ;
; 14.387 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.618      ; 6.230      ;
; 14.388 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.621      ; 6.232      ;
; 14.390 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.616      ; 6.225      ;
; 14.390 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.616      ; 6.225      ;
; 14.390 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.616      ; 6.225      ;
; 14.392 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.619      ; 6.226      ;
; 14.409 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.630      ; 6.220      ;
; 14.409 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.630      ; 6.220      ;
; 14.409 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.630      ; 6.220      ;
; 14.411 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.633      ; 6.221      ;
; 14.442 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.616      ; 6.173      ;
; 14.470 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.624      ; 6.153      ;
; 14.494 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.670      ; 6.175      ;
; 14.494 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.670      ; 6.175      ;
; 14.496 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.673      ; 6.176      ;
; 14.512 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.596      ; 6.083      ;
; 14.512 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.596      ; 6.083      ;
; 14.512 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.596      ; 6.083      ;
; 14.514 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_datain_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.599      ; 6.084      ;
; 14.555 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_address_reg0 ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.636      ; 6.080      ;
; 14.562 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_re_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.603      ; 6.040      ;
; 14.562 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_we_reg        ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.603      ; 6.040      ;
; 14.562 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_address_reg0  ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.603      ; 6.040      ;
; 14.563 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_datain_reg0   ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.606      ; 6.042      ;
; 14.573 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.611      ; 6.037      ;
; 14.573 ; test:test_0|Image_Loader:test_loader_0|valid_r ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg       ; CLOCK3_50    ; CLOCK2_50   ; 20.000       ; 0.611      ; 6.037      ;
+--------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.175 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.053     ; 1.779      ;
; 18.175 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.053     ; 1.779      ;
; 18.175 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.053     ; 1.779      ;
; 18.175 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.053     ; 1.779      ;
; 18.175 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.053     ; 1.779      ;
; 18.175 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.053     ; 1.779      ;
; 18.175 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.053     ; 1.779      ;
; 18.175 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.053     ; 1.779      ;
; 18.245 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.743      ;
; 18.245 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.743      ;
; 18.245 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.743      ;
; 18.245 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.743      ;
; 18.245 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.743      ;
; 18.245 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.743      ;
; 18.245 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.743      ;
; 18.245 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.743      ;
; 18.282 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.188     ; 1.537      ;
; 18.282 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.188     ; 1.537      ;
; 18.282 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.188     ; 1.537      ;
; 18.282 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.188     ; 1.537      ;
; 18.282 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.188     ; 1.537      ;
; 18.282 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.188     ; 1.537      ;
; 18.282 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.188     ; 1.537      ;
; 18.282 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.188     ; 1.537      ;
; 18.340 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.026     ; 1.641      ;
; 18.340 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.026     ; 1.641      ;
; 18.340 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.026     ; 1.641      ;
; 18.340 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.026     ; 1.641      ;
; 18.340 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.026     ; 1.641      ;
; 18.340 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.026     ; 1.641      ;
; 18.340 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.026     ; 1.641      ;
; 18.340 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.026     ; 1.641      ;
; 18.344 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.022     ; 1.641      ;
; 18.352 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.501      ;
; 18.352 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.501      ;
; 18.352 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.501      ;
; 18.352 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.501      ;
; 18.352 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.501      ;
; 18.352 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.501      ;
; 18.352 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.501      ;
; 18.352 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.501      ;
; 18.425 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.558      ;
; 18.434 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.066     ; 1.507      ;
; 18.434 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.066     ; 1.507      ;
; 18.434 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.066     ; 1.507      ;
; 18.435 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.066     ; 1.506      ;
; 18.435 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.066     ; 1.506      ;
; 18.444 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.639      ;
; 18.444 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.639      ;
; 18.444 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.639      ;
; 18.444 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.639      ;
; 18.444 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.639      ;
; 18.444 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.639      ;
; 18.444 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.639      ;
; 18.444 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]    ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.076      ; 1.639      ;
; 18.447 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.012     ; 1.548      ;
; 18.447 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.012     ; 1.548      ;
; 18.447 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.012     ; 1.548      ;
; 18.447 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.012     ; 1.548      ;
; 18.447 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.012     ; 1.548      ;
; 18.447 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.012     ; 1.548      ;
; 18.447 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.012     ; 1.548      ;
; 18.447 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.012     ; 1.548      ;
; 18.451 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.402      ;
; 18.451 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.402      ;
; 18.451 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.402      ;
; 18.451 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.402      ;
; 18.451 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.402      ;
; 18.451 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.402      ;
; 18.451 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.402      ;
; 18.451 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.154     ; 1.402      ;
; 18.451 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.532      ;
; 18.451 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.532      ;
; 18.451 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.532      ;
; 18.452 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.531      ;
; 18.452 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.531      ;
; 18.457 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.526      ;
; 18.460 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.066     ; 1.481      ;
; 18.476 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.507      ;
; 18.477 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.511      ;
; 18.477 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.511      ;
; 18.477 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.511      ;
; 18.477 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.511      ;
; 18.477 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.511      ;
; 18.477 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.511      ;
; 18.477 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.511      ;
; 18.477 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                      ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.019     ; 1.511      ;
; 18.479 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]             ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.116     ; 1.412      ;
; 18.485 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.498      ;
; 18.498 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.013      ; 1.522      ;
; 18.498 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.013      ; 1.522      ;
; 18.498 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.013      ; 1.522      ;
; 18.498 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.013      ; 1.522      ;
; 18.498 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.013      ; 1.522      ;
; 18.498 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.013      ; 1.522      ;
; 18.498 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.013      ; 1.522      ;
; 18.498 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                   ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                        ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.013      ; 1.522      ;
; 18.508 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.475      ;
; 18.540 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.443      ;
; 18.547 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                   ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.024     ; 1.436      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.170 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.177 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.273      ; 0.534      ;
; 0.181 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.315      ;
; 0.185 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.317      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.314      ;
; 0.197 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.236      ; 0.517      ;
; 0.198 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.236      ; 0.518      ;
; 0.202 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.185      ; 0.493      ;
; 0.208 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.185      ; 0.497      ;
; 0.210 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.185      ; 0.499      ;
; 0.210 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.334      ;
; 0.211 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.185      ; 0.500      ;
; 0.212 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.336      ;
; 0.216 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.341      ;
; 0.217 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.342      ;
; 0.227 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.231      ; 0.542      ;
; 0.248 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.372      ;
; 0.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.372      ;
; 0.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.382      ;
; 0.249 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.374      ;
; 0.254 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.387      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.388      ;
; 0.256 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.389      ;
; 0.256 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.388      ;
; 0.256 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.388      ;
; 0.256 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.393      ;
; 0.257 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.381      ;
; 0.257 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.390      ;
; 0.259 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.384      ;
; 0.267 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.393      ;
; 0.274 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.398      ;
; 0.274 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.398      ;
; 0.275 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.399      ;
; 0.275 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.399      ;
; 0.276 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.400      ;
; 0.279 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.404      ;
; 0.280 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.404      ;
; 0.282 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.407      ;
; 0.282 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.419      ;
; 0.284 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.421      ;
; 0.284 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.421      ;
; 0.285 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.422      ;
; 0.286 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.423      ;
; 0.286 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.423      ;
; 0.287 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.424      ;
; 0.287 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.424      ;
; 0.288 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.288 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.425      ;
; 0.289 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.414      ;
; 0.289 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.426      ;
; 0.289 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.426      ;
; 0.289 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.426      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.174 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.317      ;
; 0.183 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]                       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                      ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; Sdram_Control:u7|BA[1]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; Sdram_Control:u7|SA[8]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; Reset_Delay:u2|oRST_0                                ; Reset_Delay:u2|oRST_0                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Reset_Delay:u2|oRST_3                                ; Reset_Delay:u2|oRST_3                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Reset_Delay:u2|oRST_4                                ; Reset_Delay:u2|oRST_4                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Reset_Delay:u2|oRST_2                                ; Reset_Delay:u2|oRST_2                                                                                                                                 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u8|senosr_exposure[0]                 ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; Reset_Delay:u2|Cont[0]                               ; Reset_Delay:u2|Cont[0]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.314      ;
; 0.191 ; I2C_CCD_Config:u8|iexposure_adj_delay[0]             ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.315      ;
; 0.200 ; I2C_CCD_Config:u8|combo_cnt[24]                      ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.260 ; Image_Controller:image_controller|addr_counter_r[7]  ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.596      ;
; 0.263 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]             ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[1]             ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                              ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.388      ;
; 0.289 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.414      ;
; 0.291 ; I2C_CCD_Config:u8|combo_cnt[11]                      ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; Image_Controller:image_controller|addr_counter_r[4]  ; Image_Controller:image_controller|addr_counter_r[4]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[17]                      ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[9]                       ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[1]                       ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; Image_Controller:image_controller|addr_counter_r[9]  ; Image_Controller:image_controller|addr_counter_r[9]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[15]                      ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[13]                      ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[12]                      ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[7]                       ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[5]                       ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; Reset_Delay:u2|Cont[2]                               ; Reset_Delay:u2|Cont[2]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:u2|Cont[3]                               ; Reset_Delay:u2|Cont[3]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Image_Controller:image_controller|addr_counter_r[7]  ; Image_Controller:image_controller|addr_counter_r[7]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[23]                      ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[19]                      ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[14]                      ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[10]                      ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[8]                       ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[3]                       ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[2]                       ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[21]                      ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[20]                      ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[18]                      ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[16]                      ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[6]                       ; I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; Reset_Delay:u2|Cont[15]                              ; Reset_Delay:u2|Cont[15]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[6]                               ; Reset_Delay:u2|Cont[6]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[1]                               ; Reset_Delay:u2|Cont[1]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Image_Controller:image_controller|addr_counter_r[13] ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; Reset_Delay:u2|Cont[31]                              ; Reset_Delay:u2|Cont[31]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[22]                              ; Reset_Delay:u2|Cont[22]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[16]                              ; Reset_Delay:u2|Cont[16]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[14]                              ; Reset_Delay:u2|Cont[14]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[13]                              ; Reset_Delay:u2|Cont[13]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[8]                               ; Reset_Delay:u2|Cont[8]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[5]                               ; Reset_Delay:u2|Cont[5]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Image_Controller:image_controller|addr_counter_r[12] ; Image_Controller:image_controller|addr_counter_r[12]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Image_Controller:image_controller|addr_counter_r[11] ; Image_Controller:image_controller|addr_counter_r[11]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Image_Controller:image_controller|addr_counter_r[6]  ; Image_Controller:image_controller|addr_counter_r[6]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Image_Controller:image_controller|addr_counter_r[3]  ; Image_Controller:image_controller|addr_counter_r[3]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; Image_Controller:image_controller|addr_counter_r[2]  ; Image_Controller:image_controller|addr_counter_r[2]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:u2|Cont[24]                              ; Reset_Delay:u2|Cont[24]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[27]                              ; Reset_Delay:u2|Cont[27]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[30]                              ; Reset_Delay:u2|Cont[30]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[29]                              ; Reset_Delay:u2|Cont[29]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[21]                              ; Reset_Delay:u2|Cont[21]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[20]                              ; Reset_Delay:u2|Cont[20]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[19]                              ; Reset_Delay:u2|Cont[19]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[18]                              ; Reset_Delay:u2|Cont[18]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[17]                              ; Reset_Delay:u2|Cont[17]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[12]                              ; Reset_Delay:u2|Cont[12]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[11]                              ; Reset_Delay:u2|Cont[11]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[10]                              ; Reset_Delay:u2|Cont[10]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[7]                               ; Reset_Delay:u2|Cont[7]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[4]                               ; Reset_Delay:u2|Cont[4]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Image_Controller:image_controller|addr_counter_r[10] ; Image_Controller:image_controller|addr_counter_r[10]                                                                                                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; Image_Controller:image_controller|addr_counter_r[8]  ; Image_Controller:image_controller|addr_counter_r[8]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; Image_Controller:image_controller|addr_counter_r[5]  ; Image_Controller:image_controller|addr_counter_r[5]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Reset_Delay:u2|Cont[25]                              ; Reset_Delay:u2|Cont[25]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[26]                              ; Reset_Delay:u2|Cont[26]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[28]                              ; Reset_Delay:u2|Cont[28]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[23]                              ; Reset_Delay:u2|Cont[23]                                                                                                                               ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[9]                               ; Reset_Delay:u2|Cont[9]                                                                                                                                ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                    ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|combo_cnt[4]                       ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                   ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; I2C_CCD_Config:u8|combo_cnt[22]                      ; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; Image_Controller:image_controller|addr_counter_r[1]  ; Image_Controller:image_controller|addr_counter_r[1]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.432      ;
; 0.306 ; I2C_CCD_Config:u8|combo_cnt[0]                       ; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.431      ;
; 0.310 ; Image_Controller:image_controller|addr_counter_r[0]  ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.644      ;
; 0.336 ; Image_Controller:image_controller|addr_counter_r[10] ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.232      ; 0.672      ;
; 0.356 ; Image_Controller:image_controller|addr_counter_r[0]  ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.482      ;
; 0.391 ; Image_Controller:image_controller|addr_counter_r[0]  ; Image_Controller:image_controller|addr_counter_r[1]                                                                                                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.516      ;
+-------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.190 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.040      ; 0.314      ;
; 0.201 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.313      ;
; 0.203 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.313      ;
; 0.203 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.314      ;
; 0.203 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.313      ;
; 0.205 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.315      ;
; 0.206 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]        ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.317      ;
; 0.206 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.316      ;
; 0.208 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.022      ; 0.314      ;
; 0.215 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.325      ;
; 0.217 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.025      ; 0.326      ;
; 0.218 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.328      ;
; 0.224 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.334      ;
; 0.225 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.335      ;
; 0.229 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.025      ; 0.338      ;
; 0.236 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.071      ; 0.391      ;
; 0.251 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.040      ; 0.375      ;
; 0.268 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.038     ; 0.314      ;
; 0.268 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.038     ; 0.314      ;
; 0.269 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.038     ; 0.315      ;
; 0.270 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.138      ; 0.492      ;
; 0.276 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.387      ;
; 0.276 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.387      ;
; 0.277 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.387      ;
; 0.278 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.388      ;
; 0.281 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.391      ;
; 0.282 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.024      ; 0.390      ;
; 0.283 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.393      ;
; 0.289 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.116      ; 0.489      ;
; 0.290 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.008      ; 0.382      ;
; 0.291 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.032      ; 0.407      ;
; 0.291 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.048     ; 0.328      ;
; 0.292 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.054      ; 0.430      ;
; 0.293 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.054      ; 0.431      ;
; 0.293 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.054      ; 0.431      ;
; 0.294 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.301 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.008      ; 0.393      ;
; 0.302 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.008      ; 0.394      ;
; 0.305 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.415      ;
; 0.308 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.053      ; 0.445      ;
; 0.310 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.053      ; 0.447      ;
; 0.311 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.421      ;
; 0.314 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.053      ; 0.451      ;
; 0.314 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.053      ; 0.451      ;
; 0.320 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.430      ;
; 0.322 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.432      ;
; 0.323 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.433      ;
; 0.323 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.433      ;
; 0.323 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.433      ;
; 0.323 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.433      ;
; 0.328 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.038     ; 0.374      ;
; 0.332 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.024      ; 0.440      ;
; 0.333 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.024      ; 0.441      ;
; 0.338 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.024      ; 0.446      ;
; 0.340 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.450      ;
; 0.341 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.024      ; 0.449      ;
; 0.342 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.024      ; 0.450      ;
; 0.343 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.105      ; 0.532      ;
; 0.346 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.024      ; 0.454      ;
; 0.349 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.459      ;
; 0.349 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.459      ;
; 0.350 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.657      ;
; 0.351 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.066      ; 0.501      ;
; 0.352 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.659      ;
; 0.352 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.105      ; 0.541      ;
; 0.355 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.465      ;
; 0.357 ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.468      ;
; 0.359 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.666      ;
; 0.362 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.669      ;
; 0.371 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.071      ; 0.526      ;
; 0.384 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.008      ; 0.476      ;
; 0.386 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.071      ; 0.541      ;
; 0.391 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.036     ; 0.439      ;
; 0.392 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.189      ; 0.665      ;
; 0.405 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.054      ; 0.543      ;
; 0.408 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; -0.036     ; 0.456      ;
; 0.430 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.105      ; 0.619      ;
; 0.435 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.545      ;
; 0.441 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.024      ; 0.549      ;
; 0.459 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.592      ;
; 0.461 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.026      ; 0.571      ;
; 0.468 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.189      ; 0.741      ;
; 0.474 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.607      ;
; 0.478 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.611      ;
; 0.480 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.613      ;
; 0.484 ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.189      ; 0.757      ;
; 0.486 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.613      ;
; 0.487 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.614      ;
; 0.487 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.614      ;
; 0.488 ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.043      ; 0.615      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                              ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.286 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.766     ; 1.957      ;
; -1.286 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.762     ; 1.961      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.545     ; 1.962      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.546     ; 1.961      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.546     ; 1.961      ;
; -1.070 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.546     ; 1.961      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.549     ; 1.957      ;
; -1.069 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.548     ; 1.958      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; -1.056 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.527     ; 1.966      ;
; 1.142  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.799     ; 1.996      ;
; 1.142  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.799     ; 1.996      ;
; 1.142  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.799     ; 1.996      ;
; 1.142  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.799     ; 1.996      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.801     ; 1.993      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.803     ; 1.991      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.801     ; 1.993      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.801     ; 1.993      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.801     ; 1.993      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.801     ; 1.993      ;
; 1.143  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.801     ; 1.993      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 2.013      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.772     ; 2.015      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 2.013      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 2.013      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 2.013      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.775     ; 2.012      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 2.013      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 2.013      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.775     ; 2.012      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.775     ; 2.012      ;
; 1.150  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.774     ; 2.013      ;
; 1.230  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.654     ; 2.021      ;
; 1.230  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.654     ; 2.021      ;
; 1.230  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.654     ; 2.021      ;
; 1.230  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.654     ; 2.021      ;
; 1.230  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.654     ; 2.021      ;
; 1.230  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.654     ; 2.021      ;
; 1.230  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.654     ; 2.021      ;
; 1.230  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.654     ; 2.021      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.071 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.184      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.092 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.206      ;
; 6.107 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.202      ;
; 6.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.607     ; 2.224      ;
; 6.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 1.986      ;
; 6.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 1.986      ;
; 6.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 1.986      ;
; 6.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 1.986      ;
; 6.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.809     ; 1.986      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.800     ; 1.989      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 1.993      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.991      ;
; 6.148 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 1.993      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.204 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 5.702      ;
; 14.425 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 5.534      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.421 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.541      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.424 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.538      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.510      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.486 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.025     ; 2.476      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.534 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.433      ;
; 17.537 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.430      ;
; 17.537 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.430      ;
; 17.537 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.020     ; 2.430      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                             ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.750 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.001     ; 1.256      ;
; 18.750 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.001     ; 1.256      ;
; 18.750 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.001     ; 1.256      ;
; 18.750 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.001     ; 1.256      ;
; 18.750 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.001     ; 1.256      ;
; 18.750 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.001     ; 1.256      ;
; 18.835 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.084      ; 1.256      ;
; 18.835 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.084      ; 1.256      ;
; 18.838 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.007     ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.911 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.066      ; 1.162      ;
; 18.950 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.091      ; 1.148      ;
; 18.971 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.112      ; 1.148      ;
; 18.971 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.112      ; 1.148      ;
; 18.971 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.112      ; 1.148      ;
; 18.971 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.112      ; 1.148      ;
; 18.971 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.112      ; 1.148      ;
; 18.971 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.112      ; 1.148      ;
; 18.971 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.112      ; 1.148      ;
; 18.971 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.112      ; 1.148      ;
; 18.983 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.123      ; 1.147      ;
; 18.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.023     ; 0.987      ;
; 18.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.023     ; 0.987      ;
; 18.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.023     ; 0.987      ;
; 18.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.023     ; 0.987      ;
; 18.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.023     ; 0.987      ;
; 18.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.023     ; 0.987      ;
; 18.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.023     ; 0.987      ;
; 18.997 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.023     ; 0.987      ;
; 19.004 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.144      ; 1.147      ;
; 19.004 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.144      ; 1.147      ;
; 19.004 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.144      ; 1.147      ;
; 19.004 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.144      ; 1.147      ;
; 19.004 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.144      ; 1.147      ;
; 19.004 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.144      ; 1.147      ;
; 19.004 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.144      ; 1.147      ;
; 19.004 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.144      ; 1.147      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.131 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.082      ; 0.958      ;
; 19.155 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.069      ; 0.921      ;
; 19.155 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.069      ; 0.921      ;
; 19.155 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.069      ; 0.921      ;
; 19.155 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.069      ; 0.921      ;
; 19.155 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.069      ; 0.921      ;
; 19.155 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.069      ; 0.921      ;
; 19.155 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.069      ; 0.921      ;
; 19.155 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.069      ; 0.921      ;
; 19.155 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.069      ; 0.921      ;
; 19.176 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.090      ; 0.921      ;
; 19.176 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.090      ; 0.921      ;
; 19.176 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.090      ; 0.921      ;
; 19.283 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.027     ; 0.697      ;
; 19.283 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.027     ; 0.697      ;
; 19.283 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.027     ; 0.697      ;
; 19.283 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.027     ; 0.697      ;
; 19.283 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.027     ; 0.697      ;
; 19.283 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.027     ; 0.697      ;
; 19.283 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.027     ; 0.697      ;
; 19.283 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; -0.027     ; 0.697      ;
; 19.348 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.038      ; 0.697      ;
; 19.348 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.038      ; 0.697      ;
; 19.348 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.038      ; 0.697      ;
; 19.348 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 20.000       ; 0.038      ; 0.697      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK3_50'                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.410 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.113      ; 0.607      ;
; 0.410 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.113      ; 0.607      ;
; 0.410 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.113      ; 0.607      ;
; 0.410 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.113      ; 0.607      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.607      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.607      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.607      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.607      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.607      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.607      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.607      ;
; 0.496 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.027      ; 0.607      ;
; 0.543 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.167      ; 0.794      ;
; 0.543 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.167      ; 0.794      ;
; 0.543 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.167      ; 0.794      ;
; 0.565 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.145      ; 0.794      ;
; 0.565 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.145      ; 0.794      ;
; 0.565 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.145      ; 0.794      ;
; 0.565 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.145      ; 0.794      ;
; 0.565 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.145      ; 0.794      ;
; 0.565 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.145      ; 0.794      ;
; 0.565 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.145      ; 0.794      ;
; 0.565 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.145      ; 0.794      ;
; 0.565 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.145      ; 0.794      ;
; 0.581 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.159      ; 0.824      ;
; 0.581 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.159      ; 0.824      ;
; 0.581 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.159      ; 0.824      ;
; 0.581 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.159      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.582 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.158      ; 0.824      ;
; 0.671 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.978      ;
; 0.671 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.978      ;
; 0.671 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.978      ;
; 0.671 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.978      ;
; 0.671 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.978      ;
; 0.671 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.978      ;
; 0.671 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.978      ;
; 0.671 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.223      ; 0.978      ;
; 0.693 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.201      ; 0.978      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.840      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.189      ; 0.980      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.840      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.189      ; 0.980      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.840      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.189      ; 0.980      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.840      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.189      ; 0.980      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.840      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.840      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.840      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.049      ; 0.840      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.189      ; 0.980      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.189      ; 0.980      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.189      ; 0.980      ;
; 0.707 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.189      ; 0.980      ;
; 0.728 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.168      ; 0.980      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.757 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.142      ; 0.983      ;
; 0.828 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.161      ; 1.073      ;
; 0.828 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.161      ; 1.073      ;
; 0.833 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.066      ; 0.983      ;
; 0.917 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.073      ;
; 0.917 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.073      ;
; 0.917 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.073      ;
; 0.917 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.073      ;
; 0.917 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.073      ;
; 0.917 ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ; CLOCK3_50    ; CLOCK3_50   ; 0.000        ; 0.072      ; 1.073      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                   ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.794 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.132      ; 1.010      ;
; 0.934 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.132      ; 1.150      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.171      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.174 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 1.311      ;
; 1.279 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.136      ; 1.499      ;
; 1.287 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.136      ; 1.507      ;
; 1.376 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.136      ; 1.596      ;
; 1.409 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.136      ; 1.629      ;
; 1.443 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.136      ; 1.663      ;
; 1.468 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.136      ; 1.688      ;
; 1.510 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.136      ; 1.730      ;
; 1.510 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.136      ; 1.730      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.519 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.660      ;
; 1.525 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.136      ; 1.745      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.527 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.668      ;
; 1.543 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.141      ; 1.768      ;
; 1.585 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.141      ; 1.810      ;
; 1.588 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.141      ; 1.813      ;
; 1.602 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.141      ; 1.827      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.616 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.757      ;
; 1.644 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.141      ; 1.869      ;
; 1.645 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.141      ; 1.870      ;
; 1.645 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.141      ; 1.870      ;
; 1.648 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.141      ; 1.873      ;
; 1.649 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.057      ; 1.790      ;
+-------+------------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.769 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.681      ;
; 2.784 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.287     ; 1.681      ;
; 2.784 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.287     ; 1.681      ;
; 2.790 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.294     ; 1.680      ;
; 2.790 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.294     ; 1.680      ;
; 2.790 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.294     ; 1.680      ;
; 2.790 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.294     ; 1.680      ;
; 2.790 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.294     ; 1.680      ;
; 2.792 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.292     ; 1.684      ;
; 2.792 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.292     ; 1.684      ;
; 2.914 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.266     ; 1.832      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.269     ; 1.844      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.845      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.269     ; 1.844      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.269     ; 1.844      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.269     ; 1.844      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.269     ; 1.844      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.269     ; 1.844      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.269     ; 1.844      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.269     ; 1.844      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.269     ; 1.844      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.845      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.845      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.845      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.845      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.269     ; 1.844      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.269     ; 1.844      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.845      ;
; 2.929 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.845      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.823      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.823      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.825      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.825      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.825      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.823      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.823      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.823      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.823      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.823      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.823      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.825      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.825      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.825      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.825      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.825      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.825      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.825      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.295     ; 1.825      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.480     ; 1.684      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.480     ; 1.684      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.480     ; 1.684      ;
; 2.980 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.681      ;
; 3.015 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.881      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.038 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.889      ;
; 3.116 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.455     ; 1.845      ;
; 3.116 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.454     ; 1.846      ;
; 3.116 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.454     ; 1.846      ;
; 3.116 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.454     ; 1.846      ;
; 3.116 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.454     ; 1.846      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.774 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.269     ; 1.689      ;
; 2.774 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.269     ; 1.689      ;
; 2.774 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.269     ; 1.689      ;
; 2.774 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.269     ; 1.689      ;
; 2.774 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.269     ; 1.689      ;
; 2.775 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.269     ; 1.690      ;
; 2.775 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.269     ; 1.690      ;
; 2.896 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.244     ; 1.836      ;
; 2.896 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.244     ; 1.836      ;
; 2.896 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.244     ; 1.836      ;
; 2.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 1.823      ;
; 2.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 1.823      ;
; 2.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 1.823      ;
; 2.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 1.823      ;
; 2.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 1.823      ;
; 2.897 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 1.823      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.831      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.831      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.256     ; 1.831      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.903 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 1.827      ;
; 2.911 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.816      ;
; 2.911 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.816      ;
; 2.911 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.279     ; 1.816      ;
; 2.914 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.275     ; 1.823      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.814      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.814      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.814      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.286     ; 1.814      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.698      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.698      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.698      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.698      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[3]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.698      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.698      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[8]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.698      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[6]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.698      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[4]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.701      ;
; 2.975 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.698      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.698      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.698      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.698      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.698      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 1.697      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.462     ; 1.698      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_RTOW                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.696      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_WRITE                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.696      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_IDLE                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.696      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|state_r.S_READ                                                                                                                                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.696      ;
; 2.976 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_side_req_r                                                                                                                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.464     ; 1.696      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_we_reg                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                             ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                              ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                     ;
; 4.763 ; 4.993        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[10]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[11]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[12]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[13]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[14]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[15]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[16]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[17]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[18]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[19]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[20]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[21]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[22]                                                                                                                                                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR1_ADDR[7]                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_re_reg        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_re_reg        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_re_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_re_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a37~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_re_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a3~porta_we_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_re_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; 9.296 ; 9.480        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[0]                                                                 ;
; 9.296 ; 9.480        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[4]                                                                 ;
; 9.296 ; 9.480        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[5]                                                                 ;
; 9.296 ; 9.480        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[6]                                                                 ;
; 9.299 ; 9.483        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[16]                                                                                           ;
; 9.299 ; 9.483        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[17]                                                                                           ;
; 9.299 ; 9.483        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[18]                                                                                           ;
; 9.299 ; 9.483        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[19]                                                                                           ;
; 9.299 ; 9.483        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[20]                                                                                           ;
; 9.299 ; 9.483        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[21]                                                                                           ;
; 9.299 ; 9.483        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[22]                                                                                           ;
; 9.299 ; 9.483        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[23]                                                                                           ;
; 9.300 ; 9.484        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ;
; 9.300 ; 9.484        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]        ;
; 9.300 ; 9.484        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out       ;
; 9.300 ; 9.484        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                 ;
; 9.300 ; 9.484        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                 ;
; 9.300 ; 9.484        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                 ;
; 9.300 ; 9.484        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                 ;
; 9.300 ; 9.484        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[0]                                                            ;
; 9.300 ; 9.484        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[4]                                                            ;
; 9.300 ; 9.484        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[5]                                                            ;
; 9.300 ; 9.484        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[6]                                                            ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|avm_address_r[3]                                                                                     ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|valid_r                                                                                              ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:test_loader_0_avalon_master_0_translator|read_accepted ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                  ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]          ;
; 9.306 ; 9.490        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]            ;
; 9.307 ; 9.491        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                     ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|receive_num_r[0]                                                                                     ;
; 9.313 ; 9.497        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|receive_num_r[1]                                                                                     ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                 ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_clk_en                                                                ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[0]                                                       ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[1]                                                       ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[2]                                                       ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[3]                                                       ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[4]                                                       ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[5]                                                       ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[6]                                                       ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[7]                                                       ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|baud_rate_counter[8]                                                       ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|do_start_rx                                                                ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                     ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                     ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                     ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                     ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                     ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                     ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                     ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                     ;
; 9.317 ; 9.501        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                     ;
; 9.320 ; 9.504        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxsync_rxdxx1                                                     ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                 ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                 ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                 ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                 ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[1]                                                            ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[2]                                                            ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[3]                                                            ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_regs:the_test_uart_0_regs|readdata[7]                                                            ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|break_detect                                                               ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|delayed_unxrx_in_processxx3                                                ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_char_ready                                                              ;
; 9.321 ; 9.505        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_overrun                                                                 ;
; 9.322 ; 9.506        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[1]                                                                 ;
; 9.322 ; 9.506        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[2]                                                                 ;
; 9.322 ; 9.506        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[3]                                                                 ;
; 9.322 ; 9.506        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|rx_data[7]                                                                 ;
; 9.324 ; 9.508        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|avm_read_r                                                                                           ;
; 9.324 ; 9.508        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|state_r                                                                                              ;
; 9.324 ; 9.508        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_uart_0:uart_0|test_uart_0_rx:the_test_uart_0_rx|framing_error                                                              ;
; 9.325 ; 9.509        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[0]                                                                                            ;
; 9.325 ; 9.509        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[1]                                                                                            ;
; 9.325 ; 9.509        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[2]                                                                                            ;
; 9.325 ; 9.509        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[3]                                                                                            ;
; 9.325 ; 9.509        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[4]                                                                                            ;
; 9.325 ; 9.509        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[5]                                                                                            ;
; 9.325 ; 9.509        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[6]                                                                                            ;
; 9.325 ; 9.509        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[7]                                                                                            ;
; 9.328 ; 9.512        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|test_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override         ;
; 9.335 ; 9.519        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[10]                                                                                           ;
; 9.335 ; 9.519        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[11]                                                                                           ;
; 9.335 ; 9.519        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[12]                                                                                           ;
; 9.335 ; 9.519        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[13]                                                                                           ;
; 9.335 ; 9.519        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[14]                                                                                           ;
; 9.335 ; 9.519        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[15]                                                                                           ;
; 9.335 ; 9.519        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[8]                                                                                            ;
; 9.335 ; 9.519        ; 0.184          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test:test_0|Image_Loader:test_loader_0|data_r[9]                                                                                            ;
; 9.449 ; 9.449        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; CLOCK3_50~input|o                                                                                                                           ;
; 9.474 ; 9.474        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[0]|clk                                                                                             ;
; 9.474 ; 9.474        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[4]|clk                                                                                             ;
; 9.474 ; 9.474        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[5]|clk                                                                                             ;
; 9.474 ; 9.474        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|uart_0|the_test_uart_0_rx|rx_data[6]|clk                                                                                             ;
; 9.478 ; 9.478        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[0]|clk                                                                        ;
; 9.478 ; 9.478        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[4]|clk                                                                        ;
; 9.478 ; 9.478        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[5]|clk                                                                        ;
; 9.478 ; 9.478        ; 0.000          ; Low Pulse Width ; CLOCK3_50 ; Rise       ; test_0|mm_interconnect_0|uart_0_s1_translator|av_readdata_pre[6]|clk                                                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                       ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                        ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oRequest                                                                                                                                         ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[0]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[5]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[8]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[9]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                      ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                      ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                      ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ;
; 12.263 ; 12.493       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ;
; 12.271 ; 12.501       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ;
; 12.272 ; 12.502       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 2.184 ; 2.988 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 2.184 ; 2.988 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 1.991 ; 2.851 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 1.991 ; 2.851 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; 3.541 ; 4.522 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 3.541 ; 4.522 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.172 ; 4.136 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.132 ; 4.078 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.092 ; 4.032 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.074 ; 4.031 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.172 ; 4.136 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.016 ; 3.962 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.043 ; 3.991 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.144 ; 4.099 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.001 ; 3.918 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.901 ; 3.739 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.901 ; 3.787 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.016 ; 3.937 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.933 ; 3.834 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.086 ; 3.963 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.109 ; 4.049 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.015 ; 3.961 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.140 ; 4.094 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.030 ; -1.872 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.030 ; -1.872 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.796 ; -1.603 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.796 ; -1.603 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; -2.793 ; -3.711 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.793 ; -3.711 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -2.456 ; -3.285 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -2.680 ; -3.611 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -2.642 ; -3.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -2.625 ; -3.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -2.719 ; -3.666 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -2.569 ; -3.498 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -2.595 ; -3.527 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -2.691 ; -3.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -2.554 ; -3.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -2.458 ; -3.285 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -2.456 ; -3.330 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -2.567 ; -3.474 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -2.487 ; -3.375 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -2.634 ; -3.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -2.659 ; -3.582 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -2.568 ; -3.497 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -2.688 ; -3.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 7.662  ; 8.152  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.748  ; 4.675  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.727  ; 5.089  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.361  ; 3.574  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.657  ; 3.907  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.472  ; 3.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.828  ; 4.049  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.192  ; 4.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.894  ; 4.136  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.271  ; 4.601  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.617  ; 4.996  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.727  ; 5.089  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.490  ; 3.695  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.057  ; 3.239  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.803  ; 4.038  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.706  ; 3.944  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.706  ; 3.944  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.843  ; 2.977  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.984  ; 5.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 4.236  ; 4.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.639  ; 2.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.426  ; 5.803  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.420  ; 5.803  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 4.677  ; 4.874  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 4.313  ; 4.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 4.698  ; 4.770  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.180  ; 4.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.375  ; 4.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 4.778  ; 4.863  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.487  ; 4.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.909  ; 4.945  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 4.806  ; 4.917  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.467  ; 4.652  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.409  ; 5.570  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.631  ; 4.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.790  ; 4.879  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.687  ; 4.873  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 4.740  ; 4.855  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 5.225  ; 5.658  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.426  ; 5.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.100  ; 5.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.461  ; 4.533  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.087  ; 5.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.098  ; 4.145  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.225  ; 5.357  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 4.206  ; 4.248  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 4.424  ; 4.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.114  ; 5.314  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 4.928  ; 5.021  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 4.986  ; 5.322  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 4.605  ; 4.638  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 4.328  ; 4.377  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 4.672  ; 4.649  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 4.631  ; 4.694  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.999  ; 5.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.417  ; 4.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.999  ; 5.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.491  ; 3.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 3.073  ; 3.248  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.900  ; 3.037  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.679  ; 5.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 5.286  ; 5.531  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 5.286  ; 5.531  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 4.700  ; 4.987  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 6.211  ; 6.143  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.329  ; 4.302  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 3.970  ; 3.913  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.250  ; 4.269  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 3.990  ; 3.968  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.007  ; 3.988  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.156  ; 4.159  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 4.230  ; 4.182  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 4.225  ; 4.176  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 3.947  ; 3.942  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 6.211  ; 6.143  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 4.195  ; 4.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 4.696  ; 4.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 5.655  ; 5.417  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 4.663  ; 4.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.407  ; 4.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 5.746  ; 5.549  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 5.311  ; 5.439  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.053  ; 4.037  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.123  ; 4.134  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 5.925  ; 5.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 4.606  ; 4.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 5.474  ; 5.855  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 3.649  ; 3.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 3.846  ; 4.066  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 4.167  ; 4.448  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 3.534  ; 3.708  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 4.615  ; 4.903  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 5.417  ; 5.819  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 4.732  ; 5.048  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 4.750  ; 5.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 4.777  ; 5.067  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.679  ; 4.988  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 3.395  ; 3.549  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 3.959  ; 4.200  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 3.586  ; 3.756  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 5.474  ; 5.855  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 3.391  ; 3.559  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 4.053  ; 4.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 3.376  ; 3.592  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.410 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.443 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.535  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 4.161  ; 4.435  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 4.161  ; 4.435  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.102  ; 3.202  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.633  ; 2.676  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.575  ; 2.596  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.483  ; 2.494  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 3.102  ; 3.202  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.624  ; 2.651  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.672  ; 2.756  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.280  ; 3.405  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.148  ; 3.259  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 3.115  ; 3.233  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.198  ; 3.316  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.991  ; 3.081  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.011  ; 3.098  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 3.280  ; 3.405  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.679  ; 2.726  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.269  ; 3.394  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.864  ; 2.938  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 3.264  ; 3.388  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.673  ; 2.736  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.838  ; 2.923  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.269  ; 3.394  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.742  ; 2.783  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 7.378  ; 7.847  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.583  ; 4.511  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.703  ; 2.876  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.998  ; 3.199  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.283  ; 3.519  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.101  ; 3.343  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.448  ; 3.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.796  ; 4.053  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.509  ; 3.739  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.869  ; 4.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.201  ; 4.563  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.310  ; 4.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.122  ; 3.316  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.703  ; 2.876  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.423  ; 3.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.500  ; 2.626  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.326  ; 3.553  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.500  ; 2.626  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.556  ; 4.974  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.839  ; 4.093  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.306  ; 2.392  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.857  ; 2.938  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.972  ; 4.220  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.291  ; 3.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.981  ; 3.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.259  ; 3.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.857  ; 2.938  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.977  ; 3.071  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.386  ; 3.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.132  ; 3.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.194  ; 3.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.239  ; 3.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.040  ; 3.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.679  ; 3.894  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.922  ; 3.002  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.167  ; 3.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.090  ; 3.230  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.189  ; 3.321  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.706  ; 3.942  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.848  ; 4.091  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.725  ; 3.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.651  ; 3.854  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.538  ; 3.714  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.296  ; 3.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.767  ; 3.948  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.139  ; 3.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.046  ; 3.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.672  ; 3.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.530  ; 3.709  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.485  ; 3.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.183  ; 3.297  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.955  ; 3.076  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.049  ; 3.174  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.242  ; 3.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.718  ; 2.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.013  ; 4.302  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.571  ; 4.926  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.123  ; 3.285  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.718  ; 2.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.556  ; 2.684  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.264  ; 4.622  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 3.514  ; 3.796  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 3.963  ; 4.265  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 3.514  ; 3.796  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 1.960  ; 1.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 2.254  ; 2.291  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 1.960  ; 1.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 2.432  ; 2.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 2.181  ; 2.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 2.144  ; 2.166  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 2.152  ; 2.083  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 2.260  ; 2.297  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 2.153  ; 2.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 2.160  ; 2.203  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 4.158  ; 4.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 2.142  ; 2.174  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 2.869  ; 3.012  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 3.868  ; 3.732  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 2.902  ; 3.029  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 2.618  ; 2.712  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 3.753  ; 3.487  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 3.272  ; 3.332  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 2.396  ; 2.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 2.339  ; 2.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 4.249  ; 4.179  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.833  ; 3.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 3.034  ; 3.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 3.282  ; 3.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 3.471  ; 3.680  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 3.779  ; 4.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 3.172  ; 3.337  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 4.209  ; 4.483  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 4.980  ; 5.363  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 4.322  ; 4.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 4.338  ; 4.622  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 4.370  ; 4.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.274  ; 4.569  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 3.042  ; 3.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 3.584  ; 3.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 3.225  ; 3.386  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 5.034  ; 5.398  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 3.034  ; 3.193  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 3.670  ; 3.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 3.010  ; 3.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.251  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 3.770  ; 4.033  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 3.770  ; 4.033  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.150  ; 2.158  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.295  ; 2.334  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.239  ; 2.257  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.150  ; 2.158  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.744  ; 2.838  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.286  ; 2.309  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.330  ; 2.409  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.638  ; 2.723  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.788  ; 2.892  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.755  ; 2.867  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.836  ; 2.948  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.638  ; 2.723  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.656  ; 2.737  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.916  ; 3.034  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.337  ; 2.380  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.332  ; 2.390  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.514  ; 2.583  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.899  ; 3.015  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.332  ; 2.390  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.490  ; 2.570  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.903  ; 3.021  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.399  ; 2.436  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.514 ; 4.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.801 ; 4.708 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.944 ; 4.851 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.959 ; 4.866 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.786 ; 4.693 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.959 ; 4.866 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.965 ; 4.872 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.965 ; 4.872 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.296 ; 5.203 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.773 ; 4.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.773 ; 4.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.951 ; 4.858 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.755 ; 4.662 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.951 ; 4.858 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.764 ; 4.671 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.514 ; 4.449 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.773 ; 4.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.712 ; 5.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.734 ; 5.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.533 ; 5.440 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.713 ; 5.620 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.713 ; 5.620 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.900 ; 5.807 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.712 ; 5.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.720 ; 5.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.773 ; 4.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.303 ; 5.210 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.303 ; 5.210 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.303 ; 5.210 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.296 ; 5.203 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.137 ; 5.044 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.296 ; 5.203 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.117 ; 5.024 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.025 ; 2.932 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.127 ; 3.053 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.335 ; 3.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.428 ; 3.354 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.428 ; 3.354 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.339 ; 3.265 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.437 ; 3.363 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.437 ; 3.363 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.418 ; 3.344 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.242 ; 3.149 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.051 ; 2.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.054 ; 2.961 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.025 ; 2.932 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.396 ; 3.303 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.325 ; 3.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.339 ; 3.265 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.325 ; 3.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.109 ; 4.044 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.388 ; 4.295 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.525 ; 4.432 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.539 ; 4.446 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.374 ; 4.281 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.539 ; 4.446 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.545 ; 4.452 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.545 ; 4.452 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.863 ; 4.770 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.361 ; 4.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.361 ; 4.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.532 ; 4.439 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.344 ; 4.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.532 ; 4.439 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.352 ; 4.259 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.109 ; 4.044 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.361 ; 4.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.263 ; 5.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.284 ; 5.191 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.091 ; 4.998 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.263 ; 5.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.263 ; 5.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.443 ; 5.350 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.263 ; 5.170 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.271 ; 5.178 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.361 ; 4.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.869 ; 4.776 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.869 ; 4.776 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.869 ; 4.776 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.863 ; 4.770 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.711 ; 4.618 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.863 ; 4.770 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.691 ; 4.598 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.682 ; 2.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.771 ; 2.697 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 2.970 ; 2.896 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.059 ; 2.985 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.059 ; 2.985 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 2.974 ; 2.900 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.068 ; 2.994 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.068 ; 2.994 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.050 ; 2.976 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.891 ; 2.798 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.708 ; 2.615 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.711 ; 2.618 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.682 ; 2.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.038 ; 2.945 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 2.960 ; 2.886 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 2.974 ; 2.900 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 2.960 ; 2.886 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.848     ; 4.913     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.146     ; 5.239     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.306     ; 5.399     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.328     ; 5.421     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.132     ; 5.225     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.328     ; 5.421     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.332     ; 5.425     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.332     ; 5.425     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.703     ; 5.796     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.112     ; 5.205     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.112     ; 5.205     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.314     ; 5.407     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.081     ; 5.174     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.314     ; 5.407     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.102     ; 5.195     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.848     ; 4.913     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.112     ; 5.205     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.165     ; 6.258     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.191     ; 6.284     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.957     ; 6.050     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.163     ; 6.256     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.163     ; 6.256     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.376     ; 6.469     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.165     ; 6.258     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.172     ; 6.265     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.112     ; 5.205     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.710     ; 5.803     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.710     ; 5.803     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.710     ; 5.803     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.703     ; 5.796     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.528     ; 5.621     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.703     ; 5.796     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.501     ; 5.594     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.125     ; 3.218     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.291     ; 3.365     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.521     ; 3.595     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.613     ; 3.687     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.613     ; 3.687     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.518     ; 3.592     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.623     ; 3.697     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.623     ; 3.697     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.615     ; 3.689     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.391     ; 3.484     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.177     ; 3.270     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.181     ; 3.274     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.125     ; 3.218     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.568     ; 3.661     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.510     ; 3.584     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.518     ; 3.592     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.510     ; 3.584     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.427     ; 4.492     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.715     ; 4.808     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.869     ; 4.962     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.890     ; 4.983     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.702     ; 4.795     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.890     ; 4.983     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.894     ; 4.987     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.894     ; 4.987     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 5.250     ; 5.343     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.683     ; 4.776     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.683     ; 4.776     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.876     ; 4.969     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.653     ; 4.746     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.876     ; 4.969     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.673     ; 4.766     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.427     ; 4.492     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.683     ; 4.776     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.694     ; 5.787     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.718     ; 5.811     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.494     ; 5.587     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.692     ; 5.785     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.692     ; 5.785     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.896     ; 5.989     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.694     ; 5.787     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.700     ; 5.793     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.683     ; 4.776     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 5.257     ; 5.350     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.257     ; 5.350     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 5.257     ; 5.350     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 5.250     ; 5.343     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 5.082     ; 5.175     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 5.250     ; 5.343     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.056     ; 5.149     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.775     ; 2.868     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.925     ; 2.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.146     ; 3.220     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.233     ; 3.307     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.233     ; 3.307     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.142     ; 3.216     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.244     ; 3.318     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.244     ; 3.318     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.236     ; 3.310     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.030     ; 3.123     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.824     ; 2.917     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.829     ; 2.922     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.775     ; 2.868     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.200     ; 3.293     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.135     ; 3.209     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.142     ; 3.216     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.135     ; 3.209     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 82
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.099 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 1.567  ; 0.170 ; -4.553   ; 0.410   ; 4.685               ;
;  CLOCK2_50                                      ; 9.268  ; 0.180 ; 9.435    ; 0.794   ; 9.206               ;
;  CLOCK3_50                                      ; 16.378 ; 0.190 ; 17.623   ; 0.410   ; 9.296               ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 1.567  ; 0.174 ; 2.684    ; 2.774   ; 4.685               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 6.916  ; 0.170 ; -4.553   ; 2.769   ; 12.181              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; -451.25  ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK_50                                       ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000  ; 0.000 ; -451.250 ; 0.000   ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 4.402 ; 4.958 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 4.402 ; 4.958 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 4.123 ; 4.642 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 4.123 ; 4.642 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; 6.767 ; 7.375 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.767 ; 7.375 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.920 ; 6.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.828 ; 6.441 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.767 ; 6.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.675 ; 6.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.920 ; 6.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.579 ; 6.214 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.629 ; 6.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.859 ; 6.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.627 ; 6.190 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.391 ; 5.833 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.426 ; 5.952 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.616 ; 6.201 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.479 ; 6.025 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.764 ; 6.249 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.811 ; 6.410 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.586 ; 6.223 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.859 ; 6.478 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.030 ; -1.872 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.030 ; -1.872 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.796 ; -1.603 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.796 ; -1.603 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; -2.793 ; -3.711 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.793 ; -3.711 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -2.456 ; -3.285 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -2.680 ; -3.611 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -2.642 ; -3.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -2.625 ; -3.565 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -2.719 ; -3.666 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -2.569 ; -3.498 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -2.595 ; -3.527 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -2.691 ; -3.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -2.554 ; -3.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -2.458 ; -3.285 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -2.456 ; -3.330 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -2.567 ; -3.474 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -2.487 ; -3.375 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -2.634 ; -3.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -2.659 ; -3.582 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -2.568 ; -3.497 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -2.688 ; -3.625 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 14.863 ; 14.673 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.978  ; 8.774  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 9.344  ; 9.301  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 6.567  ; 6.651  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 7.198  ; 7.267  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 6.832  ; 6.917  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 7.641  ; 7.560  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 8.333  ; 8.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 7.667  ; 7.645  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 8.655  ; 8.569  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 9.209  ; 9.165  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 9.344  ; 9.301  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.917  ; 6.913  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 6.027  ; 6.040  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 7.575  ; 7.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 7.330  ; 7.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 7.330  ; 7.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.580  ; 5.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 9.828  ; 9.916  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 8.374  ; 8.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.152  ; 5.170  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 10.917 ; 10.735 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 10.917 ; 10.735 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 9.193  ; 9.010  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.297  ; 8.144  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 9.055  ; 8.882  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.002  ; 7.790  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.608  ; 8.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 9.142  ; 9.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.546  ; 8.549  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 9.543  ; 9.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 9.272  ; 9.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.774  ; 8.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 10.438 ; 10.260 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.883  ; 8.668  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 9.188  ; 9.050  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 9.163  ; 9.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 9.125  ; 9.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 10.391 ; 10.450 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 10.410 ; 10.373 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 9.984  ; 9.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.590  ; 8.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 9.817  ; 9.707  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.843  ; 7.765  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 10.050 ; 9.863  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.049  ; 7.972  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 8.869  ; 8.716  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 9.848  ; 9.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 9.486  ; 9.338  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 9.975  ; 9.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 8.795  ; 8.667  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 8.284  ; 8.194  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 8.866  ; 8.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.848  ; 8.732  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 9.929  ; 9.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 8.731  ; 8.681  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 9.929  ; 9.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 6.991  ; 6.835  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 6.083  ; 6.050  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.732  ; 5.755  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 9.236  ; 9.257  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 10.705 ; 10.590 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 10.705 ; 10.590 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 9.590  ; 9.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 11.113 ; 10.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 8.265  ; 8.011  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 7.511  ; 7.322  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 8.066  ; 7.901  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 7.599  ; 7.395  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 7.577  ; 7.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.838  ; 7.739  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 8.004  ; 7.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 7.975  ; 7.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 7.423  ; 7.317  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 11.113 ; 10.808 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 7.926  ; 7.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.954  ; 8.872  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 9.947  ; 9.454  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 8.887  ; 8.819  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 8.396  ; 8.301  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 10.115 ; 9.733  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 10.324 ; 10.071 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 7.702  ; 7.507  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 7.858  ; 7.704  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 10.522 ; 10.074 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 8.549  ; 8.537  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 10.781 ; 10.532 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 7.010  ; 7.016  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 7.450  ; 7.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 8.036  ; 8.075  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.808  ; 6.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 8.975  ; 8.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 10.592 ; 10.508 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 9.293  ; 9.199  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 9.278  ; 9.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 9.518  ; 9.324  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 9.152  ; 9.127  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 6.581  ; 6.577  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 7.747  ; 7.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 7.004  ; 6.982  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 10.781 ; 10.532 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.535  ; 6.557  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 7.913  ; 7.836  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 6.529  ; 6.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 8.460  ; 8.266  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 8.460  ; 8.266  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.052  ; 5.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.052  ; 4.993  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.925  ; 4.824  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 4.733  ; 4.644  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.052  ; 5.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.016  ; 4.909  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.183  ; 5.098  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.378  ; 6.258  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 6.122  ; 6.041  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 6.111  ; 6.011  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 6.197  ; 6.105  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.728  ; 5.653  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.840  ; 5.747  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 6.378  ; 6.258  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 5.186  ; 5.079  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.384  ; 6.266  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.540  ; 5.451  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 6.366  ; 6.266  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.118  ; 5.075  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.444  ; 5.429  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.384  ; 6.256  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.246  ; 5.124  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 7.378  ; 7.847  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 4.583  ; 4.511  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.703  ; 2.876  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.998  ; 3.199  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.283  ; 3.519  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.101  ; 3.343  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.448  ; 3.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.796  ; 4.053  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.509  ; 3.739  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.869  ; 4.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.201  ; 4.563  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.310  ; 4.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.122  ; 3.316  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.703  ; 2.876  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.423  ; 3.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.500  ; 2.626  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.326  ; 3.553  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.500  ; 2.626  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.556  ; 4.974  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.839  ; 4.093  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.306  ; 2.392  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.857  ; 2.938  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.972  ; 4.220  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.291  ; 3.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.981  ; 3.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.259  ; 3.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.857  ; 2.938  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.977  ; 3.071  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.386  ; 3.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.132  ; 3.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.194  ; 3.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.239  ; 3.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.040  ; 3.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.679  ; 3.894  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.922  ; 3.002  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.167  ; 3.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.090  ; 3.230  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.189  ; 3.321  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.706  ; 3.942  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.848  ; 4.091  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.725  ; 3.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.651  ; 3.854  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.538  ; 3.714  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.296  ; 3.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.767  ; 3.948  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.139  ; 3.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.046  ; 3.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.672  ; 3.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.530  ; 3.709  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.485  ; 3.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.183  ; 3.297  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.955  ; 3.076  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.049  ; 3.174  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.242  ; 3.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.718  ; 2.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.013  ; 4.302  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.571  ; 4.926  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.123  ; 3.285  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.718  ; 2.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.556  ; 2.684  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.264  ; 4.622  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 3.514  ; 3.796  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 3.963  ; 4.265  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 3.514  ; 3.796  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 1.960  ; 1.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 2.254  ; 2.291  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 1.960  ; 1.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 2.432  ; 2.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 2.181  ; 2.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 2.144  ; 2.166  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 2.152  ; 2.083  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 2.260  ; 2.297  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 2.153  ; 2.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 2.160  ; 2.203  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 4.158  ; 4.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 2.142  ; 2.174  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 2.869  ; 3.012  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 3.868  ; 3.732  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 2.902  ; 3.029  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 2.618  ; 2.712  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 3.753  ; 3.487  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 3.272  ; 3.332  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 2.396  ; 2.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 2.339  ; 2.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 4.249  ; 4.179  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.833  ; 3.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 3.034  ; 3.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 3.282  ; 3.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 3.471  ; 3.680  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 3.779  ; 4.047  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 3.172  ; 3.337  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 4.209  ; 4.483  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 4.980  ; 5.363  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 4.322  ; 4.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 4.338  ; 4.622  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 4.370  ; 4.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.274  ; 4.569  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 3.042  ; 3.188  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 3.584  ; 3.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 3.225  ; 3.386  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 5.034  ; 5.398  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 3.034  ; 3.193  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 3.670  ; 3.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 3.010  ; 3.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.251  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 3.770  ; 4.033  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 3.770  ; 4.033  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.150  ; 2.158  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.295  ; 2.334  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.239  ; 2.257  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 2.150  ; 2.158  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.744  ; 2.838  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 2.286  ; 2.309  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.330  ; 2.409  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.638  ; 2.723  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.788  ; 2.892  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.755  ; 2.867  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.836  ; 2.948  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.638  ; 2.723  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.656  ; 2.737  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.916  ; 3.034  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.337  ; 2.380  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.332  ; 2.390  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.514  ; 2.583  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.899  ; 3.015  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.332  ; 2.390  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.490  ; 2.570  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.903  ; 3.021  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.399  ; 2.436  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 4326     ; 0        ; 0        ; 0        ;
; CLOCK3_50                                      ; CLOCK2_50                                      ; 975      ; 0        ; 0        ; 0        ;
; CLOCK3_50                                      ; CLOCK3_50                                      ; 544      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 29652    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 27       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 27       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1832     ; 85       ; 16       ; 1365     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 4326     ; 0        ; 0        ; 0        ;
; CLOCK3_50                                      ; CLOCK2_50                                      ; 975      ; 0        ; 0        ; 0        ;
; CLOCK3_50                                      ; CLOCK3_50                                      ; 544      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 29652    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 27       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 27       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1832     ; 85       ; 16       ; 1365     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 533      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; CLOCK3_50                                      ; 3        ; 0        ; 0        ; 0        ;
; CLOCK3_50  ; CLOCK3_50                                      ; 88       ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 492      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[4] ; 139      ; 0        ; 48       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50  ; CLOCK2_50                                      ; 533      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; CLOCK3_50                                      ; 3        ; 0        ; 0        ; 0        ;
; CLOCK3_50  ; CLOCK3_50                                      ; 88       ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[0] ; 492      ; 0        ; 0        ; 0        ;
; CLOCK2_50  ; u6|altpll_component|auto_generated|pll1|clk[4] ; 139      ; 0        ; 48       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 37    ; 37   ;
; Unconstrained Input Port Paths  ; 326   ; 326  ;
; Unconstrained Output Ports      ; 191   ; 191  ;
; Unconstrained Output Port Paths ; 1213  ; 1213 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Jun 13 02:22:28 2023
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_9lj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_ohj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a* 
Info (332104): Reading SDC File: 'Test/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|delayed_wrptr_g[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.567               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.916               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.268               0.000 CLOCK2_50 
    Info (332119):    16.378               0.000 CLOCK3_50 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.386               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.428               0.000 CLOCK3_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -4.553
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.553            -451.250 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.684               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.435               0.000 CLOCK2_50 
    Info (332119):    17.623               0.000 CLOCK3_50 
Info (332146): Worst-case removal slack is 0.876
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.876               0.000 CLOCK3_50 
    Info (332119):     1.692               0.000 CLOCK2_50 
    Info (332119):     5.209               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.217               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.698
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.698               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.558               0.000 CLOCK2_50 
    Info (332119):     9.594               0.000 CLOCK3_50 
    Info (332119):    12.189               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 82 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 82
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.199 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|delayed_wrptr_g[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.449               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.503               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.944               0.000 CLOCK2_50 
    Info (332119):    16.682               0.000 CLOCK3_50 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.339               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.354               0.000 CLOCK2_50 
    Info (332119):     0.387               0.000 CLOCK3_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -3.788
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.788            -311.869 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.489               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.266               0.000 CLOCK2_50 
    Info (332119):    17.818               0.000 CLOCK3_50 
Info (332146): Worst-case removal slack is 0.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.800               0.000 CLOCK3_50 
    Info (332119):     1.521               0.000 CLOCK2_50 
    Info (332119):     4.566               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.576               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.685               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.564               0.000 CLOCK2_50 
    Info (332119):     9.578               0.000 CLOCK3_50 
    Info (332119):    12.181               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 82 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 82
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.702 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|delayed_wrptr_g[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.535
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.535               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.513               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    13.942               0.000 CLOCK2_50 
    Info (332119):    18.175               0.000 CLOCK3_50 
Info (332146): Worst-case hold slack is 0.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.170               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.174               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.180               0.000 CLOCK2_50 
    Info (332119):     0.190               0.000 CLOCK3_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.286
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.286             -51.554 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.071               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.204               0.000 CLOCK2_50 
    Info (332119):    18.750               0.000 CLOCK3_50 
Info (332146): Worst-case removal slack is 0.410
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.410               0.000 CLOCK3_50 
    Info (332119):     0.794               0.000 CLOCK2_50 
    Info (332119):     2.769               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.774               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.760
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.760               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.206               0.000 CLOCK2_50 
    Info (332119):     9.296               0.000 CLOCK3_50 
    Info (332119):    12.256               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 82 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 82
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.099 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4998 megabytes
    Info: Processing ended: Tue Jun 13 02:22:36 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:06


