orientation,row,col,pin_num_in_cell,port_name,mapped_pin,GPIO_type,Associated Clock,Clock Edge
TOP,,,,gfpga_pad_IO_A2F[0],pad_fpga_io[0],in,,
TOP,,,,gfpga_pad_IO_F2A[0],pad_fpga_io[0],out,,
TOP,,,,gfpga_pad_IO_A2F[2],pad_fpga_io[1],in,,
TOP,,,,gfpga_pad_IO_F2A[2],pad_fpga_io[1],out,,
TOP,,,,gfpga_pad_IO_A2F[1],pad_fpga_io[2],in,,
TOP,,,,gfpga_pad_IO_F2A[1],pad_fpga_io[2],out,,
TOP,,,,gfpga_pad_IO_A2F[3],pad_fpga_io[3],in,,
TOP,,,,gfpga_pad_IO_F2A[3],pad_fpga_io[3],out,,
RIGHT,,,,gfpga_pad_IO_A2F[5],pad_fpga_io[4],in,,
RIGHT,,,,gfpga_pad_IO_F2A[5],pad_fpga_io[4],out,,
RIGHT,,,,gfpga_pad_IO_A2F[4],pad_fpga_io[5],in,,
RIGHT,,,,gfpga_pad_IO_F2A[4],pad_fpga_io[5],out,,
BOTTOM,,,,gfpga_pad_IO_A2F[6],pad_fpga_io[6],in,,
BOTTOM,,,,gfpga_pad_IO_F2A[6],pad_fpga_io[6],out,,
LEFT,,,,gfpga_pad_IO_F2A[7],pad_fpga_io[7],in,,
LEFT,,,,gfpga_pad_IO_A2F[7],pad_fpga_io[7],out,,
