Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 13:42:16 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     703         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               45          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1071)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1749)
5. checking no_input_delay (8)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1071)
---------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: P15 (HIGH)

 There are 255 register/latch pins with no clock driven by root clock pin: P17 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: P4 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: P5 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_long_touch_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_short_touch_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_2/button_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_4/button_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/left_right_signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/process_begin_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/left_right_signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/process_begin_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/scan_seg_1/clkout_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/standard_clock_generator_edit_1/standard_clock_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[9]/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: standard_clock_generator_60_1/nolabel_line31/standard_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1749)
---------------------------------------------------
 There are 1749 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1787          inf        0.000                      0                 1787           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1787 Endpoints
Min Delay          1787 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_4_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.520ns  (logic 10.188ns (32.322%)  route 21.332ns (67.678%))
  Logic Levels:           33  (CARRY4=20 FDPE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[4]/C
    SLICE_X46Y10         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[4]/Q
                         net (fo=52, routed)          4.878     5.396    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_477_0[4]
    SLICE_X47Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.520 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36/O
                         net (fo=1, routed)           0.000     5.520    main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.052 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.052    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.166    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000     6.280    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_375/O[0]
                         net (fo=28, routed)          3.411     9.913    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[16]
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.299    10.212 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890/O
                         net (fo=1, routed)           0.332    10.544    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.123 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760/O[2]
                         net (fo=3, routed)           1.207    12.330    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760_n_5
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.301    12.631 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617/O
                         net (fo=1, routed)           0.549    13.179    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.705 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    13.705    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    13.819    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    13.933    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.267 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214/O[1]
                         net (fo=3, routed)           1.050    15.317    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303    15.620 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291/O
                         net (fo=1, routed)           0.000    15.620    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.047 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213/O[1]
                         net (fo=1, routed)           0.640    16.687    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213_n_6
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.306    16.993 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112/O
                         net (fo=1, routed)           0.000    16.993    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.241 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28/O[2]
                         net (fo=7, routed)           1.096    18.337    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28_n_5
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    19.037 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.037    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27/CO[0]
                         net (fo=44, routed)          1.502    20.809    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27_n_3
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.373    21.182 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120/O
                         net (fo=1, routed)           0.000    21.182    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.732 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.732    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.846 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    21.847    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.086 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22/O[2]
                         net (fo=8, routed)           1.180    23.266    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22_n_5
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.302    23.568 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130/O
                         net (fo=1, routed)           0.000    23.568    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.969 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.969    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.191 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41/O[0]
                         net (fo=3, routed)           0.849    25.040    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41_n_7
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.299    25.339 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82/O
                         net (fo=1, routed)           0.638    25.976    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.001    26.503    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.774 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.660    27.434    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26_n_3
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.373    27.807 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24/O
                         net (fo=5, routed)           0.961    28.768    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124    28.892 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_9/O
                         net (fo=2, routed)           0.622    29.515    main_state_switcher_1/second_time_switcher_for_total_working_time/content_4_reg[1]_0[0]
    SLICE_X46Y51         LUT6 (Prop_lut6_I3_O)        0.124    29.639 r  main_state_switcher_1/second_time_switcher_for_total_working_time/content_4[1]_i_5/O
                         net (fo=1, routed)           1.757    31.396    main_state_switcher_1/second_time_switcher_for_level_3_edit/content_4_reg[1]_2
    SLICE_X46Y34         LUT6 (Prop_lut6_I3_O)        0.124    31.520 r  main_state_switcher_1/second_time_switcher_for_level_3_edit/content_4[1]_i_1/O
                         net (fo=1, routed)           0.000    31.520    main_state_switcher_1/second_time_switcher_for_level_3_edit_n_11
    SLICE_X46Y34         FDRE                                         r  main_state_switcher_1/content_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_4_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.880ns  (logic 10.188ns (32.992%)  route 20.692ns (67.008%))
  Logic Levels:           33  (CARRY4=20 FDPE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[4]/C
    SLICE_X46Y10         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[4]/Q
                         net (fo=52, routed)          4.878     5.396    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_477_0[4]
    SLICE_X47Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.520 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36/O
                         net (fo=1, routed)           0.000     5.520    main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.052 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.052    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.166    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000     6.280    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_375/O[0]
                         net (fo=28, routed)          3.411     9.913    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[16]
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.299    10.212 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890/O
                         net (fo=1, routed)           0.332    10.544    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.123 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760/O[2]
                         net (fo=3, routed)           1.207    12.330    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760_n_5
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.301    12.631 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617/O
                         net (fo=1, routed)           0.549    13.179    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.705 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    13.705    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    13.819    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    13.933    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.267 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214/O[1]
                         net (fo=3, routed)           1.050    15.317    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303    15.620 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291/O
                         net (fo=1, routed)           0.000    15.620    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.047 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213/O[1]
                         net (fo=1, routed)           0.640    16.687    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213_n_6
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.306    16.993 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112/O
                         net (fo=1, routed)           0.000    16.993    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.241 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28/O[2]
                         net (fo=7, routed)           1.096    18.337    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28_n_5
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    19.037 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.037    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27/CO[0]
                         net (fo=44, routed)          1.502    20.809    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27_n_3
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.373    21.182 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120/O
                         net (fo=1, routed)           0.000    21.182    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.732 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.732    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.846 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    21.847    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.086 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22/O[2]
                         net (fo=8, routed)           1.180    23.266    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22_n_5
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.302    23.568 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130/O
                         net (fo=1, routed)           0.000    23.568    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.969 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.969    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.191 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41/O[0]
                         net (fo=3, routed)           0.849    25.040    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41_n_7
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.299    25.339 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82/O
                         net (fo=1, routed)           0.638    25.976    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.001    26.503    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.774 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.660    27.434    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26_n_3
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.373    27.807 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24/O
                         net (fo=5, routed)           1.227    29.034    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I0_O)        0.124    29.158 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[2]_i_9/O
                         net (fo=1, routed)           0.820    29.978    main_state_switcher_1/second_time_switcher_for_strong_standby/level_3_minute_1[0]
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.124    30.102 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[2]_i_3/O
                         net (fo=1, routed)           0.654    30.756    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4_reg[2]
    SLICE_X42Y37         LUT6 (Prop_lut6_I2_O)        0.124    30.880 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[2]_i_1/O
                         net (fo=1, routed)           0.000    30.880    main_state_switcher_1/second_time_switcher_for_total_working_time_standard_n_1
    SLICE_X42Y37         FDSE                                         r  main_state_switcher_1/content_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_4_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.726ns  (logic 10.188ns (33.157%)  route 20.538ns (66.843%))
  Logic Levels:           33  (CARRY4=20 FDPE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[4]/C
    SLICE_X46Y10         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[4]/Q
                         net (fo=52, routed)          4.878     5.396    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_477_0[4]
    SLICE_X47Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.520 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36/O
                         net (fo=1, routed)           0.000     5.520    main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.052 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.052    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.166    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000     6.280    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_375/O[0]
                         net (fo=28, routed)          3.411     9.913    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[16]
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.299    10.212 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890/O
                         net (fo=1, routed)           0.332    10.544    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.123 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760/O[2]
                         net (fo=3, routed)           1.207    12.330    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760_n_5
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.301    12.631 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617/O
                         net (fo=1, routed)           0.549    13.179    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.705 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    13.705    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    13.819    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    13.933    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.267 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214/O[1]
                         net (fo=3, routed)           1.050    15.317    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303    15.620 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291/O
                         net (fo=1, routed)           0.000    15.620    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.047 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213/O[1]
                         net (fo=1, routed)           0.640    16.687    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213_n_6
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.306    16.993 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112/O
                         net (fo=1, routed)           0.000    16.993    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.241 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28/O[2]
                         net (fo=7, routed)           1.096    18.337    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28_n_5
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    19.037 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.037    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27/CO[0]
                         net (fo=44, routed)          1.502    20.809    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27_n_3
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.373    21.182 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120/O
                         net (fo=1, routed)           0.000    21.182    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.732 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.732    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.846 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    21.847    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.086 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22/O[2]
                         net (fo=8, routed)           1.180    23.266    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22_n_5
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.302    23.568 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130/O
                         net (fo=1, routed)           0.000    23.568    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.969 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.969    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.191 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41/O[0]
                         net (fo=3, routed)           0.849    25.040    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41_n_7
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.299    25.339 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82/O
                         net (fo=1, routed)           0.638    25.976    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.001    26.503    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.774 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.660    27.434    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26_n_3
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.373    27.807 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24/O
                         net (fo=5, routed)           1.236    29.043    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124    29.167 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_8/O
                         net (fo=1, routed)           0.550    29.717    main_state_switcher_1/second_time_switcher_for_strong_standby/level_3_minute_1[1]
    SLICE_X41Y47         LUT4 (Prop_lut4_I2_O)        0.124    29.841 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[3]_i_3/O
                         net (fo=1, routed)           0.761    30.602    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[3]_0
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124    30.726 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[3]_i_1/O
                         net (fo=1, routed)           0.000    30.726    main_state_switcher_1/second_time_switcher_for_clock_n_27
    SLICE_X43Y38         FDRE                                         r  main_state_switcher_1/content_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.620ns  (logic 10.188ns (33.272%)  route 20.432ns (66.728%))
  Logic Levels:           33  (CARRY4=20 FDPE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[4]/C
    SLICE_X46Y10         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[4]/Q
                         net (fo=52, routed)          4.878     5.396    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_477_0[4]
    SLICE_X47Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.520 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36/O
                         net (fo=1, routed)           0.000     5.520    main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.052 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.052    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.166    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000     6.280    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_375/O[0]
                         net (fo=28, routed)          3.411     9.913    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[16]
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.299    10.212 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890/O
                         net (fo=1, routed)           0.332    10.544    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.123 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760/O[2]
                         net (fo=3, routed)           1.207    12.330    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760_n_5
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.301    12.631 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617/O
                         net (fo=1, routed)           0.549    13.179    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.705 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    13.705    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    13.819    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    13.933    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.267 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214/O[1]
                         net (fo=3, routed)           1.050    15.317    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303    15.620 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291/O
                         net (fo=1, routed)           0.000    15.620    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.047 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213/O[1]
                         net (fo=1, routed)           0.640    16.687    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213_n_6
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.306    16.993 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112/O
                         net (fo=1, routed)           0.000    16.993    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.241 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28/O[2]
                         net (fo=7, routed)           1.096    18.337    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28_n_5
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    19.037 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.037    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27/CO[0]
                         net (fo=44, routed)          1.502    20.809    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27_n_3
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.373    21.182 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120/O
                         net (fo=1, routed)           0.000    21.182    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.732 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.732    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.846 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    21.847    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.086 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22/O[2]
                         net (fo=8, routed)           1.180    23.266    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22_n_5
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.302    23.568 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130/O
                         net (fo=1, routed)           0.000    23.568    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.969 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.969    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.191 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41/O[0]
                         net (fo=3, routed)           0.849    25.040    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41_n_7
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.299    25.339 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82/O
                         net (fo=1, routed)           0.638    25.976    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.001    26.503    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.774 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.660    27.434    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26_n_3
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.373    27.807 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24/O
                         net (fo=5, routed)           0.961    28.768    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I5_O)        0.124    28.892 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_9/O
                         net (fo=2, routed)           0.328    29.220    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[0][0]
    SLICE_X42Y47         LUT4 (Prop_lut4_I2_O)        0.124    29.344 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[0]_i_3/O
                         net (fo=1, routed)           1.152    30.496    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3_reg[0]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124    30.620 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3[0]_i_1/O
                         net (fo=1, routed)           0.000    30.620    main_state_switcher_1/second_time_switcher_for_total_working_time_standard_n_2
    SLICE_X43Y38         FDSE                                         r  main_state_switcher_1/content_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.566ns  (logic 10.188ns (33.332%)  route 20.378ns (66.668%))
  Logic Levels:           33  (CARRY4=20 FDPE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[4]/C
    SLICE_X46Y10         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[4]/Q
                         net (fo=52, routed)          4.878     5.396    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_477_0[4]
    SLICE_X47Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.520 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36/O
                         net (fo=1, routed)           0.000     5.520    main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.052 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.052    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.166    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000     6.280    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_375/O[0]
                         net (fo=28, routed)          3.411     9.913    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[16]
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.299    10.212 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890/O
                         net (fo=1, routed)           0.332    10.544    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.123 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760/O[2]
                         net (fo=3, routed)           1.207    12.330    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760_n_5
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.301    12.631 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617/O
                         net (fo=1, routed)           0.549    13.179    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.705 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    13.705    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    13.819    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    13.933    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.267 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214/O[1]
                         net (fo=3, routed)           1.050    15.317    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303    15.620 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291/O
                         net (fo=1, routed)           0.000    15.620    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.047 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213/O[1]
                         net (fo=1, routed)           0.640    16.687    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213_n_6
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.306    16.993 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112/O
                         net (fo=1, routed)           0.000    16.993    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.241 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28/O[2]
                         net (fo=7, routed)           1.096    18.337    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28_n_5
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    19.037 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.037    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27/CO[0]
                         net (fo=44, routed)          1.502    20.809    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27_n_3
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.373    21.182 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120/O
                         net (fo=1, routed)           0.000    21.182    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.732 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.732    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.846 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    21.847    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.086 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22/O[2]
                         net (fo=8, routed)           1.180    23.266    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22_n_5
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.302    23.568 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130/O
                         net (fo=1, routed)           0.000    23.568    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.969 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.969    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.191 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41/O[0]
                         net (fo=3, routed)           0.849    25.040    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41_n_7
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.299    25.339 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82/O
                         net (fo=1, routed)           0.638    25.976    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.001    26.503    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.774 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.660    27.434    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26_n_3
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.373    27.807 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24/O
                         net (fo=5, routed)           0.334    28.141    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24_n_0
    SLICE_X42Y50         LUT6 (Prop_lut6_I3_O)        0.124    28.265 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[2]_i_12/O
                         net (fo=1, routed)           0.670    28.935    main_state_switcher_1/second_time_switcher_for_level_3/level_3_minute_0[2]
    SLICE_X42Y50         LUT4 (Prop_lut4_I0_O)        0.124    29.059 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[2]_i_5/O
                         net (fo=1, routed)           1.382    30.442    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_3_reg[2]_1
    SLICE_X42Y35         LUT6 (Prop_lut6_I3_O)        0.124    30.566 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_3[2]_i_1/O
                         net (fo=1, routed)           0.000    30.566    main_state_switcher_1/second_time_switcher_for_self_clean_edit_n_1
    SLICE_X42Y35         FDSE                                         r  main_state_switcher_1/content_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.378ns  (logic 10.188ns (33.537%)  route 20.190ns (66.463%))
  Logic Levels:           33  (CARRY4=20 FDPE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[4]/C
    SLICE_X46Y10         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[4]/Q
                         net (fo=52, routed)          4.878     5.396    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_477_0[4]
    SLICE_X47Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.520 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36/O
                         net (fo=1, routed)           0.000     5.520    main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.052 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.052    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.166    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000     6.280    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_375/O[0]
                         net (fo=28, routed)          3.411     9.913    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[16]
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.299    10.212 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890/O
                         net (fo=1, routed)           0.332    10.544    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.123 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760/O[2]
                         net (fo=3, routed)           1.207    12.330    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760_n_5
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.301    12.631 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617/O
                         net (fo=1, routed)           0.549    13.179    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.705 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    13.705    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    13.819    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    13.933    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.267 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214/O[1]
                         net (fo=3, routed)           1.050    15.317    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303    15.620 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291/O
                         net (fo=1, routed)           0.000    15.620    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.047 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213/O[1]
                         net (fo=1, routed)           0.640    16.687    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213_n_6
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.306    16.993 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112/O
                         net (fo=1, routed)           0.000    16.993    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.241 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28/O[2]
                         net (fo=7, routed)           1.096    18.337    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28_n_5
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    19.037 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.037    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27/CO[0]
                         net (fo=44, routed)          1.502    20.809    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27_n_3
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.373    21.182 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120/O
                         net (fo=1, routed)           0.000    21.182    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.732 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.732    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.846 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    21.847    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.086 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22/O[2]
                         net (fo=8, routed)           1.180    23.266    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22_n_5
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.302    23.568 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130/O
                         net (fo=1, routed)           0.000    23.568    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.969 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.969    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.191 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41/O[0]
                         net (fo=3, routed)           0.849    25.040    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41_n_7
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.299    25.339 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82/O
                         net (fo=1, routed)           0.638    25.976    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.001    26.503    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.774 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.660    27.434    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26_n_3
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.373    27.807 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24/O
                         net (fo=5, routed)           0.958    28.765    main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_24_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I4_O)        0.124    28.889 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[1]_i_11/O
                         net (fo=1, routed)           0.415    29.304    main_state_switcher_1/second_time_switcher_for_self_clean/content_3_reg[1][0]
    SLICE_X42Y49         LUT4 (Prop_lut4_I2_O)        0.124    29.428 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_3[1]_i_5/O
                         net (fo=1, routed)           0.826    30.254    main_state_switcher_1/second_time_switcher_for_self_clean/content_3[1]_i_5_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I0_O)        0.124    30.378 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_3[1]_i_2/O
                         net (fo=1, routed)           0.000    30.378    main_state_switcher_1/second_time_switcher_for_self_clean_n_12
    SLICE_X42Y36         FDRE                                         r  main_state_switcher_1/content_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_4_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.877ns  (logic 10.064ns (33.684%)  route 19.813ns (66.316%))
  Logic Levels:           32  (CARRY4=20 FDPE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y10         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[4]/C
    SLICE_X46Y10         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[4]/Q
                         net (fo=52, routed)          4.878     5.396    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_477_0[4]
    SLICE_X47Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.520 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36/O
                         net (fo=1, routed)           0.000     5.520    main_state_switcher_1/second_time_switcher_for_level_3/content_6[2]_i_36_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.052 r  main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.052    main_state_switcher_1/second_time_switcher_for_level_3/content_6_reg[2]_i_27_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.166 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110/CO[3]
                         net (fo=1, routed)           0.000     6.166    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_110_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.280 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364/CO[3]
                         net (fo=1, routed)           0.000     6.280    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_364_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_375/O[0]
                         net (fo=28, routed)          3.411     9.913    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[16]
    SLICE_X51Y41         LUT3 (Prop_lut3_I2_O)        0.299    10.212 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890/O
                         net (fo=1, routed)           0.332    10.544    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_890_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    11.123 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760/O[2]
                         net (fo=3, routed)           1.207    12.330    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_760_n_5
    SLICE_X47Y44         LUT3 (Prop_lut3_I2_O)        0.301    12.631 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617/O
                         net (fo=1, routed)           0.549    13.179    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_617_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.705 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453/CO[3]
                         net (fo=1, routed)           0.000    13.705    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_453_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.819 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365/CO[3]
                         net (fo=1, routed)           0.000    13.819    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_365_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.933 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285/CO[3]
                         net (fo=1, routed)           0.000    13.933    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_285_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.267 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214/O[1]
                         net (fo=3, routed)           1.050    15.317    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_214_n_6
    SLICE_X46Y46         LUT2 (Prop_lut2_I0_O)        0.303    15.620 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291/O
                         net (fo=1, routed)           0.000    15.620    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_291_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    16.047 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213/O[1]
                         net (fo=1, routed)           0.640    16.687    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_213_n_6
    SLICE_X44Y46         LUT2 (Prop_lut2_I1_O)        0.306    16.993 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112/O
                         net (fo=1, routed)           0.000    16.993    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_112_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.241 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28/O[2]
                         net (fo=7, routed)           1.096    18.337    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_28_n_5
    SLICE_X44Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.700    19.037 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.037    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_26_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    19.308 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27/CO[0]
                         net (fo=44, routed)          1.502    20.809    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_27_n_3
    SLICE_X45Y48         LUT4 (Prop_lut4_I1_O)        0.373    21.182 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120/O
                         net (fo=1, routed)           0.000    21.182    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_120_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.732 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29/CO[3]
                         net (fo=1, routed)           0.000    21.732    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_29_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.846 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.001    21.847    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_9_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.086 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22/O[2]
                         net (fo=8, routed)           1.180    23.266    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[1]_i_22_n_5
    SLICE_X43Y48         LUT1 (Prop_lut1_I0_O)        0.302    23.568 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130/O
                         net (fo=1, routed)           0.000    23.568    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_130_n_0
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.969 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.969    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_73_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.191 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41/O[0]
                         net (fo=3, routed)           0.849    25.040    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_41_n_7
    SLICE_X46Y49         LUT4 (Prop_lut4_I0_O)        0.299    25.339 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82/O
                         net (fo=1, routed)           0.638    25.976    main_state_switcher_1/second_time_switcher_for_level_3/content_4[1]_i_82_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.502 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44/CO[3]
                         net (fo=1, routed)           0.001    26.503    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_44_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.774 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.668    27.442    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[1]_i_26_n_3
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.373    27.815 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_8/O
                         net (fo=1, routed)           0.669    28.484    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_8_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I0_O)        0.124    28.608 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_3/O
                         net (fo=1, routed)           1.146    29.753    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4_reg[0]
    SLICE_X43Y37         LUT6 (Prop_lut6_I2_O)        0.124    29.877 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[0]_i_1/O
                         net (fo=1, routed)           0.000    29.877    main_state_switcher_1/second_time_switcher_for_total_working_time_standard_n_0
    SLICE_X43Y37         FDSE                                         r  main_state_switcher_1/content_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_7_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.483ns  (logic 8.990ns (35.278%)  route 16.493ns (64.722%))
  Logic Levels:           26  (CARRY4=12 FDPE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDPE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[15]/C
    SLICE_X61Y34         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  main_state_switcher_1/total_working_time_standard_reg[15]/Q
                         net (fo=49, routed)          3.321     3.777    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3_reg[1]_i_147_0[14]
    SLICE_X53Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.901 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_89/O
                         net (fo=2, routed)           1.055     4.956    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_89_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     5.571 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_224/O[3]
                         net (fo=3, routed)           0.837     6.408    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_224_n_4
    SLICE_X65Y41         LUT3 (Prop_lut3_I1_O)        0.306     6.714 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_163/O
                         net (fo=1, routed)           0.775     7.489    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_163_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_136/CO[3]
                         net (fo=1, routed)           0.000     8.015    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_136_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.349 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_81/O[1]
                         net (fo=3, routed)           0.836     9.185    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_81_n_6
    SLICE_X65Y42         LUT4 (Prop_lut4_I1_O)        0.303     9.488 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_92/O
                         net (fo=1, routed)           0.000     9.488    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_92_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.068 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_80/O[2]
                         net (fo=1, routed)           0.937    11.005    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_80_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    11.307 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_67/O
                         net (fo=1, routed)           0.000    11.307    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_67_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.683 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.683    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_39_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.902 f  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_79/O[0]
                         net (fo=1, routed)           0.817    12.719    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_79_n_7
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.295    13.014 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_66/O
                         net (fo=1, routed)           0.000    13.014    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_66_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    13.378 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_38/CO[0]
                         net (fo=44, routed)          1.859    15.237    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_38_n_3
    SLICE_X54Y38         LUT3 (Prop_lut3_I1_O)        0.373    15.610 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_32/O
                         net (fo=1, routed)           0.000    15.610    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_32_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.143 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.143    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_14_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.362 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_15/O[0]
                         net (fo=8, routed)           1.107    17.469    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_15_n_7
    SLICE_X56Y36         LUT2 (Prop_lut2_I1_O)        0.295    17.764 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_99/O
                         net (fo=1, routed)           0.000    17.764    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_99_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.407 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_59/O[3]
                         net (fo=3, routed)           0.709    19.115    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_59_n_4
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.307    19.422 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_88/O
                         net (fo=1, routed)           0.615    20.038    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_88_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.423 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.423    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_56_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.694 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.864    21.558    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_26_n_3
    SLICE_X53Y38         LUT6 (Prop_lut6_I4_O)        0.373    21.931 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[0]_i_15/O
                         net (fo=4, routed)           1.069    23.000    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[0]_i_15_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.124 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[2]_i_15/O
                         net (fo=1, routed)           0.000    23.124    main_state_switcher_1/second_time_switcher_for_left_right/total_working_standard_edit_minute_1[1]
    SLICE_X55Y34         MUXF7 (Prop_muxf7_I1_O)      0.245    23.369 r  main_state_switcher_1/second_time_switcher_for_left_right/content_7_reg[2]_i_8/O
                         net (fo=1, routed)           1.278    24.647    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_7_reg[2]_3
    SLICE_X44Y34         LUT6 (Prop_lut6_I3_O)        0.298    24.945 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_7[2]_i_2/O
                         net (fo=1, routed)           0.414    25.359    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_7[2]_i_2_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I0_O)        0.124    25.483 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_7[2]_i_1/O
                         net (fo=1, routed)           0.000    25.483    main_state_switcher_1/second_time_switcher_for_self_clean_edit_n_2
    SLICE_X46Y34         FDSE                                         r  main_state_switcher_1/content_7_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_6_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.267ns  (logic 8.963ns (35.473%)  route 16.304ns (64.527%))
  Logic Levels:           26  (CARRY4=12 FDPE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDPE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[15]/C
    SLICE_X61Y34         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  main_state_switcher_1/total_working_time_standard_reg[15]/Q
                         net (fo=49, routed)          3.321     3.777    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3_reg[1]_i_147_0[14]
    SLICE_X53Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.901 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_89/O
                         net (fo=2, routed)           1.055     4.956    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_89_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     5.571 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_224/O[3]
                         net (fo=3, routed)           0.837     6.408    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_224_n_4
    SLICE_X65Y41         LUT3 (Prop_lut3_I1_O)        0.306     6.714 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_163/O
                         net (fo=1, routed)           0.775     7.489    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_163_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_136/CO[3]
                         net (fo=1, routed)           0.000     8.015    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_136_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.349 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_81/O[1]
                         net (fo=3, routed)           0.836     9.185    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_81_n_6
    SLICE_X65Y42         LUT4 (Prop_lut4_I1_O)        0.303     9.488 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_92/O
                         net (fo=1, routed)           0.000     9.488    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_92_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.068 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_80/O[2]
                         net (fo=1, routed)           0.937    11.005    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_80_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    11.307 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_67/O
                         net (fo=1, routed)           0.000    11.307    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_67_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.683 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.683    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_39_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.902 f  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_79/O[0]
                         net (fo=1, routed)           0.817    12.719    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_79_n_7
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.295    13.014 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_66/O
                         net (fo=1, routed)           0.000    13.014    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_66_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    13.378 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_38/CO[0]
                         net (fo=44, routed)          1.859    15.237    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_38_n_3
    SLICE_X54Y38         LUT3 (Prop_lut3_I1_O)        0.373    15.610 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_32/O
                         net (fo=1, routed)           0.000    15.610    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_32_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.143 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.143    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_14_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.362 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_15/O[0]
                         net (fo=8, routed)           1.107    17.469    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_15_n_7
    SLICE_X56Y36         LUT2 (Prop_lut2_I1_O)        0.295    17.764 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_99/O
                         net (fo=1, routed)           0.000    17.764    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_99_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.407 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_59/O[3]
                         net (fo=3, routed)           0.709    19.115    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_59_n_4
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.307    19.422 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_88/O
                         net (fo=1, routed)           0.615    20.038    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_88_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.423 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.423    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_56_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.694 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.864    21.558    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_26_n_3
    SLICE_X53Y38         LUT6 (Prop_lut6_I4_O)        0.373    21.931 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[0]_i_15/O
                         net (fo=4, routed)           1.160    23.091    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[0]_i_15_n_0
    SLICE_X55Y34         LUT6 (Prop_lut6_I4_O)        0.124    23.215 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[0]_i_14/O
                         net (fo=1, routed)           0.000    23.215    main_state_switcher_1/second_time_switcher_for_left_right/total_working_standard_edit_minute_0[0]
    SLICE_X55Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    23.432 r  main_state_switcher_1/second_time_switcher_for_left_right/content_6_reg[0]_i_12/O
                         net (fo=1, routed)           0.968    24.400    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_6_reg[0]_0
    SLICE_X48Y34         LUT6 (Prop_lut6_I3_O)        0.299    24.699 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_6[0]_i_5/O
                         net (fo=1, routed)           0.444    25.143    main_state_switcher_1/second_time_switcher_for_strong_standby_standard/content_6_reg[0]_1
    SLICE_X48Y34         LUT5 (Prop_lut5_I4_O)        0.124    25.267 r  main_state_switcher_1/second_time_switcher_for_strong_standby_standard/content_6[0]_i_1/O
                         net (fo=1, routed)           0.000    25.267    main_state_switcher_1/second_time_switcher_for_strong_standby_standard_n_1
    SLICE_X48Y34         FDSE                                         r  main_state_switcher_1/content_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/content_7_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.106ns  (logic 8.958ns (35.680%)  route 16.148ns (64.320%))
  Logic Levels:           26  (CARRY4=12 FDPE=1 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDPE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_reg[15]/C
    SLICE_X61Y34         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  main_state_switcher_1/total_working_time_standard_reg[15]/Q
                         net (fo=49, routed)          3.321     3.777    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3_reg[1]_i_147_0[14]
    SLICE_X53Y41         LUT3 (Prop_lut3_I0_O)        0.124     3.901 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_89/O
                         net (fo=2, routed)           1.055     4.956    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_4[3]_i_89_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.615     5.571 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_224/O[3]
                         net (fo=3, routed)           0.837     6.408    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_224_n_4
    SLICE_X65Y41         LUT3 (Prop_lut3_I1_O)        0.306     6.714 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_163/O
                         net (fo=1, routed)           0.775     7.489    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_163_n_0
    SLICE_X63Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.015 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_136/CO[3]
                         net (fo=1, routed)           0.000     8.015    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_136_n_0
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.349 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_81/O[1]
                         net (fo=3, routed)           0.836     9.185    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_81_n_6
    SLICE_X65Y42         LUT4 (Prop_lut4_I1_O)        0.303     9.488 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_92/O
                         net (fo=1, routed)           0.000     9.488    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_92_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.068 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_80/O[2]
                         net (fo=1, routed)           0.937    11.005    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_80_n_5
    SLICE_X56Y40         LUT2 (Prop_lut2_I1_O)        0.302    11.307 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_67/O
                         net (fo=1, routed)           0.000    11.307    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_67_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.683 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.683    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_39_n_0
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.902 f  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_79/O[0]
                         net (fo=1, routed)           0.817    12.719    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_79_n_7
    SLICE_X55Y41         LUT1 (Prop_lut1_I0_O)        0.295    13.014 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_66/O
                         net (fo=1, routed)           0.000    13.014    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[0]_i_66_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    13.378 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_38/CO[0]
                         net (fo=44, routed)          1.859    15.237    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7_reg[0]_i_38_n_3
    SLICE_X54Y38         LUT3 (Prop_lut3_I1_O)        0.373    15.610 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_32/O
                         net (fo=1, routed)           0.000    15.610    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_32_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.143 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.143    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_14_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.362 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_15/O[0]
                         net (fo=8, routed)           1.107    17.469    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_15_n_7
    SLICE_X56Y36         LUT2 (Prop_lut2_I1_O)        0.295    17.764 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_99/O
                         net (fo=1, routed)           0.000    17.764    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_99_n_0
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.407 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_59/O[3]
                         net (fo=3, routed)           0.709    19.115    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_59_n_4
    SLICE_X57Y36         LUT4 (Prop_lut4_I0_O)        0.307    19.422 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_88/O
                         net (fo=1, routed)           0.615    20.038    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[1]_i_88_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.423 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.423    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_56_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.694 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.864    21.558    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6_reg[1]_i_26_n_3
    SLICE_X53Y38         LUT6 (Prop_lut6_I4_O)        0.373    21.931 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[0]_i_15/O
                         net (fo=4, routed)           1.043    22.974    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_6[0]_i_15_n_0
    SLICE_X54Y33         LUT6 (Prop_lut6_I1_O)        0.124    23.098 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_7[1]_i_36/O
                         net (fo=1, routed)           0.000    23.098    main_state_switcher_1/second_time_switcher_for_left_right/total_working_standard_edit_minute_1[0]
    SLICE_X54Y33         MUXF7 (Prop_muxf7_I1_O)      0.214    23.312 r  main_state_switcher_1/second_time_switcher_for_left_right/content_7_reg[1]_i_14/O
                         net (fo=1, routed)           1.219    24.531    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_7_reg[1]_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.297    24.828 f  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_7[1]_i_6/O
                         net (fo=1, routed)           0.154    24.982    main_state_switcher_1/second_time_switcher_for_clock/content_7_reg[1]_1
    SLICE_X45Y33         LUT6 (Prop_lut6_I5_O)        0.124    25.106 r  main_state_switcher_1/second_time_switcher_for_clock/content_7[1]_i_1/O
                         net (fo=1, routed)           0.000    25.106    main_state_switcher_1/second_time_switcher_for_clock_n_29
    SLICE_X45Y33         FDRE                                         r  main_state_switcher_1/content_7_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.141ns (59.227%)  route 0.097ns (40.773%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_next_reg[4]/C
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/total_working_time_standard_next_reg[4]/Q
                         net (fo=2, routed)           0.097     0.238    main_state_switcher_1/total_working_time_standard_next_reg_n_0_[4]
    SLICE_X63Y32         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_next_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (59.042%)  route 0.098ns (40.958%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[19]/C
    SLICE_X28Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[19]/Q
                         net (fo=2, routed)           0.098     0.239    main_state_switcher_1/strong_standby_timer_standard_next_reg_n_0_[19]
    SLICE_X29Y18         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_next_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_next_reg[15]/C
    SLICE_X43Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/self_clean_timer_standard_next_reg[15]/Q
                         net (fo=2, routed)           0.099     0.240    main_state_switcher_1/self_clean_timer_standard_next_reg_n_0_[15]
    SLICE_X42Y11         FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.151%)  route 0.101ns (41.849%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_next_reg[1]/C
    SLICE_X43Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/self_clean_timer_standard_next_reg[1]/Q
                         net (fo=2, routed)           0.101     0.242    main_state_switcher_1/self_clean_timer_standard_next_reg_n_0_[1]
    SLICE_X42Y9          FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.164ns (63.262%)  route 0.095ns (36.738%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_next_reg[3]/C
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_state_switcher_1/total_working_time_standard_next_reg[3]/Q
                         net (fo=2, routed)           0.095     0.259    main_state_switcher_1/total_working_time_standard_next_reg_n_0_[3]
    SLICE_X61Y33         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_next_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/strong_standby_timer_standard_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[11]/C
    SLICE_X37Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/strong_standby_timer_standard_next_reg[11]/Q
                         net (fo=2, routed)           0.120     0.261    main_state_switcher_1/strong_standby_timer_standard_next_reg_n_0_[11]
    SLICE_X37Y17         FDCE                                         r  main_state_switcher_1/strong_standby_timer_standard_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/left_right_standard_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/left_right_standard_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.863%)  route 0.121ns (46.137%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE                         0.000     0.000 r  main_state_switcher_1/left_right_standard_next_reg[1]/C
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/left_right_standard_next_reg[1]/Q
                         net (fo=2, routed)           0.121     0.262    main_state_switcher_1/left_right_standard_next_reg_n_0_[1]
    SLICE_X58Y11         FDCE                                         r  main_state_switcher_1/left_right_standard_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/total_working_time_standard_next_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDCE                         0.000     0.000 r  main_state_switcher_1/total_working_time_standard_next_reg[19]/C
    SLICE_X65Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/total_working_time_standard_next_reg[19]/Q
                         net (fo=2, routed)           0.122     0.263    main_state_switcher_1/total_working_time_standard_next_reg_n_0_[19]
    SLICE_X64Y34         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_next_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDPE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_next_reg[4]/C
    SLICE_X47Y10         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  main_state_switcher_1/level_3_timer_standard_next_reg[4]/Q
                         net (fo=2, routed)           0.124     0.265    main_state_switcher_1/level_3_timer_standard_next_reg_n_0_[4]
    SLICE_X46Y10         FDPE                                         r  main_state_switcher_1/level_3_timer_standard_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            main_state_switcher_1/state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.158ns (58.952%)  route 0.110ns (41.048%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         LDCE                         0.000     0.000 r  main_state_switcher_1/next_state_reg[11]/G
    SLICE_X62Y30         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  main_state_switcher_1/next_state_reg[11]/Q
                         net (fo=6, routed)           0.110     0.268    main_state_switcher_1/next_state__0[11]
    SLICE_X63Y30         FDCE                                         r  main_state_switcher_1/state_reg[11]/D
  -------------------------------------------------------------------    -------------------





