{
  "module_name": "ena_regs_defs.h",
  "hash_id": "3aa7b3a18e5b25d4ac72d79c9624ee906a5bfc767d365bfea3641a0c535dd4d6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/amazon/ena/ena_regs_defs.h",
  "human_readable_source": " \n \n#ifndef _ENA_REGS_H_\n#define _ENA_REGS_H_\n\nenum ena_regs_reset_reason_types {\n\tENA_REGS_RESET_NORMAL                       = 0,\n\tENA_REGS_RESET_KEEP_ALIVE_TO                = 1,\n\tENA_REGS_RESET_ADMIN_TO                     = 2,\n\tENA_REGS_RESET_MISS_TX_CMPL                 = 3,\n\tENA_REGS_RESET_INV_RX_REQ_ID                = 4,\n\tENA_REGS_RESET_INV_TX_REQ_ID                = 5,\n\tENA_REGS_RESET_TOO_MANY_RX_DESCS            = 6,\n\tENA_REGS_RESET_INIT_ERR                     = 7,\n\tENA_REGS_RESET_DRIVER_INVALID_STATE         = 8,\n\tENA_REGS_RESET_OS_TRIGGER                   = 9,\n\tENA_REGS_RESET_OS_NETDEV_WD                 = 10,\n\tENA_REGS_RESET_SHUTDOWN                     = 11,\n\tENA_REGS_RESET_USER_TRIGGER                 = 12,\n\tENA_REGS_RESET_GENERIC                      = 13,\n\tENA_REGS_RESET_MISS_INTERRUPT               = 14,\n};\n\n \n\n \n#define ENA_REGS_VERSION_OFF                                0x0\n#define ENA_REGS_CONTROLLER_VERSION_OFF                     0x4\n#define ENA_REGS_CAPS_OFF                                   0x8\n#define ENA_REGS_CAPS_EXT_OFF                               0xc\n#define ENA_REGS_AQ_BASE_LO_OFF                             0x10\n#define ENA_REGS_AQ_BASE_HI_OFF                             0x14\n#define ENA_REGS_AQ_CAPS_OFF                                0x18\n#define ENA_REGS_ACQ_BASE_LO_OFF                            0x20\n#define ENA_REGS_ACQ_BASE_HI_OFF                            0x24\n#define ENA_REGS_ACQ_CAPS_OFF                               0x28\n#define ENA_REGS_AQ_DB_OFF                                  0x2c\n#define ENA_REGS_ACQ_TAIL_OFF                               0x30\n#define ENA_REGS_AENQ_CAPS_OFF                              0x34\n#define ENA_REGS_AENQ_BASE_LO_OFF                           0x38\n#define ENA_REGS_AENQ_BASE_HI_OFF                           0x3c\n#define ENA_REGS_AENQ_HEAD_DB_OFF                           0x40\n#define ENA_REGS_AENQ_TAIL_OFF                              0x44\n#define ENA_REGS_INTR_MASK_OFF                              0x4c\n#define ENA_REGS_DEV_CTL_OFF                                0x54\n#define ENA_REGS_DEV_STS_OFF                                0x58\n#define ENA_REGS_MMIO_REG_READ_OFF                          0x5c\n#define ENA_REGS_MMIO_RESP_LO_OFF                           0x60\n#define ENA_REGS_MMIO_RESP_HI_OFF                           0x64\n#define ENA_REGS_RSS_IND_ENTRY_UPDATE_OFF                   0x68\n\n \n#define ENA_REGS_VERSION_MINOR_VERSION_MASK                 0xff\n#define ENA_REGS_VERSION_MAJOR_VERSION_SHIFT                8\n#define ENA_REGS_VERSION_MAJOR_VERSION_MASK                 0xff00\n\n \n#define ENA_REGS_CONTROLLER_VERSION_SUBMINOR_VERSION_MASK   0xff\n#define ENA_REGS_CONTROLLER_VERSION_MINOR_VERSION_SHIFT     8\n#define ENA_REGS_CONTROLLER_VERSION_MINOR_VERSION_MASK      0xff00\n#define ENA_REGS_CONTROLLER_VERSION_MAJOR_VERSION_SHIFT     16\n#define ENA_REGS_CONTROLLER_VERSION_MAJOR_VERSION_MASK      0xff0000\n#define ENA_REGS_CONTROLLER_VERSION_IMPL_ID_SHIFT           24\n#define ENA_REGS_CONTROLLER_VERSION_IMPL_ID_MASK            0xff000000\n\n \n#define ENA_REGS_CAPS_CONTIGUOUS_QUEUE_REQUIRED_MASK        0x1\n#define ENA_REGS_CAPS_RESET_TIMEOUT_SHIFT                   1\n#define ENA_REGS_CAPS_RESET_TIMEOUT_MASK                    0x3e\n#define ENA_REGS_CAPS_DMA_ADDR_WIDTH_SHIFT                  8\n#define ENA_REGS_CAPS_DMA_ADDR_WIDTH_MASK                   0xff00\n#define ENA_REGS_CAPS_ADMIN_CMD_TO_SHIFT                    16\n#define ENA_REGS_CAPS_ADMIN_CMD_TO_MASK                     0xf0000\n\n \n#define ENA_REGS_AQ_CAPS_AQ_DEPTH_MASK                      0xffff\n#define ENA_REGS_AQ_CAPS_AQ_ENTRY_SIZE_SHIFT                16\n#define ENA_REGS_AQ_CAPS_AQ_ENTRY_SIZE_MASK                 0xffff0000\n\n \n#define ENA_REGS_ACQ_CAPS_ACQ_DEPTH_MASK                    0xffff\n#define ENA_REGS_ACQ_CAPS_ACQ_ENTRY_SIZE_SHIFT              16\n#define ENA_REGS_ACQ_CAPS_ACQ_ENTRY_SIZE_MASK               0xffff0000\n\n \n#define ENA_REGS_AENQ_CAPS_AENQ_DEPTH_MASK                  0xffff\n#define ENA_REGS_AENQ_CAPS_AENQ_ENTRY_SIZE_SHIFT            16\n#define ENA_REGS_AENQ_CAPS_AENQ_ENTRY_SIZE_MASK             0xffff0000\n\n \n#define ENA_REGS_DEV_CTL_DEV_RESET_MASK                     0x1\n#define ENA_REGS_DEV_CTL_AQ_RESTART_SHIFT                   1\n#define ENA_REGS_DEV_CTL_AQ_RESTART_MASK                    0x2\n#define ENA_REGS_DEV_CTL_QUIESCENT_SHIFT                    2\n#define ENA_REGS_DEV_CTL_QUIESCENT_MASK                     0x4\n#define ENA_REGS_DEV_CTL_IO_RESUME_SHIFT                    3\n#define ENA_REGS_DEV_CTL_IO_RESUME_MASK                     0x8\n#define ENA_REGS_DEV_CTL_RESET_REASON_SHIFT                 28\n#define ENA_REGS_DEV_CTL_RESET_REASON_MASK                  0xf0000000\n\n \n#define ENA_REGS_DEV_STS_READY_MASK                         0x1\n#define ENA_REGS_DEV_STS_AQ_RESTART_IN_PROGRESS_SHIFT       1\n#define ENA_REGS_DEV_STS_AQ_RESTART_IN_PROGRESS_MASK        0x2\n#define ENA_REGS_DEV_STS_AQ_RESTART_FINISHED_SHIFT          2\n#define ENA_REGS_DEV_STS_AQ_RESTART_FINISHED_MASK           0x4\n#define ENA_REGS_DEV_STS_RESET_IN_PROGRESS_SHIFT            3\n#define ENA_REGS_DEV_STS_RESET_IN_PROGRESS_MASK             0x8\n#define ENA_REGS_DEV_STS_RESET_FINISHED_SHIFT               4\n#define ENA_REGS_DEV_STS_RESET_FINISHED_MASK                0x10\n#define ENA_REGS_DEV_STS_FATAL_ERROR_SHIFT                  5\n#define ENA_REGS_DEV_STS_FATAL_ERROR_MASK                   0x20\n#define ENA_REGS_DEV_STS_QUIESCENT_STATE_IN_PROGRESS_SHIFT  6\n#define ENA_REGS_DEV_STS_QUIESCENT_STATE_IN_PROGRESS_MASK   0x40\n#define ENA_REGS_DEV_STS_QUIESCENT_STATE_ACHIEVED_SHIFT     7\n#define ENA_REGS_DEV_STS_QUIESCENT_STATE_ACHIEVED_MASK      0x80\n\n \n#define ENA_REGS_MMIO_REG_READ_REQ_ID_MASK                  0xffff\n#define ENA_REGS_MMIO_REG_READ_REG_OFF_SHIFT                16\n#define ENA_REGS_MMIO_REG_READ_REG_OFF_MASK                 0xffff0000\n\n \n#define ENA_REGS_RSS_IND_ENTRY_UPDATE_INDEX_MASK            0xffff\n#define ENA_REGS_RSS_IND_ENTRY_UPDATE_CQ_IDX_SHIFT          16\n#define ENA_REGS_RSS_IND_ENTRY_UPDATE_CQ_IDX_MASK           0xffff0000\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}