Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto c8117c3ac49546d59270736ac3b2041b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shiftreg_tb_behav xil_defaultlib.shiftreg_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 12 for port temp [C:/Users/User/Desktop/suli/MSc/Rendszerarchitect/shiftreg_tx/shiftreg_tx.srcs/sim_1/new/shiftreg_tb.v:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shiftreg_tx
Compiling module xil_defaultlib.shiftreg_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot shiftreg_tb_behav
