#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Apr 26 16:06:02 2023
# Process ID: 4648
# Current directory: C:/Users/lab1/Desktop/stoper
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8076 C:\Users\lab1\Desktop\stoper\stoper.xpr
# Log file: C:/Users/lab1/Desktop/stoper/vivado.log
# Journal file: C:/Users/lab1/Desktop/stoper\vivado.jou
#-----------------------------------------------------------
sstart_guiopen_project C:/Users/lab1/Desktop/stoper/stoper.xpr
IINFO: [Project 1-313] Project file moved from '/home/czaras/Projekty/studia/IUP/fpga-projects-iup/stoper' since last save.Scanning sources...
FFinished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.oopen_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 800.121 ; gain = 201.137eupdaINFO: [Common 17-206] Exiting Vivadoopen_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7B58A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292AA7B58A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7B58A
set_property PROGRAM.FILE {C:/Users/lab1/Desktop/stoper/stoper.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lab1/Desktop/stoper/stoper.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 26 16:15:33 2023] Launched synth_1...
Run output will be captured here: C:/Users/lab1/Desktop/stoper/stoper.runs/synth_1/runme.log
[Wed Apr 26 16:15:33 2023] Launched impl_1...
Run output will be captured here: C:/Users/lab1/Desktop/stoper/stoper.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2702.930 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.085 . Memory (MB): peak = 2702.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2809.520 ; gain = 938.379
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7B58A
set_property PROGRAM.FILE {C:/Users/lab1/Desktop/stoper/stoper.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lab1/Desktop/stoper/stoper.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Apr 26 16:22:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/lab1/Desktop/stoper/stoper.runs/synth_1/runme.log
[Wed Apr 26 16:22:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/lab1/Desktop/stoper/stoper.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 3015.707 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 3015.707 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3015.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
close_design
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/lab1/Desktop/stoper/stoper.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/top.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/Display.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lab1/Desktop/stoper/stoper.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'stopwatch_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lab1/Desktop/stoper/stoper.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj stopwatch_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/Display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Display'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/FrequencyDivider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FrequencyDivider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'debouncer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lab1/Desktop/stoper/stoper.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lab1/Desktop/stoper/stoper.srcs/sim_1/new/stopwatch_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stopwatch_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lab1/Desktop/stoper/stoper.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 67574cf78f41457fb661bd87f20ee2e9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot stopwatch_tb_behav xil_defaultlib.stopwatch_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.FrequencyDivider [\FrequencyDivider(divider=100000...]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Encoder [encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.FrequencyDivider [\FrequencyDivider(divider=100000...]
Compiling architecture behavioral of entity xil_defaultlib.Display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.stopwatch_tb
Built simulation snapshot stopwatch_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lab1/Desktop/stoper/stoper.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "stopwatch_tb_behav -key {Behavioral:sim_1:Functional:stopwatch_tb} -tclbatch {stopwatch_tb.tcl} -view {C:/Users/lab1/Desktop/stoper/stopwatch_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/lab1/Desktop/stoper/stopwatch_tb_behav.wcfg
source stopwatch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 500ms
run: Time (s): cpu = 00:03:12 ; elapsed = 00:02:59 . Memory (MB): peak = 3015.707 ; gain = 0.000
xsim: Time (s): cpu = 00:03:13 ; elapsed = 00:03:01 . Memory (MB): peak = 3015.707 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'stopwatch_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 500ms
launch_simulation: Time (s): cpu = 00:03:14 ; elapsed = 00:03:06 . Memory (MB): peak = 3015.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 16:36:44 2023...
