[Rocket](Readme.md)/[rocket](https://github.com/freechipsproject/rocket-chip/tree/master/src/main/scala/rocket)
========================
*The Rocket core.*

*****************

+ **[ALU](rocket/ALU.md)** Rocket ALU implementation.
+ **[HellaCacheArbiter](rocket/HellaCacheArbiter.md)** arbiters used in the Rocket core.
+ **[BTB](rocket/BTB.md)** branch target buffer.
+ **[Breakpoint](rocket/Breakpoint.md)** breakpoint module.
+ **[HellaCache](rocket/HellaCache.md)** base module of caches.
+ **[IBuf](rocket/IBuf.md)** a buffer in between of IF and ID to handle RVC.
+ **[RVC](rocket/RVC.md)** RVC decoder.
+ **[ScratchpadSlavePort](rocket/ScratchpadSlavePort.md)**

<br><br><br><p align="right">
<sub>
Last updated: 28/07/2017<br>
[CC-BY](https://creativecommons.org/licenses/by/3.0/), &copy; (2017) [Wei Song](mailto:wsong83@gmail.com)<br>
[Apache 2.0](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.SiFive), &copy; (2016-2017) SiFive, Inc<br>
[BSD](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.Berkeley), &copy; (2012-2014, 2016) The Regents of the University of California (Regents)
</sub>
</p>
