module or_gate(A,B,Y);
	input A,B;
	output Y;
	assign Y=A|B;
endmodule




module test_or;

	wire Y;
	reg A,B;
	
or_gate or1(A,B,Y);

initial begin
	#5 A=0;B=1;
	#5 A=0;B=0;
	#5 A=1;B=1;
	#5 A=1;B=0;end
	
initial
	$monitor("%d, A=%b, B=%b ===>Y=%b",$time, A, B, Y);
	
endmodule
