{
  "ports": {
    "main": {
      "_1_1": {
        "out": 1
      },
      "and0": {
        "left": 0,
        "out": 0,
        "right": 0
      },
      "const0": {
        "out": 13
      },
      "const1": {
        "out": 10
      },
      "reg0": {
        "clk": 0,
        "done": 0,
        "in": 0,
        "out": 8,
        "write_en": 0
      }
    }
  },
  "memories": {
    "main": {
      "reg0": 8
    }
  }
}
