Version 4
SHEET 1 880 680
WIRE 512 272 512 224
WIRE 32 288 32 240
WIRE -320 304 -320 256
WIRE 512 416 512 352
WIRE 32 432 32 368
WIRE -320 448 -320 384
FLAG 32 432 0
FLAG -320 448 0
FLAG -320 256 A
FLAG 32 240 B
FLAG -224 32 A
FLAG 144 48 A
FLAG 480 32 A
FLAG 496 -144 A
FLAG -208 -128 A
FLAG 128 -112 A
FLAG -224 64 B
FLAG 144 80 B
FLAG 480 80 B
FLAG 496 -112 B
FLAG -208 -96 B
FLAG 512 416 0
FLAG 512 224 Vdd
FLAG 560 -32 Vdd
FLAG 560 -192 Vdd
FLAG 224 -176 Vdd
FLAG -128 -176 Vdd
FLAG -128 -16 Vdd
FLAG 224 0 Vdd
FLAG -48 -112 VoAND
FLAG -32 48 VoNOR
FLAG 320 64 VoNAND
FLAG 656 48 VoXOR
FLAG 640 -128 VoOR
FLAG 336 -112 VoINV
SYMBOL voltage -320 288 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName A
SYMATTR Value PULSE(0 5 0 10n 10n 1m 2m)
SYMBOL voltage 32 272 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName B
SYMATTR Value PULSE(0 5 0 10n 10n 0.5m 1m)
SYMBOL and -128 -112 R0
WINDOW 0 0 0 Left 0
SYMATTR InstName and
SYMBOL inverter 224 -112 R0
WINDOW 0 -10 4 Left 0
SYMATTR InstName inverter
SYMBOL nand 224 64 R0
SYMATTR InstName nand
SYMBOL nor -128 48 R0
SYMATTR InstName nor
SYMBOL or 560 -144 R0
WINDOW 0 0 0 Left 0
SYMATTR InstName or
SYMBOL xor 560 48 R0
SYMATTR InstName xor
SYMBOL voltage 512 256 R0
SYMATTR InstName Vdd
SYMATTR Value 5
TEXT -264 552 Left 2 !.tran 8m
TEXT -256 592 Left 2 !.lib C:\\Users\\RJ\\Documents\\LTspiceXVII\\DetailedModel.mod
