statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.7603
gpu_ipc_2 =     499.9059
gpu_tot_sim_cycle_stream_1 = 394590
gpu_tot_sim_cycle_stream_2 = 391688
gpu_sim_insn_1 = 3456713
gpu_sim_insn_2 = 195807125
gpu_sim_cycle = 394595
gpu_sim_insn = 199263838
gpu_ipc =     504.9832
gpu_tot_sim_cycle = 394595
gpu_tot_sim_insn = 199263838
gpu_tot_ipc =     504.9832
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1969321
gpu_stall_icnt2sh    = 197128
gpu_total_sim_rate=258448

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3287581
	L1I_total_cache_misses = 10811
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 10595, Miss = 7739, Miss_rate = 0.730, Pending_hits = 797, Reservation_fails = 280295
	L1D_cache_core[1]: Access = 10301, Miss = 7678, Miss_rate = 0.745, Pending_hits = 780, Reservation_fails = 275270
	L1D_cache_core[2]: Access = 10310, Miss = 7706, Miss_rate = 0.747, Pending_hits = 803, Reservation_fails = 273726
	L1D_cache_core[3]: Access = 10042, Miss = 7580, Miss_rate = 0.755, Pending_hits = 799, Reservation_fails = 271163
	L1D_cache_core[4]: Access = 11825, Miss = 8395, Miss_rate = 0.710, Pending_hits = 854, Reservation_fails = 305453
	L1D_cache_core[5]: Access = 10847, Miss = 7915, Miss_rate = 0.730, Pending_hits = 814, Reservation_fails = 292919
	L1D_cache_core[6]: Access = 10674, Miss = 7962, Miss_rate = 0.746, Pending_hits = 826, Reservation_fails = 274112
	L1D_cache_core[7]: Access = 11929, Miss = 8520, Miss_rate = 0.714, Pending_hits = 929, Reservation_fails = 285762
	L1D_cache_core[8]: Access = 11047, Miss = 8039, Miss_rate = 0.728, Pending_hits = 836, Reservation_fails = 287112
	L1D_cache_core[9]: Access = 10147, Miss = 7709, Miss_rate = 0.760, Pending_hits = 779, Reservation_fails = 268689
	L1D_cache_core[10]: Access = 6291, Miss = 5621, Miss_rate = 0.893, Pending_hits = 171, Reservation_fails = 260252
	L1D_cache_core[11]: Access = 6678, Miss = 5816, Miss_rate = 0.871, Pending_hits = 120, Reservation_fails = 286230
	L1D_cache_core[12]: Access = 7334, Miss = 6116, Miss_rate = 0.834, Pending_hits = 185, Reservation_fails = 290144
	L1D_cache_core[13]: Access = 7079, Miss = 6034, Miss_rate = 0.852, Pending_hits = 120, Reservation_fails = 295807
	L1D_cache_core[14]: Access = 7286, Miss = 6104, Miss_rate = 0.838, Pending_hits = 176, Reservation_fails = 293856
	L1D_cache_core[15]: Access = 6269, Miss = 5657, Miss_rate = 0.902, Pending_hits = 97, Reservation_fails = 269269
	L1D_cache_core[16]: Access = 6656, Miss = 5197, Miss_rate = 0.781, Pending_hits = 209, Reservation_fails = 265887
	L1D_cache_core[17]: Access = 6391, Miss = 5674, Miss_rate = 0.888, Pending_hits = 129, Reservation_fails = 264844
	L1D_cache_core[18]: Access = 7409, Miss = 6169, Miss_rate = 0.833, Pending_hits = 192, Reservation_fails = 292062
	L1D_cache_core[19]: Access = 6658, Miss = 5810, Miss_rate = 0.873, Pending_hits = 126, Reservation_fails = 275108
	L1D_cache_core[20]: Access = 6099, Miss = 5925, Miss_rate = 0.971, Pending_hits = 108, Reservation_fails = 291926
	L1D_cache_core[21]: Access = 5920, Miss = 5860, Miss_rate = 0.990, Pending_hits = 60, Reservation_fails = 309380
	L1D_cache_core[22]: Access = 6211, Miss = 5972, Miss_rate = 0.962, Pending_hits = 109, Reservation_fails = 298129
	L1D_cache_core[23]: Access = 5872, Miss = 5848, Miss_rate = 0.996, Pending_hits = 24, Reservation_fails = 295031
	L1D_cache_core[24]: Access = 5992, Miss = 5880, Miss_rate = 0.981, Pending_hits = 108, Reservation_fails = 296494
	L1D_cache_core[25]: Access = 5896, Miss = 5854, Miss_rate = 0.993, Pending_hits = 42, Reservation_fails = 314773
	L1D_cache_core[26]: Access = 5968, Miss = 5872, Miss_rate = 0.984, Pending_hits = 96, Reservation_fails = 303428
	L1D_cache_core[27]: Access = 5904, Miss = 5856, Miss_rate = 0.992, Pending_hits = 48, Reservation_fails = 295670
	L1D_cache_core[28]: Access = 5952, Miss = 5868, Miss_rate = 0.986, Pending_hits = 84, Reservation_fails = 309340
	L1D_cache_core[29]: Access = 5888, Miss = 5852, Miss_rate = 0.994, Pending_hits = 36, Reservation_fails = 312658
	L1D_cache_core[30]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 322180
	L1D_cache_core[31]: Access = 6540, Miss = 6540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 319864
	L1D_cache_core[32]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 330090
	L1D_cache_core[33]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344532
	L1D_cache_core[34]: Access = 6540, Miss = 6540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 305540
	L1D_cache_core[35]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 331026
	L1D_cache_core[36]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 325026
	L1D_cache_core[37]: Access = 7180, Miss = 7180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 331103
	L1D_cache_core[38]: Access = 7180, Miss = 7180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 341379
	L1D_cache_core[39]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344903
	L1D_cache_core[40]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 328489
	L1D_cache_core[41]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324098
	L1D_cache_core[42]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 326364
	L1D_cache_core[43]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 323372
	L1D_cache_core[44]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 345303
	L1D_cache_core[45]: Access = 6540, Miss = 6540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 323616
	L1D_cache_core[46]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 341321
	L1D_cache_core[47]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 317762
	L1D_cache_core[48]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 308230
	L1D_cache_core[49]: Access = 7180, Miss = 7180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 314937
	L1D_cache_core[50]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 311531
	L1D_cache_core[51]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 335273
	L1D_cache_core[52]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 339058
	L1D_cache_core[53]: Access = 6500, Miss = 6500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 317186
	L1D_cache_core[54]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324230
	L1D_cache_core[55]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 341885
	L1D_cache_core[56]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 330187
	L1D_cache_core[57]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 336755
	L1D_cache_core[58]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 321664
	L1D_cache_core[59]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 321679
	L1D_total_cache_accesses = 438850
	L1D_total_cache_misses = 399608
	L1D_total_cache_miss_rate = 0.9106
	L1D_total_cache_pending_hits = 10457
	L1D_total_cache_reservation_fails = 18463372
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 50566
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0269
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 231886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14386591
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 49206
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4076781
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3276770
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10811
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
997, 1010, 1062, 604, 591, 617, 604, 1023, 617, 468, 589, 1318, 589, 133, 604, 387, 604, 298, 539, 731, 604, 245, 537, 253, 604, 218, 984, 201, 500, 203, 450, 175, 832, 179, 802, 158, 383, 175, 383, 152, 341, 150, 765, 165, 318, 147, 159, 160, 
gpgpu_n_tot_thrd_icount = 206791936
gpgpu_n_tot_w_icount = 6462248
gpgpu_n_stall_shd_mem = 18521904
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 231878
gpgpu_n_mem_write_global = 168845
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 6312459
gpgpu_n_store_insn = 4055551
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 963437
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18518069
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27931849	W0_Idle:5172973	W0_Scoreboard:7784085	W1:109919	W2:37820	W3:29844	W4:26425	W5:20949	W6:10783	W7:5309	W8:1569	W9:563	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6219312
Warp Occupancy Distribution:
Stall:13888812	W0_Idle:3660773	W0_Scoreboard:3647882	W1:109919	W2:37820	W3:29844	W4:26425	W5:20949	W6:10783	W7:5309	W8:1569	W9:563	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2235052
Warp Occupancy Distribution:
Stall:14043037	W0_Idle:1512200	W0_Scoreboard:4136203	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3984260
warp_utilization0: 0.136479
warp_utilization1: 0.104674
warp_utilization2: 0.168285
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1855024 {8:231878,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18754792 {40:43832,72:4,136:125009,}
traffic_breakdown_coretomem[INST_ACC_R] = 5120 {8:640,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31495288 {136:231583,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1349048 {8:168631,}
traffic_breakdown_memtocore[INST_ACC_R] = 87040 {136:640,}
maxmrqlatency = 1316 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1267 
averagemflatency_1 = 1233 
averagemflatency_2= 1301 
averagemrqlatency_1 = 71 
averagemrqlatency_2 = 69 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 394594 
mrq_lat_table:137835 	4293 	6761 	16115 	50084 	81097 	106040 	73631 	18143 	647 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5453 	33450 	93115 	236853 	31335 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8316 	3869 	8020 	19846 	26681 	66405 	159547 	103513 	5102 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	165152 	55614 	9920 	956 	1 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	58850 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	49 	64 	675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        26        58        28        14        16        22        32        30        28        12        17        56        56        24        20 
dram[1]:        24        19        38        56        15        18        34        28        28        28        28        16        56        56        26        24 
dram[2]:        22        16        30        60        16        14        30        28        28        28        10        12        56        56        24        24 
dram[3]:        22        16        60        50        15        18        30        20        28        28        34        14        56        60        24        20 
dram[4]:        14        22        56        36        14        14        20        24        28        28        16        36        56        60        24        20 
dram[5]:        16        24        42        56        22        14        22        25        28        28        16        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      3559      3670      4579      3828      2627      3978      4324      4071      6841      6829      3447      3482      3541      3016 
dram[1]:      5152      5432      2443      3244      4246      8559      2828      9113      5085      4765      4085      7025      2775      3225      3719      3478 
dram[2]:      5171      5423      3724      2364      3947      3076      4286      2382      4528      4644      6898      6979      3381      3892      2934      4652 
dram[3]:      5129      5138      4257      3690      2727      4702      4460      2779      4292      4843      6768      6962      2991      3270      5885      3140 
dram[4]:      5099      4918      3533      3567      2428      4440      3764      3218      2703      4441      6818      7044      2837      2783      2806      3066 
dram[5]:      7729      5345      3666      3717      3260      4509      4054      3891      4334      6697      6758      5953      3009      4544      3656      3818 
average row accesses per activate:
dram[0]:  1.513880  1.517967  1.528864  1.545995  1.599190  1.655326  1.530416  1.554700  1.567814  1.576735  1.560092  1.579935  1.558024  1.548099  1.521597  1.531691 
dram[1]:  1.518963  1.533660  1.570315  1.561353  1.610282  1.638952  1.561734  1.569010  1.590376  1.602236  1.593002  1.599705  1.557787  1.567694  1.538258  1.566566 
dram[2]:  1.517880  1.510625  1.551241  1.537473  1.629497  1.615572  1.545455  1.567932  1.568312  1.586089  1.560000  1.574616  1.544737  1.553347  1.522936  1.525358 
dram[3]:  1.536853  1.541436  1.561862  1.552272  1.618266  1.625205  1.570020  1.588648  1.601147  1.590111  1.597235  1.615690  1.553472  1.569603  1.543958  1.551068 
dram[4]:  1.495790  1.510463  1.543117  1.567140  1.610211  1.630554  1.533280  1.572153  1.564885  1.562376  1.569335  1.594997  1.555809  1.558264  1.523267  1.554432 
dram[5]:  1.510514  1.520570  1.559078  1.563141  1.639321  1.615805  1.556622  1.563052  1.599940  1.602377  1.598619  1.570576  1.564942  1.561538  1.542800  1.539382 
average row locality = 494664/315759 = 1.566587
average row locality_1 = 210021/135381 = 1.551333
average row locality_2 = 284643/180378 = 1.578036
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3378      3377      3528      3533      4001      3955      4172      4127      3850      3822      3757      3699      3341      3328      3338      3352 
dram[1]:      3374      3381      3436      3453      3921      3898      3931      3927      3741      3761      3647      3719      3376      3330      3332      3336 
dram[2]:      3357      3380      3469      3518      3961      4009      4027      4160      3800      3882      3676      3720      3346      3333      3336      3380 
dram[3]:      3317      3431      3495      3491      3953      4003      3876      3912      3651      3772      3619      3622      3356      3333      3377      3335 
dram[4]:      3485      3452      3525      3451      4004      4033      4162      4030      3866      3861      3682      3664      3399      3327      3369      3300 
dram[5]:      3357      3382      3470      3471      3922      3953      3966      3958      3715      3719      3649      3613      3332      3333      3338      3320 
total reads: 348126
bank skew: 4172/3300 = 1.26
chip skew: 58610/57498 = 1.02
number of total write accesses:
dram[0]:      1312      1312      1398      1408      1924      1981      1564      1529      1664      1654      1669      1687      1358      1355      1312      1312 
dram[1]:      1312      1312      1399      1395      1905      1917      1546      1541      1679      1685      1680      1712      1355      1348      1312      1312 
dram[2]:      1312      1312      1405      1385      1972      1967      1532      1541      1664      1682      1667      1714      1350      1355      1312      1312 
dram[3]:      1312      1312      1403      1394      1965      1942      1539      1518      1652      1663      1695      1671      1365      1335      1312      1312 
dram[4]:      1312      1312      1396      1404      1957      1912      1551      1548      1669      1662      1671      1692      1368      1340      1312      1312 
dram[5]:      1312      1312      1399      1406      1973      1956      1546      1533      1648      1673      1676      1650      1355      1336      1312      1312 
total reads: 146538
bank skew: 1981/1312 = 1.51
chip skew: 24482/24390 = 1.00
average mf latency per bank:
dram[0]:        949       937       943       942      1156      1183      1204      1196      1017       984       991       954       935       909       954       955
dram[1]:        991       985      1000      1001      1225      1238      1215      1208      1029      1037      1009      1014       991       978       993      1012
dram[2]:        879       937       889       947      1106      1199      1092      1234       924      1018       900       979       866      1189       890       963
dram[3]:        957       946       977       951      1210      1156      1176      1143       993       978       990       950       942       931       983       959
dram[4]:        971       934       978       913      1212      1172      1237      1149      1018       981       985       938       947       907       973       923
dram[5]:        954       924       964       937      1212      1167      1191      1141      1001       952       971       947       944       920       962       934
maximum mf latency per bank:
dram[0]:       3593      3293      3501      3639      5033      5417      3901      4563      4250      4623      5032      4124      3892      3393      3409      3440
dram[1]:       3552      3632      3807      2992      4112      4485      4185      4067      3704      3916      3696      3577      3433      3317      3292      3110
dram[2]:       3252      3927      3515      3756      3831      4440      3883      4539      4358      4727      3728      4580      3185      3578      3488      4116
dram[3]:       3161      3272      3483      3775      4367      4486      3751      5269      4013      4229      3763      3872      3431      3967      3499      3480
dram[4]:       3536      3786      3459      3464      5119      5190      5461      4026      5695      3710      5058      3729      3698      3216      3743      3024
dram[5]:       3169      3647      3872      4085      4530      4540      4129      4098      3789      3279      4194      3851      3125      3298      3526      3317
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=250881 n_act=53302 n_pre=53286 n_req=81991 n_req_1=8733 n_req_2=73258 n_req_3=0 n_rd=117116 n_write=46280 bw_util=0.6197 bw_util_1=0.05763 bw_util_2=0.562 bw_util_3=0 blp=9.331165 blp_1= 1.719283 blp_2= 8.364354 blp_3= -nan
 n_activity=505661 dram_eff=0.6383 dram_eff_1=0.05936 dram_eff_2=0.5789 dram_eff_3=0
bk0: 6756a 278992i bk1: 6754a 270914i bk2: 7056a 255528i bk3: 7066a 251417i bk4: 8002a 187548i bk5: 7910a 174868i bk6: 8344a 182130i bk7: 8254a 179054i bk8: 7700a 234037i bk9: 7644a 227899i bk10: 7514a 221889i bk11: 7398a 217240i bk12: 6682a 246928i bk13: 6656a 246628i bk14: 6676a 239988i bk15: 6704a 227005i 
bw_dist = 0.058	0.562	0.000	0.351	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3506
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=255438 n_act=52040 n_pre=52024 n_req=80978 n_req_1=7689 n_req_2=73289 n_req_3=0 n_rd=115126 n_write=46237 bw_util=0.612 bw_util_1=0.04969 bw_util_2=0.5623 bw_util_3=0 blp=9.325465 blp_1= 1.653382 blp_2= 8.467216 blp_3= -nan
 n_activity=500800 dram_eff=0.6365 dram_eff_1=0.05169 dram_eff_2=0.5848 dram_eff_3=0
bk0: 6748a 276594i bk1: 6762a 270369i bk2: 6872a 261600i bk3: 6906a 253154i bk4: 7842a 192382i bk5: 7796a 184884i bk6: 7862a 199287i bk7: 7854a 186337i bk8: 7482a 236050i bk9: 7522a 226669i bk10: 7294a 229739i bk11: 7438a 216997i bk12: 6752a 248299i bk13: 6660a 245281i bk14: 6664a 239463i bk15: 6672a 230636i 
bw_dist = 0.050	0.562	0.000	0.350	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4129
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=251563 n_act=53140 n_pre=53124 n_req=81820 n_req_1=8587 n_req_2=73233 n_req_3=0 n_rd=116708 n_write=46330 bw_util=0.6182 bw_util_1=0.05632 bw_util_2=0.5619 bw_util_3=0 blp=9.228385 blp_1= 1.726545 blp_2= 8.266270 blp_3= -nan
 n_activity=506340 dram_eff=0.636 dram_eff_1=0.05794 dram_eff_2=0.578 dram_eff_3=0
bk0: 6714a 278706i bk1: 6760a 271129i bk2: 6938a 261334i bk3: 7036a 254121i bk4: 7922a 187086i bk5: 8018a 173318i bk6: 8054a 195989i bk7: 8320a 179997i bk8: 7600a 240646i bk9: 7764a 228190i bk10: 7352a 225503i bk11: 7440a 213699i bk12: 6692a 254362i bk13: 6666a 250782i bk14: 6672a 239685i bk15: 6760a 232755i 
bw_dist = 0.056	0.562	0.000	0.354	0.028
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1876
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=255717 n_act=51933 n_pre=51917 n_req=80945 n_req_1=7673 n_req_2=73272 n_req_3=0 n_rd=115086 n_write=46212 bw_util=0.6118 bw_util_1=0.04962 bw_util_2=0.5621 bw_util_3=0 blp=9.317963 blp_1= 1.630335 blp_2= 8.469688 blp_3= -nan
 n_activity=500513 dram_eff=0.6366 dram_eff_1=0.05164 dram_eff_2=0.585 dram_eff_3=0
bk0: 6634a 281118i bk1: 6862a 269860i bk2: 6990a 259050i bk3: 6982a 253395i bk4: 7906a 183376i bk5: 8006a 176837i bk6: 7752a 201054i bk7: 7824a 190507i bk8: 7302a 242393i bk9: 7544a 231683i bk10: 7238a 227649i bk11: 7244a 222120i bk12: 6712a 252644i bk13: 6666a 248904i bk14: 6754a 237408i bk15: 6670a 227377i 
bw_dist = 0.050	0.562	0.000	0.349	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3147
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=251000 n_act=53210 n_pre=53194 n_req=82040 n_req_1=8783 n_req_2=73257 n_req_3=0 n_rd=117220 n_write=46241 bw_util=0.6201 bw_util_1=0.05804 bw_util_2=0.562 bw_util_3=0 blp=9.331115 blp_1= 1.742917 blp_2= 8.362758 blp_3= -nan
 n_activity=506024 dram_eff=0.6383 dram_eff_1=0.05974 dram_eff_2=0.5785 dram_eff_3=0
bk0: 6970a 275196i bk1: 6904a 266520i bk2: 7050a 257481i bk3: 6902a 254078i bk4: 8008a 180286i bk5: 8066a 173170i bk6: 8324a 184690i bk7: 8060a 181504i bk8: 7732a 233214i bk9: 7722a 223414i bk10: 7364a 222006i bk11: 7328a 220469i bk12: 6798a 247621i bk13: 6654a 248952i bk14: 6738a 237154i bk15: 6600a 232276i 
bw_dist = 0.058	0.562	0.000	0.351	0.028
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4389
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=255380 n_act=52135 n_pre=52119 n_req=80895 n_req_1=7632 n_req_2=73263 n_req_3=0 n_rd=114996 n_write=46235 bw_util=0.6114 bw_util_1=0.04932 bw_util_2=0.5621 bw_util_3=0 blp=9.273888 blp_1= 1.653675 blp_2= 8.442061 blp_3= -nan
 n_activity=500753 dram_eff=0.636 dram_eff_1=0.0513 dram_eff_2=0.5847 dram_eff_3=0
bk0: 6714a 276859i bk1: 6764a 268391i bk2: 6940a 257539i bk3: 6942a 252647i bk4: 7844a 188110i bk5: 7906a 177642i bk6: 7932a 191162i bk7: 7916a 185748i bk8: 7430a 245249i bk9: 7438a 239139i bk10: 7298a 229272i bk11: 7226a 225085i bk12: 6664a 256075i bk13: 6666a 251260i bk14: 6676a 245113i bk15: 6640a 237634i 
bw_dist = 0.049	0.562	0.000	0.350	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.196

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33823, Miss = 29366, Miss_rate = 0.868, Pending_hits = 143, Reservation_fails = 30524
L2_cache_bank[1]: Access = 33600, Miss = 29193, Miss_rate = 0.869, Pending_hits = 126, Reservation_fails = 38055
L2_cache_bank[2]: Access = 33051, Miss = 28758, Miss_rate = 0.870, Pending_hits = 117, Reservation_fails = 49347
L2_cache_bank[3]: Access = 33158, Miss = 28805, Miss_rate = 0.869, Pending_hits = 128, Reservation_fails = 66340
L2_cache_bank[4]: Access = 33229, Miss = 28973, Miss_rate = 0.872, Pending_hits = 109, Reservation_fails = 24337
L2_cache_bank[5]: Access = 34933, Miss = 29382, Miss_rate = 0.841, Pending_hits = 145, Reservation_fails = 38551
L2_cache_bank[6]: Access = 32830, Miss = 28644, Miss_rate = 0.872, Pending_hits = 115, Reservation_fails = 25397
L2_cache_bank[7]: Access = 33138, Miss = 28900, Miss_rate = 0.872, Pending_hits = 122, Reservation_fails = 34917
L2_cache_bank[8]: Access = 33876, Miss = 29493, Miss_rate = 0.871, Pending_hits = 116, Reservation_fails = 20813
L2_cache_bank[9]: Access = 33393, Miss = 29119, Miss_rate = 0.872, Pending_hits = 137, Reservation_fails = 23573
L2_cache_bank[10]: Access = 33052, Miss = 28749, Miss_rate = 0.870, Pending_hits = 126, Reservation_fails = 33373
L2_cache_bank[11]: Access = 32972, Miss = 28749, Miss_rate = 0.872, Pending_hits = 145, Reservation_fails = 40622
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33823, Miss = 29366 (0.868), PendingHit = 143 (0.00423)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33600, Miss = 29193 (0.869), PendingHit = 126 (0.00375)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33051, Miss = 28758 (0.87), PendingHit = 117 (0.00354)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33158, Miss = 28805 (0.869), PendingHit = 128 (0.00386)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33229, Miss = 28973 (0.872), PendingHit = 109 (0.00328)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34933, Miss = 29382 (0.841), PendingHit = 145 (0.00415)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32830, Miss = 28644 (0.872), PendingHit = 115 (0.0035)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33138, Miss = 28900 (0.872), PendingHit = 122 (0.00368)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33876, Miss = 29493 (0.871), PendingHit = 116 (0.00342)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33393, Miss = 29119 (0.872), PendingHit = 137 (0.0041)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33052, Miss = 28749 (0.87), PendingHit = 126 (0.00381)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32972, Miss = 28749 (0.872), PendingHit = 145 (0.0044)
L2 Cache Total Miss Rate = 0.868
Stream 1: L2 Cache Miss Rate = 0.733
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 197375
Stream 1: Misses  = 144741
Stream 2: Accesses  = 203680
Stream 2: Misses  = 203390
Stream 1+2: Accesses  = 401055
Stream 1+2: Misses  = 348131
Total Accesses  = 401055
MPKI-CORES
CORE_L2MPKI_0	14.045
CORE_L2MPKI_1	16.686
CORE_L2MPKI_2	14.189
CORE_L2MPKI_3	15.571
CORE_L2MPKI_4	14.879
CORE_L2MPKI_5	15.968
CORE_L2MPKI_6	14.974
CORE_L2MPKI_7	19.484
CORE_L2MPKI_8	14.122
CORE_L2MPKI_9	15.872
CORE_L2MPKI_10	1.606
CORE_L2MPKI_11	1.624
CORE_L2MPKI_12	1.641
CORE_L2MPKI_13	1.640
CORE_L2MPKI_14	1.651
CORE_L2MPKI_15	1.618
CORE_L2MPKI_16	1.794
CORE_L2MPKI_17	1.627
CORE_L2MPKI_18	1.649
CORE_L2MPKI_19	1.629
CORE_L2MPKI_20	1.590
CORE_L2MPKI_21	1.586
CORE_L2MPKI_22	1.597
CORE_L2MPKI_23	1.592
CORE_L2MPKI_24	1.578
CORE_L2MPKI_25	1.588
CORE_L2MPKI_26	1.581
CORE_L2MPKI_27	1.587
CORE_L2MPKI_28	1.582
CORE_L2MPKI_29	1.591
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.597
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 6.271
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	3133
CORE_MISSES_1	3087
CORE_MISSES_2	3132
CORE_MISSES_3	3099
CORE_MISSES_4	3480
CORE_MISSES_5	3204
CORE_MISSES_6	3336
CORE_MISSES_7	3436
CORE_MISSES_8	3163
CORE_MISSES_9	3052
CORE_MISSES_10	5411
CORE_MISSES_11	5425
CORE_MISSES_12	5545
CORE_MISSES_13	5484
CORE_MISSES_14	5569
CORE_MISSES_15	5368
CORE_MISSES_16	4615
CORE_MISSES_17	5432
CORE_MISSES_18	5574
CORE_MISSES_19	5431
CORE_MISSES_20	5922
CORE_MISSES_21	5861
CORE_MISSES_22	5946
CORE_MISSES_23	5848
CORE_MISSES_24	5877
CORE_MISSES_25	5855
CORE_MISSES_26	5874
CORE_MISSES_27	5858
CORE_MISSES_28	5868
CORE_MISSES_29	5856
CORE_MISSES_30	6520
CORE_MISSES_31	6541
CORE_MISSES_32	7161
CORE_MISSES_33	7160
CORE_MISSES_34	6544
CORE_MISSES_35	7161
CORE_MISSES_36	6522
CORE_MISSES_37	7180
CORE_MISSES_38	7180
CORE_MISSES_39	7160
CORE_MISSES_40	6520
CORE_MISSES_41	6521
CORE_MISSES_42	6520
CORE_MISSES_43	6520
CORE_MISSES_44	7160
CORE_MISSES_45	6540
CORE_MISSES_46	7160
CORE_MISSES_47	6520
CORE_MISSES_48	6520
CORE_MISSES_49	7180
CORE_MISSES_50	6520
CORE_MISSES_51	7160
CORE_MISSES_52	6520
CORE_MISSES_53	6500
CORE_MISSES_54	6520
CORE_MISSES_55	7160
CORE_MISSES_56	6520
CORE_MISSES_57	7160
CORE_MISSES_58	6520
CORE_MISSES_59	6520
L2_MISSES = 348131
L2_total_cache_accesses = 401055
L2_total_cache_misses = 348131
L2_total_cache_miss_rate = 0.8680
L2_total_cache_pending_hits = 1529
L2_total_cache_reservation_fails = 425849
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208711
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 257162
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 165599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 492
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2968
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1329926
icnt_total_pkts_simt_to_mem=945299
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       8.7603
gpu_ipc_2 =     499.9059
gpu_tot_sim_cycle_stream_1 = 394590
gpu_tot_sim_cycle_stream_2 = 391688
gpu_sim_insn_1 = 3456713
gpu_sim_insn_2 = 195807125
gpu_sim_cycle = 394595
gpu_sim_insn = 199263838
gpu_ipc =     504.9832
gpu_tot_sim_cycle = 394595
gpu_tot_sim_insn = 199263838
gpu_tot_ipc =     504.9832
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1969321
gpu_stall_icnt2sh    = 197128
gpu_total_sim_rate=258448

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3287581
	L1I_total_cache_misses = 10811
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 10595, Miss = 7739, Miss_rate = 0.730, Pending_hits = 797, Reservation_fails = 280295
	L1D_cache_core[1]: Access = 10301, Miss = 7678, Miss_rate = 0.745, Pending_hits = 780, Reservation_fails = 275270
	L1D_cache_core[2]: Access = 10310, Miss = 7706, Miss_rate = 0.747, Pending_hits = 803, Reservation_fails = 273726
	L1D_cache_core[3]: Access = 10042, Miss = 7580, Miss_rate = 0.755, Pending_hits = 799, Reservation_fails = 271163
	L1D_cache_core[4]: Access = 11825, Miss = 8395, Miss_rate = 0.710, Pending_hits = 854, Reservation_fails = 305453
	L1D_cache_core[5]: Access = 10847, Miss = 7915, Miss_rate = 0.730, Pending_hits = 814, Reservation_fails = 292919
	L1D_cache_core[6]: Access = 10674, Miss = 7962, Miss_rate = 0.746, Pending_hits = 826, Reservation_fails = 274112
	L1D_cache_core[7]: Access = 11929, Miss = 8520, Miss_rate = 0.714, Pending_hits = 929, Reservation_fails = 285762
	L1D_cache_core[8]: Access = 11047, Miss = 8039, Miss_rate = 0.728, Pending_hits = 836, Reservation_fails = 287112
	L1D_cache_core[9]: Access = 10147, Miss = 7709, Miss_rate = 0.760, Pending_hits = 779, Reservation_fails = 268689
	L1D_cache_core[10]: Access = 6291, Miss = 5621, Miss_rate = 0.893, Pending_hits = 171, Reservation_fails = 260252
	L1D_cache_core[11]: Access = 6678, Miss = 5816, Miss_rate = 0.871, Pending_hits = 120, Reservation_fails = 286230
	L1D_cache_core[12]: Access = 7334, Miss = 6116, Miss_rate = 0.834, Pending_hits = 185, Reservation_fails = 290144
	L1D_cache_core[13]: Access = 7079, Miss = 6034, Miss_rate = 0.852, Pending_hits = 120, Reservation_fails = 295807
	L1D_cache_core[14]: Access = 7286, Miss = 6104, Miss_rate = 0.838, Pending_hits = 176, Reservation_fails = 293856
	L1D_cache_core[15]: Access = 6269, Miss = 5657, Miss_rate = 0.902, Pending_hits = 97, Reservation_fails = 269269
	L1D_cache_core[16]: Access = 6656, Miss = 5197, Miss_rate = 0.781, Pending_hits = 209, Reservation_fails = 265887
	L1D_cache_core[17]: Access = 6391, Miss = 5674, Miss_rate = 0.888, Pending_hits = 129, Reservation_fails = 264844
	L1D_cache_core[18]: Access = 7409, Miss = 6169, Miss_rate = 0.833, Pending_hits = 192, Reservation_fails = 292062
	L1D_cache_core[19]: Access = 6658, Miss = 5810, Miss_rate = 0.873, Pending_hits = 126, Reservation_fails = 275108
	L1D_cache_core[20]: Access = 6099, Miss = 5925, Miss_rate = 0.971, Pending_hits = 108, Reservation_fails = 291926
	L1D_cache_core[21]: Access = 5920, Miss = 5860, Miss_rate = 0.990, Pending_hits = 60, Reservation_fails = 309380
	L1D_cache_core[22]: Access = 6211, Miss = 5972, Miss_rate = 0.962, Pending_hits = 109, Reservation_fails = 298129
	L1D_cache_core[23]: Access = 5872, Miss = 5848, Miss_rate = 0.996, Pending_hits = 24, Reservation_fails = 295031
	L1D_cache_core[24]: Access = 5992, Miss = 5880, Miss_rate = 0.981, Pending_hits = 108, Reservation_fails = 296494
	L1D_cache_core[25]: Access = 5896, Miss = 5854, Miss_rate = 0.993, Pending_hits = 42, Reservation_fails = 314773
	L1D_cache_core[26]: Access = 5968, Miss = 5872, Miss_rate = 0.984, Pending_hits = 96, Reservation_fails = 303428
	L1D_cache_core[27]: Access = 5904, Miss = 5856, Miss_rate = 0.992, Pending_hits = 48, Reservation_fails = 295670
	L1D_cache_core[28]: Access = 5952, Miss = 5868, Miss_rate = 0.986, Pending_hits = 84, Reservation_fails = 309340
	L1D_cache_core[29]: Access = 5888, Miss = 5852, Miss_rate = 0.994, Pending_hits = 36, Reservation_fails = 312658
	L1D_cache_core[30]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 322180
	L1D_cache_core[31]: Access = 6540, Miss = 6540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 319864
	L1D_cache_core[32]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 330090
	L1D_cache_core[33]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344532
	L1D_cache_core[34]: Access = 6540, Miss = 6540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 305540
	L1D_cache_core[35]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 331026
	L1D_cache_core[36]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 325026
	L1D_cache_core[37]: Access = 7180, Miss = 7180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 331103
	L1D_cache_core[38]: Access = 7180, Miss = 7180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 341379
	L1D_cache_core[39]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 344903
	L1D_cache_core[40]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 328489
	L1D_cache_core[41]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324098
	L1D_cache_core[42]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 326364
	L1D_cache_core[43]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 323372
	L1D_cache_core[44]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 345303
	L1D_cache_core[45]: Access = 6540, Miss = 6540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 323616
	L1D_cache_core[46]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 341321
	L1D_cache_core[47]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 317762
	L1D_cache_core[48]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 308230
	L1D_cache_core[49]: Access = 7180, Miss = 7180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 314937
	L1D_cache_core[50]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 311531
	L1D_cache_core[51]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 335273
	L1D_cache_core[52]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 339058
	L1D_cache_core[53]: Access = 6500, Miss = 6500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 317186
	L1D_cache_core[54]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 324230
	L1D_cache_core[55]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 341885
	L1D_cache_core[56]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 330187
	L1D_cache_core[57]: Access = 7160, Miss = 7160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 336755
	L1D_cache_core[58]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 321664
	L1D_cache_core[59]: Access = 6520, Miss = 6520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 321679
	L1D_total_cache_accesses = 438850
	L1D_total_cache_misses = 399608
	L1D_total_cache_miss_rate = 0.9106
	L1D_total_cache_pending_hits = 10457
	L1D_total_cache_reservation_fails = 18463372
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 50566
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0269
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10429
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 231886
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14386591
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 49206
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 167722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4076781
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3276770
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 10811
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
997, 1010, 1062, 604, 591, 617, 604, 1023, 617, 468, 589, 1318, 589, 133, 604, 387, 604, 298, 539, 731, 604, 245, 537, 253, 604, 218, 984, 201, 500, 203, 450, 175, 832, 179, 802, 158, 383, 175, 383, 152, 341, 150, 765, 165, 318, 147, 159, 160, 
gpgpu_n_tot_thrd_icount = 206791936
gpgpu_n_tot_w_icount = 6462248
gpgpu_n_stall_shd_mem = 18521904
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 231878
gpgpu_n_mem_write_global = 168845
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 6312459
gpgpu_n_store_insn = 4055551
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 963437
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18518069
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27931849	W0_Idle:5172973	W0_Scoreboard:7784085	W1:109919	W2:37820	W3:29844	W4:26425	W5:20949	W6:10783	W7:5309	W8:1569	W9:563	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6219312
Warp Occupancy Distribution:
Stall:13888812	W0_Idle:3660773	W0_Scoreboard:3647882	W1:109919	W2:37820	W3:29844	W4:26425	W5:20949	W6:10783	W7:5309	W8:1569	W9:563	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2235052
Warp Occupancy Distribution:
Stall:14043037	W0_Idle:1512200	W0_Scoreboard:4136203	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3984260
warp_utilization0: 0.136479
warp_utilization1: 0.104674
warp_utilization2: 0.168285
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1855024 {8:231878,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18754792 {40:43832,72:4,136:125009,}
traffic_breakdown_coretomem[INST_ACC_R] = 5120 {8:640,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31495288 {136:231583,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1349048 {8:168631,}
traffic_breakdown_memtocore[INST_ACC_R] = 87040 {136:640,}
maxmrqlatency = 1316 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1267 
averagemflatency_1 = 1233 
averagemflatency_2= 1301 
averagemrqlatency_1 = 71 
averagemrqlatency_2 = 69 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 394594 
mrq_lat_table:137835 	4293 	6761 	16115 	50084 	81097 	106040 	73631 	18143 	647 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5453 	33450 	93115 	236853 	31335 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8316 	3869 	8020 	19846 	26681 	66405 	159547 	103513 	5102 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	165152 	55614 	9920 	956 	1 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	58850 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	49 	64 	675 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        26        58        28        14        16        22        32        30        28        12        17        56        56        24        20 
dram[1]:        24        19        38        56        15        18        34        28        28        28        28        16        56        56        26        24 
dram[2]:        22        16        30        60        16        14        30        28        28        28        10        12        56        56        24        24 
dram[3]:        22        16        60        50        15        18        30        20        28        28        34        14        56        60        24        20 
dram[4]:        14        22        56        36        14        14        20        24        28        28        16        36        56        60        24        20 
dram[5]:        16        24        42        56        22        14        22        25        28        28        16        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      3559      3670      4579      3828      2627      3978      4324      4071      6841      6829      3447      3482      3541      3016 
dram[1]:      5152      5432      2443      3244      4246      8559      2828      9113      5085      4765      4085      7025      2775      3225      3719      3478 
dram[2]:      5171      5423      3724      2364      3947      3076      4286      2382      4528      4644      6898      6979      3381      3892      2934      4652 
dram[3]:      5129      5138      4257      3690      2727      4702      4460      2779      4292      4843      6768      6962      2991      3270      5885      3140 
dram[4]:      5099      4918      3533      3567      2428      4440      3764      3218      2703      4441      6818      7044      2837      2783      2806      3066 
dram[5]:      7729      5345      3666      3717      3260      4509      4054      3891      4334      6697      6758      5953      3009      4544      3656      3818 
average row accesses per activate:
dram[0]:  1.513880  1.517967  1.528864  1.545995  1.599190  1.655326  1.530416  1.554700  1.567814  1.576735  1.560092  1.579935  1.558024  1.548099  1.521597  1.531691 
dram[1]:  1.518963  1.533660  1.570315  1.561353  1.610282  1.638952  1.561734  1.569010  1.590376  1.602236  1.593002  1.599705  1.557787  1.567694  1.538258  1.566566 
dram[2]:  1.517880  1.510625  1.551241  1.537473  1.629497  1.615572  1.545455  1.567932  1.568312  1.586089  1.560000  1.574616  1.544737  1.553347  1.522936  1.525358 
dram[3]:  1.536853  1.541436  1.561862  1.552272  1.618266  1.625205  1.570020  1.588648  1.601147  1.590111  1.597235  1.615690  1.553472  1.569603  1.543958  1.551068 
dram[4]:  1.495790  1.510463  1.543117  1.567140  1.610211  1.630554  1.533280  1.572153  1.564885  1.562376  1.569335  1.594997  1.555809  1.558264  1.523267  1.554432 
dram[5]:  1.510514  1.520570  1.559078  1.563141  1.639321  1.615805  1.556622  1.563052  1.599940  1.602377  1.598619  1.570576  1.564942  1.561538  1.542800  1.539382 
average row locality = 494664/315759 = 1.566587
average row locality_1 = 210021/135381 = 1.551333
average row locality_2 = 284643/180378 = 1.578036
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3378      3377      3528      3533      4001      3955      4172      4127      3850      3822      3757      3699      3341      3328      3338      3352 
dram[1]:      3374      3381      3436      3453      3921      3898      3931      3927      3741      3761      3647      3719      3376      3330      3332      3336 
dram[2]:      3357      3380      3469      3518      3961      4009      4027      4160      3800      3882      3676      3720      3346      3333      3336      3380 
dram[3]:      3317      3431      3495      3491      3953      4003      3876      3912      3651      3772      3619      3622      3356      3333      3377      3335 
dram[4]:      3485      3452      3525      3451      4004      4033      4162      4030      3866      3861      3682      3664      3399      3327      3369      3300 
dram[5]:      3357      3382      3470      3471      3922      3953      3966      3958      3715      3719      3649      3613      3332      3333      3338      3320 
total reads: 348126
bank skew: 4172/3300 = 1.26
chip skew: 58610/57498 = 1.02
number of total write accesses:
dram[0]:      1312      1312      1398      1408      1924      1981      1564      1529      1664      1654      1669      1687      1358      1355      1312      1312 
dram[1]:      1312      1312      1399      1395      1905      1917      1546      1541      1679      1685      1680      1712      1355      1348      1312      1312 
dram[2]:      1312      1312      1405      1385      1972      1967      1532      1541      1664      1682      1667      1714      1350      1355      1312      1312 
dram[3]:      1312      1312      1403      1394      1965      1942      1539      1518      1652      1663      1695      1671      1365      1335      1312      1312 
dram[4]:      1312      1312      1396      1404      1957      1912      1551      1548      1669      1662      1671      1692      1368      1340      1312      1312 
dram[5]:      1312      1312      1399      1406      1973      1956      1546      1533      1648      1673      1676      1650      1355      1336      1312      1312 
total reads: 146538
bank skew: 1981/1312 = 1.51
chip skew: 24482/24390 = 1.00
average mf latency per bank:
dram[0]:        949       937       943       942      1156      1183      1204      1196      1017       984       991       954       935       909       954       955
dram[1]:        991       985      1000      1001      1225      1238      1215      1208      1029      1037      1009      1014       991       978       993      1012
dram[2]:        879       937       889       947      1106      1199      1092      1234       924      1018       900       979       866      1189       890       963
dram[3]:        957       946       977       951      1210      1156      1176      1143       993       978       990       950       942       931       983       959
dram[4]:        971       934       978       913      1212      1172      1237      1149      1018       981       985       938       947       907       973       923
dram[5]:        954       924       964       937      1212      1167      1191      1141      1001       952       971       947       944       920       962       934
maximum mf latency per bank:
dram[0]:       3593      3293      3501      3639      5033      5417      3901      4563      4250      4623      5032      4124      3892      3393      3409      3440
dram[1]:       3552      3632      3807      2992      4112      4485      4185      4067      3704      3916      3696      3577      3433      3317      3292      3110
dram[2]:       3252      3927      3515      3756      3831      4440      3883      4539      4358      4727      3728      4580      3185      3578      3488      4116
dram[3]:       3161      3272      3483      3775      4367      4486      3751      5269      4013      4229      3763      3872      3431      3967      3499      3480
dram[4]:       3536      3786      3459      3464      5119      5190      5461      4026      5695      3710      5058      3729      3698      3216      3743      3024
dram[5]:       3169      3647      3872      4085      4530      4540      4129      4098      3789      3279      4194      3851      3125      3298      3526      3317
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=250881 n_act=53302 n_pre=53286 n_req=81991 n_req_1=8733 n_req_2=73258 n_req_3=0 n_rd=117116 n_write=46280 bw_util=0.6197 bw_util_1=0.05763 bw_util_2=0.562 bw_util_3=0 blp=9.331165 blp_1= 1.719283 blp_2= 8.364354 blp_3= -nan
 n_activity=505661 dram_eff=0.6383 dram_eff_1=0.05936 dram_eff_2=0.5789 dram_eff_3=0
bk0: 6756a 278992i bk1: 6754a 270914i bk2: 7056a 255528i bk3: 7066a 251417i bk4: 8002a 187548i bk5: 7910a 174868i bk6: 8344a 182130i bk7: 8254a 179054i bk8: 7700a 234037i bk9: 7644a 227899i bk10: 7514a 221889i bk11: 7398a 217240i bk12: 6682a 246928i bk13: 6656a 246628i bk14: 6676a 239988i bk15: 6704a 227005i 
bw_dist = 0.058	0.562	0.000	0.351	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3506
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=255438 n_act=52040 n_pre=52024 n_req=80978 n_req_1=7689 n_req_2=73289 n_req_3=0 n_rd=115126 n_write=46237 bw_util=0.612 bw_util_1=0.04969 bw_util_2=0.5623 bw_util_3=0 blp=9.325465 blp_1= 1.653382 blp_2= 8.467216 blp_3= -nan
 n_activity=500800 dram_eff=0.6365 dram_eff_1=0.05169 dram_eff_2=0.5848 dram_eff_3=0
bk0: 6748a 276594i bk1: 6762a 270369i bk2: 6872a 261600i bk3: 6906a 253154i bk4: 7842a 192382i bk5: 7796a 184884i bk6: 7862a 199287i bk7: 7854a 186337i bk8: 7482a 236050i bk9: 7522a 226669i bk10: 7294a 229739i bk11: 7438a 216997i bk12: 6752a 248299i bk13: 6660a 245281i bk14: 6664a 239463i bk15: 6672a 230636i 
bw_dist = 0.050	0.562	0.000	0.350	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4129
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=251563 n_act=53140 n_pre=53124 n_req=81820 n_req_1=8587 n_req_2=73233 n_req_3=0 n_rd=116708 n_write=46330 bw_util=0.6182 bw_util_1=0.05632 bw_util_2=0.5619 bw_util_3=0 blp=9.228385 blp_1= 1.726545 blp_2= 8.266270 blp_3= -nan
 n_activity=506340 dram_eff=0.636 dram_eff_1=0.05794 dram_eff_2=0.578 dram_eff_3=0
bk0: 6714a 278706i bk1: 6760a 271129i bk2: 6938a 261334i bk3: 7036a 254121i bk4: 7922a 187086i bk5: 8018a 173318i bk6: 8054a 195989i bk7: 8320a 179997i bk8: 7600a 240646i bk9: 7764a 228190i bk10: 7352a 225503i bk11: 7440a 213699i bk12: 6692a 254362i bk13: 6666a 250782i bk14: 6672a 239685i bk15: 6760a 232755i 
bw_dist = 0.056	0.562	0.000	0.354	0.028
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1876
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=255717 n_act=51933 n_pre=51917 n_req=80945 n_req_1=7673 n_req_2=73272 n_req_3=0 n_rd=115086 n_write=46212 bw_util=0.6118 bw_util_1=0.04962 bw_util_2=0.5621 bw_util_3=0 blp=9.317963 blp_1= 1.630335 blp_2= 8.469688 blp_3= -nan
 n_activity=500513 dram_eff=0.6366 dram_eff_1=0.05164 dram_eff_2=0.585 dram_eff_3=0
bk0: 6634a 281118i bk1: 6862a 269860i bk2: 6990a 259050i bk3: 6982a 253395i bk4: 7906a 183376i bk5: 8006a 176837i bk6: 7752a 201054i bk7: 7824a 190507i bk8: 7302a 242393i bk9: 7544a 231683i bk10: 7238a 227649i bk11: 7244a 222120i bk12: 6712a 252644i bk13: 6666a 248904i bk14: 6754a 237408i bk15: 6670a 227377i 
bw_dist = 0.050	0.562	0.000	0.349	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3147
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=251000 n_act=53210 n_pre=53194 n_req=82040 n_req_1=8783 n_req_2=73257 n_req_3=0 n_rd=117220 n_write=46241 bw_util=0.6201 bw_util_1=0.05804 bw_util_2=0.562 bw_util_3=0 blp=9.331115 blp_1= 1.742917 blp_2= 8.362758 blp_3= -nan
 n_activity=506024 dram_eff=0.6383 dram_eff_1=0.05974 dram_eff_2=0.5785 dram_eff_3=0
bk0: 6970a 275196i bk1: 6904a 266520i bk2: 7050a 257481i bk3: 6902a 254078i bk4: 8008a 180286i bk5: 8066a 173170i bk6: 8324a 184690i bk7: 8060a 181504i bk8: 7732a 233214i bk9: 7722a 223414i bk10: 7364a 222006i bk11: 7328a 220469i bk12: 6798a 247621i bk13: 6654a 248952i bk14: 6738a 237154i bk15: 6600a 232276i 
bw_dist = 0.058	0.562	0.000	0.351	0.028
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4389
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=520865 n_nop=255380 n_act=52135 n_pre=52119 n_req=80895 n_req_1=7632 n_req_2=73263 n_req_3=0 n_rd=114996 n_write=46235 bw_util=0.6114 bw_util_1=0.04932 bw_util_2=0.5621 bw_util_3=0 blp=9.273888 blp_1= 1.653675 blp_2= 8.442061 blp_3= -nan
 n_activity=500753 dram_eff=0.636 dram_eff_1=0.0513 dram_eff_2=0.5847 dram_eff_3=0
bk0: 6714a 276859i bk1: 6764a 268391i bk2: 6940a 257539i bk3: 6942a 252647i bk4: 7844a 188110i bk5: 7906a 177642i bk6: 7932a 191162i bk7: 7916a 185748i bk8: 7430a 245249i bk9: 7438a 239139i bk10: 7298a 229272i bk11: 7226a 225085i bk12: 6664a 256075i bk13: 6666a 251260i bk14: 6676a 245113i bk15: 6640a 237634i 
bw_dist = 0.049	0.562	0.000	0.350	0.039
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.196

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33823, Miss = 29366, Miss_rate = 0.868, Pending_hits = 143, Reservation_fails = 30524
L2_cache_bank[1]: Access = 33600, Miss = 29193, Miss_rate = 0.869, Pending_hits = 126, Reservation_fails = 38055
L2_cache_bank[2]: Access = 33051, Miss = 28758, Miss_rate = 0.870, Pending_hits = 117, Reservation_fails = 49347
L2_cache_bank[3]: Access = 33158, Miss = 28805, Miss_rate = 0.869, Pending_hits = 128, Reservation_fails = 66340
L2_cache_bank[4]: Access = 33229, Miss = 28973, Miss_rate = 0.872, Pending_hits = 109, Reservation_fails = 24337
L2_cache_bank[5]: Access = 34933, Miss = 29382, Miss_rate = 0.841, Pending_hits = 145, Reservation_fails = 38551
L2_cache_bank[6]: Access = 32830, Miss = 28644, Miss_rate = 0.872, Pending_hits = 115, Reservation_fails = 25397
L2_cache_bank[7]: Access = 33138, Miss = 28900, Miss_rate = 0.872, Pending_hits = 122, Reservation_fails = 34917
L2_cache_bank[8]: Access = 33876, Miss = 29493, Miss_rate = 0.871, Pending_hits = 116, Reservation_fails = 20813
L2_cache_bank[9]: Access = 33393, Miss = 29119, Miss_rate = 0.872, Pending_hits = 137, Reservation_fails = 23573
L2_cache_bank[10]: Access = 33052, Miss = 28749, Miss_rate = 0.870, Pending_hits = 126, Reservation_fails = 33373
L2_cache_bank[11]: Access = 32972, Miss = 28749, Miss_rate = 0.872, Pending_hits = 145, Reservation_fails = 40622
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33823, Miss = 29366 (0.868), PendingHit = 143 (0.00423)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33600, Miss = 29193 (0.869), PendingHit = 126 (0.00375)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33051, Miss = 28758 (0.87), PendingHit = 117 (0.00354)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33158, Miss = 28805 (0.869), PendingHit = 128 (0.00386)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33229, Miss = 28973 (0.872), PendingHit = 109 (0.00328)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 34933, Miss = 29382 (0.841), PendingHit = 145 (0.00415)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32830, Miss = 28644 (0.872), PendingHit = 115 (0.0035)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33138, Miss = 28900 (0.872), PendingHit = 122 (0.00368)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33876, Miss = 29493 (0.871), PendingHit = 116 (0.00342)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33393, Miss = 29119 (0.872), PendingHit = 137 (0.0041)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 33052, Miss = 28749 (0.87), PendingHit = 126 (0.00381)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 32972, Miss = 28749 (0.872), PendingHit = 145 (0.0044)
L2 Cache Total Miss Rate = 0.868
Stream 1: L2 Cache Miss Rate = 0.733
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 197375
Stream 1: Misses  = 144741
Stream 2: Accesses  = 203680
Stream 2: Misses  = 203390
Stream 1+2: Accesses  = 401055
Stream 1+2: Misses  = 348131
Total Accesses  = 401055
MPKI-CORES
CORE_L2MPKI_0	14.045
CORE_L2MPKI_1	16.686
CORE_L2MPKI_2	14.189
CORE_L2MPKI_3	15.571
CORE_L2MPKI_4	14.879
CORE_L2MPKI_5	15.968
CORE_L2MPKI_6	14.974
CORE_L2MPKI_7	19.484
CORE_L2MPKI_8	14.122
CORE_L2MPKI_9	15.872
CORE_L2MPKI_10	1.606
CORE_L2MPKI_11	1.624
CORE_L2MPKI_12	1.641
CORE_L2MPKI_13	1.640
CORE_L2MPKI_14	1.651
CORE_L2MPKI_15	1.618
CORE_L2MPKI_16	1.794
CORE_L2MPKI_17	1.627
CORE_L2MPKI_18	1.649
CORE_L2MPKI_19	1.629
CORE_L2MPKI_20	1.590
CORE_L2MPKI_21	1.586
CORE_L2MPKI_22	1.597
CORE_L2MPKI_23	1.592
CORE_L2MPKI_24	1.578
CORE_L2MPKI_25	1.588
CORE_L2MPKI_26	1.581
CORE_L2MPKI_27	1.587
CORE_L2MPKI_28	1.582
CORE_L2MPKI_29	1.591
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.597
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 6.271
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	3133
CORE_MISSES_1	3087
CORE_MISSES_2	3132
CORE_MISSES_3	3099
CORE_MISSES_4	3480
CORE_MISSES_5	3204
CORE_MISSES_6	3336
CORE_MISSES_7	3436
CORE_MISSES_8	3163
CORE_MISSES_9	3052
CORE_MISSES_10	5411
CORE_MISSES_11	5425
CORE_MISSES_12	5545
CORE_MISSES_13	5484
CORE_MISSES_14	5569
CORE_MISSES_15	5368
CORE_MISSES_16	4615
CORE_MISSES_17	5432
CORE_MISSES_18	5574
CORE_MISSES_19	5431
CORE_MISSES_20	5922
CORE_MISSES_21	5861
CORE_MISSES_22	5946
CORE_MISSES_23	5848
CORE_MISSES_24	5877
CORE_MISSES_25	5855
CORE_MISSES_26	5874
CORE_MISSES_27	5858
CORE_MISSES_28	5868
CORE_MISSES_29	5856
CORE_MISSES_30	6520
CORE_MISSES_31	6541
CORE_MISSES_32	7161
CORE_MISSES_33	7160
CORE_MISSES_34	6544
CORE_MISSES_35	7161
CORE_MISSES_36	6522
CORE_MISSES_37	7180
CORE_MISSES_38	7180
CORE_MISSES_39	7160
CORE_MISSES_40	6520
CORE_MISSES_41	6521
CORE_MISSES_42	6520
CORE_MISSES_43	6520
CORE_MISSES_44	7160
CORE_MISSES_45	6540
CORE_MISSES_46	7160
CORE_MISSES_47	6520
CORE_MISSES_48	6520
CORE_MISSES_49	7180
CORE_MISSES_50	6520
CORE_MISSES_51	7160
CORE_MISSES_52	6520
CORE_MISSES_53	6500
CORE_MISSES_54	6520
CORE_MISSES_55	7160
CORE_MISSES_56	6520
CORE_MISSES_57	7160
CORE_MISSES_58	6520
CORE_MISSES_59	6520
L2_MISSES = 348131
L2_total_cache_accesses = 401055
L2_total_cache_misses = 348131
L2_total_cache_miss_rate = 0.8680
L2_total_cache_pending_hits = 1529
L2_total_cache_reservation_fails = 425849
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 250
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 208711
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 257162
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28143
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 139358
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 165599
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 492
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 60
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2968
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1329926
icnt_total_pkts_simt_to_mem=945299
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.2999
gpu_ipc_2 =     498.1718
gpu_tot_sim_cycle_stream_1 = 788956
gpu_tot_sim_cycle_stream_2 = 786052
gpu_sim_insn_1 = 4181425
gpu_sim_insn_2 = 391588885
gpu_sim_cycle = 788961
gpu_sim_insn = 395770310
gpu_ipc =     501.6348
gpu_tot_sim_cycle = 788961
gpu_tot_sim_insn = 395770310
gpu_tot_ipc =     501.6348
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3868172
gpu_stall_icnt2sh    = 339988
gpu_total_sim_rate=264552

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6481000
	L1I_total_cache_misses = 15011
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 22261, Miss = 16707, Miss_rate = 0.751, Pending_hits = 1467, Reservation_fails = 661198
	L1D_cache_core[1]: Access = 22025, Miss = 16323, Miss_rate = 0.741, Pending_hits = 1440, Reservation_fails = 656063
	L1D_cache_core[2]: Access = 21468, Miss = 16219, Miss_rate = 0.755, Pending_hits = 1430, Reservation_fails = 655091
	L1D_cache_core[3]: Access = 21376, Miss = 16135, Miss_rate = 0.755, Pending_hits = 1475, Reservation_fails = 652492
	L1D_cache_core[4]: Access = 23309, Miss = 16959, Miss_rate = 0.728, Pending_hits = 1517, Reservation_fails = 685907
	L1D_cache_core[5]: Access = 22304, Miss = 16548, Miss_rate = 0.742, Pending_hits = 1493, Reservation_fails = 673326
	L1D_cache_core[6]: Access = 22166, Miss = 16818, Miss_rate = 0.759, Pending_hits = 1480, Reservation_fails = 655538
	L1D_cache_core[7]: Access = 23698, Miss = 17076, Miss_rate = 0.721, Pending_hits = 1652, Reservation_fails = 666172
	L1D_cache_core[8]: Access = 23202, Miss = 16904, Miss_rate = 0.729, Pending_hits = 1555, Reservation_fails = 666712
	L1D_cache_core[9]: Access = 21749, Miss = 16397, Miss_rate = 0.754, Pending_hits = 1433, Reservation_fails = 648794
	L1D_cache_core[10]: Access = 12171, Miss = 11501, Miss_rate = 0.945, Pending_hits = 171, Reservation_fails = 571932
	L1D_cache_core[11]: Access = 12538, Miss = 11676, Miss_rate = 0.931, Pending_hits = 120, Reservation_fails = 606487
	L1D_cache_core[12]: Access = 13854, Miss = 12636, Miss_rate = 0.912, Pending_hits = 185, Reservation_fails = 636158
	L1D_cache_core[13]: Access = 12939, Miss = 11894, Miss_rate = 0.919, Pending_hits = 120, Reservation_fails = 614231
	L1D_cache_core[14]: Access = 13146, Miss = 11964, Miss_rate = 0.910, Pending_hits = 176, Reservation_fails = 611763
	L1D_cache_core[15]: Access = 12789, Miss = 12177, Miss_rate = 0.952, Pending_hits = 97, Reservation_fails = 596024
	L1D_cache_core[16]: Access = 13156, Miss = 11697, Miss_rate = 0.889, Pending_hits = 209, Reservation_fails = 614638
	L1D_cache_core[17]: Access = 12911, Miss = 12194, Miss_rate = 0.944, Pending_hits = 129, Reservation_fails = 615285
	L1D_cache_core[18]: Access = 13929, Miss = 12689, Miss_rate = 0.911, Pending_hits = 192, Reservation_fails = 636866
	L1D_cache_core[19]: Access = 13178, Miss = 12330, Miss_rate = 0.936, Pending_hits = 126, Reservation_fails = 627418
	L1D_cache_core[20]: Access = 11979, Miss = 11805, Miss_rate = 0.985, Pending_hits = 108, Reservation_fails = 627174
	L1D_cache_core[21]: Access = 12440, Miss = 12380, Miss_rate = 0.995, Pending_hits = 60, Reservation_fails = 641320
	L1D_cache_core[22]: Access = 12071, Miss = 11832, Miss_rate = 0.980, Pending_hits = 109, Reservation_fails = 633143
	L1D_cache_core[23]: Access = 12372, Miss = 12348, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 641110
	L1D_cache_core[24]: Access = 12512, Miss = 12400, Miss_rate = 0.991, Pending_hits = 108, Reservation_fails = 647311
	L1D_cache_core[25]: Access = 12396, Miss = 12354, Miss_rate = 0.997, Pending_hits = 42, Reservation_fails = 666345
	L1D_cache_core[26]: Access = 12488, Miss = 12392, Miss_rate = 0.992, Pending_hits = 96, Reservation_fails = 625921
	L1D_cache_core[27]: Access = 12404, Miss = 12356, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 650567
	L1D_cache_core[28]: Access = 12472, Miss = 12388, Miss_rate = 0.993, Pending_hits = 84, Reservation_fails = 657479
	L1D_cache_core[29]: Access = 11748, Miss = 11712, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 642622
	L1D_cache_core[30]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 666364
	L1D_cache_core[31]: Access = 12400, Miss = 12400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662697
	L1D_cache_core[32]: Access = 13680, Miss = 13680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678159
	L1D_cache_core[33]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 677976
	L1D_cache_core[34]: Access = 13040, Miss = 13040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640413
	L1D_cache_core[35]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 681987
	L1D_cache_core[36]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 651980
	L1D_cache_core[37]: Access = 13040, Miss = 13040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 659456
	L1D_cache_core[38]: Access = 13040, Miss = 13040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 675980
	L1D_cache_core[39]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678657
	L1D_cache_core[40]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 670731
	L1D_cache_core[41]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640959
	L1D_cache_core[42]: Access = 13040, Miss = 13040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 672427
	L1D_cache_core[43]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 644195
	L1D_cache_core[44]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 682507
	L1D_cache_core[45]: Access = 12400, Miss = 12400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643475
	L1D_cache_core[46]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 675713
	L1D_cache_core[47]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 652126
	L1D_cache_core[48]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641353
	L1D_cache_core[49]: Access = 13680, Miss = 13680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 654855
	L1D_cache_core[50]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638751
	L1D_cache_core[51]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 674103
	L1D_cache_core[52]: Access = 13040, Miss = 13040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683332
	L1D_cache_core[53]: Access = 12360, Miss = 12360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 635880
	L1D_cache_core[54]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 673229
	L1D_cache_core[55]: Access = 13680, Miss = 13680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685116
	L1D_cache_core[56]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 682812
	L1D_cache_core[57]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678531
	L1D_cache_core[58]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 663409
	L1D_cache_core[59]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662002
	L1D_total_cache_accesses = 867191
	L1D_total_cache_misses = 798951
	L1D_total_cache_miss_rate = 0.9213
	L1D_total_cache_pending_hits = 17182
	L1D_total_cache_reservation_fails = 39114262
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 80856
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0168
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 465416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30586551
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 68
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 333535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8527711
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6465989
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15011
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1470, 1285, 1494, 836, 1064, 829, 1077, 1197, 1075, 743, 1062, 1651, 1062, 259, 1077, 715, 921, 646, 840, 1090, 937, 621, 926, 636, 951, 599, 1357, 619, 915, 612, 947, 593, 1010, 533, 1010, 591, 617, 604, 591, 604, 617, 604, 1036, 539, 604, 468, 159, 502, 
gpgpu_n_tot_thrd_icount = 408545568
gpgpu_n_tot_w_icount = 12767049
gpgpu_n_stall_shd_mem = 39241176
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 465403
gpgpu_n_mem_write_global = 335084
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 12434196
gpgpu_n_store_insn = 8097785
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1523580
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39237341
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59553567	W0_Idle:7084519	W0_Scoreboard:15269945	W1:134221	W2:78894	W3:70465	W4:57463	W5:43276	W6:20229	W7:11476	W8:3338	W9:985	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12346942
Warp Occupancy Distribution:
Stall:30613083	W0_Idle:4532107	W0_Scoreboard:7068173	W1:134221	W2:78894	W3:70465	W4:57463	W5:43276	W6:20229	W7:11476	W8:3338	W9:985	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4703950
Warp Occupancy Distribution:
Stall:28940484	W0_Idle:2552412	W0_Scoreboard:8201772	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7642992
warp_utilization0: 0.134853
warp_utilization1: 0.108250
warp_utilization2: 0.161457
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3723224 {8:465403,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37405280 {40:85058,72:9,136:250017,}
traffic_breakdown_coretomem[INST_ACC_R] = 7280 {8:910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63257136 {136:465126,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2679160 {8:334895,}
traffic_breakdown_memtocore[INST_ACC_R] = 123760 {136:910,}
maxmrqlatency = 1316 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1308 
averagemflatency_1 = 1280 
averagemflatency_2= 1337 
averagemrqlatency_1 = 71 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 788960 
mrq_lat_table:278367 	8689 	13652 	32592 	101202 	163915 	215902 	148711 	35305 	999 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8976 	59972 	176178 	481841 	72981 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13713 	6609 	13953 	36371 	48221 	123335 	315348 	231004 	12780 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	336976 	109693 	16985 	1528 	2 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	113968 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	82 	94 	1400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        26        58        28        16        17        22        32        30        28        16        17        56        56        24        20 
dram[1]:        24        19        38        56        15        23        34        28        28        28        28        16        56        56        26        24 
dram[2]:        22        16        30        60        16        14        30        28        28        28        16        16        56        56        24        24 
dram[3]:        22        16        60        50        15        22        30        20        28        28        34        16        56        60        24        20 
dram[4]:        14        22        56        36        15        14        20        24        28        28        16        36        56        60        24        20 
dram[5]:        16        24        42        56        22        16        22        25        28        28        16        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3670      4718      5944      4965      3978      4324      4337      6841      6829      3447      3482      3541      5299 
dram[1]:      7116      7253      6716      7413      4917      8559      5716      9113      5085      4765      4085      7025      7301      6770      6834      9214 
dram[2]:      5171      6053      3724      2364      4143      5106      4286      5339      4528      4644      6898      6979      3381      3892      3490      4652 
dram[3]:      5129      6717      4257      5732      7962      9050      4460      6297      4296      4843      6768      6962      3248      8037      5885      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      2703      4838      6818      7044      2837      2783      3971      3335 
dram[5]:      7729      7179      4794      5841     11959      9435      5689      3891      4334      6697      6758      7147      8938      4544      9544      9418 
average row accesses per activate:
dram[0]:  1.497357  1.498567  1.503915  1.521677  1.598234  1.642484  1.514035  1.531599  1.563763  1.583596  1.564310  1.571489  1.516669  1.509936  1.509782  1.513831 
dram[1]:  1.505193  1.513243  1.533612  1.522507  1.601037  1.628084  1.549172  1.539822  1.580777  1.577775  1.576523  1.599943  1.522106  1.531421  1.520228  1.538867 
dram[2]:  1.495382  1.499119  1.515970  1.511237  1.618770  1.611894  1.527482  1.534922  1.571248  1.571646  1.560538  1.571489  1.511992  1.512053  1.507496  1.518903 
dram[3]:  1.512104  1.515891  1.527003  1.528230  1.625950  1.615196  1.544621  1.548827  1.585621  1.586607  1.583357  1.594798  1.531454  1.534176  1.521029  1.525093 
dram[4]:  1.485266  1.498729  1.513658  1.529129  1.604733  1.615322  1.521516  1.553129  1.560217  1.556647  1.561463  1.580822  1.518948  1.511312  1.506335  1.528794 
dram[5]:  1.498960  1.503694  1.528510  1.527667  1.629680  1.605548  1.533563  1.544065  1.589502  1.591484  1.591372  1.581046  1.538089  1.528132  1.522163  1.528066 
average row locality = 999352/645211 = 1.548876
average row locality_1 = 453879/291438 = 1.557378
average row locality_2 = 545473/353773 = 1.541873
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6724      6787      6898      6901      7848      7894      8130      8052      7741      7613      7725      7600      6954      6927      6791      6789 
dram[1]:      6797      6746      6830      6872      7811      7809      8048      7998      7734      7912      7589      7648      6847      6789      6695      6720 
dram[2]:      6767      6732      6827      6921      7869      7921      7985      8022      7698      7849      7632      7568      6914      6912      6727      6737 
dram[3]:      6683      6820      6877      6877      7907      7919      8036      7967      7737      7883      7568      7560      6887      6788      6779      6766 
dram[4]:      6852      6809      6933      6811      7920      7984      8143      7976      7765      7783      7624      7680      6959      6864      6768      6694 
dram[5]:      6749      6738      6865      6869      7865      7906      8033      8033      7813      7836      7604      7556      6792      6800      6751      6659 
total reads: 702788
bank skew: 8143/6659 = 1.22
chip skew: 117565/116845 = 1.01
number of total write accesses:
dram[0]:      2624      2624      2706      2716      3915      4060      3089      3072      3479      3450      3513      3468      2736      2723      2624      2624 
dram[1]:      2624      2624      2706      2700      3923      3936      3089      3061      3499      3489      3464      3534      2724      2715      2624      2624 
dram[2]:      2624      2624      2713      2695      4050      3978      3048      3054      3516      3492      3504      3511      2731      2685      2624      2624 
dram[3]:      2624      2624      2708      2705      4073      3964      3076      3056      3467      3466      3506      3476      2729      2684      2624      2624 
dram[4]:      2624      2624      2709      2717      4016      3908      3101      3118      3467      3470      3478      3547      2741      2689      2624      2624 
dram[5]:      2624      2624      2705      2711      4061      3959      3070      3075      3482      3489      3499      3505      2738      2679      2624      2624 
total reads: 296564
bank skew: 4073/2624 = 1.55
chip skew: 49473/49336 = 1.00
average mf latency per bank:
dram[0]:        951       975       946       976      1153      1201      1186      1209       997      1009       996      1002       956       979       959      1001
dram[1]:        964       973       971       995      1187      1230      1201      1215      1006      1047       994      1017       972       984       969       999
dram[2]:        925       952       932       957      1163      1183      1147      1198       961      1005       964       983       932      1087       938       966
dram[3]:        988       966      1008       965      1239      1199      1236      1177      1044      1013      1037       991       987       960      1017       978
dram[4]:       1002       968      1008       957      1242      1223      1252      1195      1038      1012      1029      1002      1005       974      1009       978
dram[5]:        974       953       977       970      1219      1196      1203      1194      1021      1007      1000       998       966       958       987       967
maximum mf latency per bank:
dram[0]:       4386      4376      3501      3639      5033      5417      3901      4563      4250      4623      5032      4176      3892      3971      3471      4318
dram[1]:       3552      3632      3807      3706      5219      4623      4185      4375      3704      3916      4206      3864      3858      3456      3695      3654
dram[2]:       3252      3927      3515      3756      4502      4440      4770      4539      4358      4727      4864      5034      4103      3722      3693      4116
dram[3]:       3643      3272      3616      3775      5255      4486      5572      5269      4451      4229      4486      5236      3965      3967      3499      3823
dram[4]:       4496      3786      3846      3721      5119      5190      5461      4537      5695      3849      5058      4247      3698      3434      4011      3575
dram[5]:       3465      4399      3872      4154      4930      4928      5222      4612      3899      5101      4194      4072      3625      3451      3526      3317
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=497065 n_act=108163 n_pre=108147 n_req=164583 n_req_1=18409 n_req_2=146174 n_req_3=0 n_rd=234748 n_write=93305 bw_util=0.6215 bw_util_1=0.06034 bw_util_2=0.5612 bw_util_3=0 blp=9.343937 blp_1= 1.720916 blp_2= 8.288023 blp_3= -nan
 n_activity=1017540 dram_eff=0.6361 dram_eff_1=0.06175 dram_eff_2=0.5743 dram_eff_3=0
bk0: 13448a 554230i bk1: 13574a 536801i bk2: 13796a 519678i bk3: 13802a 510680i bk4: 15696a 373585i bk5: 15788a 343053i bk6: 16260a 377466i bk7: 16104a 365174i bk8: 15482a 455156i bk9: 15226a 449153i bk10: 15450a 422960i bk11: 15200a 415515i bk12: 13908a 482493i bk13: 13854a 471061i bk14: 13582a 473570i bk15: 13578a 452088i 
bw_dist = 0.060	0.561	0.000	0.356	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2641
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=500758 n_act=106898 n_pre=106882 n_req=163984 n_req_1=17775 n_req_2=146209 n_req_3=0 n_rd=233690 n_write=93200 bw_util=0.6193 bw_util_1=0.05805 bw_util_2=0.5613 bw_util_3=0 blp=9.445831 blp_1= 1.686028 blp_2= 8.433002 blp_3= -nan
 n_activity=1009842 dram_eff=0.6387 dram_eff_1=0.05986 dram_eff_2=0.5788 dram_eff_3=0
bk0: 13594a 547084i bk1: 13492a 536287i bk2: 13660a 522614i bk3: 13744a 507425i bk4: 15622a 367595i bk5: 15618a 353289i bk6: 16096a 386994i bk7: 15996a 356879i bk8: 15468a 444145i bk9: 15824a 426947i bk10: 15178a 433155i bk11: 15296a 412637i bk12: 13694a 485627i bk13: 13578a 475990i bk14: 13390a 469294i bk15: 13440a 457276i 
bw_dist = 0.058	0.561	0.000	0.350	0.030
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4584
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=497950 n_act=107992 n_pre=107976 n_req=164346 n_req_1=18193 n_req_2=146153 n_req_3=0 n_rd=234162 n_write=93348 bw_util=0.6205 bw_util_1=0.05937 bw_util_2=0.5611 bw_util_3=0 blp=9.298720 blp_1= 1.717506 blp_2= 8.249544 blp_3= -nan
 n_activity=1018679 dram_eff=0.6343 dram_eff_1=0.0607 dram_eff_2=0.5736 dram_eff_3=0
bk0: 13534a 551535i bk1: 13464a 538431i bk2: 13654a 526821i bk3: 13842a 510698i bk4: 15738a 368056i bk5: 15842a 344973i bk6: 15970a 392424i bk7: 16044a 370812i bk8: 15396a 456112i bk9: 15698a 436824i bk10: 15264a 423554i bk11: 15136a 415882i bk12: 13828a 487585i bk13: 13824a 481841i bk14: 13454a 474140i bk15: 13474a 459623i 
bw_dist = 0.059	0.561	0.000	0.358	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1208
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=500250 n_act=106893 n_pre=106877 n_req=164235 n_req_1=18043 n_req_2=146192 n_req_3=0 n_rd=234108 n_write=93300 bw_util=0.6202 bw_util_1=0.05899 bw_util_2=0.5612 bw_util_3=0 blp=9.458319 blp_1= 1.693424 blp_2= 8.434685 blp_3= -nan
 n_activity=1010936 dram_eff=0.6389 dram_eff_1=0.06077 dram_eff_2=0.5782 dram_eff_3=0
bk0: 13366a 551658i bk1: 13640a 533213i bk2: 13754a 521824i bk3: 13754a 507980i bk4: 15814a 353840i bk5: 15838a 345110i bk6: 16072a 380012i bk7: 15934a 365087i bk8: 15474a 451228i bk9: 15766a 434471i bk10: 15136a 423823i bk11: 15120a 411991i bk12: 13774a 487697i bk13: 13576a 479832i bk14: 13558a 465990i bk15: 13532a 448343i 
bw_dist = 0.059	0.561	0.000	0.350	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5273
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=496430 n_act=108285 n_pre=108269 n_req=164835 n_req_1=18660 n_req_2=146175 n_req_3=0 n_rd=235130 n_write=93314 bw_util=0.6224 bw_util_1=0.06119 bw_util_2=0.5612 bw_util_3=0 blp=9.346972 blp_1= 1.741961 blp_2= 8.289452 blp_3= -nan
 n_activity=1018915 dram_eff=0.6361 dram_eff_1=0.06254 dram_eff_2=0.5736 dram_eff_3=0
bk0: 13704a 548999i bk1: 13618a 535806i bk2: 13866a 522285i bk3: 13622a 513555i bk4: 15840a 360389i bk5: 15968a 347612i bk6: 16286a 375885i bk7: 15952a 364313i bk8: 15530a 457299i bk9: 15566a 437492i bk10: 15248a 425437i bk11: 15360a 410750i bk12: 13918a 480476i bk13: 13728a 478833i bk14: 13536a 468227i bk15: 13388a 457510i 
bw_dist = 0.061	0.561	0.000	0.356	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2627
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=500370 n_act=106981 n_pre=106965 n_req=164100 n_req_1=17922 n_req_2=146178 n_req_3=0 n_rd=233738 n_write=93374 bw_util=0.6196 bw_util_1=0.05843 bw_util_2=0.5612 bw_util_3=0 blp=9.438848 blp_1= 1.699251 blp_2= 8.428073 blp_3= -nan
 n_activity=1009335 dram_eff=0.6393 dram_eff_1=0.06028 dram_eff_2=0.579 dram_eff_3=0
bk0: 13498a 546316i bk1: 13476a 536729i bk2: 13730a 518323i bk3: 13738a 513000i bk4: 15730a 361535i bk5: 15812a 345168i bk6: 16066a 371401i bk7: 16066a 354752i bk8: 15626a 456017i bk9: 15672a 438410i bk10: 15208a 427821i bk11: 15112a 413904i bk12: 13584a 490694i bk13: 13600a 484259i bk14: 13502a 474729i bk15: 13318a 462389i 
bw_dist = 0.058	0.561	0.000	0.350	0.031
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66794, Miss = 58811, Miss_rate = 0.880, Pending_hits = 220, Reservation_fails = 69265
L2_cache_bank[1]: Access = 66532, Miss = 58563, Miss_rate = 0.880, Pending_hits = 195, Reservation_fails = 84073
L2_cache_bank[2]: Access = 66533, Miss = 58351, Miss_rate = 0.877, Pending_hits = 194, Reservation_fails = 81299
L2_cache_bank[3]: Access = 66817, Miss = 58496, Miss_rate = 0.875, Pending_hits = 210, Reservation_fails = 110116
L2_cache_bank[4]: Access = 66508, Miss = 58419, Miss_rate = 0.878, Pending_hits = 186, Reservation_fails = 52142
L2_cache_bank[5]: Access = 67821, Miss = 58662, Miss_rate = 0.865, Pending_hits = 221, Reservation_fails = 73656
L2_cache_bank[6]: Access = 66551, Miss = 58474, Miss_rate = 0.879, Pending_hits = 191, Reservation_fails = 50992
L2_cache_bank[7]: Access = 66737, Miss = 58580, Miss_rate = 0.878, Pending_hits = 196, Reservation_fails = 70036
L2_cache_bank[8]: Access = 67051, Miss = 58965, Miss_rate = 0.879, Pending_hits = 179, Reservation_fails = 41424
L2_cache_bank[9]: Access = 66613, Miss = 58601, Miss_rate = 0.880, Pending_hits = 228, Reservation_fails = 53831
L2_cache_bank[10]: Access = 66715, Miss = 58472, Miss_rate = 0.876, Pending_hits = 200, Reservation_fails = 72780
L2_cache_bank[11]: Access = 66403, Miss = 58397, Miss_rate = 0.879, Pending_hits = 201, Reservation_fails = 88254
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66794, Miss = 58811 (0.88), PendingHit = 220 (0.00329)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66532, Miss = 58563 (0.88), PendingHit = 195 (0.00293)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66533, Miss = 58351 (0.877), PendingHit = 194 (0.00292)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66817, Miss = 58496 (0.875), PendingHit = 210 (0.00314)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66508, Miss = 58419 (0.878), PendingHit = 186 (0.0028)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67821, Miss = 58662 (0.865), PendingHit = 221 (0.00326)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66551, Miss = 58474 (0.879), PendingHit = 191 (0.00287)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66737, Miss = 58580 (0.878), PendingHit = 196 (0.00294)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67051, Miss = 58965 (0.879), PendingHit = 179 (0.00267)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66613, Miss = 58601 (0.88), PendingHit = 228 (0.00342)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66715, Miss = 58472 (0.876), PendingHit = 200 (0.003)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66403, Miss = 58397 (0.879), PendingHit = 201 (0.00303)
L2 Cache Total Miss Rate = 0.877
Stream 1: L2 Cache Miss Rate = 0.762
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 410365
Stream 1: Misses  = 312632
Stream 2: Accesses  = 390710
Stream 2: Misses  = 390159
Stream 1+2: Accesses  = 801075
Stream 1+2: Misses  = 702791
Total Accesses  = 801075
MPKI-CORES
CORE_L2MPKI_0	25.799
CORE_L2MPKI_1	28.941
CORE_L2MPKI_2	25.044
CORE_L2MPKI_3	26.938
CORE_L2MPKI_4	24.450
CORE_L2MPKI_5	26.765
CORE_L2MPKI_6	26.239
CORE_L2MPKI_7	29.916
CORE_L2MPKI_8	24.464
CORE_L2MPKI_9	27.573
CORE_L2MPKI_10	1.601
CORE_L2MPKI_11	1.610
CORE_L2MPKI_12	1.616
CORE_L2MPKI_13	1.617
CORE_L2MPKI_14	1.623
CORE_L2MPKI_15	1.606
CORE_L2MPKI_16	1.673
CORE_L2MPKI_17	1.610
CORE_L2MPKI_18	1.620
CORE_L2MPKI_19	1.611
CORE_L2MPKI_20	1.593
CORE_L2MPKI_21	1.591
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.594
CORE_L2MPKI_24	1.588
CORE_L2MPKI_25	1.592
CORE_L2MPKI_26	1.589
CORE_L2MPKI_27	1.592
CORE_L2MPKI_28	1.589
CORE_L2MPKI_29	1.594
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.597
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.597
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 9.941
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	7581
CORE_MISSES_1	7423
CORE_MISSES_2	7252
CORE_MISSES_3	7213
CORE_MISSES_4	7529
CORE_MISSES_5	7370
CORE_MISSES_6	7696
CORE_MISSES_7	7536
CORE_MISSES_8	7415
CORE_MISSES_9	7258
CORE_MISSES_10	11291
CORE_MISSES_11	11285
CORE_MISSES_12	12065
CORE_MISSES_13	11344
CORE_MISSES_14	11429
CORE_MISSES_15	11888
CORE_MISSES_16	11115
CORE_MISSES_17	11952
CORE_MISSES_18	12094
CORE_MISSES_19	11951
CORE_MISSES_20	11802
CORE_MISSES_21	12381
CORE_MISSES_22	11806
CORE_MISSES_23	12348
CORE_MISSES_24	12397
CORE_MISSES_25	12355
CORE_MISSES_26	12394
CORE_MISSES_27	12358
CORE_MISSES_28	12388
CORE_MISSES_29	11716
CORE_MISSES_30	12381
CORE_MISSES_31	12401
CORE_MISSES_32	13681
CORE_MISSES_33	13663
CORE_MISSES_34	13047
CORE_MISSES_35	13663
CORE_MISSES_36	12382
CORE_MISSES_37	13040
CORE_MISSES_38	13040
CORE_MISSES_39	13660
CORE_MISSES_40	12380
CORE_MISSES_41	12381
CORE_MISSES_42	13040
CORE_MISSES_43	12380
CORE_MISSES_44	13660
CORE_MISSES_45	12400
CORE_MISSES_46	13660
CORE_MISSES_47	12380
CORE_MISSES_48	13020
CORE_MISSES_49	13680
CORE_MISSES_50	12380
CORE_MISSES_51	13020
CORE_MISSES_52	13040
CORE_MISSES_53	12360
CORE_MISSES_54	13020
CORE_MISSES_55	13680
CORE_MISSES_56	13020
CORE_MISSES_57	13660
CORE_MISSES_58	13020
CORE_MISSES_59	13020
L2_MISSES = 702791
L2_total_cache_accesses = 801075
L2_total_cache_misses = 702791
L2_total_cache_miss_rate = 0.8773
L2_total_cache_pending_hits = 2421
L2_total_cache_reservation_fails = 847868
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 421186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 505969
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1762
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 281534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 336742
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 726
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5037
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2665255
icnt_total_pkts_simt_to_mem=1886601
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       5.2999
gpu_ipc_2 =     498.1718
gpu_tot_sim_cycle_stream_1 = 788956
gpu_tot_sim_cycle_stream_2 = 786052
gpu_sim_insn_1 = 4181425
gpu_sim_insn_2 = 391588885
gpu_sim_cycle = 788961
gpu_sim_insn = 395770310
gpu_ipc =     501.6348
gpu_tot_sim_cycle = 788961
gpu_tot_sim_insn = 395770310
gpu_tot_ipc =     501.6348
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3868172
gpu_stall_icnt2sh    = 339988
gpu_total_sim_rate=264552

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6481000
	L1I_total_cache_misses = 15011
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 22261, Miss = 16707, Miss_rate = 0.751, Pending_hits = 1467, Reservation_fails = 661198
	L1D_cache_core[1]: Access = 22025, Miss = 16323, Miss_rate = 0.741, Pending_hits = 1440, Reservation_fails = 656063
	L1D_cache_core[2]: Access = 21468, Miss = 16219, Miss_rate = 0.755, Pending_hits = 1430, Reservation_fails = 655091
	L1D_cache_core[3]: Access = 21376, Miss = 16135, Miss_rate = 0.755, Pending_hits = 1475, Reservation_fails = 652492
	L1D_cache_core[4]: Access = 23309, Miss = 16959, Miss_rate = 0.728, Pending_hits = 1517, Reservation_fails = 685907
	L1D_cache_core[5]: Access = 22304, Miss = 16548, Miss_rate = 0.742, Pending_hits = 1493, Reservation_fails = 673326
	L1D_cache_core[6]: Access = 22166, Miss = 16818, Miss_rate = 0.759, Pending_hits = 1480, Reservation_fails = 655538
	L1D_cache_core[7]: Access = 23698, Miss = 17076, Miss_rate = 0.721, Pending_hits = 1652, Reservation_fails = 666172
	L1D_cache_core[8]: Access = 23202, Miss = 16904, Miss_rate = 0.729, Pending_hits = 1555, Reservation_fails = 666712
	L1D_cache_core[9]: Access = 21749, Miss = 16397, Miss_rate = 0.754, Pending_hits = 1433, Reservation_fails = 648794
	L1D_cache_core[10]: Access = 12171, Miss = 11501, Miss_rate = 0.945, Pending_hits = 171, Reservation_fails = 571932
	L1D_cache_core[11]: Access = 12538, Miss = 11676, Miss_rate = 0.931, Pending_hits = 120, Reservation_fails = 606487
	L1D_cache_core[12]: Access = 13854, Miss = 12636, Miss_rate = 0.912, Pending_hits = 185, Reservation_fails = 636158
	L1D_cache_core[13]: Access = 12939, Miss = 11894, Miss_rate = 0.919, Pending_hits = 120, Reservation_fails = 614231
	L1D_cache_core[14]: Access = 13146, Miss = 11964, Miss_rate = 0.910, Pending_hits = 176, Reservation_fails = 611763
	L1D_cache_core[15]: Access = 12789, Miss = 12177, Miss_rate = 0.952, Pending_hits = 97, Reservation_fails = 596024
	L1D_cache_core[16]: Access = 13156, Miss = 11697, Miss_rate = 0.889, Pending_hits = 209, Reservation_fails = 614638
	L1D_cache_core[17]: Access = 12911, Miss = 12194, Miss_rate = 0.944, Pending_hits = 129, Reservation_fails = 615285
	L1D_cache_core[18]: Access = 13929, Miss = 12689, Miss_rate = 0.911, Pending_hits = 192, Reservation_fails = 636866
	L1D_cache_core[19]: Access = 13178, Miss = 12330, Miss_rate = 0.936, Pending_hits = 126, Reservation_fails = 627418
	L1D_cache_core[20]: Access = 11979, Miss = 11805, Miss_rate = 0.985, Pending_hits = 108, Reservation_fails = 627174
	L1D_cache_core[21]: Access = 12440, Miss = 12380, Miss_rate = 0.995, Pending_hits = 60, Reservation_fails = 641320
	L1D_cache_core[22]: Access = 12071, Miss = 11832, Miss_rate = 0.980, Pending_hits = 109, Reservation_fails = 633143
	L1D_cache_core[23]: Access = 12372, Miss = 12348, Miss_rate = 0.998, Pending_hits = 24, Reservation_fails = 641110
	L1D_cache_core[24]: Access = 12512, Miss = 12400, Miss_rate = 0.991, Pending_hits = 108, Reservation_fails = 647311
	L1D_cache_core[25]: Access = 12396, Miss = 12354, Miss_rate = 0.997, Pending_hits = 42, Reservation_fails = 666345
	L1D_cache_core[26]: Access = 12488, Miss = 12392, Miss_rate = 0.992, Pending_hits = 96, Reservation_fails = 625921
	L1D_cache_core[27]: Access = 12404, Miss = 12356, Miss_rate = 0.996, Pending_hits = 48, Reservation_fails = 650567
	L1D_cache_core[28]: Access = 12472, Miss = 12388, Miss_rate = 0.993, Pending_hits = 84, Reservation_fails = 657479
	L1D_cache_core[29]: Access = 11748, Miss = 11712, Miss_rate = 0.997, Pending_hits = 36, Reservation_fails = 642622
	L1D_cache_core[30]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 666364
	L1D_cache_core[31]: Access = 12400, Miss = 12400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662697
	L1D_cache_core[32]: Access = 13680, Miss = 13680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678159
	L1D_cache_core[33]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 677976
	L1D_cache_core[34]: Access = 13040, Miss = 13040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640413
	L1D_cache_core[35]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 681987
	L1D_cache_core[36]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 651980
	L1D_cache_core[37]: Access = 13040, Miss = 13040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 659456
	L1D_cache_core[38]: Access = 13040, Miss = 13040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 675980
	L1D_cache_core[39]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678657
	L1D_cache_core[40]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 670731
	L1D_cache_core[41]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 640959
	L1D_cache_core[42]: Access = 13040, Miss = 13040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 672427
	L1D_cache_core[43]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 644195
	L1D_cache_core[44]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 682507
	L1D_cache_core[45]: Access = 12400, Miss = 12400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 643475
	L1D_cache_core[46]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 675713
	L1D_cache_core[47]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 652126
	L1D_cache_core[48]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 641353
	L1D_cache_core[49]: Access = 13680, Miss = 13680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 654855
	L1D_cache_core[50]: Access = 12380, Miss = 12380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 638751
	L1D_cache_core[51]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 674103
	L1D_cache_core[52]: Access = 13040, Miss = 13040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683332
	L1D_cache_core[53]: Access = 12360, Miss = 12360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 635880
	L1D_cache_core[54]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 673229
	L1D_cache_core[55]: Access = 13680, Miss = 13680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 685116
	L1D_cache_core[56]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 682812
	L1D_cache_core[57]: Access = 13660, Miss = 13660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 678531
	L1D_cache_core[58]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 663409
	L1D_cache_core[59]: Access = 13020, Miss = 13020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 662002
	L1D_total_cache_accesses = 867191
	L1D_total_cache_misses = 798951
	L1D_total_cache_miss_rate = 0.9213
	L1D_total_cache_pending_hits = 17182
	L1D_total_cache_reservation_fails = 39114262
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 80856
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0168
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49561
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 465416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30586551
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 68
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 333535
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8527711
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6465989
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15011
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1470, 1285, 1494, 836, 1064, 829, 1077, 1197, 1075, 743, 1062, 1651, 1062, 259, 1077, 715, 921, 646, 840, 1090, 937, 621, 926, 636, 951, 599, 1357, 619, 915, 612, 947, 593, 1010, 533, 1010, 591, 617, 604, 591, 604, 617, 604, 1036, 539, 604, 468, 159, 502, 
gpgpu_n_tot_thrd_icount = 408545568
gpgpu_n_tot_w_icount = 12767049
gpgpu_n_stall_shd_mem = 39241176
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 465403
gpgpu_n_mem_write_global = 335084
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 12434196
gpgpu_n_store_insn = 8097785
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1523580
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 39237341
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:59553567	W0_Idle:7084519	W0_Scoreboard:15269945	W1:134221	W2:78894	W3:70465	W4:57463	W5:43276	W6:20229	W7:11476	W8:3338	W9:985	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12346942
Warp Occupancy Distribution:
Stall:30613083	W0_Idle:4532107	W0_Scoreboard:7068173	W1:134221	W2:78894	W3:70465	W4:57463	W5:43276	W6:20229	W7:11476	W8:3338	W9:985	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4703950
Warp Occupancy Distribution:
Stall:28940484	W0_Idle:2552412	W0_Scoreboard:8201772	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7642992
warp_utilization0: 0.134853
warp_utilization1: 0.108250
warp_utilization2: 0.161457
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3723224 {8:465403,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37405280 {40:85058,72:9,136:250017,}
traffic_breakdown_coretomem[INST_ACC_R] = 7280 {8:910,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63257136 {136:465126,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2679160 {8:334895,}
traffic_breakdown_memtocore[INST_ACC_R] = 123760 {136:910,}
maxmrqlatency = 1316 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1308 
averagemflatency_1 = 1280 
averagemflatency_2= 1337 
averagemrqlatency_1 = 71 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 788960 
mrq_lat_table:278367 	8689 	13652 	32592 	101202 	163915 	215902 	148711 	35305 	999 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8976 	59972 	176178 	481841 	72981 	131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13713 	6609 	13953 	36371 	48221 	123335 	315348 	231004 	12780 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	336976 	109693 	16985 	1528 	2 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	113968 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	82 	94 	1400 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        26        58        28        16        17        22        32        30        28        16        17        56        56        24        20 
dram[1]:        24        19        38        56        15        23        34        28        28        28        28        16        56        56        26        24 
dram[2]:        22        16        30        60        16        14        30        28        28        28        16        16        56        56        24        24 
dram[3]:        22        16        60        50        15        22        30        20        28        28        34        16        56        60        24        20 
dram[4]:        14        22        56        36        15        14        20        24        28        28        16        36        56        60        24        20 
dram[5]:        16        24        42        56        22        16        22        25        28        28        16        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3670      4718      5944      4965      3978      4324      4337      6841      6829      3447      3482      3541      5299 
dram[1]:      7116      7253      6716      7413      4917      8559      5716      9113      5085      4765      4085      7025      7301      6770      6834      9214 
dram[2]:      5171      6053      3724      2364      4143      5106      4286      5339      4528      4644      6898      6979      3381      3892      3490      4652 
dram[3]:      5129      6717      4257      5732      7962      9050      4460      6297      4296      4843      6768      6962      3248      8037      5885      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      2703      4838      6818      7044      2837      2783      3971      3335 
dram[5]:      7729      7179      4794      5841     11959      9435      5689      3891      4334      6697      6758      7147      8938      4544      9544      9418 
average row accesses per activate:
dram[0]:  1.497357  1.498567  1.503915  1.521677  1.598234  1.642484  1.514035  1.531599  1.563763  1.583596  1.564310  1.571489  1.516669  1.509936  1.509782  1.513831 
dram[1]:  1.505193  1.513243  1.533612  1.522507  1.601037  1.628084  1.549172  1.539822  1.580777  1.577775  1.576523  1.599943  1.522106  1.531421  1.520228  1.538867 
dram[2]:  1.495382  1.499119  1.515970  1.511237  1.618770  1.611894  1.527482  1.534922  1.571248  1.571646  1.560538  1.571489  1.511992  1.512053  1.507496  1.518903 
dram[3]:  1.512104  1.515891  1.527003  1.528230  1.625950  1.615196  1.544621  1.548827  1.585621  1.586607  1.583357  1.594798  1.531454  1.534176  1.521029  1.525093 
dram[4]:  1.485266  1.498729  1.513658  1.529129  1.604733  1.615322  1.521516  1.553129  1.560217  1.556647  1.561463  1.580822  1.518948  1.511312  1.506335  1.528794 
dram[5]:  1.498960  1.503694  1.528510  1.527667  1.629680  1.605548  1.533563  1.544065  1.589502  1.591484  1.591372  1.581046  1.538089  1.528132  1.522163  1.528066 
average row locality = 999352/645211 = 1.548876
average row locality_1 = 453879/291438 = 1.557378
average row locality_2 = 545473/353773 = 1.541873
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6724      6787      6898      6901      7848      7894      8130      8052      7741      7613      7725      7600      6954      6927      6791      6789 
dram[1]:      6797      6746      6830      6872      7811      7809      8048      7998      7734      7912      7589      7648      6847      6789      6695      6720 
dram[2]:      6767      6732      6827      6921      7869      7921      7985      8022      7698      7849      7632      7568      6914      6912      6727      6737 
dram[3]:      6683      6820      6877      6877      7907      7919      8036      7967      7737      7883      7568      7560      6887      6788      6779      6766 
dram[4]:      6852      6809      6933      6811      7920      7984      8143      7976      7765      7783      7624      7680      6959      6864      6768      6694 
dram[5]:      6749      6738      6865      6869      7865      7906      8033      8033      7813      7836      7604      7556      6792      6800      6751      6659 
total reads: 702788
bank skew: 8143/6659 = 1.22
chip skew: 117565/116845 = 1.01
number of total write accesses:
dram[0]:      2624      2624      2706      2716      3915      4060      3089      3072      3479      3450      3513      3468      2736      2723      2624      2624 
dram[1]:      2624      2624      2706      2700      3923      3936      3089      3061      3499      3489      3464      3534      2724      2715      2624      2624 
dram[2]:      2624      2624      2713      2695      4050      3978      3048      3054      3516      3492      3504      3511      2731      2685      2624      2624 
dram[3]:      2624      2624      2708      2705      4073      3964      3076      3056      3467      3466      3506      3476      2729      2684      2624      2624 
dram[4]:      2624      2624      2709      2717      4016      3908      3101      3118      3467      3470      3478      3547      2741      2689      2624      2624 
dram[5]:      2624      2624      2705      2711      4061      3959      3070      3075      3482      3489      3499      3505      2738      2679      2624      2624 
total reads: 296564
bank skew: 4073/2624 = 1.55
chip skew: 49473/49336 = 1.00
average mf latency per bank:
dram[0]:        951       975       946       976      1153      1201      1186      1209       997      1009       996      1002       956       979       959      1001
dram[1]:        964       973       971       995      1187      1230      1201      1215      1006      1047       994      1017       972       984       969       999
dram[2]:        925       952       932       957      1163      1183      1147      1198       961      1005       964       983       932      1087       938       966
dram[3]:        988       966      1008       965      1239      1199      1236      1177      1044      1013      1037       991       987       960      1017       978
dram[4]:       1002       968      1008       957      1242      1223      1252      1195      1038      1012      1029      1002      1005       974      1009       978
dram[5]:        974       953       977       970      1219      1196      1203      1194      1021      1007      1000       998       966       958       987       967
maximum mf latency per bank:
dram[0]:       4386      4376      3501      3639      5033      5417      3901      4563      4250      4623      5032      4176      3892      3971      3471      4318
dram[1]:       3552      3632      3807      3706      5219      4623      4185      4375      3704      3916      4206      3864      3858      3456      3695      3654
dram[2]:       3252      3927      3515      3756      4502      4440      4770      4539      4358      4727      4864      5034      4103      3722      3693      4116
dram[3]:       3643      3272      3616      3775      5255      4486      5572      5269      4451      4229      4486      5236      3965      3967      3499      3823
dram[4]:       4496      3786      3846      3721      5119      5190      5461      4537      5695      3849      5058      4247      3698      3434      4011      3575
dram[5]:       3465      4399      3872      4154      4930      4928      5222      4612      3899      5101      4194      4072      3625      3451      3526      3317
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=497065 n_act=108163 n_pre=108147 n_req=164583 n_req_1=18409 n_req_2=146174 n_req_3=0 n_rd=234748 n_write=93305 bw_util=0.6215 bw_util_1=0.06034 bw_util_2=0.5612 bw_util_3=0 blp=9.343937 blp_1= 1.720916 blp_2= 8.288023 blp_3= -nan
 n_activity=1017540 dram_eff=0.6361 dram_eff_1=0.06175 dram_eff_2=0.5743 dram_eff_3=0
bk0: 13448a 554230i bk1: 13574a 536801i bk2: 13796a 519678i bk3: 13802a 510680i bk4: 15696a 373585i bk5: 15788a 343053i bk6: 16260a 377466i bk7: 16104a 365174i bk8: 15482a 455156i bk9: 15226a 449153i bk10: 15450a 422960i bk11: 15200a 415515i bk12: 13908a 482493i bk13: 13854a 471061i bk14: 13582a 473570i bk15: 13578a 452088i 
bw_dist = 0.060	0.561	0.000	0.356	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2641
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=500758 n_act=106898 n_pre=106882 n_req=163984 n_req_1=17775 n_req_2=146209 n_req_3=0 n_rd=233690 n_write=93200 bw_util=0.6193 bw_util_1=0.05805 bw_util_2=0.5613 bw_util_3=0 blp=9.445831 blp_1= 1.686028 blp_2= 8.433002 blp_3= -nan
 n_activity=1009842 dram_eff=0.6387 dram_eff_1=0.05986 dram_eff_2=0.5788 dram_eff_3=0
bk0: 13594a 547084i bk1: 13492a 536287i bk2: 13660a 522614i bk3: 13744a 507425i bk4: 15622a 367595i bk5: 15618a 353289i bk6: 16096a 386994i bk7: 15996a 356879i bk8: 15468a 444145i bk9: 15824a 426947i bk10: 15178a 433155i bk11: 15296a 412637i bk12: 13694a 485627i bk13: 13578a 475990i bk14: 13390a 469294i bk15: 13440a 457276i 
bw_dist = 0.058	0.561	0.000	0.350	0.030
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4584
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=497950 n_act=107992 n_pre=107976 n_req=164346 n_req_1=18193 n_req_2=146153 n_req_3=0 n_rd=234162 n_write=93348 bw_util=0.6205 bw_util_1=0.05937 bw_util_2=0.5611 bw_util_3=0 blp=9.298720 blp_1= 1.717506 blp_2= 8.249544 blp_3= -nan
 n_activity=1018679 dram_eff=0.6343 dram_eff_1=0.0607 dram_eff_2=0.5736 dram_eff_3=0
bk0: 13534a 551535i bk1: 13464a 538431i bk2: 13654a 526821i bk3: 13842a 510698i bk4: 15738a 368056i bk5: 15842a 344973i bk6: 15970a 392424i bk7: 16044a 370812i bk8: 15396a 456112i bk9: 15698a 436824i bk10: 15264a 423554i bk11: 15136a 415882i bk12: 13828a 487585i bk13: 13824a 481841i bk14: 13454a 474140i bk15: 13474a 459623i 
bw_dist = 0.059	0.561	0.000	0.358	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1208
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=500250 n_act=106893 n_pre=106877 n_req=164235 n_req_1=18043 n_req_2=146192 n_req_3=0 n_rd=234108 n_write=93300 bw_util=0.6202 bw_util_1=0.05899 bw_util_2=0.5612 bw_util_3=0 blp=9.458319 blp_1= 1.693424 blp_2= 8.434685 blp_3= -nan
 n_activity=1010936 dram_eff=0.6389 dram_eff_1=0.06077 dram_eff_2=0.5782 dram_eff_3=0
bk0: 13366a 551658i bk1: 13640a 533213i bk2: 13754a 521824i bk3: 13754a 507980i bk4: 15814a 353840i bk5: 15838a 345110i bk6: 16072a 380012i bk7: 15934a 365087i bk8: 15474a 451228i bk9: 15766a 434471i bk10: 15136a 423823i bk11: 15120a 411991i bk12: 13774a 487697i bk13: 13576a 479832i bk14: 13558a 465990i bk15: 13532a 448343i 
bw_dist = 0.059	0.561	0.000	0.350	0.029
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5273
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=496430 n_act=108285 n_pre=108269 n_req=164835 n_req_1=18660 n_req_2=146175 n_req_3=0 n_rd=235130 n_write=93314 bw_util=0.6224 bw_util_1=0.06119 bw_util_2=0.5612 bw_util_3=0 blp=9.346972 blp_1= 1.741961 blp_2= 8.289452 blp_3= -nan
 n_activity=1018915 dram_eff=0.6361 dram_eff_1=0.06254 dram_eff_2=0.5736 dram_eff_3=0
bk0: 13704a 548999i bk1: 13618a 535806i bk2: 13866a 522285i bk3: 13622a 513555i bk4: 15840a 360389i bk5: 15968a 347612i bk6: 16286a 375885i bk7: 15952a 364313i bk8: 15530a 457299i bk9: 15566a 437492i bk10: 15248a 425437i bk11: 15360a 410750i bk12: 13918a 480476i bk13: 13728a 478833i bk14: 13536a 468227i bk15: 13388a 457510i 
bw_dist = 0.061	0.561	0.000	0.356	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2627
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1041428 n_nop=500370 n_act=106981 n_pre=106965 n_req=164100 n_req_1=17922 n_req_2=146178 n_req_3=0 n_rd=233738 n_write=93374 bw_util=0.6196 bw_util_1=0.05843 bw_util_2=0.5612 bw_util_3=0 blp=9.438848 blp_1= 1.699251 blp_2= 8.428073 blp_3= -nan
 n_activity=1009335 dram_eff=0.6393 dram_eff_1=0.06028 dram_eff_2=0.579 dram_eff_3=0
bk0: 13498a 546316i bk1: 13476a 536729i bk2: 13730a 518323i bk3: 13738a 513000i bk4: 15730a 361535i bk5: 15812a 345168i bk6: 16066a 371401i bk7: 16066a 354752i bk8: 15626a 456017i bk9: 15672a 438410i bk10: 15208a 427821i bk11: 15112a 413904i bk12: 13584a 490694i bk13: 13600a 484259i bk14: 13502a 474729i bk15: 13318a 462389i 
bw_dist = 0.058	0.561	0.000	0.350	0.031
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4373

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66794, Miss = 58811, Miss_rate = 0.880, Pending_hits = 220, Reservation_fails = 69265
L2_cache_bank[1]: Access = 66532, Miss = 58563, Miss_rate = 0.880, Pending_hits = 195, Reservation_fails = 84073
L2_cache_bank[2]: Access = 66533, Miss = 58351, Miss_rate = 0.877, Pending_hits = 194, Reservation_fails = 81299
L2_cache_bank[3]: Access = 66817, Miss = 58496, Miss_rate = 0.875, Pending_hits = 210, Reservation_fails = 110116
L2_cache_bank[4]: Access = 66508, Miss = 58419, Miss_rate = 0.878, Pending_hits = 186, Reservation_fails = 52142
L2_cache_bank[5]: Access = 67821, Miss = 58662, Miss_rate = 0.865, Pending_hits = 221, Reservation_fails = 73656
L2_cache_bank[6]: Access = 66551, Miss = 58474, Miss_rate = 0.879, Pending_hits = 191, Reservation_fails = 50992
L2_cache_bank[7]: Access = 66737, Miss = 58580, Miss_rate = 0.878, Pending_hits = 196, Reservation_fails = 70036
L2_cache_bank[8]: Access = 67051, Miss = 58965, Miss_rate = 0.879, Pending_hits = 179, Reservation_fails = 41424
L2_cache_bank[9]: Access = 66613, Miss = 58601, Miss_rate = 0.880, Pending_hits = 228, Reservation_fails = 53831
L2_cache_bank[10]: Access = 66715, Miss = 58472, Miss_rate = 0.876, Pending_hits = 200, Reservation_fails = 72780
L2_cache_bank[11]: Access = 66403, Miss = 58397, Miss_rate = 0.879, Pending_hits = 201, Reservation_fails = 88254
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66794, Miss = 58811 (0.88), PendingHit = 220 (0.00329)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66532, Miss = 58563 (0.88), PendingHit = 195 (0.00293)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66533, Miss = 58351 (0.877), PendingHit = 194 (0.00292)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66817, Miss = 58496 (0.875), PendingHit = 210 (0.00314)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66508, Miss = 58419 (0.878), PendingHit = 186 (0.0028)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67821, Miss = 58662 (0.865), PendingHit = 221 (0.00326)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66551, Miss = 58474 (0.879), PendingHit = 191 (0.00287)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66737, Miss = 58580 (0.878), PendingHit = 196 (0.00294)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 67051, Miss = 58965 (0.879), PendingHit = 179 (0.00267)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66613, Miss = 58601 (0.88), PendingHit = 228 (0.00342)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66715, Miss = 58472 (0.876), PendingHit = 200 (0.003)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 66403, Miss = 58397 (0.879), PendingHit = 201 (0.00303)
L2 Cache Total Miss Rate = 0.877
Stream 1: L2 Cache Miss Rate = 0.762
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 410365
Stream 1: Misses  = 312632
Stream 2: Accesses  = 390710
Stream 2: Misses  = 390159
Stream 1+2: Accesses  = 801075
Stream 1+2: Misses  = 702791
Total Accesses  = 801075
MPKI-CORES
CORE_L2MPKI_0	25.799
CORE_L2MPKI_1	28.941
CORE_L2MPKI_2	25.044
CORE_L2MPKI_3	26.938
CORE_L2MPKI_4	24.450
CORE_L2MPKI_5	26.765
CORE_L2MPKI_6	26.239
CORE_L2MPKI_7	29.916
CORE_L2MPKI_8	24.464
CORE_L2MPKI_9	27.573
CORE_L2MPKI_10	1.601
CORE_L2MPKI_11	1.610
CORE_L2MPKI_12	1.616
CORE_L2MPKI_13	1.617
CORE_L2MPKI_14	1.623
CORE_L2MPKI_15	1.606
CORE_L2MPKI_16	1.673
CORE_L2MPKI_17	1.610
CORE_L2MPKI_18	1.620
CORE_L2MPKI_19	1.611
CORE_L2MPKI_20	1.593
CORE_L2MPKI_21	1.591
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.594
CORE_L2MPKI_24	1.588
CORE_L2MPKI_25	1.592
CORE_L2MPKI_26	1.589
CORE_L2MPKI_27	1.592
CORE_L2MPKI_28	1.589
CORE_L2MPKI_29	1.594
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.597
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.597
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 9.941
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	7581
CORE_MISSES_1	7423
CORE_MISSES_2	7252
CORE_MISSES_3	7213
CORE_MISSES_4	7529
CORE_MISSES_5	7370
CORE_MISSES_6	7696
CORE_MISSES_7	7536
CORE_MISSES_8	7415
CORE_MISSES_9	7258
CORE_MISSES_10	11291
CORE_MISSES_11	11285
CORE_MISSES_12	12065
CORE_MISSES_13	11344
CORE_MISSES_14	11429
CORE_MISSES_15	11888
CORE_MISSES_16	11115
CORE_MISSES_17	11952
CORE_MISSES_18	12094
CORE_MISSES_19	11951
CORE_MISSES_20	11802
CORE_MISSES_21	12381
CORE_MISSES_22	11806
CORE_MISSES_23	12348
CORE_MISSES_24	12397
CORE_MISSES_25	12355
CORE_MISSES_26	12394
CORE_MISSES_27	12358
CORE_MISSES_28	12388
CORE_MISSES_29	11716
CORE_MISSES_30	12381
CORE_MISSES_31	12401
CORE_MISSES_32	13681
CORE_MISSES_33	13663
CORE_MISSES_34	13047
CORE_MISSES_35	13663
CORE_MISSES_36	12382
CORE_MISSES_37	13040
CORE_MISSES_38	13040
CORE_MISSES_39	13660
CORE_MISSES_40	12380
CORE_MISSES_41	12381
CORE_MISSES_42	13040
CORE_MISSES_43	12380
CORE_MISSES_44	13660
CORE_MISSES_45	12400
CORE_MISSES_46	13660
CORE_MISSES_47	12380
CORE_MISSES_48	13020
CORE_MISSES_49	13680
CORE_MISSES_50	12380
CORE_MISSES_51	13020
CORE_MISSES_52	13040
CORE_MISSES_53	12360
CORE_MISSES_54	13020
CORE_MISSES_55	13680
CORE_MISSES_56	13020
CORE_MISSES_57	13660
CORE_MISSES_58	13020
CORE_MISSES_59	13020
L2_MISSES = 702791
L2_total_cache_accesses = 801075
L2_total_cache_misses = 702791
L2_total_cache_miss_rate = 0.8773
L2_total_cache_pending_hits = 2421
L2_total_cache_reservation_fails = 847868
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 539
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 421186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 505969
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 51633
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1762
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 281534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 336742
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 726
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 115
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 69
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5037
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2665255
icnt_total_pkts_simt_to_mem=1886601
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8156
gpu_ipc_2 =     502.0253
gpu_tot_sim_cycle_stream_1 = 1172908
gpu_tot_sim_cycle_stream_2 = 1170002
gpu_sim_insn_1 = 5648291
gpu_sim_insn_2 = 587370645
gpu_sim_cycle = 1172913
gpu_sim_insn = 593018936
gpu_ipc =     505.5950
gpu_tot_sim_cycle = 1172913
gpu_tot_sim_insn = 593018936
gpu_tot_ipc =     505.5950
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5747955
gpu_stall_icnt2sh    = 389913
gpu_total_sim_rate=271404

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9667026
	L1I_total_cache_misses = 19125
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 32938, Miss = 24480, Miss_rate = 0.743, Pending_hits = 2109, Reservation_fails = 1020729
	L1D_cache_core[1]: Access = 29874, Miss = 21760, Miss_rate = 0.728, Pending_hits = 1858, Reservation_fails = 932460
	L1D_cache_core[2]: Access = 30218, Miss = 22261, Miss_rate = 0.737, Pending_hits = 1886, Reservation_fails = 960157
	L1D_cache_core[3]: Access = 30325, Miss = 22278, Miss_rate = 0.735, Pending_hits = 1965, Reservation_fails = 946024
	L1D_cache_core[4]: Access = 31189, Miss = 22446, Miss_rate = 0.720, Pending_hits = 1932, Reservation_fails = 967908
	L1D_cache_core[5]: Access = 29687, Miss = 21622, Miss_rate = 0.728, Pending_hits = 1883, Reservation_fails = 900909
	L1D_cache_core[6]: Access = 31883, Miss = 23805, Miss_rate = 0.747, Pending_hits = 2033, Reservation_fails = 984657
	L1D_cache_core[7]: Access = 34721, Miss = 24988, Miss_rate = 0.720, Pending_hits = 2246, Reservation_fails = 1023927
	L1D_cache_core[8]: Access = 33829, Miss = 24326, Miss_rate = 0.719, Pending_hits = 2136, Reservation_fails = 1015068
	L1D_cache_core[9]: Access = 29772, Miss = 21950, Miss_rate = 0.737, Pending_hits = 1832, Reservation_fails = 906982
	L1D_cache_core[10]: Access = 18671, Miss = 18001, Miss_rate = 0.964, Pending_hits = 171, Reservation_fails = 914348
	L1D_cache_core[11]: Access = 19058, Miss = 18196, Miss_rate = 0.955, Pending_hits = 120, Reservation_fails = 925688
	L1D_cache_core[12]: Access = 20374, Miss = 19156, Miss_rate = 0.940, Pending_hits = 185, Reservation_fails = 963782
	L1D_cache_core[13]: Access = 19439, Miss = 18394, Miss_rate = 0.946, Pending_hits = 120, Reservation_fails = 951982
	L1D_cache_core[14]: Access = 19666, Miss = 18484, Miss_rate = 0.940, Pending_hits = 176, Reservation_fails = 943238
	L1D_cache_core[15]: Access = 19289, Miss = 18677, Miss_rate = 0.968, Pending_hits = 97, Reservation_fails = 933009
	L1D_cache_core[16]: Access = 19676, Miss = 18217, Miss_rate = 0.926, Pending_hits = 209, Reservation_fails = 959544
	L1D_cache_core[17]: Access = 18771, Miss = 18054, Miss_rate = 0.962, Pending_hits = 129, Reservation_fails = 942435
	L1D_cache_core[18]: Access = 20449, Miss = 19209, Miss_rate = 0.939, Pending_hits = 192, Reservation_fails = 970393
	L1D_cache_core[19]: Access = 19698, Miss = 18850, Miss_rate = 0.957, Pending_hits = 126, Reservation_fails = 967828
	L1D_cache_core[20]: Access = 18479, Miss = 18305, Miss_rate = 0.991, Pending_hits = 108, Reservation_fails = 974235
	L1D_cache_core[21]: Access = 18960, Miss = 18900, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 982671
	L1D_cache_core[22]: Access = 18591, Miss = 18352, Miss_rate = 0.987, Pending_hits = 109, Reservation_fails = 976913
	L1D_cache_core[23]: Access = 18232, Miss = 18208, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 948867
	L1D_cache_core[24]: Access = 19032, Miss = 18920, Miss_rate = 0.994, Pending_hits = 108, Reservation_fails = 976351
	L1D_cache_core[25]: Access = 18916, Miss = 18874, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 1009205
	L1D_cache_core[26]: Access = 19008, Miss = 18912, Miss_rate = 0.995, Pending_hits = 96, Reservation_fails = 968683
	L1D_cache_core[27]: Access = 18924, Miss = 18876, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 990762
	L1D_cache_core[28]: Access = 18972, Miss = 18888, Miss_rate = 0.996, Pending_hits = 84, Reservation_fails = 1000512
	L1D_cache_core[29]: Access = 18268, Miss = 18232, Miss_rate = 0.998, Pending_hits = 36, Reservation_fails = 985142
	L1D_cache_core[30]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005702
	L1D_cache_core[31]: Access = 18920, Miss = 18920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 995258
	L1D_cache_core[32]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012592
	L1D_cache_core[33]: Access = 19520, Miss = 19520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004323
	L1D_cache_core[34]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 965982
	L1D_cache_core[35]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025343
	L1D_cache_core[36]: Access = 18240, Miss = 18240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 981573
	L1D_cache_core[37]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 984599
	L1D_cache_core[38]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005461
	L1D_cache_core[39]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1020538
	L1D_cache_core[40]: Access = 18240, Miss = 18240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000609
	L1D_cache_core[41]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 981304
	L1D_cache_core[42]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 980285
	L1D_cache_core[43]: Access = 18240, Miss = 18240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 955492
	L1D_cache_core[44]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1015221
	L1D_cache_core[45]: Access = 18260, Miss = 18260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 958725
	L1D_cache_core[46]: Access = 19520, Miss = 19520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012806
	L1D_cache_core[47]: Access = 18220, Miss = 18220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 974222
	L1D_cache_core[48]: Access = 19520, Miss = 19520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 971302
	L1D_cache_core[49]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978054
	L1D_cache_core[50]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 950757
	L1D_cache_core[51]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 995698
	L1D_cache_core[52]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1014907
	L1D_cache_core[53]: Access = 18840, Miss = 18840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 977994
	L1D_cache_core[54]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1001629
	L1D_cache_core[55]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1002954
	L1D_cache_core[56]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1017594
	L1D_cache_core[57]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1016424
	L1D_cache_core[58]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 986293
	L1D_cache_core[59]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996230
	L1D_total_cache_accesses = 1270569
	L1D_total_cache_misses = 1175281
	L1D_total_cache_miss_rate = 0.9250
	L1D_total_cache_pending_hits = 22120
	L1D_total_cache_reservation_fails = 58734280
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 113236
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0120
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 683932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45909502
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 111876
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 491349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12824778
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9647901
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19125
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1566, 1574, 1585, 1168, 1155, 1171, 1168, 1558, 1161, 1128, 1148, 2031, 1147, 683, 1168, 1141, 1158, 1148, 1093, 1582, 1163, 1113, 1091, 1161, 1136, 1133, 1560, 1122, 1158, 1122, 1152, 1133, 1555, 1036, 1554, 1109, 1161, 1148, 677, 1148, 1161, 1148, 1580, 1161, 1088, 1148, 704, 1121, 
gpgpu_n_tot_thrd_icount = 609935168
gpgpu_n_tot_w_icount = 19060474
gpgpu_n_stall_shd_mem = 58910930
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 683932
gpgpu_n_mem_write_global = 493630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 18575809
gpgpu_n_store_insn = 12228101
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2232001
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 58907095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88442111	W0_Idle:9238070	W0_Scoreboard:22806664	W1:154403	W2:108611	W3:104312	W4:79860	W5:57296	W6:26496	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:159	W18:230	W19:831	W20:928	W21:1691	W22:2335	W23:2188	W24:2388	W25:2308	W26:1812	W27:1021	W28:521	W29:166	W30:67	W31:0	W32:18493292
Warp Occupancy Distribution:
Stall:45054213	W0_Idle:5998323	W0_Scoreboard:10561629	W1:154403	W2:108611	W3:104312	W4:79860	W5:57296	W6:26496	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:159	W18:230	W19:831	W20:928	W21:1691	W22:2335	W23:2188	W24:2388	W25:2308	W26:1812	W27:1021	W28:521	W29:166	W30:67	W31:0	W32:7255044
Warp Occupancy Distribution:
Stall:43387898	W0_Idle:3239747	W0_Scoreboard:12245035	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11238248
warp_utilization0: 0.136588
warp_utilization1: 0.112654
warp_utilization2: 0.160292
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5471456 {8:683932,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55748624 {40:118587,72:11,136:375032,}
traffic_breakdown_coretomem[INST_ACC_R] = 9440 {8:1180,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92971232 {136:683612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3949040 {8:493630,}
traffic_breakdown_memtocore[INST_ACC_R] = 160480 {136:1180,}
maxmrqlatency = 1316 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1325 
averagemflatency_1 = 1302 
averagemflatency_2= 1350 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 1172912 
mrq_lat_table:416893 	13227 	20554 	48799 	151635 	246041 	323971 	222695 	51887 	1325 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11948 	76866 	251496 	728925 	107911 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23103 	8831 	16546 	44929 	65556 	176244 	474834 	350465 	18227 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	505496 	157731 	18802 	1641 	2 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	52224 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	111 	122 	2108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        26        58        28        18        20        32        32        30        28        16        17        56        56        24        20 
dram[1]:        24        28        38        56        29        24        34        28        28        28        30        16        56        56        26        24 
dram[2]:        27        17        30        60        19        18        30        32        28        28        22        16        56        56        24        24 
dram[3]:        22        23        60        50        22        24        30        20        28        28        34        17        56        60        24        20 
dram[4]:        14        22        56        36        32        14        32        30        28        28        16        36        56        60        24        20 
dram[5]:        16        24        42        56        24        32        22        25        28        28        16        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3670      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4466      5299 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      3724      3444      4143      5106      4286      5339      4528      4644      6898      6979      3463      3892      3550      4652 
dram[3]:      5531      7829      5702      5732      7962      9050      4779      6297      4296      4843      6768      6962      6825      8037      5885      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      2703      4838      6818      7044      4453      2913      3971      3817 
dram[5]:      7827     10552      4794      5841     11959      9435      8742      6403      4773      6697      6758      7147      8938      5777      9544      9418 
average row accesses per activate:
dram[0]:  1.495985  1.492464  1.505978  1.513843  1.607325  1.646967  1.523888  1.540639  1.565834  1.582632  1.567608  1.566211  1.510479  1.501715  1.506960  1.510089 
dram[1]:  1.500692  1.508602  1.522367  1.518546  1.619544  1.631157  1.542908  1.549705  1.581286  1.579888  1.575660  1.597166  1.509483  1.518561  1.512766  1.523748 
dram[2]:  1.500215  1.494801  1.512624  1.506172  1.625569  1.614805  1.531873  1.543474  1.571914  1.573594  1.562447  1.575160  1.501974  1.506144  1.503942  1.513415 
dram[3]:  1.503714  1.511933  1.521027  1.522576  1.632147  1.620624  1.541636  1.545267  1.582258  1.581079  1.581334  1.592801  1.515643  1.518086  1.508883  1.524272 
dram[4]:  1.489183  1.498134  1.509295  1.525065  1.619130  1.617937  1.526186  1.551702  1.560667  1.560821  1.561955  1.577100  1.507254  1.505085  1.502600  1.514356 
dram[5]:  1.495842  1.500751  1.522226  1.527659  1.635401  1.621084  1.538684  1.540234  1.580405  1.585515  1.582917  1.568668  1.523324  1.518133  1.519880  1.518595 
average row locality = 1497051/967757 = 1.546929
average row locality_1 = 695331/444449 = 1.564479
average row locality_2 = 801720/523308 = 1.532023
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10070     10158     10205     10238     11723     11807     12015     11920     11442     11323     11481     11379     10386     10364     10270     10233 
dram[1]:     10195     10126     10190     10186     11696     11710     11954     11928     11514     11663     11489     11577     10486     10437     10249     10236 
dram[2]:     10051     10041     10167     10266     11733     11788     11859     11894     11392     11544     11402     11395     10355     10316     10204     10190 
dram[3]:     10064     10160     10176     10194     11829     11941     11960     11840     11448     11618     11536     11415     10582     10418     10356     10220 
dram[4]:     10139     10150     10264     10139     11776     11858     12010     11881     11442     11497     11390     11465     10435     10324     10247     10225 
dram[5]:     10127     10086     10248     10205     11790     11823     11895     11965     11516     11603     11540     11468     10514     10420     10232     10137 
total reads: 1051815
bank skew: 12015/10041 = 1.20
chip skew: 175757/174597 = 1.01
number of total write accesses:
dram[0]:      3904      3904      4028      4033      5964      6168      4635      4628      5231      5225      5283      5215      4101      4081      3912      3912 
dram[1]:      3904      3904      4035      4020      6004      5975      4623      4612      5284      5305      5213      5329      4079      4085      3912      3912 
dram[2]:      3904      3904      4032      4011      6132      5991      4578      4615      5264      5273      5274      5308      4103      4024      3912      3912 
dram[3]:      3904      3904      4038      4036      6154      6022      4628      4597      5229      5211      5272      5268      4097      4019      3912      3910 
dram[4]:      3904      3904      4026      4038      6083      5894      4659      4671      5215      5235      5262      5298      4110      4030      3912      3910 
dram[5]:      3904      3904      4032      4045      6134      6030      4592      4611      5260      5232      5269      5254      4116      4022      3912      3910 
total reads: 445236
bank skew: 6168/3904 = 1.58
chip skew: 74237/74151 = 1.00
average mf latency per bank:
dram[0]:        948       989       939       985      1133      1194      1151      1196       974       998       982      1014       954       993       958      1009
dram[1]:        996      1005       992      1008      1187      1228      1204      1226      1012      1046      1028      1045      1015      1026      1010      1030
dram[2]:        917       956       922       957      1128      1157      1114      1172       940       984       955       986       929      1074       937       975
dram[3]:        997       986       998       974      1213      1201      1215      1182      1025      1008      1043      1015      1007       998      1027      1005
dram[4]:        970       961       971       947      1183      1178      1190      1157       991       983      1003       989       983       972       987       978
dram[5]:        977       956       976       967      1192      1175      1186      1176      1000       993      1011      1000       991       978       995       975
maximum mf latency per bank:
dram[0]:       4386      4376      3501      4012      5033      5417      4487      4772      4250      5154      5032      4176      3892      3971      3792      4318
dram[1]:       3827      3632      4001      4760      5219      4623      4185      4375      4059      3916      4206      3864      4907      3456      3695      3682
dram[2]:       3388      3927      3515      4134      4502      4709      4770      4987      4358      4727      4864      5034      4103      3793      3693      4116
dram[3]:       3643      3849      3916      3775      5255      4486      5572      5269      4451      4229      4486      5236      3965      3967      3752      3823
dram[4]:       4496      3786      3861      3721      5119      5190      5461      4537      5695      3849      5058      4247      3698      3434      4011      3575
dram[5]:       3465      4399      3872      4705      4930      4928      5222      4612      3899      5101      4194      4290      4036      4253      3526      3967
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=734915 n_act=161608 n_pre=161592 n_req=245865 n_req_1=26771 n_req_2=219094 n_req_3=0 n_rd=350028 n_write=140101 bw_util=0.6244 bw_util_1=0.05856 bw_util_2=0.5659 bw_util_3=0 blp=9.325567 blp_1= 1.678177 blp_2= 8.294125 blp_3= -nan
 n_activity=1519702 dram_eff=0.6362 dram_eff_1=0.05966 dram_eff_2=0.5765 dram_eff_3=0
bk0: 20140a 821471i bk1: 20316a 795239i bk2: 20410a 777077i bk3: 20476a 763713i bk4: 23446a 548328i bk5: 23614a 504293i bk6: 24030a 564462i bk7: 23840a 545999i bk8: 22884a 677671i bk9: 22646a 661452i bk10: 22962a 626347i bk11: 22758a 610236i bk12: 20772a 715769i bk13: 20728a 692207i bk14: 20540a 691977i bk15: 20466a 668625i 
bw_dist = 0.059	0.566	0.000	0.357	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2247
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=734975 n_act=160988 n_pre=160972 n_req=246493 n_req_1=27364 n_req_2=219129 n_req_3=0 n_rd=351272 n_write=140037 bw_util=0.626 bw_util_1=0.06009 bw_util_2=0.5659 bw_util_3=0 blp=9.532426 blp_1= 1.704233 blp_2= 8.478034 blp_3= -nan
 n_activity=1510249 dram_eff=0.6418 dram_eff_1=0.06161 dram_eff_2=0.5802 dram_eff_3=0
bk0: 20390a 806236i bk1: 20252a 790268i bk2: 20380a 767550i bk3: 20372a 754225i bk4: 23392a 530310i bk5: 23420a 510121i bk6: 23908a 563610i bk7: 23856a 522155i bk8: 23028a 651826i bk9: 23326a 624921i bk10: 22978a 624417i bk11: 23154a 590842i bk12: 20972a 698435i bk13: 20874a 680664i bk14: 20498a 680054i bk15: 20472a 658576i 
bw_dist = 0.060	0.566	0.000	0.349	0.025
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6676
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=736290 n_act=161334 n_pre=161318 n_req=245465 n_req_1=26392 n_req_2=219073 n_req_3=0 n_rd=349193 n_write=140109 bw_util=0.6234 bw_util_1=0.05754 bw_util_2=0.5658 bw_util_3=0 blp=9.302794 blp_1= 1.677950 blp_2= 8.287959 blp_3= -nan
 n_activity=1521127 dram_eff=0.6345 dram_eff_1=0.05857 dram_eff_2=0.5759 dram_eff_3=0
bk0: 20102a 821401i bk1: 20082a 802090i bk2: 20334a 778546i bk3: 20532a 759798i bk4: 23466a 541326i bk5: 23576a 512508i bk6: 23718a 582248i bk7: 23788a 547085i bk8: 22783a 679627i bk9: 23088a 645880i bk10: 22804a 625470i bk11: 22790a 605550i bk12: 20710a 713271i bk13: 20632a 708861i bk14: 20408a 691604i bk15: 20380a 673362i 
bw_dist = 0.058	0.566	0.000	0.359	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0708
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=734718 n_act=160989 n_pre=160973 n_req=246613 n_req_1=27505 n_req_2=219108 n_req_3=0 n_rd=351514 n_write=140050 bw_util=0.6264 bw_util_1=0.06046 bw_util_2=0.5659 bw_util_3=0 blp=9.542313 blp_1= 1.693889 blp_2= 8.488982 blp_3= -nan
 n_activity=1511409 dram_eff=0.6416 dram_eff_1=0.06193 dram_eff_2=0.5797 dram_eff_3=0
bk0: 20128a 808898i bk1: 20320a 787331i bk2: 20352a 775491i bk3: 20388a 752894i bk4: 23658a 516429i bk5: 23882a 491317i bk6: 23920a 553247i bk7: 23680a 530292i bk8: 22896a 663939i bk9: 23236a 636620i bk10: 23072a 609630i bk11: 22830a 593518i bk12: 21164a 699062i bk13: 20836a 685651i bk14: 20712a 672946i bk15: 20440a 651760i 
bw_dist = 0.060	0.566	0.000	0.350	0.024
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6887
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=734207 n_act=161793 n_pre=161777 n_req=246065 n_req_1=26976 n_req_2=219089 n_req_3=0 n_rd=350484 n_write=139983 bw_util=0.625 bw_util_1=0.05913 bw_util_2=0.5658 bw_util_3=0 blp=9.316350 blp_1= 1.700708 blp_2= 8.287501 blp_3= -nan
 n_activity=1521900 dram_eff=0.6358 dram_eff_1=0.06016 dram_eff_2=0.5756 dram_eff_3=0
bk0: 20278a 818900i bk1: 20300a 798978i bk2: 20528a 781438i bk3: 20278a 765329i bk4: 23552a 539505i bk5: 23716a 515588i bk6: 24020a 564791i bk7: 23762a 539602i bk8: 22884a 678984i bk9: 22994a 650956i bk10: 22780a 628367i bk11: 22930a 607342i bk12: 20870a 706254i bk13: 20648a 701932i bk14: 20494a 691431i bk15: 20450a 665777i 
bw_dist = 0.059	0.566	0.000	0.358	0.017
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1638
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=734938 n_act=161046 n_pre=161030 n_req=246432 n_req_1=27335 n_req_2=219097 n_req_3=0 n_rd=351138 n_write=140092 bw_util=0.6259 bw_util_1=0.06 bw_util_2=0.5659 bw_util_3=0 blp=9.499551 blp_1= 1.696324 blp_2= 8.466128 blp_3= -nan
 n_activity=1510436 dram_eff=0.6415 dram_eff_1=0.06151 dram_eff_2=0.58 dram_eff_3=0
bk0: 20254a 807279i bk1: 20172a 792902i bk2: 20496a 765666i bk3: 20410a 757489i bk4: 23580a 526288i bk5: 23646a 500646i bk6: 23790a 555114i bk7: 23930a 521950i bk8: 23032a 667138i bk9: 23206a 644973i bk10: 23080a 616280i bk11: 22936a 598347i bk12: 21028a 698992i bk13: 20840a 694107i bk14: 20464a 687655i bk15: 20274a 667309i 
bw_dist = 0.060	0.566	0.000	0.350	0.024
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 97751, Miss = 87594, Miss_rate = 0.896, Pending_hits = 313, Reservation_fails = 93890
L2_cache_bank[1]: Access = 97769, Miss = 87428, Miss_rate = 0.894, Pending_hits = 296, Reservation_fails = 113532
L2_cache_bank[2]: Access = 98213, Miss = 87777, Miss_rate = 0.894, Pending_hits = 296, Reservation_fails = 108296
L2_cache_bank[3]: Access = 98627, Miss = 87866, Miss_rate = 0.891, Pending_hits = 310, Reservation_fails = 138557
L2_cache_bank[4]: Access = 97502, Miss = 87164, Miss_rate = 0.894, Pending_hits = 280, Reservation_fails = 71394
L2_cache_bank[5]: Access = 99841, Miss = 87434, Miss_rate = 0.876, Pending_hits = 303, Reservation_fails = 102555
L2_cache_bank[6]: Access = 98314, Miss = 87953, Miss_rate = 0.895, Pending_hits = 290, Reservation_fails = 84303
L2_cache_bank[7]: Access = 98313, Miss = 87806, Miss_rate = 0.893, Pending_hits = 308, Reservation_fails = 111292
L2_cache_bank[8]: Access = 98083, Miss = 87705, Miss_rate = 0.894, Pending_hits = 263, Reservation_fails = 62700
L2_cache_bank[9]: Access = 97701, Miss = 87543, Miss_rate = 0.896, Pending_hits = 307, Reservation_fails = 84706
L2_cache_bank[10]: Access = 98417, Miss = 87867, Miss_rate = 0.893, Pending_hits = 291, Reservation_fails = 110161
L2_cache_bank[11]: Access = 98085, Miss = 87707, Miss_rate = 0.894, Pending_hits = 315, Reservation_fails = 131684
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97751, Miss = 87594 (0.896), PendingHit = 313 (0.0032)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97769, Miss = 87428 (0.894), PendingHit = 296 (0.00303)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98213, Miss = 87777 (0.894), PendingHit = 296 (0.00301)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98627, Miss = 87866 (0.891), PendingHit = 310 (0.00314)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97502, Miss = 87164 (0.894), PendingHit = 280 (0.00287)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99841, Miss = 87434 (0.876), PendingHit = 303 (0.00303)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98314, Miss = 87953 (0.895), PendingHit = 290 (0.00295)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98313, Miss = 87806 (0.893), PendingHit = 308 (0.00313)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98083, Miss = 87705 (0.894), PendingHit = 263 (0.00268)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97701, Miss = 87543 (0.896), PendingHit = 307 (0.00314)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98417, Miss = 87867 (0.893), PendingHit = 291 (0.00296)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98085, Miss = 87707 (0.894), PendingHit = 315 (0.00321)
L2 Cache Total Miss Rate = 0.892
Stream 1: L2 Cache Miss Rate = 0.791
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 604116
Stream 1: Misses  = 478156
Stream 2: Accesses  = 574500
Stream 2: Misses  = 573688
Stream 1+2: Accesses  = 1178616
Stream 1+2: Misses  = 1051844
Total Accesses  = 1178616
MPKI-CORES
CORE_L2MPKI_0	27.513
CORE_L2MPKI_1	26.445
CORE_L2MPKI_2	24.991
CORE_L2MPKI_3	25.910
CORE_L2MPKI_4	24.059
CORE_L2MPKI_5	24.375
CORE_L2MPKI_6	25.831
CORE_L2MPKI_7	29.487
CORE_L2MPKI_8	25.452
CORE_L2MPKI_9	25.657
CORE_L2MPKI_10	1.599
CORE_L2MPKI_11	1.605
CORE_L2MPKI_12	1.609
CORE_L2MPKI_13	1.609
CORE_L2MPKI_14	1.613
CORE_L2MPKI_15	1.602
CORE_L2MPKI_16	1.644
CORE_L2MPKI_17	1.605
CORE_L2MPKI_18	1.612
CORE_L2MPKI_19	1.606
CORE_L2MPKI_20	1.594
CORE_L2MPKI_21	1.593
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.595
CORE_L2MPKI_24	1.591
CORE_L2MPKI_25	1.594
CORE_L2MPKI_26	1.591
CORE_L2MPKI_27	1.593
CORE_L2MPKI_28	1.592
CORE_L2MPKI_29	1.595
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.597
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 9.725
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	12317
CORE_MISSES_1	10448
CORE_MISSES_2	10761
CORE_MISSES_3	10639
CORE_MISSES_4	10642
CORE_MISSES_5	10082
CORE_MISSES_6	11664
CORE_MISSES_7	12104
CORE_MISSES_8	11855
CORE_MISSES_9	10305
CORE_MISSES_10	17791
CORE_MISSES_11	17805
CORE_MISSES_12	18585
CORE_MISSES_13	17844
CORE_MISSES_14	17949
CORE_MISSES_15	18388
CORE_MISSES_16	17635
CORE_MISSES_17	17812
CORE_MISSES_18	18614
CORE_MISSES_19	18471
CORE_MISSES_20	18302
CORE_MISSES_21	18901
CORE_MISSES_22	18326
CORE_MISSES_23	18208
CORE_MISSES_24	18917
CORE_MISSES_25	18875
CORE_MISSES_26	18914
CORE_MISSES_27	18878
CORE_MISSES_28	18888
CORE_MISSES_29	18236
CORE_MISSES_30	18903
CORE_MISSES_31	18921
CORE_MISSES_32	19542
CORE_MISSES_33	19523
CORE_MISSES_34	18909
CORE_MISSES_35	20163
CORE_MISSES_36	18242
CORE_MISSES_37	18900
CORE_MISSES_38	18900
CORE_MISSES_39	20160
CORE_MISSES_40	18240
CORE_MISSES_41	18884
CORE_MISSES_42	18900
CORE_MISSES_43	18241
CORE_MISSES_44	20160
CORE_MISSES_45	18260
CORE_MISSES_46	19520
CORE_MISSES_47	18220
CORE_MISSES_48	19520
CORE_MISSES_49	19540
CORE_MISSES_50	18900
CORE_MISSES_51	18880
CORE_MISSES_52	19540
CORE_MISSES_53	18840
CORE_MISSES_54	18880
CORE_MISSES_55	19540
CORE_MISSES_56	19540
CORE_MISSES_57	20160
CORE_MISSES_58	18880
CORE_MISSES_59	18880
L2_MISSES = 1051844
L2_total_cache_accesses = 1178616
L2_total_cache_misses = 1051844
L2_total_cache_miss_rate = 0.8924
L2_total_cache_pending_hits = 3572
L2_total_cache_reservation_fails = 1213070
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 629315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 722636
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2669
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 422449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 484078
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 963
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6236
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3917770
icnt_total_pkts_simt_to_mem=2797539
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.8156
gpu_ipc_2 =     502.0253
gpu_tot_sim_cycle_stream_1 = 1172908
gpu_tot_sim_cycle_stream_2 = 1170002
gpu_sim_insn_1 = 5648291
gpu_sim_insn_2 = 587370645
gpu_sim_cycle = 1172913
gpu_sim_insn = 593018936
gpu_ipc =     505.5950
gpu_tot_sim_cycle = 1172913
gpu_tot_sim_insn = 593018936
gpu_tot_ipc =     505.5950
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 5747955
gpu_stall_icnt2sh    = 389913
gpu_total_sim_rate=271404

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9667026
	L1I_total_cache_misses = 19125
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 32938, Miss = 24480, Miss_rate = 0.743, Pending_hits = 2109, Reservation_fails = 1020729
	L1D_cache_core[1]: Access = 29874, Miss = 21760, Miss_rate = 0.728, Pending_hits = 1858, Reservation_fails = 932460
	L1D_cache_core[2]: Access = 30218, Miss = 22261, Miss_rate = 0.737, Pending_hits = 1886, Reservation_fails = 960157
	L1D_cache_core[3]: Access = 30325, Miss = 22278, Miss_rate = 0.735, Pending_hits = 1965, Reservation_fails = 946024
	L1D_cache_core[4]: Access = 31189, Miss = 22446, Miss_rate = 0.720, Pending_hits = 1932, Reservation_fails = 967908
	L1D_cache_core[5]: Access = 29687, Miss = 21622, Miss_rate = 0.728, Pending_hits = 1883, Reservation_fails = 900909
	L1D_cache_core[6]: Access = 31883, Miss = 23805, Miss_rate = 0.747, Pending_hits = 2033, Reservation_fails = 984657
	L1D_cache_core[7]: Access = 34721, Miss = 24988, Miss_rate = 0.720, Pending_hits = 2246, Reservation_fails = 1023927
	L1D_cache_core[8]: Access = 33829, Miss = 24326, Miss_rate = 0.719, Pending_hits = 2136, Reservation_fails = 1015068
	L1D_cache_core[9]: Access = 29772, Miss = 21950, Miss_rate = 0.737, Pending_hits = 1832, Reservation_fails = 906982
	L1D_cache_core[10]: Access = 18671, Miss = 18001, Miss_rate = 0.964, Pending_hits = 171, Reservation_fails = 914348
	L1D_cache_core[11]: Access = 19058, Miss = 18196, Miss_rate = 0.955, Pending_hits = 120, Reservation_fails = 925688
	L1D_cache_core[12]: Access = 20374, Miss = 19156, Miss_rate = 0.940, Pending_hits = 185, Reservation_fails = 963782
	L1D_cache_core[13]: Access = 19439, Miss = 18394, Miss_rate = 0.946, Pending_hits = 120, Reservation_fails = 951982
	L1D_cache_core[14]: Access = 19666, Miss = 18484, Miss_rate = 0.940, Pending_hits = 176, Reservation_fails = 943238
	L1D_cache_core[15]: Access = 19289, Miss = 18677, Miss_rate = 0.968, Pending_hits = 97, Reservation_fails = 933009
	L1D_cache_core[16]: Access = 19676, Miss = 18217, Miss_rate = 0.926, Pending_hits = 209, Reservation_fails = 959544
	L1D_cache_core[17]: Access = 18771, Miss = 18054, Miss_rate = 0.962, Pending_hits = 129, Reservation_fails = 942435
	L1D_cache_core[18]: Access = 20449, Miss = 19209, Miss_rate = 0.939, Pending_hits = 192, Reservation_fails = 970393
	L1D_cache_core[19]: Access = 19698, Miss = 18850, Miss_rate = 0.957, Pending_hits = 126, Reservation_fails = 967828
	L1D_cache_core[20]: Access = 18479, Miss = 18305, Miss_rate = 0.991, Pending_hits = 108, Reservation_fails = 974235
	L1D_cache_core[21]: Access = 18960, Miss = 18900, Miss_rate = 0.997, Pending_hits = 60, Reservation_fails = 982671
	L1D_cache_core[22]: Access = 18591, Miss = 18352, Miss_rate = 0.987, Pending_hits = 109, Reservation_fails = 976913
	L1D_cache_core[23]: Access = 18232, Miss = 18208, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 948867
	L1D_cache_core[24]: Access = 19032, Miss = 18920, Miss_rate = 0.994, Pending_hits = 108, Reservation_fails = 976351
	L1D_cache_core[25]: Access = 18916, Miss = 18874, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 1009205
	L1D_cache_core[26]: Access = 19008, Miss = 18912, Miss_rate = 0.995, Pending_hits = 96, Reservation_fails = 968683
	L1D_cache_core[27]: Access = 18924, Miss = 18876, Miss_rate = 0.997, Pending_hits = 48, Reservation_fails = 990762
	L1D_cache_core[28]: Access = 18972, Miss = 18888, Miss_rate = 0.996, Pending_hits = 84, Reservation_fails = 1000512
	L1D_cache_core[29]: Access = 18268, Miss = 18232, Miss_rate = 0.998, Pending_hits = 36, Reservation_fails = 985142
	L1D_cache_core[30]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005702
	L1D_cache_core[31]: Access = 18920, Miss = 18920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 995258
	L1D_cache_core[32]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012592
	L1D_cache_core[33]: Access = 19520, Miss = 19520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1004323
	L1D_cache_core[34]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 965982
	L1D_cache_core[35]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1025343
	L1D_cache_core[36]: Access = 18240, Miss = 18240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 981573
	L1D_cache_core[37]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 984599
	L1D_cache_core[38]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1005461
	L1D_cache_core[39]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1020538
	L1D_cache_core[40]: Access = 18240, Miss = 18240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000609
	L1D_cache_core[41]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 981304
	L1D_cache_core[42]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 980285
	L1D_cache_core[43]: Access = 18240, Miss = 18240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 955492
	L1D_cache_core[44]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1015221
	L1D_cache_core[45]: Access = 18260, Miss = 18260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 958725
	L1D_cache_core[46]: Access = 19520, Miss = 19520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1012806
	L1D_cache_core[47]: Access = 18220, Miss = 18220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 974222
	L1D_cache_core[48]: Access = 19520, Miss = 19520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 971302
	L1D_cache_core[49]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 978054
	L1D_cache_core[50]: Access = 18900, Miss = 18900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 950757
	L1D_cache_core[51]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 995698
	L1D_cache_core[52]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1014907
	L1D_cache_core[53]: Access = 18840, Miss = 18840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 977994
	L1D_cache_core[54]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1001629
	L1D_cache_core[55]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1002954
	L1D_cache_core[56]: Access = 19540, Miss = 19540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1017594
	L1D_cache_core[57]: Access = 20160, Miss = 20160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1016424
	L1D_cache_core[58]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 986293
	L1D_cache_core[59]: Access = 18880, Miss = 18880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 996230
	L1D_total_cache_accesses = 1270569
	L1D_total_cache_misses = 1175281
	L1D_total_cache_miss_rate = 0.9250
	L1D_total_cache_pending_hits = 22120
	L1D_total_cache_reservation_fails = 58734280
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 113236
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0120
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 683932
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 45909502
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 111876
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2180
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 101
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 491349
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 12824778
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9647901
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 19125
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1566, 1574, 1585, 1168, 1155, 1171, 1168, 1558, 1161, 1128, 1148, 2031, 1147, 683, 1168, 1141, 1158, 1148, 1093, 1582, 1163, 1113, 1091, 1161, 1136, 1133, 1560, 1122, 1158, 1122, 1152, 1133, 1555, 1036, 1554, 1109, 1161, 1148, 677, 1148, 1161, 1148, 1580, 1161, 1088, 1148, 704, 1121, 
gpgpu_n_tot_thrd_icount = 609935168
gpgpu_n_tot_w_icount = 19060474
gpgpu_n_stall_shd_mem = 58910930
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 683932
gpgpu_n_mem_write_global = 493630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 18575809
gpgpu_n_store_insn = 12228101
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2232001
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 58907095
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:88442111	W0_Idle:9238070	W0_Scoreboard:22806664	W1:154403	W2:108611	W3:104312	W4:79860	W5:57296	W6:26496	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:159	W18:230	W19:831	W20:928	W21:1691	W22:2335	W23:2188	W24:2388	W25:2308	W26:1812	W27:1021	W28:521	W29:166	W30:67	W31:0	W32:18493292
Warp Occupancy Distribution:
Stall:45054213	W0_Idle:5998323	W0_Scoreboard:10561629	W1:154403	W2:108611	W3:104312	W4:79860	W5:57296	W6:26496	W7:14328	W8:4067	W9:1225	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:26	W17:159	W18:230	W19:831	W20:928	W21:1691	W22:2335	W23:2188	W24:2388	W25:2308	W26:1812	W27:1021	W28:521	W29:166	W30:67	W31:0	W32:7255044
Warp Occupancy Distribution:
Stall:43387898	W0_Idle:3239747	W0_Scoreboard:12245035	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11238248
warp_utilization0: 0.136588
warp_utilization1: 0.112654
warp_utilization2: 0.160292
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5471456 {8:683932,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55748624 {40:118587,72:11,136:375032,}
traffic_breakdown_coretomem[INST_ACC_R] = 9440 {8:1180,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92971232 {136:683612,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3949040 {8:493630,}
traffic_breakdown_memtocore[INST_ACC_R] = 160480 {136:1180,}
maxmrqlatency = 1316 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1325 
averagemflatency_1 = 1302 
averagemflatency_2= 1350 
averagemrqlatency_1 = 70 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 1172912 
mrq_lat_table:416893 	13227 	20554 	48799 	151635 	246041 	323971 	222695 	51887 	1325 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11948 	76866 	251496 	728925 	107911 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	23103 	8831 	16546 	44929 	65556 	176244 	474834 	350465 	18227 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	505496 	157731 	18802 	1641 	2 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	52224 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	111 	122 	2108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        20        26        58        28        18        20        32        32        30        28        16        17        56        56        24        20 
dram[1]:        24        28        38        56        29        24        34        28        28        28        30        16        56        56        26        24 
dram[2]:        27        17        30        60        19        18        30        32        28        28        22        16        56        56        24        24 
dram[3]:        22        23        60        50        22        24        30        20        28        28        34        17        56        60        24        20 
dram[4]:        14        22        56        36        32        14        32        30        28        28        16        36        56        60        24        20 
dram[5]:        16        24        42        56        24        32        22        25        28        28        16        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3670      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4466      5299 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      3724      3444      4143      5106      4286      5339      4528      4644      6898      6979      3463      3892      3550      4652 
dram[3]:      5531      7829      5702      5732      7962      9050      4779      6297      4296      4843      6768      6962      6825      8037      5885      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      2703      4838      6818      7044      4453      2913      3971      3817 
dram[5]:      7827     10552      4794      5841     11959      9435      8742      6403      4773      6697      6758      7147      8938      5777      9544      9418 
average row accesses per activate:
dram[0]:  1.495985  1.492464  1.505978  1.513843  1.607325  1.646967  1.523888  1.540639  1.565834  1.582632  1.567608  1.566211  1.510479  1.501715  1.506960  1.510089 
dram[1]:  1.500692  1.508602  1.522367  1.518546  1.619544  1.631157  1.542908  1.549705  1.581286  1.579888  1.575660  1.597166  1.509483  1.518561  1.512766  1.523748 
dram[2]:  1.500215  1.494801  1.512624  1.506172  1.625569  1.614805  1.531873  1.543474  1.571914  1.573594  1.562447  1.575160  1.501974  1.506144  1.503942  1.513415 
dram[3]:  1.503714  1.511933  1.521027  1.522576  1.632147  1.620624  1.541636  1.545267  1.582258  1.581079  1.581334  1.592801  1.515643  1.518086  1.508883  1.524272 
dram[4]:  1.489183  1.498134  1.509295  1.525065  1.619130  1.617937  1.526186  1.551702  1.560667  1.560821  1.561955  1.577100  1.507254  1.505085  1.502600  1.514356 
dram[5]:  1.495842  1.500751  1.522226  1.527659  1.635401  1.621084  1.538684  1.540234  1.580405  1.585515  1.582917  1.568668  1.523324  1.518133  1.519880  1.518595 
average row locality = 1497051/967757 = 1.546929
average row locality_1 = 695331/444449 = 1.564479
average row locality_2 = 801720/523308 = 1.532023
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10070     10158     10205     10238     11723     11807     12015     11920     11442     11323     11481     11379     10386     10364     10270     10233 
dram[1]:     10195     10126     10190     10186     11696     11710     11954     11928     11514     11663     11489     11577     10486     10437     10249     10236 
dram[2]:     10051     10041     10167     10266     11733     11788     11859     11894     11392     11544     11402     11395     10355     10316     10204     10190 
dram[3]:     10064     10160     10176     10194     11829     11941     11960     11840     11448     11618     11536     11415     10582     10418     10356     10220 
dram[4]:     10139     10150     10264     10139     11776     11858     12010     11881     11442     11497     11390     11465     10435     10324     10247     10225 
dram[5]:     10127     10086     10248     10205     11790     11823     11895     11965     11516     11603     11540     11468     10514     10420     10232     10137 
total reads: 1051815
bank skew: 12015/10041 = 1.20
chip skew: 175757/174597 = 1.01
number of total write accesses:
dram[0]:      3904      3904      4028      4033      5964      6168      4635      4628      5231      5225      5283      5215      4101      4081      3912      3912 
dram[1]:      3904      3904      4035      4020      6004      5975      4623      4612      5284      5305      5213      5329      4079      4085      3912      3912 
dram[2]:      3904      3904      4032      4011      6132      5991      4578      4615      5264      5273      5274      5308      4103      4024      3912      3912 
dram[3]:      3904      3904      4038      4036      6154      6022      4628      4597      5229      5211      5272      5268      4097      4019      3912      3910 
dram[4]:      3904      3904      4026      4038      6083      5894      4659      4671      5215      5235      5262      5298      4110      4030      3912      3910 
dram[5]:      3904      3904      4032      4045      6134      6030      4592      4611      5260      5232      5269      5254      4116      4022      3912      3910 
total reads: 445236
bank skew: 6168/3904 = 1.58
chip skew: 74237/74151 = 1.00
average mf latency per bank:
dram[0]:        948       989       939       985      1133      1194      1151      1196       974       998       982      1014       954       993       958      1009
dram[1]:        996      1005       992      1008      1187      1228      1204      1226      1012      1046      1028      1045      1015      1026      1010      1030
dram[2]:        917       956       922       957      1128      1157      1114      1172       940       984       955       986       929      1074       937       975
dram[3]:        997       986       998       974      1213      1201      1215      1182      1025      1008      1043      1015      1007       998      1027      1005
dram[4]:        970       961       971       947      1183      1178      1190      1157       991       983      1003       989       983       972       987       978
dram[5]:        977       956       976       967      1192      1175      1186      1176      1000       993      1011      1000       991       978       995       975
maximum mf latency per bank:
dram[0]:       4386      4376      3501      4012      5033      5417      4487      4772      4250      5154      5032      4176      3892      3971      3792      4318
dram[1]:       3827      3632      4001      4760      5219      4623      4185      4375      4059      3916      4206      3864      4907      3456      3695      3682
dram[2]:       3388      3927      3515      4134      4502      4709      4770      4987      4358      4727      4864      5034      4103      3793      3693      4116
dram[3]:       3643      3849      3916      3775      5255      4486      5572      5269      4451      4229      4486      5236      3965      3967      3752      3823
dram[4]:       4496      3786      3861      3721      5119      5190      5461      4537      5695      3849      5058      4247      3698      3434      4011      3575
dram[5]:       3465      4399      3872      4705      4930      4928      5222      4612      3899      5101      4194      4290      4036      4253      3526      3967
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=734915 n_act=161608 n_pre=161592 n_req=245865 n_req_1=26771 n_req_2=219094 n_req_3=0 n_rd=350028 n_write=140101 bw_util=0.6244 bw_util_1=0.05856 bw_util_2=0.5659 bw_util_3=0 blp=9.325567 blp_1= 1.678177 blp_2= 8.294125 blp_3= -nan
 n_activity=1519702 dram_eff=0.6362 dram_eff_1=0.05966 dram_eff_2=0.5765 dram_eff_3=0
bk0: 20140a 821471i bk1: 20316a 795239i bk2: 20410a 777077i bk3: 20476a 763713i bk4: 23446a 548328i bk5: 23614a 504293i bk6: 24030a 564462i bk7: 23840a 545999i bk8: 22884a 677671i bk9: 22646a 661452i bk10: 22962a 626347i bk11: 22758a 610236i bk12: 20772a 715769i bk13: 20728a 692207i bk14: 20540a 691977i bk15: 20466a 668625i 
bw_dist = 0.059	0.566	0.000	0.357	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2247
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=734975 n_act=160988 n_pre=160972 n_req=246493 n_req_1=27364 n_req_2=219129 n_req_3=0 n_rd=351272 n_write=140037 bw_util=0.626 bw_util_1=0.06009 bw_util_2=0.5659 bw_util_3=0 blp=9.532426 blp_1= 1.704233 blp_2= 8.478034 blp_3= -nan
 n_activity=1510249 dram_eff=0.6418 dram_eff_1=0.06161 dram_eff_2=0.5802 dram_eff_3=0
bk0: 20390a 806236i bk1: 20252a 790268i bk2: 20380a 767550i bk3: 20372a 754225i bk4: 23392a 530310i bk5: 23420a 510121i bk6: 23908a 563610i bk7: 23856a 522155i bk8: 23028a 651826i bk9: 23326a 624921i bk10: 22978a 624417i bk11: 23154a 590842i bk12: 20972a 698435i bk13: 20874a 680664i bk14: 20498a 680054i bk15: 20472a 658576i 
bw_dist = 0.060	0.566	0.000	0.349	0.025
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6676
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=736290 n_act=161334 n_pre=161318 n_req=245465 n_req_1=26392 n_req_2=219073 n_req_3=0 n_rd=349193 n_write=140109 bw_util=0.6234 bw_util_1=0.05754 bw_util_2=0.5658 bw_util_3=0 blp=9.302794 blp_1= 1.677950 blp_2= 8.287959 blp_3= -nan
 n_activity=1521127 dram_eff=0.6345 dram_eff_1=0.05857 dram_eff_2=0.5759 dram_eff_3=0
bk0: 20102a 821401i bk1: 20082a 802090i bk2: 20334a 778546i bk3: 20532a 759798i bk4: 23466a 541326i bk5: 23576a 512508i bk6: 23718a 582248i bk7: 23788a 547085i bk8: 22783a 679627i bk9: 23088a 645880i bk10: 22804a 625470i bk11: 22790a 605550i bk12: 20710a 713271i bk13: 20632a 708861i bk14: 20408a 691604i bk15: 20380a 673362i 
bw_dist = 0.058	0.566	0.000	0.359	0.018
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0708
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=734718 n_act=160989 n_pre=160973 n_req=246613 n_req_1=27505 n_req_2=219108 n_req_3=0 n_rd=351514 n_write=140050 bw_util=0.6264 bw_util_1=0.06046 bw_util_2=0.5659 bw_util_3=0 blp=9.542313 blp_1= 1.693889 blp_2= 8.488982 blp_3= -nan
 n_activity=1511409 dram_eff=0.6416 dram_eff_1=0.06193 dram_eff_2=0.5797 dram_eff_3=0
bk0: 20128a 808898i bk1: 20320a 787331i bk2: 20352a 775491i bk3: 20388a 752894i bk4: 23658a 516429i bk5: 23882a 491317i bk6: 23920a 553247i bk7: 23680a 530292i bk8: 22896a 663939i bk9: 23236a 636620i bk10: 23072a 609630i bk11: 22830a 593518i bk12: 21164a 699062i bk13: 20836a 685651i bk14: 20712a 672946i bk15: 20440a 651760i 
bw_dist = 0.060	0.566	0.000	0.350	0.024
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.6887
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=734207 n_act=161793 n_pre=161777 n_req=246065 n_req_1=26976 n_req_2=219089 n_req_3=0 n_rd=350484 n_write=139983 bw_util=0.625 bw_util_1=0.05913 bw_util_2=0.5658 bw_util_3=0 blp=9.316350 blp_1= 1.700708 blp_2= 8.287501 blp_3= -nan
 n_activity=1521900 dram_eff=0.6358 dram_eff_1=0.06016 dram_eff_2=0.5756 dram_eff_3=0
bk0: 20278a 818900i bk1: 20300a 798978i bk2: 20528a 781438i bk3: 20278a 765329i bk4: 23552a 539505i bk5: 23716a 515588i bk6: 24020a 564791i bk7: 23762a 539602i bk8: 22884a 678984i bk9: 22994a 650956i bk10: 22780a 628367i bk11: 22930a 607342i bk12: 20870a 706254i bk13: 20648a 701932i bk14: 20494a 691431i bk15: 20450a 665777i 
bw_dist = 0.059	0.566	0.000	0.358	0.017
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1638
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1548244 n_nop=734938 n_act=161046 n_pre=161030 n_req=246432 n_req_1=27335 n_req_2=219097 n_req_3=0 n_rd=351138 n_write=140092 bw_util=0.6259 bw_util_1=0.06 bw_util_2=0.5659 bw_util_3=0 blp=9.499551 blp_1= 1.696324 blp_2= 8.466128 blp_3= -nan
 n_activity=1510436 dram_eff=0.6415 dram_eff_1=0.06151 dram_eff_2=0.58 dram_eff_3=0
bk0: 20254a 807279i bk1: 20172a 792902i bk2: 20496a 765666i bk3: 20410a 757489i bk4: 23580a 526288i bk5: 23646a 500646i bk6: 23790a 555114i bk7: 23930a 521950i bk8: 23032a 667138i bk9: 23206a 644973i bk10: 23080a 616280i bk11: 22936a 598347i bk12: 21028a 698992i bk13: 20840a 694107i bk14: 20464a 687655i bk15: 20274a 667309i 
bw_dist = 0.060	0.566	0.000	0.350	0.024
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 97751, Miss = 87594, Miss_rate = 0.896, Pending_hits = 313, Reservation_fails = 93890
L2_cache_bank[1]: Access = 97769, Miss = 87428, Miss_rate = 0.894, Pending_hits = 296, Reservation_fails = 113532
L2_cache_bank[2]: Access = 98213, Miss = 87777, Miss_rate = 0.894, Pending_hits = 296, Reservation_fails = 108296
L2_cache_bank[3]: Access = 98627, Miss = 87866, Miss_rate = 0.891, Pending_hits = 310, Reservation_fails = 138557
L2_cache_bank[4]: Access = 97502, Miss = 87164, Miss_rate = 0.894, Pending_hits = 280, Reservation_fails = 71394
L2_cache_bank[5]: Access = 99841, Miss = 87434, Miss_rate = 0.876, Pending_hits = 303, Reservation_fails = 102555
L2_cache_bank[6]: Access = 98314, Miss = 87953, Miss_rate = 0.895, Pending_hits = 290, Reservation_fails = 84303
L2_cache_bank[7]: Access = 98313, Miss = 87806, Miss_rate = 0.893, Pending_hits = 308, Reservation_fails = 111292
L2_cache_bank[8]: Access = 98083, Miss = 87705, Miss_rate = 0.894, Pending_hits = 263, Reservation_fails = 62700
L2_cache_bank[9]: Access = 97701, Miss = 87543, Miss_rate = 0.896, Pending_hits = 307, Reservation_fails = 84706
L2_cache_bank[10]: Access = 98417, Miss = 87867, Miss_rate = 0.893, Pending_hits = 291, Reservation_fails = 110161
L2_cache_bank[11]: Access = 98085, Miss = 87707, Miss_rate = 0.894, Pending_hits = 315, Reservation_fails = 131684
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97751, Miss = 87594 (0.896), PendingHit = 313 (0.0032)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97769, Miss = 87428 (0.894), PendingHit = 296 (0.00303)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98213, Miss = 87777 (0.894), PendingHit = 296 (0.00301)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98627, Miss = 87866 (0.891), PendingHit = 310 (0.00314)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97502, Miss = 87164 (0.894), PendingHit = 280 (0.00287)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 99841, Miss = 87434 (0.876), PendingHit = 303 (0.00303)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98314, Miss = 87953 (0.895), PendingHit = 290 (0.00295)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98313, Miss = 87806 (0.893), PendingHit = 308 (0.00313)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98083, Miss = 87705 (0.894), PendingHit = 263 (0.00268)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 97701, Miss = 87543 (0.896), PendingHit = 307 (0.00314)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98417, Miss = 87867 (0.893), PendingHit = 291 (0.00296)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 98085, Miss = 87707 (0.894), PendingHit = 315 (0.00321)
L2 Cache Total Miss Rate = 0.892
Stream 1: L2 Cache Miss Rate = 0.791
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 604116
Stream 1: Misses  = 478156
Stream 2: Accesses  = 574500
Stream 2: Misses  = 573688
Stream 1+2: Accesses  = 1178616
Stream 1+2: Misses  = 1051844
Total Accesses  = 1178616
MPKI-CORES
CORE_L2MPKI_0	27.513
CORE_L2MPKI_1	26.445
CORE_L2MPKI_2	24.991
CORE_L2MPKI_3	25.910
CORE_L2MPKI_4	24.059
CORE_L2MPKI_5	24.375
CORE_L2MPKI_6	25.831
CORE_L2MPKI_7	29.487
CORE_L2MPKI_8	25.452
CORE_L2MPKI_9	25.657
CORE_L2MPKI_10	1.599
CORE_L2MPKI_11	1.605
CORE_L2MPKI_12	1.609
CORE_L2MPKI_13	1.609
CORE_L2MPKI_14	1.613
CORE_L2MPKI_15	1.602
CORE_L2MPKI_16	1.644
CORE_L2MPKI_17	1.605
CORE_L2MPKI_18	1.612
CORE_L2MPKI_19	1.606
CORE_L2MPKI_20	1.594
CORE_L2MPKI_21	1.593
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.595
CORE_L2MPKI_24	1.591
CORE_L2MPKI_25	1.594
CORE_L2MPKI_26	1.591
CORE_L2MPKI_27	1.593
CORE_L2MPKI_28	1.592
CORE_L2MPKI_29	1.595
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.597
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 9.725
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	12317
CORE_MISSES_1	10448
CORE_MISSES_2	10761
CORE_MISSES_3	10639
CORE_MISSES_4	10642
CORE_MISSES_5	10082
CORE_MISSES_6	11664
CORE_MISSES_7	12104
CORE_MISSES_8	11855
CORE_MISSES_9	10305
CORE_MISSES_10	17791
CORE_MISSES_11	17805
CORE_MISSES_12	18585
CORE_MISSES_13	17844
CORE_MISSES_14	17949
CORE_MISSES_15	18388
CORE_MISSES_16	17635
CORE_MISSES_17	17812
CORE_MISSES_18	18614
CORE_MISSES_19	18471
CORE_MISSES_20	18302
CORE_MISSES_21	18901
CORE_MISSES_22	18326
CORE_MISSES_23	18208
CORE_MISSES_24	18917
CORE_MISSES_25	18875
CORE_MISSES_26	18914
CORE_MISSES_27	18878
CORE_MISSES_28	18888
CORE_MISSES_29	18236
CORE_MISSES_30	18903
CORE_MISSES_31	18921
CORE_MISSES_32	19542
CORE_MISSES_33	19523
CORE_MISSES_34	18909
CORE_MISSES_35	20163
CORE_MISSES_36	18242
CORE_MISSES_37	18900
CORE_MISSES_38	18900
CORE_MISSES_39	20160
CORE_MISSES_40	18240
CORE_MISSES_41	18884
CORE_MISSES_42	18900
CORE_MISSES_43	18241
CORE_MISSES_44	20160
CORE_MISSES_45	18260
CORE_MISSES_46	19520
CORE_MISSES_47	18220
CORE_MISSES_48	19520
CORE_MISSES_49	19540
CORE_MISSES_50	18900
CORE_MISSES_51	18880
CORE_MISSES_52	19540
CORE_MISSES_53	18840
CORE_MISSES_54	18880
CORE_MISSES_55	19540
CORE_MISSES_56	19540
CORE_MISSES_57	20160
CORE_MISSES_58	18880
CORE_MISSES_59	18880
L2_MISSES = 1051844
L2_total_cache_accesses = 1178616
L2_total_cache_misses = 1051844
L2_total_cache_miss_rate = 0.8924
L2_total_cache_pending_hits = 3572
L2_total_cache_reservation_fails = 1213070
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 759
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 629315
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 722636
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 68512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2669
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 422449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 484078
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 963
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 139
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 78
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6236
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3917770
icnt_total_pkts_simt_to_mem=2797539
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.0456
gpu_ipc_2 =     502.8892
gpu_tot_sim_cycle_stream_1 = 1560214
gpu_tot_sim_cycle_stream_2 = 1557306
gpu_sim_insn_1 = 6311929
gpu_sim_insn_2 = 783152405
gpu_sim_cycle = 1560219
gpu_sim_insn = 789464334
gpu_ipc =     505.9958
gpu_tot_sim_cycle = 1560219
gpu_tot_sim_insn = 789464334
gpu_tot_ipc =     505.9958
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7581960
gpu_stall_icnt2sh    = 584082
gpu_total_sim_rate=271573

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12792850
	L1I_total_cache_misses = 23126
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 43503, Miss = 33395, Miss_rate = 0.768, Pending_hits = 2667, Reservation_fails = 1396989
	L1D_cache_core[1]: Access = 40689, Miss = 30791, Miss_rate = 0.757, Pending_hits = 2438, Reservation_fails = 1308471
	L1D_cache_core[2]: Access = 40507, Miss = 30902, Miss_rate = 0.763, Pending_hits = 2472, Reservation_fails = 1336702
	L1D_cache_core[3]: Access = 41060, Miss = 31211, Miss_rate = 0.760, Pending_hits = 2533, Reservation_fails = 1322128
	L1D_cache_core[4]: Access = 41194, Miss = 30843, Miss_rate = 0.749, Pending_hits = 2485, Reservation_fails = 1344749
	L1D_cache_core[5]: Access = 40206, Miss = 30375, Miss_rate = 0.755, Pending_hits = 2473, Reservation_fails = 1277242
	L1D_cache_core[6]: Access = 42618, Miss = 32726, Miss_rate = 0.768, Pending_hits = 2615, Reservation_fails = 1360764
	L1D_cache_core[7]: Access = 45112, Miss = 33682, Miss_rate = 0.747, Pending_hits = 2785, Reservation_fails = 1400373
	L1D_cache_core[8]: Access = 44168, Miss = 33031, Miss_rate = 0.748, Pending_hits = 2687, Reservation_fails = 1391571
	L1D_cache_core[9]: Access = 40007, Miss = 30495, Miss_rate = 0.762, Pending_hits = 2377, Reservation_fails = 1283579
	L1D_cache_core[10]: Access = 24531, Miss = 23861, Miss_rate = 0.973, Pending_hits = 171, Reservation_fails = 1236603
	L1D_cache_core[11]: Access = 25578, Miss = 24716, Miss_rate = 0.966, Pending_hits = 120, Reservation_fails = 1260095
	L1D_cache_core[12]: Access = 26894, Miss = 25676, Miss_rate = 0.955, Pending_hits = 185, Reservation_fails = 1295841
	L1D_cache_core[13]: Access = 25939, Miss = 24894, Miss_rate = 0.960, Pending_hits = 120, Reservation_fails = 1299072
	L1D_cache_core[14]: Access = 26186, Miss = 25004, Miss_rate = 0.955, Pending_hits = 176, Reservation_fails = 1285600
	L1D_cache_core[15]: Access = 25789, Miss = 25177, Miss_rate = 0.976, Pending_hits = 97, Reservation_fails = 1274203
	L1D_cache_core[16]: Access = 26196, Miss = 24737, Miss_rate = 0.944, Pending_hits = 209, Reservation_fails = 1287977
	L1D_cache_core[17]: Access = 24631, Miss = 23914, Miss_rate = 0.971, Pending_hits = 129, Reservation_fails = 1260977
	L1D_cache_core[18]: Access = 26969, Miss = 25729, Miss_rate = 0.954, Pending_hits = 192, Reservation_fails = 1312950
	L1D_cache_core[19]: Access = 26218, Miss = 25370, Miss_rate = 0.968, Pending_hits = 126, Reservation_fails = 1304675
	L1D_cache_core[20]: Access = 24999, Miss = 24825, Miss_rate = 0.993, Pending_hits = 108, Reservation_fails = 1317308
	L1D_cache_core[21]: Access = 24820, Miss = 24760, Miss_rate = 0.998, Pending_hits = 60, Reservation_fails = 1299625
	L1D_cache_core[22]: Access = 25111, Miss = 24872, Miss_rate = 0.990, Pending_hits = 109, Reservation_fails = 1304895
	L1D_cache_core[23]: Access = 24092, Miss = 24068, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 1267584
	L1D_cache_core[24]: Access = 24892, Miss = 24780, Miss_rate = 0.996, Pending_hits = 108, Reservation_fails = 1291484
	L1D_cache_core[25]: Access = 25436, Miss = 25394, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 1352212
	L1D_cache_core[26]: Access = 25528, Miss = 25432, Miss_rate = 0.996, Pending_hits = 96, Reservation_fails = 1314981
	L1D_cache_core[27]: Access = 25424, Miss = 25376, Miss_rate = 0.998, Pending_hits = 48, Reservation_fails = 1316356
	L1D_cache_core[28]: Access = 25492, Miss = 25408, Miss_rate = 0.997, Pending_hits = 84, Reservation_fails = 1340662
	L1D_cache_core[29]: Access = 24768, Miss = 24732, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 1327436
	L1D_cache_core[30]: Access = 24760, Miss = 24760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1318266
	L1D_cache_core[31]: Access = 25420, Miss = 25420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1332610
	L1D_cache_core[32]: Access = 26060, Miss = 26060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347754
	L1D_cache_core[33]: Access = 25380, Miss = 25380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1322036
	L1D_cache_core[34]: Access = 24760, Miss = 24760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1274025
	L1D_cache_core[35]: Access = 26020, Miss = 26020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1335090
	L1D_cache_core[36]: Access = 24740, Miss = 24740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1320726
	L1D_cache_core[37]: Access = 25420, Miss = 25420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1324227
	L1D_cache_core[38]: Access = 25400, Miss = 25400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1340142
	L1D_cache_core[39]: Access = 26020, Miss = 26020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347372
	L1D_cache_core[40]: Access = 24100, Miss = 24100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1321164
	L1D_cache_core[41]: Access = 24760, Miss = 24760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1287964
	L1D_cache_core[42]: Access = 25400, Miss = 25400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1321789
	L1D_cache_core[43]: Access = 24100, Miss = 24100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1284168
	L1D_cache_core[44]: Access = 26680, Miss = 26680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1329359
	L1D_cache_core[45]: Access = 24120, Miss = 24120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1269482
	L1D_cache_core[46]: Access = 26020, Miss = 26020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1350220
	L1D_cache_core[47]: Access = 24060, Miss = 24060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1296706
	L1D_cache_core[48]: Access = 25400, Miss = 25400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1283256
	L1D_cache_core[49]: Access = 26040, Miss = 26040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1322453
	L1D_cache_core[50]: Access = 25400, Miss = 25400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1285620
	L1D_cache_core[51]: Access = 24740, Miss = 24740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1314449
	L1D_cache_core[52]: Access = 25400, Miss = 25400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1331776
	L1D_cache_core[53]: Access = 24700, Miss = 24700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1301446
	L1D_cache_core[54]: Access = 25380, Miss = 25380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1344811
	L1D_cache_core[55]: Access = 26040, Miss = 26040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1342422
	L1D_cache_core[56]: Access = 26040, Miss = 26040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1346567
	L1D_cache_core[57]: Access = 26660, Miss = 26660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1349585
	L1D_cache_core[58]: Access = 24740, Miss = 24740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1288283
	L1D_cache_core[59]: Access = 25380, Miss = 25380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1327823
	L1D_total_cache_accesses = 1687697
	L1D_total_cache_misses = 1575316
	L1D_total_cache_miss_rate = 0.9334
	L1D_total_cache_pending_hits = 27772
	L1D_total_cache_reservation_fails = 78934695
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 133149
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0102
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 82400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 944764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62586919
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131789
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16347776
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12769724
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23126
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1984, 1919, 2023, 1449, 1578, 1391, 1606, 1657, 1589, 1173, 1591, 2035, 1576, 683, 1591, 1141, 1470, 1148, 1335, 1582, 1372, 1113, 1244, 1161, 1255, 1133, 1639, 1122, 1231, 1122, 1196, 1133, 1589, 1036, 1579, 1109, 1181, 1148, 692, 1148, 1167, 1148, 1584, 1161, 1089, 1148, 704, 1121, 
gpgpu_n_tot_thrd_icount = 807657344
gpgpu_n_tot_w_icount = 25239292
gpgpu_n_stall_shd_mem = 79200962
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 944761
gpgpu_n_mem_write_global = 632867
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 24698797
gpgpu_n_store_insn = 16242918
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2745407
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 79197127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120233175	W0_Idle:11092628	W0_Scoreboard:29458923	W1:158221	W2:115178	W3:111828	W4:85966	W5:61509	W6:28685	W7:15368	W8:4646	W9:1366	W10:144	W11:55	W12:110	W13:66	W14:168	W15:55	W16:214	W17:481	W18:527	W19:2497	W20:2170	W21:4560	W22:5668	W23:5506	W24:5610	W25:5285	W26:4113	W27:2464	W28:1177	W29:289	W30:94	W31:0	W32:24615380
Warp Occupancy Distribution:
Stall:62518564	W0_Idle:6604454	W0_Scoreboard:13184320	W1:158221	W2:115178	W3:111828	W4:85966	W5:61509	W6:28685	W7:15368	W8:4646	W9:1366	W10:144	W11:55	W12:110	W13:66	W14:168	W15:55	W16:214	W17:481	W18:527	W19:2497	W20:2170	W21:4560	W22:5668	W23:5506	W24:5610	W25:5285	W26:4113	W27:2464	W28:1177	W29:289	W30:94	W31:0	W32:9743480
Warp Occupancy Distribution:
Stall:57714611	W0_Idle:4488174	W0_Scoreboard:16274603	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14871900
warp_utilization0: 0.135678
warp_utilization1: 0.111870
warp_utilization2: 0.159315
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7558088 {8:944761,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73318520 {40:132819,72:12,136:500036,}
traffic_breakdown_coretomem[INST_ACC_R] = 11600 {8:1450,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 128445336 {136:944451,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5062496 {8:632812,}
traffic_breakdown_memtocore[INST_ACC_R] = 197200 {136:1450,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1330 
averagemflatency_1 = 1310 
averagemflatency_2= 1351 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 1560218 
mrq_lat_table:556553 	17637 	27386 	64882 	202307 	326480 	430734 	297178 	68552 	1768 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17545 	98029 	337031 	976505 	148007 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	33581 	11947 	21600 	56412 	85797 	233365 	634189 	476290 	25859 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	680569 	233778 	27877 	2284 	3 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	191406 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	145 	152 	2819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        18        20        32        32        30        28        16        17        56        56        24        20 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        24 
dram[2]:        36        17        30        60        19        18        30        32        28        28        22        16        56        56        24        24 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        24        20 
dram[4]:        26        24        56        36        32        16        32        30        28        28        16        36        56        60        24        20 
dram[5]:        20        24        42        56        24        32        22        25        28        28        16        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3670      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4466      5299 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      3724      3444      4143      5106      4286      5339      4528      4644      6898      6979      3463      3892      3550      4652 
dram[3]:      5531      7829      5702      7212      7962      9050      4779      6297      4296      4843      6768      6962      6825      8037      5885      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      2703      4838      6818      7044      4453      2913      3971      3817 
dram[5]:      7827     10552      4794      5841     11959      9435      8742      6403      4773      6697      6758      7147      8938      5777      9544      9418 
average row accesses per activate:
dram[0]:  1.499406  1.499724  1.508177  1.513473  1.601721  1.634158  1.519773  1.530296  1.556954  1.572146  1.560901  1.559271  1.507610  1.503409  1.505351  1.509812 
dram[1]:  1.513238  1.517556  1.523579  1.515938  1.615464  1.619110  1.539668  1.535049  1.572130  1.567621  1.571572  1.584141  1.507623  1.515812  1.514656  1.519855 
dram[2]:  1.504177  1.500278  1.511839  1.507327  1.613953  1.609620  1.527250  1.540043  1.562881  1.565030  1.556761  1.565261  1.502816  1.508230  1.503163  1.510183 
dram[3]:  1.510375  1.517614  1.518454  1.521135  1.621995  1.613278  1.531978  1.542247  1.572920  1.573529  1.574763  1.583213  1.513754  1.518721  1.509774  1.524196 
dram[4]:  1.495152  1.500356  1.505246  1.521826  1.610536  1.613168  1.517313  1.540688  1.552768  1.557910  1.555057  1.571111  1.506361  1.506084  1.501992  1.511404 
dram[5]:  1.505518  1.505937  1.521760  1.523405  1.631590  1.613064  1.535794  1.531287  1.572567  1.577517  1.576692  1.563092  1.520650  1.518668  1.519777  1.520348 
average row locality = 1993504/1291813 = 1.543183
average row locality_1 = 932575/596764 = 1.562720
average row locality_2 = 1060929/695049 = 1.526409
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13699     13790     13828     13847     15895     16010     16384     16257     15371     15189     15156     15092     13816     13795     13641     13642 
dram[1]:     13816     13758     13797     13817     15752     15796     16136     16056     15319     15405     15177     15263     13897     13875     13603     13623 
dram[2]:     13690     13689     13796     13898     15854     15968     16259     16365     15249     15389     15076     15097     13807     13734     13567     13553 
dram[3]:     13709     13739     13770     13779     15893     15996     16052     16004     15259     15402     15290     15119     14023     13836     13714     13598 
dram[4]:     13750     13738     13872     13771     15951     16066     16399     16252     15358     15326     15106     15147     13880     13747     13639     13614 
dram[5]:     13746     13682     13840     13831     15871     15893     16048     16023     15309     15402     15244     15192     13950     13846     13619     13511 
total reads: 1411299
bank skew: 16399/13511 = 1.21
chip skew: 235616/234991 = 1.00
number of total write accesses:
dram[0]:      5216      5216      5353      5362      7740      7968      6060      6044      6772      6722      6745      6730      5400      5390      5206      5208 
dram[1]:      5216      5216      5362      5349      7732      7707      6046      6018      6782      6769      6671      6793      5387      5394      5206      5208 
dram[2]:      5216      5216      5359      5337      7905      7724      6019      6038      6822      6764      6728      6765      5408      5324      5206      5208 
dram[3]:      5216      5216      5361      5366      7926      7745      6033      6027      6743      6747      6774      6742      5403      5309      5208      5206 
dram[4]:      5216      5216      5353      5369      7835      7675      6080      6108      6741      6734      6741      6748      5421      5314      5208      5206 
dram[5]:      5216      5216      5357      5370      7929      7790      6049      6026      6784      6770      6795      6746      5417      5312      5208      5206 
total reads: 582205
bank skew: 7968/5206 = 1.53
chip skew: 97191/96856 = 1.00
average mf latency per bank:
dram[0]:        960      1000       955       996      1139      1196      1239      1284       984      1007       984      1013       961       997       964      1009
dram[1]:        992      1007       988      1006      1169      1215      1262      1290      1000      1034      1013      1033      1005      1016       993      1017
dram[2]:        933       968       939       970      1127      1166      1207      1260       951       991       958       985       940      1058       941       978
dram[3]:        994       981       996       971      1190      1186      1275      1246      1017       997      1027      1002       998       991      1010       992
dram[4]:        991       971       989       966      1191      1190      1282      1245      1006       990      1010       991       993       981       996       981
dram[5]:        978       966       975       973      1174      1179      1247      1251       996       994      1000       998       986       983       983       975
maximum mf latency per bank:
dram[0]:       4386      4376      3611      4012      5033      5417      4657      4772      4250      5154      5032      4176      3892      3971      3792      4318
dram[1]:       3827      3632      4001      4760      5219      4730      4185      4748      4059      4041      4206      3864      4907      3552      3796      3682
dram[2]:       3616      3927      3638      4134      4502      4709      4770      4987      4358      4727      4864      5034      4103      3818      3693      4116
dram[3]:       3643      3849      3916      3775      5255      4736      5572      5269      4451      4229      4486      5236      3965      3967      3752      3823
dram[4]:       4496      3786      4279      3883      5119      5190      5461      4644      5695      3849      5058      4247      3698      3434      4011      3575
dram[5]:       3718      4399      3872      4705      4930      4928      5222      5026      3899      5101      4194      4290      4145      4253      3526      3967
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=972070 n_act=216166 n_pre=216150 n_req=328736 n_req_1=36722 n_req_2=292014 n_req_3=0 n_rd=470824 n_write=184278 bw_util=0.6288 bw_util_1=0.06176 bw_util_2=0.567 bw_util_3=0 blp=9.345388 blp_1= 1.676637 blp_2= 8.346931 blp_3= -nan
 n_activity=2026017 dram_eff=0.6392 dram_eff_1=0.06278 dram_eff_2=0.5764 dram_eff_3=0
bk0: 27398a 1075924i bk1: 27580a 1044188i bk2: 27656a 1021184i bk3: 27694a 997714i bk4: 31790a 725237i bk5: 32020a 661419i bk6: 32768a 733166i bk7: 32514a 702869i bk8: 30742a 901027i bk9: 30378a 882667i bk10: 30312a 852705i bk11: 30184a 828359i bk12: 27632a 952721i bk13: 27590a 923427i bk14: 27282a 917446i bk15: 27284a 884828i 
bw_dist = 0.062	0.567	0.000	0.355	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2844
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=976459 n_act=214477 n_pre=214461 n_req=328226 n_req_1=36181 n_req_2=292045 n_req_3=0 n_rd=470180 n_write=183911 bw_util=0.628 bw_util_1=0.0609 bw_util_2=0.5671 bw_util_3=0 blp=9.487104 blp_1= 1.674510 blp_2= 8.506752 blp_3= -nan
 n_activity=2011694 dram_eff=0.6429 dram_eff_1=0.06234 dram_eff_2=0.5805 dram_eff_3=0
bk0: 27632a 1062986i bk1: 27516a 1037390i bk2: 27594a 1012736i bk3: 27634a 992439i bk4: 31504a 715503i bk5: 31592a 683869i bk6: 32272a 744106i bk7: 32112a 687329i bk8: 30638a 887334i bk9: 30810a 855453i bk10: 30354a 856657i bk11: 30526a 811293i bk12: 27794a 935682i bk13: 27750a 908880i bk14: 27206a 904605i bk15: 27246a 876650i 
bw_dist = 0.061	0.567	0.000	0.349	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5712
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=973841 n_act=215759 n_pre=215743 n_req=328242 n_req_1=36253 n_req_2=291989 n_req_3=0 n_rd=469982 n_write=184163 bw_util=0.6279 bw_util_1=0.06091 bw_util_2=0.567 bw_util_3=0 blp=9.321166 blp_1= 1.665050 blp_2= 8.345705 blp_3= -nan
 n_activity=2027881 dram_eff=0.6377 dram_eff_1=0.06186 dram_eff_2=0.5758 dram_eff_3=0
bk0: 27380a 1076007i bk1: 27378a 1048833i bk2: 27592a 1018674i bk3: 27796a 996266i bk4: 31708a 720967i bk5: 31936a 682060i bk6: 32518a 752831i bk7: 32730a 700369i bk8: 30498a 902624i bk9: 30778a 869533i bk10: 30152a 852718i bk11: 30194a 827046i bk12: 27614a 951386i bk13: 27468a 934845i bk14: 27134a 916640i bk15: 27106a 886459i 
bw_dist = 0.061	0.567	0.000	0.357	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1597
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=976027 n_act=214499 n_pre=214483 n_req=328450 n_req_1=36422 n_req_2=292028 n_req_3=0 n_rd=470364 n_write=184115 bw_util=0.6283 bw_util_1=0.06124 bw_util_2=0.567 bw_util_3=0 blp=9.514650 blp_1= 1.667024 blp_2= 8.531771 blp_3= -nan
 n_activity=2013110 dram_eff=0.6428 dram_eff_1=0.06265 dram_eff_2=0.5801 dram_eff_3=0
bk0: 27418a 1064617i bk1: 27478a 1039686i bk2: 27540a 1016383i bk3: 27558a 988025i bk4: 31784a 692368i bk5: 31992a 666219i bk6: 32104a 727776i bk7: 32008a 691696i bk8: 30518a 893351i bk9: 30804a 860614i bk10: 30580a 834293i bk11: 30238a 813929i bk12: 28046a 933622i bk13: 27672a 914730i bk14: 27428a 898277i bk15: 27196a 872840i 
bw_dist = 0.061	0.567	0.000	0.349	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5935
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=971561 n_act=216327 n_pre=216311 n_req=328828 n_req_1=36821 n_req_2=292007 n_req_3=0 n_rd=471232 n_write=184057 bw_util=0.6291 bw_util_1=0.06207 bw_util_2=0.567 bw_util_3=0 blp=9.335962 blp_1= 1.687782 blp_2= 8.344085 blp_3= -nan
 n_activity=2028430 dram_eff=0.6387 dram_eff_1=0.06302 dram_eff_2=0.5757 dram_eff_3=0
bk0: 27500a 1072418i bk1: 27476a 1044777i bk2: 27744a 1022967i bk3: 27542a 998920i bk4: 31902a 716266i bk5: 32132a 679673i bk6: 32798a 733098i bk7: 32504a 694139i bk8: 30716a 905308i bk9: 30652a 873391i bk10: 30212a 853817i bk11: 30294a 829968i bk12: 27760a 941453i bk13: 27494a 934288i bk14: 27278a 916150i bk15: 27228a 882824i 
bw_dist = 0.062	0.567	0.000	0.356	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2232
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=975989 n_act=214586 n_pre=214570 n_req=328395 n_req_1=36379 n_req_2=292016 n_req_3=0 n_rd=470014 n_write=184329 bw_util=0.6281 bw_util_1=0.06103 bw_util_2=0.567 bw_util_3=0 blp=9.495149 blp_1= 1.669232 blp_2= 8.517595 blp_3= -nan
 n_activity=2011085 dram_eff=0.6432 dram_eff_1=0.0625 dram_eff_2=0.5807 dram_eff_3=0
bk0: 27492a 1061833i bk1: 27364a 1039869i bk2: 27680a 1008853i bk3: 27662a 989714i bk4: 31742a 702466i bk5: 31786a 672587i bk6: 32096a 729475i bk7: 32046a 690944i bk8: 30618a 900736i bk9: 30804a 864352i bk10: 30488a 832804i bk11: 30384a 813356i bk12: 27900a 933330i bk13: 27692a 923880i bk14: 27238a 914877i bk15: 27022a 884230i 
bw_dist = 0.061	0.567	0.000	0.348	0.024
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131227, Miss = 117790, Miss_rate = 0.898, Pending_hits = 372, Reservation_fails = 125155
L2_cache_bank[1]: Access = 131351, Miss = 117623, Miss_rate = 0.895, Pending_hits = 365, Reservation_fails = 151863
L2_cache_bank[2]: Access = 131188, Miss = 117497, Miss_rate = 0.896, Pending_hits = 345, Reservation_fails = 144267
L2_cache_bank[3]: Access = 131895, Miss = 117593, Miss_rate = 0.892, Pending_hits = 363, Reservation_fails = 180810
L2_cache_bank[4]: Access = 130930, Miss = 117298, Miss_rate = 0.896, Pending_hits = 335, Reservation_fails = 117894
L2_cache_bank[5]: Access = 133576, Miss = 117694, Miss_rate = 0.881, Pending_hits = 362, Reservation_fails = 161912
L2_cache_bank[6]: Access = 131434, Miss = 117710, Miss_rate = 0.896, Pending_hits = 336, Reservation_fails = 128177
L2_cache_bank[7]: Access = 131473, Miss = 117474, Miss_rate = 0.894, Pending_hits = 376, Reservation_fails = 160969
L2_cache_bank[8]: Access = 131621, Miss = 117956, Miss_rate = 0.896, Pending_hits = 317, Reservation_fails = 87601
L2_cache_bank[9]: Access = 131280, Miss = 117663, Miss_rate = 0.896, Pending_hits = 365, Reservation_fails = 116868
L2_cache_bank[10]: Access = 131581, Miss = 117627, Miss_rate = 0.894, Pending_hits = 353, Reservation_fails = 145334
L2_cache_bank[11]: Access = 131345, Miss = 117380, Miss_rate = 0.894, Pending_hits = 356, Reservation_fails = 176297
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131227, Miss = 117790 (0.898), PendingHit = 372 (0.00283)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131351, Miss = 117623 (0.895), PendingHit = 365 (0.00278)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131188, Miss = 117497 (0.896), PendingHit = 345 (0.00263)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131895, Miss = 117593 (0.892), PendingHit = 363 (0.00275)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 130930, Miss = 117298 (0.896), PendingHit = 335 (0.00256)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133576, Miss = 117694 (0.881), PendingHit = 362 (0.00271)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131434, Miss = 117710 (0.896), PendingHit = 336 (0.00256)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131473, Miss = 117474 (0.894), PendingHit = 376 (0.00286)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131621, Miss = 117956 (0.896), PendingHit = 317 (0.00241)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131280, Miss = 117663 (0.896), PendingHit = 365 (0.00278)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131581, Miss = 117627 (0.894), PendingHit = 353 (0.00268)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131345, Miss = 117380 (0.894), PendingHit = 356 (0.00271)
L2 Cache Total Miss Rate = 0.894
Stream 1: L2 Cache Miss Rate = 0.797
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 818651
Stream 1: Misses  = 652128
Stream 2: Accesses  = 760250
Stream 2: Misses  = 759177
Stream 1+2: Accesses  = 1578901
Stream 1+2: Misses  = 1411305
Total Accesses  = 1578901
MPKI-CORES
CORE_L2MPKI_0	33.211
CORE_L2MPKI_1	33.042
CORE_L2MPKI_2	31.172
CORE_L2MPKI_3	32.112
CORE_L2MPKI_4	29.900
CORE_L2MPKI_5	30.691
CORE_L2MPKI_6	31.668
CORE_L2MPKI_7	35.199
CORE_L2MPKI_8	31.090
CORE_L2MPKI_9	31.974
CORE_L2MPKI_10	1.599
CORE_L2MPKI_11	1.602
CORE_L2MPKI_12	1.606
CORE_L2MPKI_13	1.606
CORE_L2MPKI_14	1.608
CORE_L2MPKI_15	1.601
CORE_L2MPKI_16	1.631
CORE_L2MPKI_17	1.603
CORE_L2MPKI_18	1.608
CORE_L2MPKI_19	1.603
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.594
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.595
CORE_L2MPKI_24	1.592
CORE_L2MPKI_25	1.594
CORE_L2MPKI_26	1.593
CORE_L2MPKI_27	1.594
CORE_L2MPKI_28	1.593
CORE_L2MPKI_29	1.595
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 11.736
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	17109
CORE_MISSES_1	15318
CORE_MISSES_2	15445
CORE_MISSES_3	15377
CORE_MISSES_4	15119
CORE_MISSES_5	14756
CORE_MISSES_6	16476
CORE_MISSES_7	16756
CORE_MISSES_8	16523
CORE_MISSES_9	14890
CORE_MISSES_10	23651
CORE_MISSES_11	24325
CORE_MISSES_12	25105
CORE_MISSES_13	24344
CORE_MISSES_14	24469
CORE_MISSES_15	24888
CORE_MISSES_16	24155
CORE_MISSES_17	23672
CORE_MISSES_18	25134
CORE_MISSES_19	24991
CORE_MISSES_20	24822
CORE_MISSES_21	24761
CORE_MISSES_22	24846
CORE_MISSES_23	24068
CORE_MISSES_24	24777
CORE_MISSES_25	25395
CORE_MISSES_26	25434
CORE_MISSES_27	25378
CORE_MISSES_28	25408
CORE_MISSES_29	24736
CORE_MISSES_30	24765
CORE_MISSES_31	25421
CORE_MISSES_32	26062
CORE_MISSES_33	25383
CORE_MISSES_34	24774
CORE_MISSES_35	26023
CORE_MISSES_36	24742
CORE_MISSES_37	25420
CORE_MISSES_38	25400
CORE_MISSES_39	26020
CORE_MISSES_40	24100
CORE_MISSES_41	24764
CORE_MISSES_42	25400
CORE_MISSES_43	24101
CORE_MISSES_44	26680
CORE_MISSES_45	24120
CORE_MISSES_46	26020
CORE_MISSES_47	24060
CORE_MISSES_48	25402
CORE_MISSES_49	26040
CORE_MISSES_50	25400
CORE_MISSES_51	24740
CORE_MISSES_52	25400
CORE_MISSES_53	24700
CORE_MISSES_54	25380
CORE_MISSES_55	26040
CORE_MISSES_56	26040
CORE_MISSES_57	26660
CORE_MISSES_58	24740
CORE_MISSES_59	25380
L2_MISSES = 1411305
L2_total_cache_accesses = 1578901
L2_total_cache_misses = 1411305
L2_total_cache_miss_rate = 0.8939
L2_total_cache_pending_hits = 4245
L2_total_cache_reservation_fails = 1697147
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 854487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1024772
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 73248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2850
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 556729
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 664405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1199
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 164
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 87
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7850
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5362497
icnt_total_pkts_simt_to_mem=3712125
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       4.0456
gpu_ipc_2 =     502.8892
gpu_tot_sim_cycle_stream_1 = 1560214
gpu_tot_sim_cycle_stream_2 = 1557306
gpu_sim_insn_1 = 6311929
gpu_sim_insn_2 = 783152405
gpu_sim_cycle = 1560219
gpu_sim_insn = 789464334
gpu_ipc =     505.9958
gpu_tot_sim_cycle = 1560219
gpu_tot_sim_insn = 789464334
gpu_tot_ipc =     505.9958
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 7581960
gpu_stall_icnt2sh    = 584082
gpu_total_sim_rate=271573

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12792850
	L1I_total_cache_misses = 23126
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 43503, Miss = 33395, Miss_rate = 0.768, Pending_hits = 2667, Reservation_fails = 1396989
	L1D_cache_core[1]: Access = 40689, Miss = 30791, Miss_rate = 0.757, Pending_hits = 2438, Reservation_fails = 1308471
	L1D_cache_core[2]: Access = 40507, Miss = 30902, Miss_rate = 0.763, Pending_hits = 2472, Reservation_fails = 1336702
	L1D_cache_core[3]: Access = 41060, Miss = 31211, Miss_rate = 0.760, Pending_hits = 2533, Reservation_fails = 1322128
	L1D_cache_core[4]: Access = 41194, Miss = 30843, Miss_rate = 0.749, Pending_hits = 2485, Reservation_fails = 1344749
	L1D_cache_core[5]: Access = 40206, Miss = 30375, Miss_rate = 0.755, Pending_hits = 2473, Reservation_fails = 1277242
	L1D_cache_core[6]: Access = 42618, Miss = 32726, Miss_rate = 0.768, Pending_hits = 2615, Reservation_fails = 1360764
	L1D_cache_core[7]: Access = 45112, Miss = 33682, Miss_rate = 0.747, Pending_hits = 2785, Reservation_fails = 1400373
	L1D_cache_core[8]: Access = 44168, Miss = 33031, Miss_rate = 0.748, Pending_hits = 2687, Reservation_fails = 1391571
	L1D_cache_core[9]: Access = 40007, Miss = 30495, Miss_rate = 0.762, Pending_hits = 2377, Reservation_fails = 1283579
	L1D_cache_core[10]: Access = 24531, Miss = 23861, Miss_rate = 0.973, Pending_hits = 171, Reservation_fails = 1236603
	L1D_cache_core[11]: Access = 25578, Miss = 24716, Miss_rate = 0.966, Pending_hits = 120, Reservation_fails = 1260095
	L1D_cache_core[12]: Access = 26894, Miss = 25676, Miss_rate = 0.955, Pending_hits = 185, Reservation_fails = 1295841
	L1D_cache_core[13]: Access = 25939, Miss = 24894, Miss_rate = 0.960, Pending_hits = 120, Reservation_fails = 1299072
	L1D_cache_core[14]: Access = 26186, Miss = 25004, Miss_rate = 0.955, Pending_hits = 176, Reservation_fails = 1285600
	L1D_cache_core[15]: Access = 25789, Miss = 25177, Miss_rate = 0.976, Pending_hits = 97, Reservation_fails = 1274203
	L1D_cache_core[16]: Access = 26196, Miss = 24737, Miss_rate = 0.944, Pending_hits = 209, Reservation_fails = 1287977
	L1D_cache_core[17]: Access = 24631, Miss = 23914, Miss_rate = 0.971, Pending_hits = 129, Reservation_fails = 1260977
	L1D_cache_core[18]: Access = 26969, Miss = 25729, Miss_rate = 0.954, Pending_hits = 192, Reservation_fails = 1312950
	L1D_cache_core[19]: Access = 26218, Miss = 25370, Miss_rate = 0.968, Pending_hits = 126, Reservation_fails = 1304675
	L1D_cache_core[20]: Access = 24999, Miss = 24825, Miss_rate = 0.993, Pending_hits = 108, Reservation_fails = 1317308
	L1D_cache_core[21]: Access = 24820, Miss = 24760, Miss_rate = 0.998, Pending_hits = 60, Reservation_fails = 1299625
	L1D_cache_core[22]: Access = 25111, Miss = 24872, Miss_rate = 0.990, Pending_hits = 109, Reservation_fails = 1304895
	L1D_cache_core[23]: Access = 24092, Miss = 24068, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 1267584
	L1D_cache_core[24]: Access = 24892, Miss = 24780, Miss_rate = 0.996, Pending_hits = 108, Reservation_fails = 1291484
	L1D_cache_core[25]: Access = 25436, Miss = 25394, Miss_rate = 0.998, Pending_hits = 42, Reservation_fails = 1352212
	L1D_cache_core[26]: Access = 25528, Miss = 25432, Miss_rate = 0.996, Pending_hits = 96, Reservation_fails = 1314981
	L1D_cache_core[27]: Access = 25424, Miss = 25376, Miss_rate = 0.998, Pending_hits = 48, Reservation_fails = 1316356
	L1D_cache_core[28]: Access = 25492, Miss = 25408, Miss_rate = 0.997, Pending_hits = 84, Reservation_fails = 1340662
	L1D_cache_core[29]: Access = 24768, Miss = 24732, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 1327436
	L1D_cache_core[30]: Access = 24760, Miss = 24760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1318266
	L1D_cache_core[31]: Access = 25420, Miss = 25420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1332610
	L1D_cache_core[32]: Access = 26060, Miss = 26060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347754
	L1D_cache_core[33]: Access = 25380, Miss = 25380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1322036
	L1D_cache_core[34]: Access = 24760, Miss = 24760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1274025
	L1D_cache_core[35]: Access = 26020, Miss = 26020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1335090
	L1D_cache_core[36]: Access = 24740, Miss = 24740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1320726
	L1D_cache_core[37]: Access = 25420, Miss = 25420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1324227
	L1D_cache_core[38]: Access = 25400, Miss = 25400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1340142
	L1D_cache_core[39]: Access = 26020, Miss = 26020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1347372
	L1D_cache_core[40]: Access = 24100, Miss = 24100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1321164
	L1D_cache_core[41]: Access = 24760, Miss = 24760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1287964
	L1D_cache_core[42]: Access = 25400, Miss = 25400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1321789
	L1D_cache_core[43]: Access = 24100, Miss = 24100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1284168
	L1D_cache_core[44]: Access = 26680, Miss = 26680, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1329359
	L1D_cache_core[45]: Access = 24120, Miss = 24120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1269482
	L1D_cache_core[46]: Access = 26020, Miss = 26020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1350220
	L1D_cache_core[47]: Access = 24060, Miss = 24060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1296706
	L1D_cache_core[48]: Access = 25400, Miss = 25400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1283256
	L1D_cache_core[49]: Access = 26040, Miss = 26040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1322453
	L1D_cache_core[50]: Access = 25400, Miss = 25400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1285620
	L1D_cache_core[51]: Access = 24740, Miss = 24740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1314449
	L1D_cache_core[52]: Access = 25400, Miss = 25400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1331776
	L1D_cache_core[53]: Access = 24700, Miss = 24700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1301446
	L1D_cache_core[54]: Access = 25380, Miss = 25380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1344811
	L1D_cache_core[55]: Access = 26040, Miss = 26040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1342422
	L1D_cache_core[56]: Access = 26040, Miss = 26040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1346567
	L1D_cache_core[57]: Access = 26660, Miss = 26660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1349585
	L1D_cache_core[58]: Access = 24740, Miss = 24740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1288283
	L1D_cache_core[59]: Access = 25380, Miss = 25380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1327823
	L1D_total_cache_accesses = 1687697
	L1D_total_cache_misses = 1575316
	L1D_total_cache_miss_rate = 0.9334
	L1D_total_cache_pending_hits = 27772
	L1D_total_cache_reservation_fails = 78934695
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 133149
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0102
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 82400
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 944764
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 62586919
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131789
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2209
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16347776
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12769724
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 23126
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1984, 1919, 2023, 1449, 1578, 1391, 1606, 1657, 1589, 1173, 1591, 2035, 1576, 683, 1591, 1141, 1470, 1148, 1335, 1582, 1372, 1113, 1244, 1161, 1255, 1133, 1639, 1122, 1231, 1122, 1196, 1133, 1589, 1036, 1579, 1109, 1181, 1148, 692, 1148, 1167, 1148, 1584, 1161, 1089, 1148, 704, 1121, 
gpgpu_n_tot_thrd_icount = 807657344
gpgpu_n_tot_w_icount = 25239292
gpgpu_n_stall_shd_mem = 79200962
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 944761
gpgpu_n_mem_write_global = 632867
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 24698797
gpgpu_n_store_insn = 16242918
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2745407
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 79197127
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120233175	W0_Idle:11092628	W0_Scoreboard:29458923	W1:158221	W2:115178	W3:111828	W4:85966	W5:61509	W6:28685	W7:15368	W8:4646	W9:1366	W10:144	W11:55	W12:110	W13:66	W14:168	W15:55	W16:214	W17:481	W18:527	W19:2497	W20:2170	W21:4560	W22:5668	W23:5506	W24:5610	W25:5285	W26:4113	W27:2464	W28:1177	W29:289	W30:94	W31:0	W32:24615380
Warp Occupancy Distribution:
Stall:62518564	W0_Idle:6604454	W0_Scoreboard:13184320	W1:158221	W2:115178	W3:111828	W4:85966	W5:61509	W6:28685	W7:15368	W8:4646	W9:1366	W10:144	W11:55	W12:110	W13:66	W14:168	W15:55	W16:214	W17:481	W18:527	W19:2497	W20:2170	W21:4560	W22:5668	W23:5506	W24:5610	W25:5285	W26:4113	W27:2464	W28:1177	W29:289	W30:94	W31:0	W32:9743480
Warp Occupancy Distribution:
Stall:57714611	W0_Idle:4488174	W0_Scoreboard:16274603	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:14871900
warp_utilization0: 0.135678
warp_utilization1: 0.111870
warp_utilization2: 0.159315
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7558088 {8:944761,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 73318520 {40:132819,72:12,136:500036,}
traffic_breakdown_coretomem[INST_ACC_R] = 11600 {8:1450,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 128445336 {136:944451,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5062496 {8:632812,}
traffic_breakdown_memtocore[INST_ACC_R] = 197200 {136:1450,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1330 
averagemflatency_1 = 1310 
averagemflatency_2= 1351 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 1560218 
mrq_lat_table:556553 	17637 	27386 	64882 	202307 	326480 	430734 	297178 	68552 	1768 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	17545 	98029 	337031 	976505 	148007 	206 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	33581 	11947 	21600 	56412 	85797 	233365 	634189 	476290 	25859 	69 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	680569 	233778 	27877 	2284 	3 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	191406 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	145 	152 	2819 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        18        20        32        32        30        28        16        17        56        56        24        20 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        24 
dram[2]:        36        17        30        60        19        18        30        32        28        28        22        16        56        56        24        24 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        24        20 
dram[4]:        26        24        56        36        32        16        32        30        28        28        16        36        56        60        24        20 
dram[5]:        20        24        42        56        24        32        22        25        28        28        16        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3670      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4466      5299 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      3724      3444      4143      5106      4286      5339      4528      4644      6898      6979      3463      3892      3550      4652 
dram[3]:      5531      7829      5702      7212      7962      9050      4779      6297      4296      4843      6768      6962      6825      8037      5885      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      2703      4838      6818      7044      4453      2913      3971      3817 
dram[5]:      7827     10552      4794      5841     11959      9435      8742      6403      4773      6697      6758      7147      8938      5777      9544      9418 
average row accesses per activate:
dram[0]:  1.499406  1.499724  1.508177  1.513473  1.601721  1.634158  1.519773  1.530296  1.556954  1.572146  1.560901  1.559271  1.507610  1.503409  1.505351  1.509812 
dram[1]:  1.513238  1.517556  1.523579  1.515938  1.615464  1.619110  1.539668  1.535049  1.572130  1.567621  1.571572  1.584141  1.507623  1.515812  1.514656  1.519855 
dram[2]:  1.504177  1.500278  1.511839  1.507327  1.613953  1.609620  1.527250  1.540043  1.562881  1.565030  1.556761  1.565261  1.502816  1.508230  1.503163  1.510183 
dram[3]:  1.510375  1.517614  1.518454  1.521135  1.621995  1.613278  1.531978  1.542247  1.572920  1.573529  1.574763  1.583213  1.513754  1.518721  1.509774  1.524196 
dram[4]:  1.495152  1.500356  1.505246  1.521826  1.610536  1.613168  1.517313  1.540688  1.552768  1.557910  1.555057  1.571111  1.506361  1.506084  1.501992  1.511404 
dram[5]:  1.505518  1.505937  1.521760  1.523405  1.631590  1.613064  1.535794  1.531287  1.572567  1.577517  1.576692  1.563092  1.520650  1.518668  1.519777  1.520348 
average row locality = 1993504/1291813 = 1.543183
average row locality_1 = 932575/596764 = 1.562720
average row locality_2 = 1060929/695049 = 1.526409
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     13699     13790     13828     13847     15895     16010     16384     16257     15371     15189     15156     15092     13816     13795     13641     13642 
dram[1]:     13816     13758     13797     13817     15752     15796     16136     16056     15319     15405     15177     15263     13897     13875     13603     13623 
dram[2]:     13690     13689     13796     13898     15854     15968     16259     16365     15249     15389     15076     15097     13807     13734     13567     13553 
dram[3]:     13709     13739     13770     13779     15893     15996     16052     16004     15259     15402     15290     15119     14023     13836     13714     13598 
dram[4]:     13750     13738     13872     13771     15951     16066     16399     16252     15358     15326     15106     15147     13880     13747     13639     13614 
dram[5]:     13746     13682     13840     13831     15871     15893     16048     16023     15309     15402     15244     15192     13950     13846     13619     13511 
total reads: 1411299
bank skew: 16399/13511 = 1.21
chip skew: 235616/234991 = 1.00
number of total write accesses:
dram[0]:      5216      5216      5353      5362      7740      7968      6060      6044      6772      6722      6745      6730      5400      5390      5206      5208 
dram[1]:      5216      5216      5362      5349      7732      7707      6046      6018      6782      6769      6671      6793      5387      5394      5206      5208 
dram[2]:      5216      5216      5359      5337      7905      7724      6019      6038      6822      6764      6728      6765      5408      5324      5206      5208 
dram[3]:      5216      5216      5361      5366      7926      7745      6033      6027      6743      6747      6774      6742      5403      5309      5208      5206 
dram[4]:      5216      5216      5353      5369      7835      7675      6080      6108      6741      6734      6741      6748      5421      5314      5208      5206 
dram[5]:      5216      5216      5357      5370      7929      7790      6049      6026      6784      6770      6795      6746      5417      5312      5208      5206 
total reads: 582205
bank skew: 7968/5206 = 1.53
chip skew: 97191/96856 = 1.00
average mf latency per bank:
dram[0]:        960      1000       955       996      1139      1196      1239      1284       984      1007       984      1013       961       997       964      1009
dram[1]:        992      1007       988      1006      1169      1215      1262      1290      1000      1034      1013      1033      1005      1016       993      1017
dram[2]:        933       968       939       970      1127      1166      1207      1260       951       991       958       985       940      1058       941       978
dram[3]:        994       981       996       971      1190      1186      1275      1246      1017       997      1027      1002       998       991      1010       992
dram[4]:        991       971       989       966      1191      1190      1282      1245      1006       990      1010       991       993       981       996       981
dram[5]:        978       966       975       973      1174      1179      1247      1251       996       994      1000       998       986       983       983       975
maximum mf latency per bank:
dram[0]:       4386      4376      3611      4012      5033      5417      4657      4772      4250      5154      5032      4176      3892      3971      3792      4318
dram[1]:       3827      3632      4001      4760      5219      4730      4185      4748      4059      4041      4206      3864      4907      3552      3796      3682
dram[2]:       3616      3927      3638      4134      4502      4709      4770      4987      4358      4727      4864      5034      4103      3818      3693      4116
dram[3]:       3643      3849      3916      3775      5255      4736      5572      5269      4451      4229      4486      5236      3965      3967      3752      3823
dram[4]:       4496      3786      4279      3883      5119      5190      5461      4644      5695      3849      5058      4247      3698      3434      4011      3575
dram[5]:       3718      4399      3872      4705      4930      4928      5222      5026      3899      5101      4194      4290      4145      4253      3526      3967
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=972070 n_act=216166 n_pre=216150 n_req=328736 n_req_1=36722 n_req_2=292014 n_req_3=0 n_rd=470824 n_write=184278 bw_util=0.6288 bw_util_1=0.06176 bw_util_2=0.567 bw_util_3=0 blp=9.345388 blp_1= 1.676637 blp_2= 8.346931 blp_3= -nan
 n_activity=2026017 dram_eff=0.6392 dram_eff_1=0.06278 dram_eff_2=0.5764 dram_eff_3=0
bk0: 27398a 1075924i bk1: 27580a 1044188i bk2: 27656a 1021184i bk3: 27694a 997714i bk4: 31790a 725237i bk5: 32020a 661419i bk6: 32768a 733166i bk7: 32514a 702869i bk8: 30742a 901027i bk9: 30378a 882667i bk10: 30312a 852705i bk11: 30184a 828359i bk12: 27632a 952721i bk13: 27590a 923427i bk14: 27282a 917446i bk15: 27284a 884828i 
bw_dist = 0.062	0.567	0.000	0.355	0.016
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2844
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=976459 n_act=214477 n_pre=214461 n_req=328226 n_req_1=36181 n_req_2=292045 n_req_3=0 n_rd=470180 n_write=183911 bw_util=0.628 bw_util_1=0.0609 bw_util_2=0.5671 bw_util_3=0 blp=9.487104 blp_1= 1.674510 blp_2= 8.506752 blp_3= -nan
 n_activity=2011694 dram_eff=0.6429 dram_eff_1=0.06234 dram_eff_2=0.5805 dram_eff_3=0
bk0: 27632a 1062986i bk1: 27516a 1037390i bk2: 27594a 1012736i bk3: 27634a 992439i bk4: 31504a 715503i bk5: 31592a 683869i bk6: 32272a 744106i bk7: 32112a 687329i bk8: 30638a 887334i bk9: 30810a 855453i bk10: 30354a 856657i bk11: 30526a 811293i bk12: 27794a 935682i bk13: 27750a 908880i bk14: 27206a 904605i bk15: 27246a 876650i 
bw_dist = 0.061	0.567	0.000	0.349	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5712
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=973841 n_act=215759 n_pre=215743 n_req=328242 n_req_1=36253 n_req_2=291989 n_req_3=0 n_rd=469982 n_write=184163 bw_util=0.6279 bw_util_1=0.06091 bw_util_2=0.567 bw_util_3=0 blp=9.321166 blp_1= 1.665050 blp_2= 8.345705 blp_3= -nan
 n_activity=2027881 dram_eff=0.6377 dram_eff_1=0.06186 dram_eff_2=0.5758 dram_eff_3=0
bk0: 27380a 1076007i bk1: 27378a 1048833i bk2: 27592a 1018674i bk3: 27796a 996266i bk4: 31708a 720967i bk5: 31936a 682060i bk6: 32518a 752831i bk7: 32730a 700369i bk8: 30498a 902624i bk9: 30778a 869533i bk10: 30152a 852718i bk11: 30194a 827046i bk12: 27614a 951386i bk13: 27468a 934845i bk14: 27134a 916640i bk15: 27106a 886459i 
bw_dist = 0.061	0.567	0.000	0.357	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1597
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=976027 n_act=214499 n_pre=214483 n_req=328450 n_req_1=36422 n_req_2=292028 n_req_3=0 n_rd=470364 n_write=184115 bw_util=0.6283 bw_util_1=0.06124 bw_util_2=0.567 bw_util_3=0 blp=9.514650 blp_1= 1.667024 blp_2= 8.531771 blp_3= -nan
 n_activity=2013110 dram_eff=0.6428 dram_eff_1=0.06265 dram_eff_2=0.5801 dram_eff_3=0
bk0: 27418a 1064617i bk1: 27478a 1039686i bk2: 27540a 1016383i bk3: 27558a 988025i bk4: 31784a 692368i bk5: 31992a 666219i bk6: 32104a 727776i bk7: 32008a 691696i bk8: 30518a 893351i bk9: 30804a 860614i bk10: 30580a 834293i bk11: 30238a 813929i bk12: 28046a 933622i bk13: 27672a 914730i bk14: 27428a 898277i bk15: 27196a 872840i 
bw_dist = 0.061	0.567	0.000	0.349	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5935
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=971561 n_act=216327 n_pre=216311 n_req=328828 n_req_1=36821 n_req_2=292007 n_req_3=0 n_rd=471232 n_write=184057 bw_util=0.6291 bw_util_1=0.06207 bw_util_2=0.567 bw_util_3=0 blp=9.335962 blp_1= 1.687782 blp_2= 8.344085 blp_3= -nan
 n_activity=2028430 dram_eff=0.6387 dram_eff_1=0.06302 dram_eff_2=0.5757 dram_eff_3=0
bk0: 27500a 1072418i bk1: 27476a 1044777i bk2: 27744a 1022967i bk3: 27542a 998920i bk4: 31902a 716266i bk5: 32132a 679673i bk6: 32798a 733098i bk7: 32504a 694139i bk8: 30716a 905308i bk9: 30652a 873391i bk10: 30212a 853817i bk11: 30294a 829968i bk12: 27760a 941453i bk13: 27494a 934288i bk14: 27278a 916150i bk15: 27228a 882824i 
bw_dist = 0.062	0.567	0.000	0.356	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2232
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2059488 n_nop=975989 n_act=214586 n_pre=214570 n_req=328395 n_req_1=36379 n_req_2=292016 n_req_3=0 n_rd=470014 n_write=184329 bw_util=0.6281 bw_util_1=0.06103 bw_util_2=0.567 bw_util_3=0 blp=9.495149 blp_1= 1.669232 blp_2= 8.517595 blp_3= -nan
 n_activity=2011085 dram_eff=0.6432 dram_eff_1=0.0625 dram_eff_2=0.5807 dram_eff_3=0
bk0: 27492a 1061833i bk1: 27364a 1039869i bk2: 27680a 1008853i bk3: 27662a 989714i bk4: 31742a 702466i bk5: 31786a 672587i bk6: 32096a 729475i bk7: 32046a 690944i bk8: 30618a 900736i bk9: 30804a 864352i bk10: 30488a 832804i bk11: 30384a 813356i bk12: 27900a 933330i bk13: 27692a 923880i bk14: 27238a 914877i bk15: 27022a 884230i 
bw_dist = 0.061	0.567	0.000	0.348	0.024
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5184

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131227, Miss = 117790, Miss_rate = 0.898, Pending_hits = 372, Reservation_fails = 125155
L2_cache_bank[1]: Access = 131351, Miss = 117623, Miss_rate = 0.895, Pending_hits = 365, Reservation_fails = 151863
L2_cache_bank[2]: Access = 131188, Miss = 117497, Miss_rate = 0.896, Pending_hits = 345, Reservation_fails = 144267
L2_cache_bank[3]: Access = 131895, Miss = 117593, Miss_rate = 0.892, Pending_hits = 363, Reservation_fails = 180810
L2_cache_bank[4]: Access = 130930, Miss = 117298, Miss_rate = 0.896, Pending_hits = 335, Reservation_fails = 117894
L2_cache_bank[5]: Access = 133576, Miss = 117694, Miss_rate = 0.881, Pending_hits = 362, Reservation_fails = 161912
L2_cache_bank[6]: Access = 131434, Miss = 117710, Miss_rate = 0.896, Pending_hits = 336, Reservation_fails = 128177
L2_cache_bank[7]: Access = 131473, Miss = 117474, Miss_rate = 0.894, Pending_hits = 376, Reservation_fails = 160969
L2_cache_bank[8]: Access = 131621, Miss = 117956, Miss_rate = 0.896, Pending_hits = 317, Reservation_fails = 87601
L2_cache_bank[9]: Access = 131280, Miss = 117663, Miss_rate = 0.896, Pending_hits = 365, Reservation_fails = 116868
L2_cache_bank[10]: Access = 131581, Miss = 117627, Miss_rate = 0.894, Pending_hits = 353, Reservation_fails = 145334
L2_cache_bank[11]: Access = 131345, Miss = 117380, Miss_rate = 0.894, Pending_hits = 356, Reservation_fails = 176297
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131227, Miss = 117790 (0.898), PendingHit = 372 (0.00283)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131351, Miss = 117623 (0.895), PendingHit = 365 (0.00278)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131188, Miss = 117497 (0.896), PendingHit = 345 (0.00263)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131895, Miss = 117593 (0.892), PendingHit = 363 (0.00275)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 130930, Miss = 117298 (0.896), PendingHit = 335 (0.00256)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 133576, Miss = 117694 (0.881), PendingHit = 362 (0.00271)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131434, Miss = 117710 (0.896), PendingHit = 336 (0.00256)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131473, Miss = 117474 (0.894), PendingHit = 376 (0.00286)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131621, Miss = 117956 (0.896), PendingHit = 317 (0.00241)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131280, Miss = 117663 (0.896), PendingHit = 365 (0.00278)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131581, Miss = 117627 (0.894), PendingHit = 353 (0.00268)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 131345, Miss = 117380 (0.894), PendingHit = 356 (0.00271)
L2 Cache Total Miss Rate = 0.894
Stream 1: L2 Cache Miss Rate = 0.797
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 818651
Stream 1: Misses  = 652128
Stream 2: Accesses  = 760250
Stream 2: Misses  = 759177
Stream 1+2: Accesses  = 1578901
Stream 1+2: Misses  = 1411305
Total Accesses  = 1578901
MPKI-CORES
CORE_L2MPKI_0	33.211
CORE_L2MPKI_1	33.042
CORE_L2MPKI_2	31.172
CORE_L2MPKI_3	32.112
CORE_L2MPKI_4	29.900
CORE_L2MPKI_5	30.691
CORE_L2MPKI_6	31.668
CORE_L2MPKI_7	35.199
CORE_L2MPKI_8	31.090
CORE_L2MPKI_9	31.974
CORE_L2MPKI_10	1.599
CORE_L2MPKI_11	1.602
CORE_L2MPKI_12	1.606
CORE_L2MPKI_13	1.606
CORE_L2MPKI_14	1.608
CORE_L2MPKI_15	1.601
CORE_L2MPKI_16	1.631
CORE_L2MPKI_17	1.603
CORE_L2MPKI_18	1.608
CORE_L2MPKI_19	1.603
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.594
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.595
CORE_L2MPKI_24	1.592
CORE_L2MPKI_25	1.594
CORE_L2MPKI_26	1.593
CORE_L2MPKI_27	1.594
CORE_L2MPKI_28	1.593
CORE_L2MPKI_29	1.595
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 11.736
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	17109
CORE_MISSES_1	15318
CORE_MISSES_2	15445
CORE_MISSES_3	15377
CORE_MISSES_4	15119
CORE_MISSES_5	14756
CORE_MISSES_6	16476
CORE_MISSES_7	16756
CORE_MISSES_8	16523
CORE_MISSES_9	14890
CORE_MISSES_10	23651
CORE_MISSES_11	24325
CORE_MISSES_12	25105
CORE_MISSES_13	24344
CORE_MISSES_14	24469
CORE_MISSES_15	24888
CORE_MISSES_16	24155
CORE_MISSES_17	23672
CORE_MISSES_18	25134
CORE_MISSES_19	24991
CORE_MISSES_20	24822
CORE_MISSES_21	24761
CORE_MISSES_22	24846
CORE_MISSES_23	24068
CORE_MISSES_24	24777
CORE_MISSES_25	25395
CORE_MISSES_26	25434
CORE_MISSES_27	25378
CORE_MISSES_28	25408
CORE_MISSES_29	24736
CORE_MISSES_30	24765
CORE_MISSES_31	25421
CORE_MISSES_32	26062
CORE_MISSES_33	25383
CORE_MISSES_34	24774
CORE_MISSES_35	26023
CORE_MISSES_36	24742
CORE_MISSES_37	25420
CORE_MISSES_38	25400
CORE_MISSES_39	26020
CORE_MISSES_40	24100
CORE_MISSES_41	24764
CORE_MISSES_42	25400
CORE_MISSES_43	24101
CORE_MISSES_44	26680
CORE_MISSES_45	24120
CORE_MISSES_46	26020
CORE_MISSES_47	24060
CORE_MISSES_48	25402
CORE_MISSES_49	26040
CORE_MISSES_50	25400
CORE_MISSES_51	24740
CORE_MISSES_52	25400
CORE_MISSES_53	24700
CORE_MISSES_54	25380
CORE_MISSES_55	26040
CORE_MISSES_56	26040
CORE_MISSES_57	26660
CORE_MISSES_58	24740
CORE_MISSES_59	25380
L2_MISSES = 1411305
L2_total_cache_accesses = 1578901
L2_total_cache_misses = 1411305
L2_total_cache_miss_rate = 0.8939
L2_total_cache_pending_hits = 4245
L2_total_cache_reservation_fails = 1697147
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1226
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 854487
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1024772
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 73248
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2850
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 556729
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 664405
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1199
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 164
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 87
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7850
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5362497
icnt_total_pkts_simt_to_mem=3712125
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       3.5812
gpu_ipc_2 =     503.6118
gpu_tot_sim_cycle_stream_1 = 1946737
gpu_tot_sim_cycle_stream_2 = 1943827
gpu_sim_insn_1 = 6971558
gpu_sim_insn_2 = 978934165
gpu_sim_cycle = 1946742
gpu_sim_insn = 985905723
gpu_ipc =     506.4388
gpu_tot_sim_cycle = 1946742
gpu_tot_sim_insn = 985905723
gpu_tot_ipc =     506.4388
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9256428
gpu_stall_icnt2sh    = 770294
gpu_total_sim_rate=273028

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15918841
	L1I_total_cache_misses = 27159
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 54047, Miss = 42217, Miss_rate = 0.781, Pending_hits = 3231, Reservation_fails = 1772493
	L1D_cache_core[1]: Access = 50771, Miss = 39141, Miss_rate = 0.771, Pending_hits = 3004, Reservation_fails = 1684467
	L1D_cache_core[2]: Access = 50756, Miss = 39463, Miss_rate = 0.778, Pending_hits = 3041, Reservation_fails = 1712510
	L1D_cache_core[3]: Access = 51246, Miss = 39774, Miss_rate = 0.776, Pending_hits = 3074, Reservation_fails = 1698016
	L1D_cache_core[4]: Access = 51322, Miss = 39377, Miss_rate = 0.767, Pending_hits = 3030, Reservation_fails = 1720689
	L1D_cache_core[5]: Access = 50276, Miss = 38775, Miss_rate = 0.771, Pending_hits = 3012, Reservation_fails = 1653227
	L1D_cache_core[6]: Access = 53103, Miss = 41483, Miss_rate = 0.781, Pending_hits = 3202, Reservation_fails = 1736333
	L1D_cache_core[7]: Access = 55235, Miss = 42206, Miss_rate = 0.764, Pending_hits = 3299, Reservation_fails = 1776315
	L1D_cache_core[8]: Access = 54604, Miss = 41771, Miss_rate = 0.765, Pending_hits = 3292, Reservation_fails = 1767187
	L1D_cache_core[9]: Access = 50361, Miss = 39176, Miss_rate = 0.778, Pending_hits = 2942, Reservation_fails = 1659278
	L1D_cache_core[10]: Access = 31051, Miss = 30381, Miss_rate = 0.978, Pending_hits = 171, Reservation_fails = 1578446
	L1D_cache_core[11]: Access = 31438, Miss = 30576, Miss_rate = 0.973, Pending_hits = 120, Reservation_fails = 1575415
	L1D_cache_core[12]: Access = 33394, Miss = 32176, Miss_rate = 0.964, Pending_hits = 185, Reservation_fails = 1639131
	L1D_cache_core[13]: Access = 32459, Miss = 31414, Miss_rate = 0.968, Pending_hits = 120, Reservation_fails = 1642836
	L1D_cache_core[14]: Access = 32706, Miss = 31524, Miss_rate = 0.964, Pending_hits = 176, Reservation_fails = 1623948
	L1D_cache_core[15]: Access = 32309, Miss = 31697, Miss_rate = 0.981, Pending_hits = 97, Reservation_fails = 1596055
	L1D_cache_core[16]: Access = 32696, Miss = 31237, Miss_rate = 0.955, Pending_hits = 209, Reservation_fails = 1616415
	L1D_cache_core[17]: Access = 31131, Miss = 30414, Miss_rate = 0.977, Pending_hits = 129, Reservation_fails = 1607611
	L1D_cache_core[18]: Access = 33469, Miss = 32229, Miss_rate = 0.963, Pending_hits = 192, Reservation_fails = 1654750
	L1D_cache_core[19]: Access = 32738, Miss = 31890, Miss_rate = 0.974, Pending_hits = 126, Reservation_fails = 1638787
	L1D_cache_core[20]: Access = 31519, Miss = 31345, Miss_rate = 0.994, Pending_hits = 108, Reservation_fails = 1651717
	L1D_cache_core[21]: Access = 30700, Miss = 30640, Miss_rate = 0.998, Pending_hits = 60, Reservation_fails = 1605574
	L1D_cache_core[22]: Access = 31631, Miss = 31392, Miss_rate = 0.992, Pending_hits = 109, Reservation_fails = 1645821
	L1D_cache_core[23]: Access = 30592, Miss = 30568, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 1608327
	L1D_cache_core[24]: Access = 30752, Miss = 30640, Miss_rate = 0.996, Pending_hits = 108, Reservation_fails = 1611795
	L1D_cache_core[25]: Access = 31956, Miss = 31914, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 1691915
	L1D_cache_core[26]: Access = 32048, Miss = 31952, Miss_rate = 0.997, Pending_hits = 96, Reservation_fails = 1656077
	L1D_cache_core[27]: Access = 31304, Miss = 31256, Miss_rate = 0.998, Pending_hits = 48, Reservation_fails = 1626366
	L1D_cache_core[28]: Access = 31352, Miss = 31268, Miss_rate = 0.997, Pending_hits = 84, Reservation_fails = 1666838
	L1D_cache_core[29]: Access = 31288, Miss = 31252, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 1652178
	L1D_cache_core[30]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1639379
	L1D_cache_core[31]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1635144
	L1D_cache_core[32]: Access = 31920, Miss = 31920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1680163
	L1D_cache_core[33]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1666374
	L1D_cache_core[34]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605526
	L1D_cache_core[35]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1659976
	L1D_cache_core[36]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1626552
	L1D_cache_core[37]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1643508
	L1D_cache_core[38]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1655519
	L1D_cache_core[39]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1672009
	L1D_cache_core[40]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1656235
	L1D_cache_core[41]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1624736
	L1D_cache_core[42]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1657212
	L1D_cache_core[43]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1608812
	L1D_cache_core[44]: Access = 32540, Miss = 32540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1642912
	L1D_cache_core[45]: Access = 30640, Miss = 30640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1594614
	L1D_cache_core[46]: Access = 32520, Miss = 32520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1681773
	L1D_cache_core[47]: Access = 29920, Miss = 29920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1617773
	L1D_cache_core[48]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598950
	L1D_cache_core[49]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1635586
	L1D_cache_core[50]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1625303
	L1D_cache_core[51]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1651862
	L1D_cache_core[52]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1675740
	L1D_cache_core[53]: Access = 30560, Miss = 30560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1618528
	L1D_cache_core[54]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1679869
	L1D_cache_core[55]: Access = 32540, Miss = 32540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1686201
	L1D_cache_core[56]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1671007
	L1D_cache_core[57]: Access = 33160, Miss = 33160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1686415
	L1D_cache_core[58]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1630147
	L1D_cache_core[59]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1654768
	L1D_total_cache_accesses = 2102854
	L1D_total_cache_misses = 1973748
	L1D_total_cache_miss_rate = 0.9386
	L1D_total_cache_pending_hits = 33367
	L1D_total_cache_reservation_fails = 99153110
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 152972
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0089
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1203875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79222925
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151612
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 769873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19930185
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15891682
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27159
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1984, 1997, 2023, 1606, 1578, 1604, 1606, 1912, 1589, 1356, 1591, 2139, 1576, 780, 1591, 1207, 1606, 1195, 1526, 1620, 1606, 1125, 1539, 1168, 1580, 1137, 2012, 1126, 1606, 1122, 1576, 1133, 2012, 1036, 1997, 1109, 1543, 1148, 994, 1148, 1442, 1148, 1798, 1161, 1245, 1148, 841, 1121, 
gpgpu_n_tot_thrd_icount = 1005388928
gpgpu_n_tot_w_icount = 31418404
gpgpu_n_stall_shd_mem = 99506901
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1203875
gpgpu_n_mem_write_global = 772205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 30820284
gpgpu_n_store_insn = 20258732
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3257406
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 99503066
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:152167867	W0_Idle:12842254	W0_Scoreboard:35978256	W1:162360	W2:121940	W3:118790	W4:92063	W5:65630	W6:30976	W7:16480	W8:5337	W9:1717	W10:420	W11:291	W12:242	W13:198	W14:352	W15:183	W16:444	W17:1052	W18:1156	W19:3884	W20:3246	W21:6754	W22:9010	W23:7637	W24:9235	W25:8683	W26:6422	W27:3784	W28:1990	W29:425	W30:275	W31:0	W32:30737533
Warp Occupancy Distribution:
Stall:79917882	W0_Idle:7246899	W0_Scoreboard:15788092	W1:162360	W2:121940	W3:118790	W4:92063	W5:65630	W6:30976	W7:16480	W8:5337	W9:1717	W10:420	W11:291	W12:242	W13:198	W14:352	W15:183	W16:444	W17:1052	W18:1156	W19:3884	W20:3246	W21:6754	W22:9010	W23:7637	W24:9235	W25:8683	W26:6422	W27:3784	W28:1990	W29:425	W30:275	W31:0	W32:12232369
Warp Occupancy Distribution:
Stall:72249985	W0_Idle:5595355	W0_Scoreboard:20190164	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18505164
warp_utilization0: 0.135188
warp_utilization1: 0.111450
warp_utilization2: 0.158787
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9631000 {8:1203875,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90892520 {40:147150,72:15,136:625040,}
traffic_breakdown_coretomem[INST_ACC_R] = 13760 {8:1720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163685112 {136:1203567,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6177120 {8:772140,}
traffic_breakdown_memtocore[INST_ACC_R] = 233920 {136:1720,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1331 
averagemflatency_1 = 1314 
averagemflatency_2= 1349 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 1946741 
mrq_lat_table:696231 	21984 	34180 	80845 	253114 	406754 	536610 	371757 	85221 	2099 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22405 	120495 	427997 	1216048 	188567 	255 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43581 	14964 	26933 	68928 	106447 	290982 	788876 	602695 	34325 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	854778 	309276 	36725 	2843 	5 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	330734 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	178 	183 	3528 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        18        20        32        32        30        28        16        18        56        56        24        20 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        24 
dram[2]:        36        17        30        60        19        18        30        32        28        28        22        16        56        56        24        24 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        24        20 
dram[4]:        26        24        56        36        32        16        32        30        28        28        18        36        56        60        24        20 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5299 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3444      4143      5106      4286      5339      4528      4644      6898      6979      3463      3892      3753      4652 
dram[3]:      5531      7829      5702      7212      7962      9050      4779      6297      4296      4843      6768      6962      6825      8037      5885      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      2703      4838      6818      7044      4453      2913      3971      3817 
dram[5]:      7827     10552      4794      5841     11959      9435      8742      6403      4773      6697      6758      7147      8938      5777      9544      9418 
average row accesses per activate:
dram[0]:  1.503086  1.500157  1.506298  1.511513  1.591836  1.625368  1.512484  1.523862  1.546198  1.560944  1.554240  1.555875  1.509558  1.504948  1.504696  1.508078 
dram[1]:  1.516333  1.517581  1.524352  1.515296  1.608356  1.612026  1.538294  1.531372  1.565053  1.560811  1.569844  1.577911  1.512044  1.519065  1.518611  1.519943 
dram[2]:  1.504705  1.501889  1.513785  1.508363  1.608556  1.600087  1.522025  1.534100  1.557056  1.556425  1.554672  1.558791  1.508079  1.509287  1.505035  1.508530 
dram[3]:  1.514126  1.519427  1.518048  1.517871  1.614796  1.607265  1.527682  1.537993  1.564089  1.566017  1.570712  1.579209  1.515998  1.521187  1.513098  1.524095 
dram[4]:  1.499812  1.500881  1.505860  1.521566  1.606912  1.608283  1.516145  1.537893  1.547342  1.550889  1.555677  1.567970  1.513921  1.508950  1.503624  1.514472 
dram[5]:  1.510933  1.511510  1.524237  1.524981  1.622344  1.609172  1.535818  1.530864  1.563847  1.569525  1.572197  1.561647  1.522430  1.521574  1.519825  1.522680 
average row locality = 2488822/1615129 = 1.540943
average row locality_1 = 1169035/748461 = 1.561918
average row locality_2 = 1319787/866668 = 1.522829
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17341     17434     17484     17411     19872     20035     20489     20312     19350     19189     18816     18775     17343     17303     17193     17190 
dram[1]:     17424     17383     17393     17405     19759     19851     20145     20088     19027     19102     18824     18879     17378     17370     17145     17144 
dram[2]:     17299     17322     17425     17508     19849     20003     20379     20460     19238     19388     18732     18762     17333     17238     17096     17090 
dram[3]:     17321     17327     17337     17358     19884     20025     20075     20060     19000     19147     18941     18756     17517     17307     17219     17139 
dram[4]:     17406     17324     17480     17374     19977     20089     20461     20364     19354     19295     18818     18822     17427     17221     17132     17185 
dram[5]:     17381     17307     17412     17425     19924     19966     20063     20068     19074     19154     18862     18843     17483     17344     17130     17047 
total reads: 1769601
bank skew: 20489/17047 = 1.20
chip skew: 295729/294317 = 1.00
number of total write accesses:
dram[0]:      6528      6528      6671      6681      9491      9745      7436      7436      8262      8204      8220      8249      6742      6725      6518      6520 
dram[1]:      6528      6528      6675      6667      9460      9425      7432      7394      8255      8220      8204      8280      6727      6733      6518      6520 
dram[2]:      6528      6528      6679      6659      9668      9469      7401      7433      8325      8251      8240      8269      6748      6651      6518      6520 
dram[3]:      6528      6528      6677      6679      9649      9486      7408      7447      8248      8263      8292      8269      6742      6638      6520      6518 
dram[4]:      6528      6528      6674      6685      9640      9423      7477      7498      8215      8179      8271      8249      6770      6637      6520      6518 
dram[5]:      6528      6528      6674      6688      9700      9543      7465      7411      8275      8287      8315      8275      6748      6636      6520      6518 
total reads: 719224
bank skew: 9745/6518 = 1.50
chip skew: 120111/119566 = 1.00
average mf latency per bank:
dram[0]:        975      1008       974      1004      1146      1194      1293      1335      1001      1021       991      1015       974      1004       983      1016
dram[1]:        988      1003       984      1002      1156      1204      1298      1316       996      1025       998      1016       995      1007       989      1010
dram[2]:        942       987       948       989      1124      1179      1254      1317       967      1009       959       995       948      1055       952       996
dram[3]:        986       986       988       978      1168      1189      1303      1295      1007      1001      1011       998       990       994       999       999
dram[4]:        980       966       976       965      1165      1176      1297      1283       996       989       990       979       978       974       982       977
dram[5]:        982       968       977       974      1167      1175      1287      1285       994       990       994       990       986       980       983       977
maximum mf latency per bank:
dram[0]:       4386      4376      3611      4012      5033      5417      4657      4772      4250      5154      5032      4176      3966      4459      3792      4318
dram[1]:       3827      4027      4001      4760      5219      4730      4185      4748      4059      4206      4206      3864      4907      4902      3796      3682
dram[2]:       3616      4359      3638      4362      4502      4709      4770      4987      4380      4727      4864      5034      4616      3818      3693      4116
dram[3]:       3643      4043      3916      4428      5255      4736      5572      5269      4451      4229      4486      5236      4861      3967      3766      3823
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      3849      5058      4247      4509      3434      4011      3575
dram[5]:       3718      4399      4394      4705      4930      4928      5222      5026      3899      5101      4194      4290      4804      4253      3563      3967
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1208632 n_act=270841 n_pre=270825 n_req=411290 n_req_1=46360 n_req_2=364930 n_req_3=0 n_rd=591072 n_write=228329 bw_util=0.6312 bw_util_1=0.06326 bw_util_2=0.5679 bw_util_3=0 blp=9.371743 blp_1= 1.678689 blp_2= 8.389375 blp_3= -nan
 n_activity=2531096 dram_eff=0.6408 dram_eff_1=0.06422 dram_eff_2=0.5766 dram_eff_3=0
bk0: 34682a 1325295i bk1: 34866a 1287614i bk2: 34968a 1255346i bk3: 34822a 1232739i bk4: 39744a 905161i bk5: 40070a 828561i bk6: 40978a 914552i bk7: 40624a 872332i bk8: 38700a 1125714i bk9: 38378a 1097362i bk10: 37632a 1074663i bk11: 37550a 1040660i bk12: 34686a 1176704i bk13: 34606a 1145244i bk14: 34386a 1128936i bk15: 34380a 1087367i 
bw_dist = 0.063	0.568	0.000	0.354	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3201
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1217750 n_act=267754 n_pre=267738 n_req=409797 n_req_1=44832 n_req_2=364965 n_req_3=0 n_rd=588634 n_write=227823 bw_util=0.6291 bw_util_1=0.0611 bw_util_2=0.568 bw_util_3=0 blp=9.462381 blp_1= 1.656225 blp_2= 8.525929 blp_3= -nan
 n_activity=2511833 dram_eff=0.6436 dram_eff_1=0.06251 dram_eff_2=0.5811 dram_eff_3=0
bk0: 34848a 1318056i bk1: 34766a 1286686i bk2: 34786a 1256924i bk3: 34810a 1229055i bk4: 39518a 896322i bk5: 39702a 858102i bk6: 40290a 933417i bk7: 40176a 864494i bk8: 38054a 1125577i bk9: 38204a 1087085i bk10: 37648a 1078369i bk11: 37758a 1033835i bk12: 34756a 1169761i bk13: 34740a 1135562i bk14: 34290a 1122744i bk15: 34288a 1086253i 
bw_dist = 0.061	0.568	0.000	0.348	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4997
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1210926 n_act=270149 n_pre=270134 n_req=410818 n_req_1=45909 n_req_2=364909 n_req_3=0 n_rd=590242 n_write=228248 bw_util=0.6305 bw_util_1=0.06259 bw_util_2=0.5679 bw_util_3=0 blp=9.345489 blp_1= 1.662407 blp_2= 8.386333 blp_3= -nan
 n_activity=2533290 dram_eff=0.6396 dram_eff_1=0.06349 dram_eff_2=0.5761 dram_eff_3=0
bk0: 34598a 1330266i bk1: 34644a 1293296i bk2: 34850a 1257933i bk3: 35016a 1229913i bk4: 39698a 896468i bk5: 40006a 846383i bk6: 40758a 937269i bk7: 40920a 868970i bk8: 38476a 1126601i bk9: 38776a 1087990i bk10: 37464a 1073265i bk11: 37524a 1038473i bk12: 34666a 1181341i bk13: 34474a 1155536i bk14: 34192a 1132909i bk15: 34180a 1092576i 
bw_dist = 0.063	0.568	0.000	0.355	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2098
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1216732 n_act=267960 n_pre=267944 n_req=410130 n_req_1=45182 n_req_2=364948 n_req_3=0 n_rd=588824 n_write=228239 bw_util=0.6294 bw_util_1=0.06146 bw_util_2=0.568 bw_util_3=0 blp=9.496653 blp_1= 1.657290 blp_2= 8.549834 blp_3= -nan
 n_activity=2513946 dram_eff=0.6434 dram_eff_1=0.06282 dram_eff_2=0.5806 dram_eff_3=0
bk0: 34642a 1316973i bk1: 34654a 1288757i bk2: 34674a 1256353i bk3: 34716a 1222973i bk4: 39768a 874370i bk5: 40050a 841669i bk6: 40150a 912808i bk7: 40120a 868685i bk8: 38000a 1124181i bk9: 38294a 1083991i bk10: 37882a 1059663i bk11: 37510a 1032871i bk12: 35034a 1163333i bk13: 34614a 1138404i bk14: 34438a 1114438i bk15: 34278a 1079991i 
bw_dist = 0.061	0.568	0.000	0.349	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5306
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1209277 n_act=270412 n_pre=270396 n_req=411370 n_req_1=46445 n_req_2=364925 n_req_3=0 n_rd=591458 n_write=228156 bw_util=0.6314 bw_util_1=0.06348 bw_util_2=0.5679 bw_util_3=0 blp=9.337147 blp_1= 1.674787 blp_2= 8.373390 blp_3= -nan
 n_activity=2534100 dram_eff=0.6403 dram_eff_1=0.06437 dram_eff_2=0.5759 dram_eff_3=0
bk0: 34812a 1325183i bk1: 34648a 1295325i bk2: 34960a 1264476i bk3: 34748a 1238630i bk4: 39954a 892646i bk5: 40178a 847693i bk6: 40922a 915152i bk7: 40728a 870695i bk8: 38708a 1133854i bk9: 38590a 1097644i bk10: 37636a 1073657i bk11: 37644a 1051707i bk12: 34854a 1170222i bk13: 34442a 1160553i bk14: 34264a 1133050i bk15: 34370a 1089016i 
bw_dist = 0.063	0.568	0.000	0.355	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2167
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1216212 n_act=268012 n_pre=267997 n_req=410354 n_req_1=45423 n_req_2=364931 n_req_3=0 n_rd=588962 n_write=228516 bw_util=0.6296 bw_util_1=0.0617 bw_util_2=0.5679 bw_util_3=0 blp=9.482265 blp_1= 1.656388 blp_2= 8.538143 blp_3= -nan
 n_activity=2511937 dram_eff=0.6441 dram_eff_1=0.06312 dram_eff_2=0.581 dram_eff_3=0
bk0: 34762a 1315220i bk1: 34614a 1286234i bk2: 34824a 1252295i bk3: 34850a 1224694i bk4: 39848a 877589i bk5: 39932a 836832i bk6: 40126a 913549i bk7: 40136a 868583i bk8: 38146a 1132932i bk9: 38306a 1090894i bk10: 37724a 1059330i bk11: 37686a 1030397i bk12: 34966a 1165355i bk13: 34688a 1149927i bk14: 34260a 1130533i bk15: 34094a 1093033i 
bw_dist = 0.062	0.568	0.000	0.348	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 164423, Miss = 147889, Miss_rate = 0.899, Pending_hits = 412, Reservation_fails = 150209
L2_cache_bank[1]: Access = 164738, Miss = 147650, Miss_rate = 0.896, Pending_hits = 422, Reservation_fails = 184247
L2_cache_bank[2]: Access = 164117, Miss = 147095, Miss_rate = 0.896, Pending_hits = 399, Reservation_fails = 181164
L2_cache_bank[3]: Access = 164988, Miss = 147222, Miss_rate = 0.892, Pending_hits = 427, Reservation_fails = 225170
L2_cache_bank[4]: Access = 164219, Miss = 147351, Miss_rate = 0.897, Pending_hits = 386, Reservation_fails = 141363
L2_cache_bank[5]: Access = 167117, Miss = 147771, Miss_rate = 0.884, Pending_hits = 424, Reservation_fails = 190358
L2_cache_bank[6]: Access = 164219, Miss = 147295, Miss_rate = 0.897, Pending_hits = 387, Reservation_fails = 153851
L2_cache_bank[7]: Access = 164820, Miss = 147121, Miss_rate = 0.893, Pending_hits = 433, Reservation_fails = 189399
L2_cache_bank[8]: Access = 164973, Miss = 148057, Miss_rate = 0.897, Pending_hits = 363, Reservation_fails = 124876
L2_cache_bank[9]: Access = 164824, Miss = 147675, Miss_rate = 0.896, Pending_hits = 421, Reservation_fails = 153459
L2_cache_bank[10]: Access = 164626, Miss = 147329, Miss_rate = 0.895, Pending_hits = 407, Reservation_fails = 174676
L2_cache_bank[11]: Access = 164570, Miss = 147154, Miss_rate = 0.894, Pending_hits = 407, Reservation_fails = 216786
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164423, Miss = 147889 (0.899), PendingHit = 412 (0.00251)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164738, Miss = 147650 (0.896), PendingHit = 422 (0.00256)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164117, Miss = 147095 (0.896), PendingHit = 399 (0.00243)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164988, Miss = 147222 (0.892), PendingHit = 427 (0.00259)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164219, Miss = 147351 (0.897), PendingHit = 386 (0.00235)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167117, Miss = 147771 (0.884), PendingHit = 424 (0.00254)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164219, Miss = 147295 (0.897), PendingHit = 387 (0.00236)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164820, Miss = 147121 (0.893), PendingHit = 433 (0.00263)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164973, Miss = 148057 (0.897), PendingHit = 363 (0.0022)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164824, Miss = 147675 (0.896), PendingHit = 421 (0.00255)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164626, Miss = 147329 (0.895), PendingHit = 407 (0.00247)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164570, Miss = 147154 (0.894), PendingHit = 407 (0.00247)
L2 Cache Total Miss Rate = 0.895
Stream 1: L2 Cache Miss Rate = 0.800
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 1031654
Stream 1: Misses  = 824963
Stream 2: Accesses  = 945980
Stream 2: Misses  = 944646
Stream 1+2: Accesses  = 1977634
Stream 1+2: Misses  = 1769609
Total Accesses  = 1977634
MPKI-CORES
CORE_L2MPKI_0	37.497
CORE_L2MPKI_1	37.403
CORE_L2MPKI_2	35.719
CORE_L2MPKI_3	36.583
CORE_L2MPKI_4	34.580
CORE_L2MPKI_5	35.325
CORE_L2MPKI_6	35.777
CORE_L2MPKI_7	39.268
CORE_L2MPKI_8	35.393
CORE_L2MPKI_9	36.674
CORE_L2MPKI_10	1.598
CORE_L2MPKI_11	1.601
CORE_L2MPKI_12	1.604
CORE_L2MPKI_13	1.604
CORE_L2MPKI_14	1.606
CORE_L2MPKI_15	1.600
CORE_L2MPKI_16	1.623
CORE_L2MPKI_17	1.602
CORE_L2MPKI_18	1.605
CORE_L2MPKI_19	1.602
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.594
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.595
CORE_L2MPKI_24	1.593
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.593
CORE_L2MPKI_27	1.594
CORE_L2MPKI_28	1.594
CORE_L2MPKI_29	1.595
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 13.207
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	21831
CORE_MISSES_1	19769
CORE_MISSES_2	20071
CORE_MISSES_3	19923
CORE_MISSES_4	19721
CORE_MISSES_5	19254
CORE_MISSES_6	21050
CORE_MISSES_7	21264
CORE_MISSES_8	21120
CORE_MISSES_9	19561
CORE_MISSES_10	30171
CORE_MISSES_11	30185
CORE_MISSES_12	31605
CORE_MISSES_13	30864
CORE_MISSES_14	30989
CORE_MISSES_15	31408
CORE_MISSES_16	30655
CORE_MISSES_17	30172
CORE_MISSES_18	31634
CORE_MISSES_19	31511
CORE_MISSES_20	31342
CORE_MISSES_21	30641
CORE_MISSES_22	31366
CORE_MISSES_23	30568
CORE_MISSES_24	30637
CORE_MISSES_25	31915
CORE_MISSES_26	31954
CORE_MISSES_27	31258
CORE_MISSES_28	31268
CORE_MISSES_29	31256
CORE_MISSES_30	30627
CORE_MISSES_31	31283
CORE_MISSES_32	31924
CORE_MISSES_33	31903
CORE_MISSES_34	31277
CORE_MISSES_35	31883
CORE_MISSES_36	30602
CORE_MISSES_37	31280
CORE_MISSES_38	31260
CORE_MISSES_39	31880
CORE_MISSES_40	30600
CORE_MISSES_41	31284
CORE_MISSES_42	31900
CORE_MISSES_43	30601
CORE_MISSES_44	32540
CORE_MISSES_45	30640
CORE_MISSES_46	32520
CORE_MISSES_47	29920
CORE_MISSES_48	31262
CORE_MISSES_49	31900
CORE_MISSES_50	31900
CORE_MISSES_51	31240
CORE_MISSES_52	31900
CORE_MISSES_53	30560
CORE_MISSES_54	31240
CORE_MISSES_55	32540
CORE_MISSES_56	31900
CORE_MISSES_57	33160
CORE_MISSES_58	31240
CORE_MISSES_59	31880
L2_MISSES = 1769609
L2_total_cache_accesses = 1977634
L2_total_cache_misses = 1769609
L2_total_cache_miss_rate = 0.8948
L2_total_cache_pending_hits = 4888
L2_total_cache_reservation_fails = 2085558
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1078360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1270079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 691151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 806011
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1433
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9348
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6798755
icnt_total_pkts_simt_to_mem=4625200
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       3.5812
gpu_ipc_2 =     503.6118
gpu_tot_sim_cycle_stream_1 = 1946737
gpu_tot_sim_cycle_stream_2 = 1943827
gpu_sim_insn_1 = 6971558
gpu_sim_insn_2 = 978934165
gpu_sim_cycle = 1946742
gpu_sim_insn = 985905723
gpu_ipc =     506.4388
gpu_tot_sim_cycle = 1946742
gpu_tot_sim_insn = 985905723
gpu_tot_ipc =     506.4388
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 9256428
gpu_stall_icnt2sh    = 770294
gpu_total_sim_rate=273028

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15918841
	L1I_total_cache_misses = 27159
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 54047, Miss = 42217, Miss_rate = 0.781, Pending_hits = 3231, Reservation_fails = 1772493
	L1D_cache_core[1]: Access = 50771, Miss = 39141, Miss_rate = 0.771, Pending_hits = 3004, Reservation_fails = 1684467
	L1D_cache_core[2]: Access = 50756, Miss = 39463, Miss_rate = 0.778, Pending_hits = 3041, Reservation_fails = 1712510
	L1D_cache_core[3]: Access = 51246, Miss = 39774, Miss_rate = 0.776, Pending_hits = 3074, Reservation_fails = 1698016
	L1D_cache_core[4]: Access = 51322, Miss = 39377, Miss_rate = 0.767, Pending_hits = 3030, Reservation_fails = 1720689
	L1D_cache_core[5]: Access = 50276, Miss = 38775, Miss_rate = 0.771, Pending_hits = 3012, Reservation_fails = 1653227
	L1D_cache_core[6]: Access = 53103, Miss = 41483, Miss_rate = 0.781, Pending_hits = 3202, Reservation_fails = 1736333
	L1D_cache_core[7]: Access = 55235, Miss = 42206, Miss_rate = 0.764, Pending_hits = 3299, Reservation_fails = 1776315
	L1D_cache_core[8]: Access = 54604, Miss = 41771, Miss_rate = 0.765, Pending_hits = 3292, Reservation_fails = 1767187
	L1D_cache_core[9]: Access = 50361, Miss = 39176, Miss_rate = 0.778, Pending_hits = 2942, Reservation_fails = 1659278
	L1D_cache_core[10]: Access = 31051, Miss = 30381, Miss_rate = 0.978, Pending_hits = 171, Reservation_fails = 1578446
	L1D_cache_core[11]: Access = 31438, Miss = 30576, Miss_rate = 0.973, Pending_hits = 120, Reservation_fails = 1575415
	L1D_cache_core[12]: Access = 33394, Miss = 32176, Miss_rate = 0.964, Pending_hits = 185, Reservation_fails = 1639131
	L1D_cache_core[13]: Access = 32459, Miss = 31414, Miss_rate = 0.968, Pending_hits = 120, Reservation_fails = 1642836
	L1D_cache_core[14]: Access = 32706, Miss = 31524, Miss_rate = 0.964, Pending_hits = 176, Reservation_fails = 1623948
	L1D_cache_core[15]: Access = 32309, Miss = 31697, Miss_rate = 0.981, Pending_hits = 97, Reservation_fails = 1596055
	L1D_cache_core[16]: Access = 32696, Miss = 31237, Miss_rate = 0.955, Pending_hits = 209, Reservation_fails = 1616415
	L1D_cache_core[17]: Access = 31131, Miss = 30414, Miss_rate = 0.977, Pending_hits = 129, Reservation_fails = 1607611
	L1D_cache_core[18]: Access = 33469, Miss = 32229, Miss_rate = 0.963, Pending_hits = 192, Reservation_fails = 1654750
	L1D_cache_core[19]: Access = 32738, Miss = 31890, Miss_rate = 0.974, Pending_hits = 126, Reservation_fails = 1638787
	L1D_cache_core[20]: Access = 31519, Miss = 31345, Miss_rate = 0.994, Pending_hits = 108, Reservation_fails = 1651717
	L1D_cache_core[21]: Access = 30700, Miss = 30640, Miss_rate = 0.998, Pending_hits = 60, Reservation_fails = 1605574
	L1D_cache_core[22]: Access = 31631, Miss = 31392, Miss_rate = 0.992, Pending_hits = 109, Reservation_fails = 1645821
	L1D_cache_core[23]: Access = 30592, Miss = 30568, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 1608327
	L1D_cache_core[24]: Access = 30752, Miss = 30640, Miss_rate = 0.996, Pending_hits = 108, Reservation_fails = 1611795
	L1D_cache_core[25]: Access = 31956, Miss = 31914, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 1691915
	L1D_cache_core[26]: Access = 32048, Miss = 31952, Miss_rate = 0.997, Pending_hits = 96, Reservation_fails = 1656077
	L1D_cache_core[27]: Access = 31304, Miss = 31256, Miss_rate = 0.998, Pending_hits = 48, Reservation_fails = 1626366
	L1D_cache_core[28]: Access = 31352, Miss = 31268, Miss_rate = 0.997, Pending_hits = 84, Reservation_fails = 1666838
	L1D_cache_core[29]: Access = 31288, Miss = 31252, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 1652178
	L1D_cache_core[30]: Access = 30620, Miss = 30620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1639379
	L1D_cache_core[31]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1635144
	L1D_cache_core[32]: Access = 31920, Miss = 31920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1680163
	L1D_cache_core[33]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1666374
	L1D_cache_core[34]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1605526
	L1D_cache_core[35]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1659976
	L1D_cache_core[36]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1626552
	L1D_cache_core[37]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1643508
	L1D_cache_core[38]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1655519
	L1D_cache_core[39]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1672009
	L1D_cache_core[40]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1656235
	L1D_cache_core[41]: Access = 31280, Miss = 31280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1624736
	L1D_cache_core[42]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1657212
	L1D_cache_core[43]: Access = 30600, Miss = 30600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1608812
	L1D_cache_core[44]: Access = 32540, Miss = 32540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1642912
	L1D_cache_core[45]: Access = 30640, Miss = 30640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1594614
	L1D_cache_core[46]: Access = 32520, Miss = 32520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1681773
	L1D_cache_core[47]: Access = 29920, Miss = 29920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1617773
	L1D_cache_core[48]: Access = 31260, Miss = 31260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1598950
	L1D_cache_core[49]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1635586
	L1D_cache_core[50]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1625303
	L1D_cache_core[51]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1651862
	L1D_cache_core[52]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1675740
	L1D_cache_core[53]: Access = 30560, Miss = 30560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1618528
	L1D_cache_core[54]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1679869
	L1D_cache_core[55]: Access = 32540, Miss = 32540, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1686201
	L1D_cache_core[56]: Access = 31900, Miss = 31900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1671007
	L1D_cache_core[57]: Access = 33160, Miss = 33160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1686415
	L1D_cache_core[58]: Access = 31240, Miss = 31240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1630147
	L1D_cache_core[59]: Access = 31880, Miss = 31880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1654768
	L1D_total_cache_accesses = 2102854
	L1D_total_cache_misses = 1973748
	L1D_total_cache_miss_rate = 0.9386
	L1D_total_cache_pending_hits = 33367
	L1D_total_cache_reservation_fails = 99153110
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 152972
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0089
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 93513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33261
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1203875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 79222925
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151612
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 769873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19930185
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15891682
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 27159
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1984, 1997, 2023, 1606, 1578, 1604, 1606, 1912, 1589, 1356, 1591, 2139, 1576, 780, 1591, 1207, 1606, 1195, 1526, 1620, 1606, 1125, 1539, 1168, 1580, 1137, 2012, 1126, 1606, 1122, 1576, 1133, 2012, 1036, 1997, 1109, 1543, 1148, 994, 1148, 1442, 1148, 1798, 1161, 1245, 1148, 841, 1121, 
gpgpu_n_tot_thrd_icount = 1005388928
gpgpu_n_tot_w_icount = 31418404
gpgpu_n_stall_shd_mem = 99506901
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1203875
gpgpu_n_mem_write_global = 772205
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 30820284
gpgpu_n_store_insn = 20258732
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3257406
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 99503066
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:152167867	W0_Idle:12842254	W0_Scoreboard:35978256	W1:162360	W2:121940	W3:118790	W4:92063	W5:65630	W6:30976	W7:16480	W8:5337	W9:1717	W10:420	W11:291	W12:242	W13:198	W14:352	W15:183	W16:444	W17:1052	W18:1156	W19:3884	W20:3246	W21:6754	W22:9010	W23:7637	W24:9235	W25:8683	W26:6422	W27:3784	W28:1990	W29:425	W30:275	W31:0	W32:30737533
Warp Occupancy Distribution:
Stall:79917882	W0_Idle:7246899	W0_Scoreboard:15788092	W1:162360	W2:121940	W3:118790	W4:92063	W5:65630	W6:30976	W7:16480	W8:5337	W9:1717	W10:420	W11:291	W12:242	W13:198	W14:352	W15:183	W16:444	W17:1052	W18:1156	W19:3884	W20:3246	W21:6754	W22:9010	W23:7637	W24:9235	W25:8683	W26:6422	W27:3784	W28:1990	W29:425	W30:275	W31:0	W32:12232369
Warp Occupancy Distribution:
Stall:72249985	W0_Idle:5595355	W0_Scoreboard:20190164	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:18505164
warp_utilization0: 0.135188
warp_utilization1: 0.111450
warp_utilization2: 0.158787
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9631000 {8:1203875,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90892520 {40:147150,72:15,136:625040,}
traffic_breakdown_coretomem[INST_ACC_R] = 13760 {8:1720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163685112 {136:1203567,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6177120 {8:772140,}
traffic_breakdown_memtocore[INST_ACC_R] = 233920 {136:1720,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1331 
averagemflatency_1 = 1314 
averagemflatency_2= 1349 
averagemrqlatency_1 = 69 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 1946741 
mrq_lat_table:696231 	21984 	34180 	80845 	253114 	406754 	536610 	371757 	85221 	2099 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22405 	120495 	427997 	1216048 	188567 	255 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	43581 	14964 	26933 	68928 	106447 	290982 	788876 	602695 	34325 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	854778 	309276 	36725 	2843 	5 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	330734 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	178 	183 	3528 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        18        20        32        32        30        28        16        18        56        56        24        20 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        24 
dram[2]:        36        17        30        60        19        18        30        32        28        28        22        16        56        56        24        24 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        24        20 
dram[4]:        26        24        56        36        32        16        32        30        28        28        18        36        56        60        24        20 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5299 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3444      4143      5106      4286      5339      4528      4644      6898      6979      3463      3892      3753      4652 
dram[3]:      5531      7829      5702      7212      7962      9050      4779      6297      4296      4843      6768      6962      6825      8037      5885      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      2703      4838      6818      7044      4453      2913      3971      3817 
dram[5]:      7827     10552      4794      5841     11959      9435      8742      6403      4773      6697      6758      7147      8938      5777      9544      9418 
average row accesses per activate:
dram[0]:  1.503086  1.500157  1.506298  1.511513  1.591836  1.625368  1.512484  1.523862  1.546198  1.560944  1.554240  1.555875  1.509558  1.504948  1.504696  1.508078 
dram[1]:  1.516333  1.517581  1.524352  1.515296  1.608356  1.612026  1.538294  1.531372  1.565053  1.560811  1.569844  1.577911  1.512044  1.519065  1.518611  1.519943 
dram[2]:  1.504705  1.501889  1.513785  1.508363  1.608556  1.600087  1.522025  1.534100  1.557056  1.556425  1.554672  1.558791  1.508079  1.509287  1.505035  1.508530 
dram[3]:  1.514126  1.519427  1.518048  1.517871  1.614796  1.607265  1.527682  1.537993  1.564089  1.566017  1.570712  1.579209  1.515998  1.521187  1.513098  1.524095 
dram[4]:  1.499812  1.500881  1.505860  1.521566  1.606912  1.608283  1.516145  1.537893  1.547342  1.550889  1.555677  1.567970  1.513921  1.508950  1.503624  1.514472 
dram[5]:  1.510933  1.511510  1.524237  1.524981  1.622344  1.609172  1.535818  1.530864  1.563847  1.569525  1.572197  1.561647  1.522430  1.521574  1.519825  1.522680 
average row locality = 2488822/1615129 = 1.540943
average row locality_1 = 1169035/748461 = 1.561918
average row locality_2 = 1319787/866668 = 1.522829
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     17341     17434     17484     17411     19872     20035     20489     20312     19350     19189     18816     18775     17343     17303     17193     17190 
dram[1]:     17424     17383     17393     17405     19759     19851     20145     20088     19027     19102     18824     18879     17378     17370     17145     17144 
dram[2]:     17299     17322     17425     17508     19849     20003     20379     20460     19238     19388     18732     18762     17333     17238     17096     17090 
dram[3]:     17321     17327     17337     17358     19884     20025     20075     20060     19000     19147     18941     18756     17517     17307     17219     17139 
dram[4]:     17406     17324     17480     17374     19977     20089     20461     20364     19354     19295     18818     18822     17427     17221     17132     17185 
dram[5]:     17381     17307     17412     17425     19924     19966     20063     20068     19074     19154     18862     18843     17483     17344     17130     17047 
total reads: 1769601
bank skew: 20489/17047 = 1.20
chip skew: 295729/294317 = 1.00
number of total write accesses:
dram[0]:      6528      6528      6671      6681      9491      9745      7436      7436      8262      8204      8220      8249      6742      6725      6518      6520 
dram[1]:      6528      6528      6675      6667      9460      9425      7432      7394      8255      8220      8204      8280      6727      6733      6518      6520 
dram[2]:      6528      6528      6679      6659      9668      9469      7401      7433      8325      8251      8240      8269      6748      6651      6518      6520 
dram[3]:      6528      6528      6677      6679      9649      9486      7408      7447      8248      8263      8292      8269      6742      6638      6520      6518 
dram[4]:      6528      6528      6674      6685      9640      9423      7477      7498      8215      8179      8271      8249      6770      6637      6520      6518 
dram[5]:      6528      6528      6674      6688      9700      9543      7465      7411      8275      8287      8315      8275      6748      6636      6520      6518 
total reads: 719224
bank skew: 9745/6518 = 1.50
chip skew: 120111/119566 = 1.00
average mf latency per bank:
dram[0]:        975      1008       974      1004      1146      1194      1293      1335      1001      1021       991      1015       974      1004       983      1016
dram[1]:        988      1003       984      1002      1156      1204      1298      1316       996      1025       998      1016       995      1007       989      1010
dram[2]:        942       987       948       989      1124      1179      1254      1317       967      1009       959       995       948      1055       952       996
dram[3]:        986       986       988       978      1168      1189      1303      1295      1007      1001      1011       998       990       994       999       999
dram[4]:        980       966       976       965      1165      1176      1297      1283       996       989       990       979       978       974       982       977
dram[5]:        982       968       977       974      1167      1175      1287      1285       994       990       994       990       986       980       983       977
maximum mf latency per bank:
dram[0]:       4386      4376      3611      4012      5033      5417      4657      4772      4250      5154      5032      4176      3966      4459      3792      4318
dram[1]:       3827      4027      4001      4760      5219      4730      4185      4748      4059      4206      4206      3864      4907      4902      3796      3682
dram[2]:       3616      4359      3638      4362      4502      4709      4770      4987      4380      4727      4864      5034      4616      3818      3693      4116
dram[3]:       3643      4043      3916      4428      5255      4736      5572      5269      4451      4229      4486      5236      4861      3967      3766      3823
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      3849      5058      4247      4509      3434      4011      3575
dram[5]:       3718      4399      4394      4705      4930      4928      5222      5026      3899      5101      4194      4290      4804      4253      3563      3967
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1208632 n_act=270841 n_pre=270825 n_req=411290 n_req_1=46360 n_req_2=364930 n_req_3=0 n_rd=591072 n_write=228329 bw_util=0.6312 bw_util_1=0.06326 bw_util_2=0.5679 bw_util_3=0 blp=9.371743 blp_1= 1.678689 blp_2= 8.389375 blp_3= -nan
 n_activity=2531096 dram_eff=0.6408 dram_eff_1=0.06422 dram_eff_2=0.5766 dram_eff_3=0
bk0: 34682a 1325295i bk1: 34866a 1287614i bk2: 34968a 1255346i bk3: 34822a 1232739i bk4: 39744a 905161i bk5: 40070a 828561i bk6: 40978a 914552i bk7: 40624a 872332i bk8: 38700a 1125714i bk9: 38378a 1097362i bk10: 37632a 1074663i bk11: 37550a 1040660i bk12: 34686a 1176704i bk13: 34606a 1145244i bk14: 34386a 1128936i bk15: 34380a 1087367i 
bw_dist = 0.063	0.568	0.000	0.354	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3201
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1217750 n_act=267754 n_pre=267738 n_req=409797 n_req_1=44832 n_req_2=364965 n_req_3=0 n_rd=588634 n_write=227823 bw_util=0.6291 bw_util_1=0.0611 bw_util_2=0.568 bw_util_3=0 blp=9.462381 blp_1= 1.656225 blp_2= 8.525929 blp_3= -nan
 n_activity=2511833 dram_eff=0.6436 dram_eff_1=0.06251 dram_eff_2=0.5811 dram_eff_3=0
bk0: 34848a 1318056i bk1: 34766a 1286686i bk2: 34786a 1256924i bk3: 34810a 1229055i bk4: 39518a 896322i bk5: 39702a 858102i bk6: 40290a 933417i bk7: 40176a 864494i bk8: 38054a 1125577i bk9: 38204a 1087085i bk10: 37648a 1078369i bk11: 37758a 1033835i bk12: 34756a 1169761i bk13: 34740a 1135562i bk14: 34290a 1122744i bk15: 34288a 1086253i 
bw_dist = 0.061	0.568	0.000	0.348	0.023
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4997
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1210926 n_act=270149 n_pre=270134 n_req=410818 n_req_1=45909 n_req_2=364909 n_req_3=0 n_rd=590242 n_write=228248 bw_util=0.6305 bw_util_1=0.06259 bw_util_2=0.5679 bw_util_3=0 blp=9.345489 blp_1= 1.662407 blp_2= 8.386333 blp_3= -nan
 n_activity=2533290 dram_eff=0.6396 dram_eff_1=0.06349 dram_eff_2=0.5761 dram_eff_3=0
bk0: 34598a 1330266i bk1: 34644a 1293296i bk2: 34850a 1257933i bk3: 35016a 1229913i bk4: 39698a 896468i bk5: 40006a 846383i bk6: 40758a 937269i bk7: 40920a 868970i bk8: 38476a 1126601i bk9: 38776a 1087990i bk10: 37464a 1073265i bk11: 37524a 1038473i bk12: 34666a 1181341i bk13: 34474a 1155536i bk14: 34192a 1132909i bk15: 34180a 1092576i 
bw_dist = 0.063	0.568	0.000	0.355	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2098
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1216732 n_act=267960 n_pre=267944 n_req=410130 n_req_1=45182 n_req_2=364948 n_req_3=0 n_rd=588824 n_write=228239 bw_util=0.6294 bw_util_1=0.06146 bw_util_2=0.568 bw_util_3=0 blp=9.496653 blp_1= 1.657290 blp_2= 8.549834 blp_3= -nan
 n_activity=2513946 dram_eff=0.6434 dram_eff_1=0.06282 dram_eff_2=0.5806 dram_eff_3=0
bk0: 34642a 1316973i bk1: 34654a 1288757i bk2: 34674a 1256353i bk3: 34716a 1222973i bk4: 39768a 874370i bk5: 40050a 841669i bk6: 40150a 912808i bk7: 40120a 868685i bk8: 38000a 1124181i bk9: 38294a 1083991i bk10: 37882a 1059663i bk11: 37510a 1032871i bk12: 35034a 1163333i bk13: 34614a 1138404i bk14: 34438a 1114438i bk15: 34278a 1079991i 
bw_dist = 0.061	0.568	0.000	0.349	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5306
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1209277 n_act=270412 n_pre=270396 n_req=411370 n_req_1=46445 n_req_2=364925 n_req_3=0 n_rd=591458 n_write=228156 bw_util=0.6314 bw_util_1=0.06348 bw_util_2=0.5679 bw_util_3=0 blp=9.337147 blp_1= 1.674787 blp_2= 8.373390 blp_3= -nan
 n_activity=2534100 dram_eff=0.6403 dram_eff_1=0.06437 dram_eff_2=0.5759 dram_eff_3=0
bk0: 34812a 1325183i bk1: 34648a 1295325i bk2: 34960a 1264476i bk3: 34748a 1238630i bk4: 39954a 892646i bk5: 40178a 847693i bk6: 40922a 915152i bk7: 40728a 870695i bk8: 38708a 1133854i bk9: 38590a 1097644i bk10: 37636a 1073657i bk11: 37644a 1051707i bk12: 34854a 1170222i bk13: 34442a 1160553i bk14: 34264a 1133050i bk15: 34370a 1089016i 
bw_dist = 0.063	0.568	0.000	0.355	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2167
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2569699 n_nop=1216212 n_act=268012 n_pre=267997 n_req=410354 n_req_1=45423 n_req_2=364931 n_req_3=0 n_rd=588962 n_write=228516 bw_util=0.6296 bw_util_1=0.0617 bw_util_2=0.5679 bw_util_3=0 blp=9.482265 blp_1= 1.656388 blp_2= 8.538143 blp_3= -nan
 n_activity=2511937 dram_eff=0.6441 dram_eff_1=0.06312 dram_eff_2=0.581 dram_eff_3=0
bk0: 34762a 1315220i bk1: 34614a 1286234i bk2: 34824a 1252295i bk3: 34850a 1224694i bk4: 39848a 877589i bk5: 39932a 836832i bk6: 40126a 913549i bk7: 40136a 868583i bk8: 38146a 1132932i bk9: 38306a 1090894i bk10: 37724a 1059330i bk11: 37686a 1030397i bk12: 34966a 1165355i bk13: 34688a 1149927i bk14: 34260a 1130533i bk15: 34094a 1093033i 
bw_dist = 0.062	0.568	0.000	0.348	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 164423, Miss = 147889, Miss_rate = 0.899, Pending_hits = 412, Reservation_fails = 150209
L2_cache_bank[1]: Access = 164738, Miss = 147650, Miss_rate = 0.896, Pending_hits = 422, Reservation_fails = 184247
L2_cache_bank[2]: Access = 164117, Miss = 147095, Miss_rate = 0.896, Pending_hits = 399, Reservation_fails = 181164
L2_cache_bank[3]: Access = 164988, Miss = 147222, Miss_rate = 0.892, Pending_hits = 427, Reservation_fails = 225170
L2_cache_bank[4]: Access = 164219, Miss = 147351, Miss_rate = 0.897, Pending_hits = 386, Reservation_fails = 141363
L2_cache_bank[5]: Access = 167117, Miss = 147771, Miss_rate = 0.884, Pending_hits = 424, Reservation_fails = 190358
L2_cache_bank[6]: Access = 164219, Miss = 147295, Miss_rate = 0.897, Pending_hits = 387, Reservation_fails = 153851
L2_cache_bank[7]: Access = 164820, Miss = 147121, Miss_rate = 0.893, Pending_hits = 433, Reservation_fails = 189399
L2_cache_bank[8]: Access = 164973, Miss = 148057, Miss_rate = 0.897, Pending_hits = 363, Reservation_fails = 124876
L2_cache_bank[9]: Access = 164824, Miss = 147675, Miss_rate = 0.896, Pending_hits = 421, Reservation_fails = 153459
L2_cache_bank[10]: Access = 164626, Miss = 147329, Miss_rate = 0.895, Pending_hits = 407, Reservation_fails = 174676
L2_cache_bank[11]: Access = 164570, Miss = 147154, Miss_rate = 0.894, Pending_hits = 407, Reservation_fails = 216786
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164423, Miss = 147889 (0.899), PendingHit = 412 (0.00251)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164738, Miss = 147650 (0.896), PendingHit = 422 (0.00256)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164117, Miss = 147095 (0.896), PendingHit = 399 (0.00243)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164988, Miss = 147222 (0.892), PendingHit = 427 (0.00259)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164219, Miss = 147351 (0.897), PendingHit = 386 (0.00235)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 167117, Miss = 147771 (0.884), PendingHit = 424 (0.00254)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164219, Miss = 147295 (0.897), PendingHit = 387 (0.00236)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164820, Miss = 147121 (0.893), PendingHit = 433 (0.00263)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164973, Miss = 148057 (0.897), PendingHit = 363 (0.0022)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164824, Miss = 147675 (0.896), PendingHit = 421 (0.00255)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164626, Miss = 147329 (0.895), PendingHit = 407 (0.00247)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 164570, Miss = 147154 (0.894), PendingHit = 407 (0.00247)
L2 Cache Total Miss Rate = 0.895
Stream 1: L2 Cache Miss Rate = 0.800
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 1031654
Stream 1: Misses  = 824963
Stream 2: Accesses  = 945980
Stream 2: Misses  = 944646
Stream 1+2: Accesses  = 1977634
Stream 1+2: Misses  = 1769609
Total Accesses  = 1977634
MPKI-CORES
CORE_L2MPKI_0	37.497
CORE_L2MPKI_1	37.403
CORE_L2MPKI_2	35.719
CORE_L2MPKI_3	36.583
CORE_L2MPKI_4	34.580
CORE_L2MPKI_5	35.325
CORE_L2MPKI_6	35.777
CORE_L2MPKI_7	39.268
CORE_L2MPKI_8	35.393
CORE_L2MPKI_9	36.674
CORE_L2MPKI_10	1.598
CORE_L2MPKI_11	1.601
CORE_L2MPKI_12	1.604
CORE_L2MPKI_13	1.604
CORE_L2MPKI_14	1.606
CORE_L2MPKI_15	1.600
CORE_L2MPKI_16	1.623
CORE_L2MPKI_17	1.602
CORE_L2MPKI_18	1.605
CORE_L2MPKI_19	1.602
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.594
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.595
CORE_L2MPKI_24	1.593
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.593
CORE_L2MPKI_27	1.594
CORE_L2MPKI_28	1.594
CORE_L2MPKI_29	1.595
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 13.207
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	21831
CORE_MISSES_1	19769
CORE_MISSES_2	20071
CORE_MISSES_3	19923
CORE_MISSES_4	19721
CORE_MISSES_5	19254
CORE_MISSES_6	21050
CORE_MISSES_7	21264
CORE_MISSES_8	21120
CORE_MISSES_9	19561
CORE_MISSES_10	30171
CORE_MISSES_11	30185
CORE_MISSES_12	31605
CORE_MISSES_13	30864
CORE_MISSES_14	30989
CORE_MISSES_15	31408
CORE_MISSES_16	30655
CORE_MISSES_17	30172
CORE_MISSES_18	31634
CORE_MISSES_19	31511
CORE_MISSES_20	31342
CORE_MISSES_21	30641
CORE_MISSES_22	31366
CORE_MISSES_23	30568
CORE_MISSES_24	30637
CORE_MISSES_25	31915
CORE_MISSES_26	31954
CORE_MISSES_27	31258
CORE_MISSES_28	31268
CORE_MISSES_29	31256
CORE_MISSES_30	30627
CORE_MISSES_31	31283
CORE_MISSES_32	31924
CORE_MISSES_33	31903
CORE_MISSES_34	31277
CORE_MISSES_35	31883
CORE_MISSES_36	30602
CORE_MISSES_37	31280
CORE_MISSES_38	31260
CORE_MISSES_39	31880
CORE_MISSES_40	30600
CORE_MISSES_41	31284
CORE_MISSES_42	31900
CORE_MISSES_43	30601
CORE_MISSES_44	32540
CORE_MISSES_45	30640
CORE_MISSES_46	32520
CORE_MISSES_47	29920
CORE_MISSES_48	31262
CORE_MISSES_49	31900
CORE_MISSES_50	31900
CORE_MISSES_51	31240
CORE_MISSES_52	31900
CORE_MISSES_53	30560
CORE_MISSES_54	31240
CORE_MISSES_55	32540
CORE_MISSES_56	31900
CORE_MISSES_57	33160
CORE_MISSES_58	31240
CORE_MISSES_59	31880
L2_MISSES = 1769609
L2_total_cache_accesses = 1977634
L2_total_cache_misses = 1769609
L2_total_cache_miss_rate = 0.8948
L2_total_cache_pending_hits = 4888
L2_total_cache_reservation_fails = 2085558
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123636
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1078360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1270079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 78015
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 691151
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 806011
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1433
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 191
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 96
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 9348
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6798755
icnt_total_pkts_simt_to_mem=4625200
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       3.3016
gpu_ipc_2 =     503.4810
gpu_tot_sim_cycle_stream_1 = 2336100
gpu_tot_sim_cycle_stream_2 = 2333188
gpu_sim_insn_1 = 7712837
gpu_sim_insn_2 = 1174715925
gpu_sim_cycle = 2336105
gpu_sim_insn = 1182428762
gpu_ipc =     506.1540
gpu_tot_sim_cycle = 2336105
gpu_tot_sim_insn = 1182428762
gpu_tot_ipc =     506.1540
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11045429
gpu_stall_icnt2sh    = 980665
gpu_total_sim_rate=274727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19046755
	L1I_total_cache_misses = 31031
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 64658, Miss = 50988, Miss_rate = 0.789, Pending_hits = 3805, Reservation_fails = 2150726
	L1D_cache_core[1]: Access = 61107, Miss = 47725, Miss_rate = 0.781, Pending_hits = 3582, Reservation_fails = 2062961
	L1D_cache_core[2]: Access = 61594, Miss = 48480, Miss_rate = 0.787, Pending_hits = 3633, Reservation_fails = 2090506
	L1D_cache_core[3]: Access = 61860, Miss = 48671, Miss_rate = 0.787, Pending_hits = 3670, Reservation_fails = 2076230
	L1D_cache_core[4]: Access = 61843, Miss = 48109, Miss_rate = 0.778, Pending_hits = 3596, Reservation_fails = 2098996
	L1D_cache_core[5]: Access = 60495, Miss = 47301, Miss_rate = 0.782, Pending_hits = 3616, Reservation_fails = 2031838
	L1D_cache_core[6]: Access = 63683, Miss = 50305, Miss_rate = 0.790, Pending_hits = 3800, Reservation_fails = 2114584
	L1D_cache_core[7]: Access = 65831, Miss = 50986, Miss_rate = 0.774, Pending_hits = 3944, Reservation_fails = 2154549
	L1D_cache_core[8]: Access = 65237, Miss = 50646, Miss_rate = 0.776, Pending_hits = 3873, Reservation_fails = 2145387
	L1D_cache_core[9]: Access = 60620, Miss = 47726, Miss_rate = 0.787, Pending_hits = 3527, Reservation_fails = 2037870
	L1D_cache_core[10]: Access = 37551, Miss = 36881, Miss_rate = 0.982, Pending_hits = 171, Reservation_fails = 1920275
	L1D_cache_core[11]: Access = 37958, Miss = 37096, Miss_rate = 0.977, Pending_hits = 120, Reservation_fails = 1917271
	L1D_cache_core[12]: Access = 39914, Miss = 38696, Miss_rate = 0.969, Pending_hits = 185, Reservation_fails = 1981479
	L1D_cache_core[13]: Access = 38959, Miss = 37914, Miss_rate = 0.973, Pending_hits = 120, Reservation_fails = 1967450
	L1D_cache_core[14]: Access = 39206, Miss = 38024, Miss_rate = 0.970, Pending_hits = 176, Reservation_fails = 1963000
	L1D_cache_core[15]: Access = 38169, Miss = 37557, Miss_rate = 0.984, Pending_hits = 97, Reservation_fails = 1925699
	L1D_cache_core[16]: Access = 38556, Miss = 37097, Miss_rate = 0.962, Pending_hits = 209, Reservation_fails = 1924494
	L1D_cache_core[17]: Access = 36991, Miss = 36274, Miss_rate = 0.981, Pending_hits = 129, Reservation_fails = 1931101
	L1D_cache_core[18]: Access = 39329, Miss = 38089, Miss_rate = 0.968, Pending_hits = 192, Reservation_fails = 1968849
	L1D_cache_core[19]: Access = 39258, Miss = 38410, Miss_rate = 0.978, Pending_hits = 126, Reservation_fails = 1984707
	L1D_cache_core[20]: Access = 38019, Miss = 37845, Miss_rate = 0.995, Pending_hits = 108, Reservation_fails = 1997304
	L1D_cache_core[21]: Access = 37220, Miss = 37160, Miss_rate = 0.998, Pending_hits = 60, Reservation_fails = 1934256
	L1D_cache_core[22]: Access = 38151, Miss = 37912, Miss_rate = 0.994, Pending_hits = 109, Reservation_fails = 1984058
	L1D_cache_core[23]: Access = 37092, Miss = 37068, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 1945460
	L1D_cache_core[24]: Access = 37272, Miss = 37160, Miss_rate = 0.997, Pending_hits = 108, Reservation_fails = 1939363
	L1D_cache_core[25]: Access = 38456, Miss = 38414, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 2026506
	L1D_cache_core[26]: Access = 37908, Miss = 37812, Miss_rate = 0.997, Pending_hits = 96, Reservation_fails = 1971750
	L1D_cache_core[27]: Access = 37804, Miss = 37756, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 1971245
	L1D_cache_core[28]: Access = 37232, Miss = 37148, Miss_rate = 0.998, Pending_hits = 84, Reservation_fails = 1975999
	L1D_cache_core[29]: Access = 37808, Miss = 37772, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 1989936
	L1D_cache_core[30]: Access = 36480, Miss = 36480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1961322
	L1D_cache_core[31]: Access = 37160, Miss = 37160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1951363
	L1D_cache_core[32]: Access = 37800, Miss = 37800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1999395
	L1D_cache_core[33]: Access = 38400, Miss = 38400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2004148
	L1D_cache_core[34]: Access = 37760, Miss = 37760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1953147
	L1D_cache_core[35]: Access = 38380, Miss = 38380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1997457
	L1D_cache_core[36]: Access = 37100, Miss = 37100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1961142
	L1D_cache_core[37]: Access = 37800, Miss = 37800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1970499
	L1D_cache_core[38]: Access = 37780, Miss = 37780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1990831
	L1D_cache_core[39]: Access = 37720, Miss = 37720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2005911
	L1D_cache_core[40]: Access = 37120, Miss = 37120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1995883
	L1D_cache_core[41]: Access = 37140, Miss = 37140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1954046
	L1D_cache_core[42]: Access = 37760, Miss = 37760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1981779
	L1D_cache_core[43]: Access = 37120, Miss = 37120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1910159
	L1D_cache_core[44]: Access = 38420, Miss = 38420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1962091
	L1D_cache_core[45]: Access = 37160, Miss = 37160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1938793
	L1D_cache_core[46]: Access = 38380, Miss = 38380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1989832
	L1D_cache_core[47]: Access = 36420, Miss = 36420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1961592
	L1D_cache_core[48]: Access = 37760, Miss = 37760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1933725
	L1D_cache_core[49]: Access = 37740, Miss = 37740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1945990
	L1D_cache_core[50]: Access = 38400, Miss = 38400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1957512
	L1D_cache_core[51]: Access = 37080, Miss = 37080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1976885
	L1D_cache_core[52]: Access = 38400, Miss = 38400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2013195
	L1D_cache_core[53]: Access = 36420, Miss = 36420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1943475
	L1D_cache_core[54]: Access = 37760, Miss = 37760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2012992
	L1D_cache_core[55]: Access = 39060, Miss = 39060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2024796
	L1D_cache_core[56]: Access = 37760, Miss = 37760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1991779
	L1D_cache_core[57]: Access = 39660, Miss = 39660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2014914
	L1D_cache_core[58]: Access = 37100, Miss = 37100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1959602
	L1D_cache_core[59]: Access = 37740, Miss = 37740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1988901
	L1D_total_cache_accesses = 2520561
	L1D_total_cache_misses = 2373802
	L1D_total_cache_miss_rate = 0.9418
	L1D_total_cache_pending_hits = 39286
	L1D_total_cache_reservation_fails = 119437005
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 173330
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 105195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1464633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 96007940
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171970
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 909169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23429065
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19015724
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 31031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2118, 2001, 2148, 1610, 1713, 1608, 1728, 1969, 1715, 1569, 1706, 2472, 1672, 1139, 1687, 1597, 1606, 1591, 1526, 2036, 1606, 1500, 1539, 1467, 1580, 1420, 2012, 1348, 1606, 1311, 1576, 1279, 2012, 1134, 1997, 1194, 1604, 1183, 1105, 1173, 1589, 1173, 2038, 1175, 1516, 1163, 1146, 1130, 
gpgpu_n_tot_thrd_icount = 1203244512
gpgpu_n_tot_w_icount = 37601391
gpgpu_n_stall_shd_mem = 119880268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1464626
gpgpu_n_mem_write_global = 911561
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 36951209
gpgpu_n_store_insn = 24277014
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3781816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119876433
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:181930712	W0_Idle:16198203	W0_Scoreboard:43400028	W1:166612	W2:128669	W3:126311	W4:98129	W5:69536	W6:33394	W7:17568	W8:5957	W9:2072	W10:626	W11:508	W12:407	W13:346	W14:546	W15:363	W16:609	W17:1924	W18:1989	W19:5349	W20:4644	W21:9052	W22:12745	W23:10539	W24:12691	W25:12476	W26:8547	W27:4911	W28:2831	W29:605	W30:416	W31:0	W32:36861131
Warp Occupancy Distribution:
Stall:95182136	W0_Idle:9331384	W0_Scoreboard:19265495	W1:166612	W2:128669	W3:126311	W4:98129	W5:69536	W6:33394	W7:17568	W8:5957	W9:2072	W10:626	W11:508	W12:407	W13:346	W14:546	W15:363	W16:609	W17:1924	W18:1989	W19:5349	W20:4644	W21:9052	W22:12745	W23:10539	W24:12691	W25:12476	W26:8547	W27:4911	W28:2831	W29:605	W30:416	W31:0	W32:14708611
Warp Occupancy Distribution:
Stall:86748576	W0_Idle:6866819	W0_Scoreboard:24134533	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22152520
warp_utilization0: 0.134709
warp_utilization1: 0.110962
warp_utilization2: 0.158343
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11717008 {8:1464626,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 108467528 {40:161496,72:18,136:750047,}
traffic_breakdown_coretomem[INST_ACC_R] = 15920 {8:1990,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 199147384 {136:1464319,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7292040 {8:911505,}
traffic_breakdown_memtocore[INST_ACC_R] = 270640 {136:1990,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1332 
averagemflatency_1 = 1316 
averagemflatency_2= 1349 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 2336104 
mrq_lat_table:836168 	26366 	40970 	96949 	303821 	486724 	642538 	445877 	102367 	2530 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28625 	142714 	515507 	1459152 	229541 	345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	55376 	18434 	32193 	81486 	127203 	346740 	944909 	728602 	43114 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1029971 	384034 	46723 	3646 	5 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	85478 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	217 	213 	4238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        18        20        32        32        30        28        16        18        56        56        24        20 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        24 
dram[2]:        36        18        30        60        19        18        30        32        28        28        22        16        56        56        24        24 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        24        20 
dram[4]:        26        24        56        36        32        16        32        30        28        28        18        36        56        60        24        20 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5299 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3685      4143      5106      4286      5339      4528      4644      6898      6979      3463      3892      3753      4652 
dram[3]:      6430      7829      6792      7212      7962      9050      4779      6297      4435      4843      6768      6962      6825      8037      6337      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      3047      4838      6818      7044      4453      3043      3971      3817 
dram[5]:      7827     10552      6780      7588     11959      9435      8742      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.502115  1.501224  1.505417  1.510740  1.588499  1.618487  1.511884  1.524229  1.540476  1.560506  1.550115  1.553410  1.509961  1.507011  1.505699  1.509293 
dram[1]:  1.517218  1.516411  1.522995  1.516068  1.603270  1.606423  1.537724  1.530642  1.563274  1.562087  1.565841  1.574542  1.514841  1.519654  1.524405  1.520516 
dram[2]:  1.502170  1.502980  1.510552  1.506353  1.601922  1.596829  1.521584  1.531999  1.552816  1.551998  1.550204  1.555486  1.508258  1.513047  1.505506  1.511878 
dram[3]:  1.512086  1.521403  1.517010  1.517470  1.605421  1.603913  1.528002  1.539051  1.561136  1.566331  1.563687  1.575050  1.518884  1.523699  1.516180  1.525968 
dram[4]:  1.501618  1.502483  1.506017  1.518643  1.603454  1.603084  1.516814  1.535619  1.545194  1.548419  1.552913  1.565344  1.515991  1.511588  1.507542  1.512462 
dram[5]:  1.510500  1.510171  1.523486  1.521227  1.613269  1.603685  1.534670  1.527483  1.559832  1.564093  1.566594  1.557795  1.522708  1.521583  1.521039  1.520461 
average row locality = 2984337/1938651 = 1.539388
average row locality_1 = 1404541/899818 = 1.560917
average row locality_2 = 1579796/1038833 = 1.520741
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20928     20988     21085     21002     23865     23995     24490     24364     23211     23065     22526     22531     20870     20851     20706     20671 
dram[1]:     20985     20955     20980     20965     23743     23875     24373     24342     22928     22919     22473     22519     20914     20892     20684     20591 
dram[2]:     20893     20924     21020     21094     23781     24052     24452     24470     23144     23225     22474     22464     20864     20775     20609     20552 
dram[3]:     20885     20925     20931     20914     23885     24081     24353     24278     22853     23040     22621     22402     21032     20839     20748     20582 
dram[4]:     20937     20916     21070     20944     23913     24087     24515     24407     23173     23134     22555     22526     20945     20744     20650     20692 
dram[5]:     20944     20903     21001     20943     23950     24100     24331     24309     22958     23070     22562     22502     21014     20876     20616     20557 
total reads: 2128292
bank skew: 24515/20552 = 1.19
chip skew: 355208/354138 = 1.00
number of total write accesses:
dram[0]:      7830      7828      7959      7974     11244     11479      8841      8852      9786      9715      9735      9811      8082      8058      7830      7832 
dram[1]:      7830      7828      7963      7954     11165     11092      8848      8801      9771      9688      9716      9778      8074      8065      7830      7832 
dram[2]:      7830      7828      7969      7953     11394     11198      8857      8828      9858      9786      9778      9775      8084      7985      7830      7832 
dram[3]:      7828      7828      7965      7968     11354     11173      8797      8867      9756      9795      9813      9781      8085      7965      7832      7830 
dram[4]:      7828      7828      7963      7974     11371     11152      8908      8919      9735      9677      9772      9742      8112      7955      7832      7830 
dram[5]:      7828      7828      7962      7974     11429     11242      8890      8816      9786      9826      9843      9802      8088      7958      7832      7830 
total reads: 856045
bank skew: 11479/7828 = 1.47
chip skew: 142934/142235 = 1.00
average mf latency per bank:
dram[0]:        973       997       974       996      1144      1175      1317      1345      1000      1011       985      1004       971       995       982      1007
dram[1]:        988       997       988       999      1152      1200      1325      1340       997      1020       993      1006       994      1001       992      1005
dram[2]:        956       986       961       987      1130      1183      1290      1338       978      1005       968       989       960      1040       967       994
dram[3]:        992       983       998       978      1171      1186      1341      1320      1013       997      1011       991       995       990      1009       993
dram[4]:        973       962       974       961      1153      1173      1310      1299       989       985       982       972       971       966       977       974
dram[5]:        994       984       995       990      1171      1200      1333      1335      1006      1006      1002       999       998       995       999       995
maximum mf latency per bank:
dram[0]:       4386      4376      3833      4012      5033      5417      5153      4772      4447      5154      5032      4176      3966      4459      3792      4385
dram[1]:       3990      4027      4001      4760      5219      4730      4684      4936      4059      4206      4206      3930      4907      4902      4356      3924
dram[2]:       3768      4359      3750      4362      4502      4709      5121      4987      5121      4727      4864      5034      4616      3818      3883      4116
dram[3]:       3960      4110      3916      4428      5255      5126      5572      5269      4451      4229      4486      5236      4861      3967      4097      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      4094      5058      4713      4509      3559      4011      3789
dram[5]:       3850      4399      4394      4705      4930      5585      5222      5026      3955      5101      4194      4290      4804      4253      3621      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1451046 n_act=324924 n_pre=324908 n_req=493381 n_req_1=55531 n_req_2=437850 n_req_3=0 n_rd=710296 n_write=272484 bw_util=0.6314 bw_util_1=0.06354 bw_util_2=0.5679 bw_util_3=0 blp=9.354538 blp_1= 1.669557 blp_2= 8.399858 blp_3= -nan
 n_activity=3038634 dram_eff=0.6408 dram_eff_1=0.06449 dram_eff_2=0.5763 dram_eff_3=0
bk0: 41856a 1583467i bk1: 41976a 1541197i bk2: 42170a 1501545i bk3: 42004a 1479792i bk4: 47730a 1090625i bk5: 47990a 1008334i bk6: 48980a 1103099i bk7: 48728a 1054111i bk8: 46422a 1358276i bk9: 46130a 1324529i bk10: 45052a 1301721i bk11: 45062a 1256504i bk12: 41740a 1410889i bk13: 41702a 1374321i bk14: 41412a 1350498i bk15: 41342a 1304744i 
bw_dist = 0.064	0.568	0.000	0.354	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.282
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1461129 n_act=321298 n_pre=321282 n_req=491941 n_req_1=54056 n_req_2=437885 n_req_3=0 n_rd=708276 n_write=271673 bw_util=0.6298 bw_util_1=0.06191 bw_util_2=0.5679 bw_util_3=0 blp=9.450408 blp_1= 1.645190 blp_2= 8.538490 blp_3= -nan
 n_activity=3014633 dram_eff=0.6442 dram_eff_1=0.06333 dram_eff_2=0.5809 dram_eff_3=0
bk0: 41970a 1576184i bk1: 41910a 1537835i bk2: 41960a 1507061i bk3: 41930a 1475080i bk4: 47486a 1083206i bk5: 47750a 1039052i bk6: 48746a 1116591i bk7: 48684a 1034722i bk8: 45856a 1357415i bk9: 45838a 1318731i bk10: 44946a 1304811i bk11: 45038a 1258120i bk12: 41828a 1399833i bk13: 41784a 1364184i bk14: 41368a 1343805i bk15: 41182a 1299414i 
bw_dist = 0.062	0.568	0.000	0.348	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4716
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1453056 n_act=324303 n_pre=324287 n_req=492942 n_req_1=55113 n_req_2=437829 n_req_3=0 n_rd=709586 n_write=272426 bw_util=0.6309 bw_util_1=0.06305 bw_util_2=0.5679 bw_util_3=0 blp=9.332824 blp_1= 1.654786 blp_2= 8.397175 blp_3= -nan
 n_activity=3040688 dram_eff=0.6398 dram_eff_1=0.06394 dram_eff_2=0.5759 dram_eff_3=0
bk0: 41786a 1588989i bk1: 41848a 1547214i bk2: 42040a 1506627i bk3: 42188a 1475995i bk4: 47562a 1089658i bk5: 48104a 1023421i bk6: 48904a 1123301i bk7: 48940a 1050522i bk8: 46288a 1358155i bk9: 46450a 1312425i bk10: 44948a 1299177i bk11: 44928a 1261868i bk12: 41728a 1413219i bk13: 41550a 1384272i bk14: 41218a 1353957i bk15: 41104a 1306727i 
bw_dist = 0.063	0.568	0.000	0.355	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1956
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1459360 n_act=321699 n_pre=321683 n_req=492469 n_req_1=54605 n_req_2=437864 n_req_3=0 n_rd=708738 n_write=272178 bw_util=0.6303 bw_util_1=0.06243 bw_util_2=0.5679 bw_util_3=0 blp=9.491643 blp_1= 1.652837 blp_2= 8.567468 blp_3= -nan
 n_activity=3016823 dram_eff=0.6443 dram_eff_1=0.06381 dram_eff_2=0.5805 dram_eff_3=0
bk0: 41770a 1573695i bk1: 41850a 1541641i bk2: 41862a 1501789i bk3: 41828a 1465448i bk4: 47770a 1061135i bk5: 48162a 1019105i bk6: 48706a 1091012i bk7: 48556a 1034010i bk8: 45706a 1354731i bk9: 46080a 1306062i bk10: 45242a 1280132i bk11: 44804a 1254161i bk12: 42064a 1396432i bk13: 41678a 1366321i bk14: 41496a 1335086i bk15: 41164a 1294049i 
bw_dist = 0.062	0.568	0.000	0.348	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.529
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1452785 n_act=324152 n_pre=324137 n_req=493239 n_req_1=55400 n_req_2=437839 n_req_3=0 n_rd=710414 n_write=272170 bw_util=0.6314 bw_util_1=0.06351 bw_util_2=0.5679 bw_util_3=0 blp=9.324860 blp_1= 1.665733 blp_2= 8.391522 blp_3= -nan
 n_activity=3040621 dram_eff=0.6403 dram_eff_1=0.06441 dram_eff_2=0.5759 dram_eff_3=0
bk0: 41872a 1586339i bk1: 41832a 1551144i bk2: 42140a 1512087i bk3: 41888a 1482832i bk4: 47826a 1080773i bk5: 48174a 1026414i bk6: 49030a 1104468i bk7: 48814a 1051219i bk8: 46346a 1367879i bk9: 46268a 1330533i bk10: 45110a 1299831i bk11: 45052a 1273488i bk12: 41890a 1403581i bk13: 41488a 1389445i bk14: 41300a 1355198i bk15: 41384a 1302904i 
bw_dist = 0.064	0.568	0.000	0.355	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1745
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1457276 n_act=322275 n_pre=322259 n_req=492930 n_req_1=55080 n_req_2=437850 n_req_3=0 n_rd=709272 n_write=272576 bw_util=0.6308 bw_util_1=0.06292 bw_util_2=0.5679 bw_util_3=0 blp=9.486667 blp_1= 1.660967 blp_2= 8.551679 blp_3= -nan
 n_activity=3015329 dram_eff=0.6451 dram_eff_1=0.06435 dram_eff_2=0.5807 dram_eff_3=0
bk0: 41888a 1574021i bk1: 41806a 1533100i bk2: 42002a 1499600i bk3: 41886a 1467854i bk4: 47900a 1064134i bk5: 48200a 1008663i bk6: 48662a 1089646i bk7: 48618a 1029907i bk8: 45916a 1362439i bk9: 46140a 1308738i bk10: 45124a 1279344i bk11: 45004a 1250294i bk12: 42028a 1395756i bk13: 41752a 1375231i bk14: 41232a 1352499i bk15: 41114a 1300679i 
bw_dist = 0.063	0.568	0.000	0.347	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 197610, Miss = 177682, Miss_rate = 0.899, Pending_hits = 466, Reservation_fails = 179479
L2_cache_bank[1]: Access = 197829, Miss = 177467, Miss_rate = 0.897, Pending_hits = 478, Reservation_fails = 218571
L2_cache_bank[2]: Access = 197464, Miss = 177081, Miss_rate = 0.897, Pending_hits = 448, Reservation_fails = 215265
L2_cache_bank[3]: Access = 198492, Miss = 177061, Miss_rate = 0.892, Pending_hits = 489, Reservation_fails = 268509
L2_cache_bank[4]: Access = 197355, Miss = 177237, Miss_rate = 0.898, Pending_hits = 441, Reservation_fails = 176519
L2_cache_bank[5]: Access = 200621, Miss = 177557, Miss_rate = 0.885, Pending_hits = 500, Reservation_fails = 236893
L2_cache_bank[6]: Access = 197677, Miss = 177309, Miss_rate = 0.897, Pending_hits = 448, Reservation_fails = 187157
L2_cache_bank[7]: Access = 198434, Miss = 177061, Miss_rate = 0.892, Pending_hits = 481, Reservation_fails = 228429
L2_cache_bank[8]: Access = 198050, Miss = 177758, Miss_rate = 0.898, Pending_hits = 423, Reservation_fails = 154401
L2_cache_bank[9]: Access = 198061, Miss = 177450, Miss_rate = 0.896, Pending_hits = 461, Reservation_fails = 186543
L2_cache_bank[10]: Access = 198060, Miss = 177376, Miss_rate = 0.896, Pending_hits = 454, Reservation_fails = 206163
L2_cache_bank[11]: Access = 198371, Miss = 177260, Miss_rate = 0.894, Pending_hits = 457, Reservation_fails = 257848
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197610, Miss = 177682 (0.899), PendingHit = 466 (0.00236)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197829, Miss = 177467 (0.897), PendingHit = 478 (0.00242)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197464, Miss = 177081 (0.897), PendingHit = 448 (0.00227)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198492, Miss = 177061 (0.892), PendingHit = 489 (0.00246)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197355, Miss = 177237 (0.898), PendingHit = 441 (0.00223)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200621, Miss = 177557 (0.885), PendingHit = 500 (0.00249)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197677, Miss = 177309 (0.897), PendingHit = 448 (0.00227)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198434, Miss = 177061 (0.892), PendingHit = 481 (0.00242)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198050, Miss = 177758 (0.898), PendingHit = 423 (0.00214)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198061, Miss = 177450 (0.896), PendingHit = 461 (0.00233)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198060, Miss = 177376 (0.896), PendingHit = 454 (0.00229)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198371, Miss = 177260 (0.894), PendingHit = 457 (0.0023)
L2 Cache Total Miss Rate = 0.895
Stream 1: L2 Cache Miss Rate = 0.801
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 1245594
Stream 1: Misses  = 997464
Stream 2: Accesses  = 1132430
Stream 2: Misses  = 1130835
Stream 1+2: Accesses  = 2378024
Stream 1+2: Misses  = 2128299
Total Accesses  = 2378024
MPKI-CORES
CORE_L2MPKI_0	40.279
CORE_L2MPKI_1	40.234
CORE_L2MPKI_2	38.911
CORE_L2MPKI_3	39.684
CORE_L2MPKI_4	37.854
CORE_L2MPKI_5	38.641
CORE_L2MPKI_6	38.682
CORE_L2MPKI_7	42.022
CORE_L2MPKI_8	38.431
CORE_L2MPKI_9	39.761
CORE_L2MPKI_10	1.598
CORE_L2MPKI_11	1.600
CORE_L2MPKI_12	1.603
CORE_L2MPKI_13	1.603
CORE_L2MPKI_14	1.604
CORE_L2MPKI_15	1.599
CORE_L2MPKI_16	1.619
CORE_L2MPKI_17	1.601
CORE_L2MPKI_18	1.604
CORE_L2MPKI_19	1.601
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.593
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.594
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.594
CORE_L2MPKI_29	1.595
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 14.216
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	26490
CORE_MISSES_1	24227
CORE_MISSES_2	24817
CORE_MISSES_3	24613
CORE_MISSES_4	24390
CORE_MISSES_5	23827
CORE_MISSES_6	25624
CORE_MISSES_7	25907
CORE_MISSES_8	25793
CORE_MISSES_9	24057
CORE_MISSES_10	36671
CORE_MISSES_11	36705
CORE_MISSES_12	38125
CORE_MISSES_13	37364
CORE_MISSES_14	37489
CORE_MISSES_15	37268
CORE_MISSES_16	36515
CORE_MISSES_17	36032
CORE_MISSES_18	37494
CORE_MISSES_19	38031
CORE_MISSES_20	37842
CORE_MISSES_21	37161
CORE_MISSES_22	37886
CORE_MISSES_23	37068
CORE_MISSES_24	37157
CORE_MISSES_25	38415
CORE_MISSES_26	37814
CORE_MISSES_27	37758
CORE_MISSES_28	37148
CORE_MISSES_29	37776
CORE_MISSES_30	36487
CORE_MISSES_31	37167
CORE_MISSES_32	37804
CORE_MISSES_33	38403
CORE_MISSES_34	37777
CORE_MISSES_35	38385
CORE_MISSES_36	37102
CORE_MISSES_37	37801
CORE_MISSES_38	37781
CORE_MISSES_39	37720
CORE_MISSES_40	37120
CORE_MISSES_41	37144
CORE_MISSES_42	37760
CORE_MISSES_43	37122
CORE_MISSES_44	38420
CORE_MISSES_45	37160
CORE_MISSES_46	38380
CORE_MISSES_47	36420
CORE_MISSES_48	37762
CORE_MISSES_49	37740
CORE_MISSES_50	38400
CORE_MISSES_51	37080
CORE_MISSES_52	38400
CORE_MISSES_53	36420
CORE_MISSES_54	37760
CORE_MISSES_55	39060
CORE_MISSES_56	37760
CORE_MISSES_57	39660
CORE_MISSES_58	37100
CORE_MISSES_59	37740
L2_MISSES = 2128299
L2_total_cache_accesses = 2378024
L2_total_cache_misses = 2128299
L2_total_cache_miss_rate = 0.8950
L2_total_cache_pending_hits = 5546
L2_total_cache_reservation_fails = 2515777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 159538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1302755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1538688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 82921
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 825437
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 966863
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1667
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 218
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 105
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10106
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8243230
icnt_total_pkts_simt_to_mem=5539957
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       3.3016
gpu_ipc_2 =     503.4810
gpu_tot_sim_cycle_stream_1 = 2336100
gpu_tot_sim_cycle_stream_2 = 2333188
gpu_sim_insn_1 = 7712837
gpu_sim_insn_2 = 1174715925
gpu_sim_cycle = 2336105
gpu_sim_insn = 1182428762
gpu_ipc =     506.1540
gpu_tot_sim_cycle = 2336105
gpu_tot_sim_insn = 1182428762
gpu_tot_ipc =     506.1540
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 11045429
gpu_stall_icnt2sh    = 980665
gpu_total_sim_rate=274727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19046755
	L1I_total_cache_misses = 31031
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 64658, Miss = 50988, Miss_rate = 0.789, Pending_hits = 3805, Reservation_fails = 2150726
	L1D_cache_core[1]: Access = 61107, Miss = 47725, Miss_rate = 0.781, Pending_hits = 3582, Reservation_fails = 2062961
	L1D_cache_core[2]: Access = 61594, Miss = 48480, Miss_rate = 0.787, Pending_hits = 3633, Reservation_fails = 2090506
	L1D_cache_core[3]: Access = 61860, Miss = 48671, Miss_rate = 0.787, Pending_hits = 3670, Reservation_fails = 2076230
	L1D_cache_core[4]: Access = 61843, Miss = 48109, Miss_rate = 0.778, Pending_hits = 3596, Reservation_fails = 2098996
	L1D_cache_core[5]: Access = 60495, Miss = 47301, Miss_rate = 0.782, Pending_hits = 3616, Reservation_fails = 2031838
	L1D_cache_core[6]: Access = 63683, Miss = 50305, Miss_rate = 0.790, Pending_hits = 3800, Reservation_fails = 2114584
	L1D_cache_core[7]: Access = 65831, Miss = 50986, Miss_rate = 0.774, Pending_hits = 3944, Reservation_fails = 2154549
	L1D_cache_core[8]: Access = 65237, Miss = 50646, Miss_rate = 0.776, Pending_hits = 3873, Reservation_fails = 2145387
	L1D_cache_core[9]: Access = 60620, Miss = 47726, Miss_rate = 0.787, Pending_hits = 3527, Reservation_fails = 2037870
	L1D_cache_core[10]: Access = 37551, Miss = 36881, Miss_rate = 0.982, Pending_hits = 171, Reservation_fails = 1920275
	L1D_cache_core[11]: Access = 37958, Miss = 37096, Miss_rate = 0.977, Pending_hits = 120, Reservation_fails = 1917271
	L1D_cache_core[12]: Access = 39914, Miss = 38696, Miss_rate = 0.969, Pending_hits = 185, Reservation_fails = 1981479
	L1D_cache_core[13]: Access = 38959, Miss = 37914, Miss_rate = 0.973, Pending_hits = 120, Reservation_fails = 1967450
	L1D_cache_core[14]: Access = 39206, Miss = 38024, Miss_rate = 0.970, Pending_hits = 176, Reservation_fails = 1963000
	L1D_cache_core[15]: Access = 38169, Miss = 37557, Miss_rate = 0.984, Pending_hits = 97, Reservation_fails = 1925699
	L1D_cache_core[16]: Access = 38556, Miss = 37097, Miss_rate = 0.962, Pending_hits = 209, Reservation_fails = 1924494
	L1D_cache_core[17]: Access = 36991, Miss = 36274, Miss_rate = 0.981, Pending_hits = 129, Reservation_fails = 1931101
	L1D_cache_core[18]: Access = 39329, Miss = 38089, Miss_rate = 0.968, Pending_hits = 192, Reservation_fails = 1968849
	L1D_cache_core[19]: Access = 39258, Miss = 38410, Miss_rate = 0.978, Pending_hits = 126, Reservation_fails = 1984707
	L1D_cache_core[20]: Access = 38019, Miss = 37845, Miss_rate = 0.995, Pending_hits = 108, Reservation_fails = 1997304
	L1D_cache_core[21]: Access = 37220, Miss = 37160, Miss_rate = 0.998, Pending_hits = 60, Reservation_fails = 1934256
	L1D_cache_core[22]: Access = 38151, Miss = 37912, Miss_rate = 0.994, Pending_hits = 109, Reservation_fails = 1984058
	L1D_cache_core[23]: Access = 37092, Miss = 37068, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 1945460
	L1D_cache_core[24]: Access = 37272, Miss = 37160, Miss_rate = 0.997, Pending_hits = 108, Reservation_fails = 1939363
	L1D_cache_core[25]: Access = 38456, Miss = 38414, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 2026506
	L1D_cache_core[26]: Access = 37908, Miss = 37812, Miss_rate = 0.997, Pending_hits = 96, Reservation_fails = 1971750
	L1D_cache_core[27]: Access = 37804, Miss = 37756, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 1971245
	L1D_cache_core[28]: Access = 37232, Miss = 37148, Miss_rate = 0.998, Pending_hits = 84, Reservation_fails = 1975999
	L1D_cache_core[29]: Access = 37808, Miss = 37772, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 1989936
	L1D_cache_core[30]: Access = 36480, Miss = 36480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1961322
	L1D_cache_core[31]: Access = 37160, Miss = 37160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1951363
	L1D_cache_core[32]: Access = 37800, Miss = 37800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1999395
	L1D_cache_core[33]: Access = 38400, Miss = 38400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2004148
	L1D_cache_core[34]: Access = 37760, Miss = 37760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1953147
	L1D_cache_core[35]: Access = 38380, Miss = 38380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1997457
	L1D_cache_core[36]: Access = 37100, Miss = 37100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1961142
	L1D_cache_core[37]: Access = 37800, Miss = 37800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1970499
	L1D_cache_core[38]: Access = 37780, Miss = 37780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1990831
	L1D_cache_core[39]: Access = 37720, Miss = 37720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2005911
	L1D_cache_core[40]: Access = 37120, Miss = 37120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1995883
	L1D_cache_core[41]: Access = 37140, Miss = 37140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1954046
	L1D_cache_core[42]: Access = 37760, Miss = 37760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1981779
	L1D_cache_core[43]: Access = 37120, Miss = 37120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1910159
	L1D_cache_core[44]: Access = 38420, Miss = 38420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1962091
	L1D_cache_core[45]: Access = 37160, Miss = 37160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1938793
	L1D_cache_core[46]: Access = 38380, Miss = 38380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1989832
	L1D_cache_core[47]: Access = 36420, Miss = 36420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1961592
	L1D_cache_core[48]: Access = 37760, Miss = 37760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1933725
	L1D_cache_core[49]: Access = 37740, Miss = 37740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1945990
	L1D_cache_core[50]: Access = 38400, Miss = 38400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1957512
	L1D_cache_core[51]: Access = 37080, Miss = 37080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1976885
	L1D_cache_core[52]: Access = 38400, Miss = 38400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2013195
	L1D_cache_core[53]: Access = 36420, Miss = 36420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1943475
	L1D_cache_core[54]: Access = 37760, Miss = 37760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2012992
	L1D_cache_core[55]: Access = 39060, Miss = 39060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2024796
	L1D_cache_core[56]: Access = 37760, Miss = 37760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1991779
	L1D_cache_core[57]: Access = 39660, Miss = 39660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2014914
	L1D_cache_core[58]: Access = 37100, Miss = 37100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1959602
	L1D_cache_core[59]: Access = 37740, Miss = 37740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1988901
	L1D_total_cache_accesses = 2520561
	L1D_total_cache_misses = 2373802
	L1D_total_cache_miss_rate = 0.9418
	L1D_total_cache_pending_hits = 39286
	L1D_total_cache_reservation_fails = 119437005
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 173330
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0078
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 105195
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1464633
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 96007940
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171970
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 909169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23429065
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19015724
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 31031
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2118, 2001, 2148, 1610, 1713, 1608, 1728, 1969, 1715, 1569, 1706, 2472, 1672, 1139, 1687, 1597, 1606, 1591, 1526, 2036, 1606, 1500, 1539, 1467, 1580, 1420, 2012, 1348, 1606, 1311, 1576, 1279, 2012, 1134, 1997, 1194, 1604, 1183, 1105, 1173, 1589, 1173, 2038, 1175, 1516, 1163, 1146, 1130, 
gpgpu_n_tot_thrd_icount = 1203244512
gpgpu_n_tot_w_icount = 37601391
gpgpu_n_stall_shd_mem = 119880268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1464626
gpgpu_n_mem_write_global = 911561
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 36951209
gpgpu_n_store_insn = 24277014
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3781816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119876433
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:181930712	W0_Idle:16198203	W0_Scoreboard:43400028	W1:166612	W2:128669	W3:126311	W4:98129	W5:69536	W6:33394	W7:17568	W8:5957	W9:2072	W10:626	W11:508	W12:407	W13:346	W14:546	W15:363	W16:609	W17:1924	W18:1989	W19:5349	W20:4644	W21:9052	W22:12745	W23:10539	W24:12691	W25:12476	W26:8547	W27:4911	W28:2831	W29:605	W30:416	W31:0	W32:36861131
Warp Occupancy Distribution:
Stall:95182136	W0_Idle:9331384	W0_Scoreboard:19265495	W1:166612	W2:128669	W3:126311	W4:98129	W5:69536	W6:33394	W7:17568	W8:5957	W9:2072	W10:626	W11:508	W12:407	W13:346	W14:546	W15:363	W16:609	W17:1924	W18:1989	W19:5349	W20:4644	W21:9052	W22:12745	W23:10539	W24:12691	W25:12476	W26:8547	W27:4911	W28:2831	W29:605	W30:416	W31:0	W32:14708611
Warp Occupancy Distribution:
Stall:86748576	W0_Idle:6866819	W0_Scoreboard:24134533	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:22152520
warp_utilization0: 0.134709
warp_utilization1: 0.110962
warp_utilization2: 0.158343
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11717008 {8:1464626,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 108467528 {40:161496,72:18,136:750047,}
traffic_breakdown_coretomem[INST_ACC_R] = 15920 {8:1990,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 199147384 {136:1464319,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7292040 {8:911505,}
traffic_breakdown_memtocore[INST_ACC_R] = 270640 {136:1990,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1332 
averagemflatency_1 = 1316 
averagemflatency_2= 1349 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 2336104 
mrq_lat_table:836168 	26366 	40970 	96949 	303821 	486724 	642538 	445877 	102367 	2530 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28625 	142714 	515507 	1459152 	229541 	345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	55376 	18434 	32193 	81486 	127203 	346740 	944909 	728602 	43114 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1029971 	384034 	46723 	3646 	5 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	85478 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	217 	213 	4238 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        18        20        32        32        30        28        16        18        56        56        24        20 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        24 
dram[2]:        36        18        30        60        19        18        30        32        28        28        22        16        56        56        24        24 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        24        20 
dram[4]:        26        24        56        36        32        16        32        30        28        28        18        36        56        60        24        20 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5299 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3685      4143      5106      4286      5339      4528      4644      6898      6979      3463      3892      3753      4652 
dram[3]:      6430      7829      6792      7212      7962      9050      4779      6297      4435      4843      6768      6962      6825      8037      6337      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      3047      4838      6818      7044      4453      3043      3971      3817 
dram[5]:      7827     10552      6780      7588     11959      9435      8742      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.502115  1.501224  1.505417  1.510740  1.588499  1.618487  1.511884  1.524229  1.540476  1.560506  1.550115  1.553410  1.509961  1.507011  1.505699  1.509293 
dram[1]:  1.517218  1.516411  1.522995  1.516068  1.603270  1.606423  1.537724  1.530642  1.563274  1.562087  1.565841  1.574542  1.514841  1.519654  1.524405  1.520516 
dram[2]:  1.502170  1.502980  1.510552  1.506353  1.601922  1.596829  1.521584  1.531999  1.552816  1.551998  1.550204  1.555486  1.508258  1.513047  1.505506  1.511878 
dram[3]:  1.512086  1.521403  1.517010  1.517470  1.605421  1.603913  1.528002  1.539051  1.561136  1.566331  1.563687  1.575050  1.518884  1.523699  1.516180  1.525968 
dram[4]:  1.501618  1.502483  1.506017  1.518643  1.603454  1.603084  1.516814  1.535619  1.545194  1.548419  1.552913  1.565344  1.515991  1.511588  1.507542  1.512462 
dram[5]:  1.510500  1.510171  1.523486  1.521227  1.613269  1.603685  1.534670  1.527483  1.559832  1.564093  1.566594  1.557795  1.522708  1.521583  1.521039  1.520461 
average row locality = 2984337/1938651 = 1.539388
average row locality_1 = 1404541/899818 = 1.560917
average row locality_2 = 1579796/1038833 = 1.520741
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     20928     20988     21085     21002     23865     23995     24490     24364     23211     23065     22526     22531     20870     20851     20706     20671 
dram[1]:     20985     20955     20980     20965     23743     23875     24373     24342     22928     22919     22473     22519     20914     20892     20684     20591 
dram[2]:     20893     20924     21020     21094     23781     24052     24452     24470     23144     23225     22474     22464     20864     20775     20609     20552 
dram[3]:     20885     20925     20931     20914     23885     24081     24353     24278     22853     23040     22621     22402     21032     20839     20748     20582 
dram[4]:     20937     20916     21070     20944     23913     24087     24515     24407     23173     23134     22555     22526     20945     20744     20650     20692 
dram[5]:     20944     20903     21001     20943     23950     24100     24331     24309     22958     23070     22562     22502     21014     20876     20616     20557 
total reads: 2128292
bank skew: 24515/20552 = 1.19
chip skew: 355208/354138 = 1.00
number of total write accesses:
dram[0]:      7830      7828      7959      7974     11244     11479      8841      8852      9786      9715      9735      9811      8082      8058      7830      7832 
dram[1]:      7830      7828      7963      7954     11165     11092      8848      8801      9771      9688      9716      9778      8074      8065      7830      7832 
dram[2]:      7830      7828      7969      7953     11394     11198      8857      8828      9858      9786      9778      9775      8084      7985      7830      7832 
dram[3]:      7828      7828      7965      7968     11354     11173      8797      8867      9756      9795      9813      9781      8085      7965      7832      7830 
dram[4]:      7828      7828      7963      7974     11371     11152      8908      8919      9735      9677      9772      9742      8112      7955      7832      7830 
dram[5]:      7828      7828      7962      7974     11429     11242      8890      8816      9786      9826      9843      9802      8088      7958      7832      7830 
total reads: 856045
bank skew: 11479/7828 = 1.47
chip skew: 142934/142235 = 1.00
average mf latency per bank:
dram[0]:        973       997       974       996      1144      1175      1317      1345      1000      1011       985      1004       971       995       982      1007
dram[1]:        988       997       988       999      1152      1200      1325      1340       997      1020       993      1006       994      1001       992      1005
dram[2]:        956       986       961       987      1130      1183      1290      1338       978      1005       968       989       960      1040       967       994
dram[3]:        992       983       998       978      1171      1186      1341      1320      1013       997      1011       991       995       990      1009       993
dram[4]:        973       962       974       961      1153      1173      1310      1299       989       985       982       972       971       966       977       974
dram[5]:        994       984       995       990      1171      1200      1333      1335      1006      1006      1002       999       998       995       999       995
maximum mf latency per bank:
dram[0]:       4386      4376      3833      4012      5033      5417      5153      4772      4447      5154      5032      4176      3966      4459      3792      4385
dram[1]:       3990      4027      4001      4760      5219      4730      4684      4936      4059      4206      4206      3930      4907      4902      4356      3924
dram[2]:       3768      4359      3750      4362      4502      4709      5121      4987      5121      4727      4864      5034      4616      3818      3883      4116
dram[3]:       3960      4110      3916      4428      5255      5126      5572      5269      4451      4229      4486      5236      4861      3967      4097      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      4094      5058      4713      4509      3559      4011      3789
dram[5]:       3850      4399      4394      4705      4930      5585      5222      5026      3955      5101      4194      4290      4804      4253      3621      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1451046 n_act=324924 n_pre=324908 n_req=493381 n_req_1=55531 n_req_2=437850 n_req_3=0 n_rd=710296 n_write=272484 bw_util=0.6314 bw_util_1=0.06354 bw_util_2=0.5679 bw_util_3=0 blp=9.354538 blp_1= 1.669557 blp_2= 8.399858 blp_3= -nan
 n_activity=3038634 dram_eff=0.6408 dram_eff_1=0.06449 dram_eff_2=0.5763 dram_eff_3=0
bk0: 41856a 1583467i bk1: 41976a 1541197i bk2: 42170a 1501545i bk3: 42004a 1479792i bk4: 47730a 1090625i bk5: 47990a 1008334i bk6: 48980a 1103099i bk7: 48728a 1054111i bk8: 46422a 1358276i bk9: 46130a 1324529i bk10: 45052a 1301721i bk11: 45062a 1256504i bk12: 41740a 1410889i bk13: 41702a 1374321i bk14: 41412a 1350498i bk15: 41342a 1304744i 
bw_dist = 0.064	0.568	0.000	0.354	0.015
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.282
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1461129 n_act=321298 n_pre=321282 n_req=491941 n_req_1=54056 n_req_2=437885 n_req_3=0 n_rd=708276 n_write=271673 bw_util=0.6298 bw_util_1=0.06191 bw_util_2=0.5679 bw_util_3=0 blp=9.450408 blp_1= 1.645190 blp_2= 8.538490 blp_3= -nan
 n_activity=3014633 dram_eff=0.6442 dram_eff_1=0.06333 dram_eff_2=0.5809 dram_eff_3=0
bk0: 41970a 1576184i bk1: 41910a 1537835i bk2: 41960a 1507061i bk3: 41930a 1475080i bk4: 47486a 1083206i bk5: 47750a 1039052i bk6: 48746a 1116591i bk7: 48684a 1034722i bk8: 45856a 1357415i bk9: 45838a 1318731i bk10: 44946a 1304811i bk11: 45038a 1258120i bk12: 41828a 1399833i bk13: 41784a 1364184i bk14: 41368a 1343805i bk15: 41182a 1299414i 
bw_dist = 0.062	0.568	0.000	0.348	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4716
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1453056 n_act=324303 n_pre=324287 n_req=492942 n_req_1=55113 n_req_2=437829 n_req_3=0 n_rd=709586 n_write=272426 bw_util=0.6309 bw_util_1=0.06305 bw_util_2=0.5679 bw_util_3=0 blp=9.332824 blp_1= 1.654786 blp_2= 8.397175 blp_3= -nan
 n_activity=3040688 dram_eff=0.6398 dram_eff_1=0.06394 dram_eff_2=0.5759 dram_eff_3=0
bk0: 41786a 1588989i bk1: 41848a 1547214i bk2: 42040a 1506627i bk3: 42188a 1475995i bk4: 47562a 1089658i bk5: 48104a 1023421i bk6: 48904a 1123301i bk7: 48940a 1050522i bk8: 46288a 1358155i bk9: 46450a 1312425i bk10: 44948a 1299177i bk11: 44928a 1261868i bk12: 41728a 1413219i bk13: 41550a 1384272i bk14: 41218a 1353957i bk15: 41104a 1306727i 
bw_dist = 0.063	0.568	0.000	0.355	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1956
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1459360 n_act=321699 n_pre=321683 n_req=492469 n_req_1=54605 n_req_2=437864 n_req_3=0 n_rd=708738 n_write=272178 bw_util=0.6303 bw_util_1=0.06243 bw_util_2=0.5679 bw_util_3=0 blp=9.491643 blp_1= 1.652837 blp_2= 8.567468 blp_3= -nan
 n_activity=3016823 dram_eff=0.6443 dram_eff_1=0.06381 dram_eff_2=0.5805 dram_eff_3=0
bk0: 41770a 1573695i bk1: 41850a 1541641i bk2: 41862a 1501789i bk3: 41828a 1465448i bk4: 47770a 1061135i bk5: 48162a 1019105i bk6: 48706a 1091012i bk7: 48556a 1034010i bk8: 45706a 1354731i bk9: 46080a 1306062i bk10: 45242a 1280132i bk11: 44804a 1254161i bk12: 42064a 1396432i bk13: 41678a 1366321i bk14: 41496a 1335086i bk15: 41164a 1294049i 
bw_dist = 0.062	0.568	0.000	0.348	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.529
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1452785 n_act=324152 n_pre=324137 n_req=493239 n_req_1=55400 n_req_2=437839 n_req_3=0 n_rd=710414 n_write=272170 bw_util=0.6314 bw_util_1=0.06351 bw_util_2=0.5679 bw_util_3=0 blp=9.324860 blp_1= 1.665733 blp_2= 8.391522 blp_3= -nan
 n_activity=3040621 dram_eff=0.6403 dram_eff_1=0.06441 dram_eff_2=0.5759 dram_eff_3=0
bk0: 41872a 1586339i bk1: 41832a 1551144i bk2: 42140a 1512087i bk3: 41888a 1482832i bk4: 47826a 1080773i bk5: 48174a 1026414i bk6: 49030a 1104468i bk7: 48814a 1051219i bk8: 46346a 1367879i bk9: 46268a 1330533i bk10: 45110a 1299831i bk11: 45052a 1273488i bk12: 41890a 1403581i bk13: 41488a 1389445i bk14: 41300a 1355198i bk15: 41384a 1302904i 
bw_dist = 0.064	0.568	0.000	0.355	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1745
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3083658 n_nop=1457276 n_act=322275 n_pre=322259 n_req=492930 n_req_1=55080 n_req_2=437850 n_req_3=0 n_rd=709272 n_write=272576 bw_util=0.6308 bw_util_1=0.06292 bw_util_2=0.5679 bw_util_3=0 blp=9.486667 blp_1= 1.660967 blp_2= 8.551679 blp_3= -nan
 n_activity=3015329 dram_eff=0.6451 dram_eff_1=0.06435 dram_eff_2=0.5807 dram_eff_3=0
bk0: 41888a 1574021i bk1: 41806a 1533100i bk2: 42002a 1499600i bk3: 41886a 1467854i bk4: 47900a 1064134i bk5: 48200a 1008663i bk6: 48662a 1089646i bk7: 48618a 1029907i bk8: 45916a 1362439i bk9: 46140a 1308738i bk10: 45124a 1279344i bk11: 45004a 1250294i bk12: 42028a 1395756i bk13: 41752a 1375231i bk14: 41232a 1352499i bk15: 41114a 1300679i 
bw_dist = 0.063	0.568	0.000	0.347	0.022
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5359

========= L2 cache stats =========
L2_cache_bank[0]: Access = 197610, Miss = 177682, Miss_rate = 0.899, Pending_hits = 466, Reservation_fails = 179479
L2_cache_bank[1]: Access = 197829, Miss = 177467, Miss_rate = 0.897, Pending_hits = 478, Reservation_fails = 218571
L2_cache_bank[2]: Access = 197464, Miss = 177081, Miss_rate = 0.897, Pending_hits = 448, Reservation_fails = 215265
L2_cache_bank[3]: Access = 198492, Miss = 177061, Miss_rate = 0.892, Pending_hits = 489, Reservation_fails = 268509
L2_cache_bank[4]: Access = 197355, Miss = 177237, Miss_rate = 0.898, Pending_hits = 441, Reservation_fails = 176519
L2_cache_bank[5]: Access = 200621, Miss = 177557, Miss_rate = 0.885, Pending_hits = 500, Reservation_fails = 236893
L2_cache_bank[6]: Access = 197677, Miss = 177309, Miss_rate = 0.897, Pending_hits = 448, Reservation_fails = 187157
L2_cache_bank[7]: Access = 198434, Miss = 177061, Miss_rate = 0.892, Pending_hits = 481, Reservation_fails = 228429
L2_cache_bank[8]: Access = 198050, Miss = 177758, Miss_rate = 0.898, Pending_hits = 423, Reservation_fails = 154401
L2_cache_bank[9]: Access = 198061, Miss = 177450, Miss_rate = 0.896, Pending_hits = 461, Reservation_fails = 186543
L2_cache_bank[10]: Access = 198060, Miss = 177376, Miss_rate = 0.896, Pending_hits = 454, Reservation_fails = 206163
L2_cache_bank[11]: Access = 198371, Miss = 177260, Miss_rate = 0.894, Pending_hits = 457, Reservation_fails = 257848
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197610, Miss = 177682 (0.899), PendingHit = 466 (0.00236)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197829, Miss = 177467 (0.897), PendingHit = 478 (0.00242)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197464, Miss = 177081 (0.897), PendingHit = 448 (0.00227)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198492, Miss = 177061 (0.892), PendingHit = 489 (0.00246)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197355, Miss = 177237 (0.898), PendingHit = 441 (0.00223)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 200621, Miss = 177557 (0.885), PendingHit = 500 (0.00249)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 197677, Miss = 177309 (0.897), PendingHit = 448 (0.00227)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198434, Miss = 177061 (0.892), PendingHit = 481 (0.00242)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198050, Miss = 177758 (0.898), PendingHit = 423 (0.00214)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198061, Miss = 177450 (0.896), PendingHit = 461 (0.00233)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198060, Miss = 177376 (0.896), PendingHit = 454 (0.00229)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 198371, Miss = 177260 (0.894), PendingHit = 457 (0.0023)
L2 Cache Total Miss Rate = 0.895
Stream 1: L2 Cache Miss Rate = 0.801
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 1245594
Stream 1: Misses  = 997464
Stream 2: Accesses  = 1132430
Stream 2: Misses  = 1130835
Stream 1+2: Accesses  = 2378024
Stream 1+2: Misses  = 2128299
Total Accesses  = 2378024
MPKI-CORES
CORE_L2MPKI_0	40.279
CORE_L2MPKI_1	40.234
CORE_L2MPKI_2	38.911
CORE_L2MPKI_3	39.684
CORE_L2MPKI_4	37.854
CORE_L2MPKI_5	38.641
CORE_L2MPKI_6	38.682
CORE_L2MPKI_7	42.022
CORE_L2MPKI_8	38.431
CORE_L2MPKI_9	39.761
CORE_L2MPKI_10	1.598
CORE_L2MPKI_11	1.600
CORE_L2MPKI_12	1.603
CORE_L2MPKI_13	1.603
CORE_L2MPKI_14	1.604
CORE_L2MPKI_15	1.599
CORE_L2MPKI_16	1.619
CORE_L2MPKI_17	1.601
CORE_L2MPKI_18	1.604
CORE_L2MPKI_19	1.601
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.593
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.594
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.594
CORE_L2MPKI_29	1.595
CORE_L2MPKI_30	1.596
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 14.216
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	26490
CORE_MISSES_1	24227
CORE_MISSES_2	24817
CORE_MISSES_3	24613
CORE_MISSES_4	24390
CORE_MISSES_5	23827
CORE_MISSES_6	25624
CORE_MISSES_7	25907
CORE_MISSES_8	25793
CORE_MISSES_9	24057
CORE_MISSES_10	36671
CORE_MISSES_11	36705
CORE_MISSES_12	38125
CORE_MISSES_13	37364
CORE_MISSES_14	37489
CORE_MISSES_15	37268
CORE_MISSES_16	36515
CORE_MISSES_17	36032
CORE_MISSES_18	37494
CORE_MISSES_19	38031
CORE_MISSES_20	37842
CORE_MISSES_21	37161
CORE_MISSES_22	37886
CORE_MISSES_23	37068
CORE_MISSES_24	37157
CORE_MISSES_25	38415
CORE_MISSES_26	37814
CORE_MISSES_27	37758
CORE_MISSES_28	37148
CORE_MISSES_29	37776
CORE_MISSES_30	36487
CORE_MISSES_31	37167
CORE_MISSES_32	37804
CORE_MISSES_33	38403
CORE_MISSES_34	37777
CORE_MISSES_35	38385
CORE_MISSES_36	37102
CORE_MISSES_37	37801
CORE_MISSES_38	37781
CORE_MISSES_39	37720
CORE_MISSES_40	37120
CORE_MISSES_41	37144
CORE_MISSES_42	37760
CORE_MISSES_43	37122
CORE_MISSES_44	38420
CORE_MISSES_45	37160
CORE_MISSES_46	38380
CORE_MISSES_47	36420
CORE_MISSES_48	37762
CORE_MISSES_49	37740
CORE_MISSES_50	38400
CORE_MISSES_51	37080
CORE_MISSES_52	38400
CORE_MISSES_53	36420
CORE_MISSES_54	37760
CORE_MISSES_55	39060
CORE_MISSES_56	37760
CORE_MISSES_57	39660
CORE_MISSES_58	37100
CORE_MISSES_59	37740
L2_MISSES = 2128299
L2_total_cache_accesses = 2378024
L2_total_cache_misses = 2128299
L2_total_cache_miss_rate = 0.8950
L2_total_cache_pending_hits = 5546
L2_total_cache_reservation_fails = 2515777
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 159538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1302755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1538688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 82921
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 825437
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 966863
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1667
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 218
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 105
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 10106
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8243230
icnt_total_pkts_simt_to_mem=5539957
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       3.1054
gpu_ipc_2 =     503.6411
gpu_tot_sim_cycle_stream_1 = 2724539
gpu_tot_sim_cycle_stream_2 = 2721179
gpu_sim_insn_1 = 8460721
gpu_sim_insn_2 = 1370497685
gpu_sim_cycle = 2724544
gpu_sim_insn = 1378958406
gpu_ipc =     506.1245
gpu_tot_sim_cycle = 2724544
gpu_tot_sim_insn = 1378958406
gpu_tot_ipc =     506.1245
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12804251
gpu_stall_icnt2sh    = 1181010
gpu_total_sim_rate=277456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22175197
	L1I_total_cache_misses = 35112
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 75580, Miss = 60007, Miss_rate = 0.794, Pending_hits = 4420, Reservation_fails = 2527544
	L1D_cache_core[1]: Access = 71714, Miss = 56563, Miss_rate = 0.789, Pending_hits = 4169, Reservation_fails = 2440151
	L1D_cache_core[2]: Access = 72275, Miss = 57393, Miss_rate = 0.794, Pending_hits = 4215, Reservation_fails = 2467653
	L1D_cache_core[3]: Access = 72660, Miss = 57651, Miss_rate = 0.793, Pending_hits = 4288, Reservation_fails = 2453287
	L1D_cache_core[4]: Access = 72574, Miss = 57029, Miss_rate = 0.786, Pending_hits = 4211, Reservation_fails = 2476167
	L1D_cache_core[5]: Access = 71063, Miss = 56117, Miss_rate = 0.790, Pending_hits = 4195, Reservation_fails = 2409196
	L1D_cache_core[6]: Access = 74379, Miss = 59178, Miss_rate = 0.796, Pending_hits = 4410, Reservation_fails = 2491556
	L1D_cache_core[7]: Access = 76534, Miss = 59899, Miss_rate = 0.783, Pending_hits = 4595, Reservation_fails = 2531696
	L1D_cache_core[8]: Access = 76154, Miss = 59760, Miss_rate = 0.785, Pending_hits = 4470, Reservation_fails = 2521893
	L1D_cache_core[9]: Access = 71386, Miss = 56729, Miss_rate = 0.795, Pending_hits = 4134, Reservation_fails = 2414995
	L1D_cache_core[10]: Access = 44051, Miss = 43381, Miss_rate = 0.985, Pending_hits = 171, Reservation_fails = 2267427
	L1D_cache_core[11]: Access = 44478, Miss = 43616, Miss_rate = 0.981, Pending_hits = 120, Reservation_fails = 2243002
	L1D_cache_core[12]: Access = 46434, Miss = 45216, Miss_rate = 0.974, Pending_hits = 185, Reservation_fails = 2316917
	L1D_cache_core[13]: Access = 45459, Miss = 44414, Miss_rate = 0.977, Pending_hits = 120, Reservation_fails = 2317933
	L1D_cache_core[14]: Access = 45726, Miss = 44544, Miss_rate = 0.974, Pending_hits = 176, Reservation_fails = 2305534
	L1D_cache_core[15]: Access = 44669, Miss = 44057, Miss_rate = 0.986, Pending_hits = 97, Reservation_fails = 2273907
	L1D_cache_core[16]: Access = 45076, Miss = 43617, Miss_rate = 0.968, Pending_hits = 209, Reservation_fails = 2264044
	L1D_cache_core[17]: Access = 42851, Miss = 42134, Miss_rate = 0.983, Pending_hits = 129, Reservation_fails = 2249681
	L1D_cache_core[18]: Access = 45849, Miss = 44609, Miss_rate = 0.973, Pending_hits = 192, Reservation_fails = 2304699
	L1D_cache_core[19]: Access = 45778, Miss = 44930, Miss_rate = 0.981, Pending_hits = 126, Reservation_fails = 2319686
	L1D_cache_core[20]: Access = 44539, Miss = 44365, Miss_rate = 0.996, Pending_hits = 108, Reservation_fails = 2322560
	L1D_cache_core[21]: Access = 43080, Miss = 43020, Miss_rate = 0.999, Pending_hits = 60, Reservation_fails = 2258216
	L1D_cache_core[22]: Access = 44671, Miss = 44432, Miss_rate = 0.995, Pending_hits = 109, Reservation_fails = 2324103
	L1D_cache_core[23]: Access = 42952, Miss = 42928, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 2278287
	L1D_cache_core[24]: Access = 43132, Miss = 43020, Miss_rate = 0.997, Pending_hits = 108, Reservation_fails = 2251712
	L1D_cache_core[25]: Access = 44976, Miss = 44934, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 2364871
	L1D_cache_core[26]: Access = 44408, Miss = 44312, Miss_rate = 0.998, Pending_hits = 96, Reservation_fails = 2298716
	L1D_cache_core[27]: Access = 44324, Miss = 44276, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 2316741
	L1D_cache_core[28]: Access = 43732, Miss = 43648, Miss_rate = 0.998, Pending_hits = 84, Reservation_fails = 2328756
	L1D_cache_core[29]: Access = 44328, Miss = 44292, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 2338466
	L1D_cache_core[30]: Access = 42340, Miss = 42340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2277253
	L1D_cache_core[31]: Access = 43020, Miss = 43020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2263081
	L1D_cache_core[32]: Access = 44320, Miss = 44320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2335508
	L1D_cache_core[33]: Access = 44900, Miss = 44900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2342846
	L1D_cache_core[34]: Access = 43620, Miss = 43620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2276720
	L1D_cache_core[35]: Access = 44900, Miss = 44900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2337425
	L1D_cache_core[36]: Access = 42960, Miss = 42960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2273671
	L1D_cache_core[37]: Access = 44300, Miss = 44300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2301071
	L1D_cache_core[38]: Access = 44300, Miss = 44300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2328063
	L1D_cache_core[39]: Access = 43580, Miss = 43580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2330992
	L1D_cache_core[40]: Access = 43620, Miss = 43620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2340855
	L1D_cache_core[41]: Access = 43640, Miss = 43640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2289860
	L1D_cache_core[42]: Access = 43620, Miss = 43620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2305567
	L1D_cache_core[43]: Access = 42980, Miss = 42980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2234160
	L1D_cache_core[44]: Access = 44920, Miss = 44920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2307068
	L1D_cache_core[45]: Access = 43020, Miss = 43020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2255776
	L1D_cache_core[46]: Access = 44240, Miss = 44240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2313658
	L1D_cache_core[47]: Access = 42920, Miss = 42920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2292094
	L1D_cache_core[48]: Access = 44260, Miss = 44260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2273517
	L1D_cache_core[49]: Access = 43600, Miss = 43600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2275368
	L1D_cache_core[50]: Access = 44920, Miss = 44920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2285489
	L1D_cache_core[51]: Access = 42940, Miss = 42940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2292198
	L1D_cache_core[52]: Access = 44900, Miss = 44900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2340211
	L1D_cache_core[53]: Access = 42280, Miss = 42280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244804
	L1D_cache_core[54]: Access = 43620, Miss = 43620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2333535
	L1D_cache_core[55]: Access = 44900, Miss = 44900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2338715
	L1D_cache_core[56]: Access = 43620, Miss = 43620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2308848
	L1D_cache_core[57]: Access = 45520, Miss = 45520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2317031
	L1D_cache_core[58]: Access = 43600, Miss = 43600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2296216
	L1D_cache_core[59]: Access = 44260, Miss = 44260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2334602
	L1D_total_cache_accesses = 2940452
	L1D_total_cache_misses = 2775691
	L1D_total_cache_miss_rate = 0.9440
	L1D_total_cache_pending_hits = 45347
	L1D_total_cache_reservation_fails = 139725598
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 193682
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1726524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112715334
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 192322
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1049167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27010264
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22140085
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35112
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2442, 2079, 2496, 1676, 2036, 1674, 2079, 2009, 2047, 1609, 2049, 2489, 2019, 1156, 2049, 1612, 1683, 1599, 1593, 2044, 1663, 1545, 1605, 1597, 1637, 1584, 2060, 1554, 1646, 1569, 1627, 1595, 2012, 1452, 1997, 1463, 1604, 1434, 1105, 1365, 1589, 1359, 2038, 1324, 1516, 1311, 1146, 1231, 
gpgpu_n_tot_thrd_icount = 1401122400
gpgpu_n_tot_w_icount = 43785075
gpgpu_n_stall_shd_mem = 140260285
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1726523
gpgpu_n_mem_write_global = 1051631
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 43083640
gpgpu_n_store_insn = 28294949
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4305400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 140256450
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:213058011	W0_Idle:18352892	W0_Scoreboard:50547042	W1:170779	W2:135100	W3:134050	W4:104187	W5:74298	W6:35887	W7:18816	W8:6582	W9:2452	W10:837	W11:738	W12:567	W13:506	W14:748	W15:506	W16:1012	W17:2104	W18:2351	W19:6569	W20:6359	W21:11415	W22:16088	W23:13427	W24:16386	W25:16498	W26:10948	W27:6211	W28:3320	W29:979	W30:481	W31:0	W32:42984980
Warp Occupancy Distribution:
Stall:111917496	W0_Idle:10237143	W0_Scoreboard:22368150	W1:170779	W2:135100	W3:134050	W4:104187	W5:74298	W6:35887	W7:18816	W8:6582	W9:2452	W10:837	W11:738	W12:567	W13:506	W14:748	W15:506	W16:1012	W17:2104	W18:2351	W19:6569	W20:6359	W21:11415	W22:16088	W23:13427	W24:16386	W25:16498	W26:10948	W27:6211	W28:3320	W29:979	W30:481	W31:0	W32:17211348
Warp Occupancy Distribution:
Stall:101140515	W0_Idle:8115749	W0_Scoreboard:28178892	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25773632
warp_utilization0: 0.134416
warp_utilization1: 0.110817
warp_utilization2: 0.157918
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13812184 {8:1726523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 126071096 {40:176556,72:21,136:875054,}
traffic_breakdown_coretomem[INST_ACC_R] = 18080 {8:2260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 234764016 {136:1726206,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8412512 {8:1051564,}
traffic_breakdown_memtocore[INST_ACC_R] = 307360 {136:2260,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1332 
averagemflatency_1 = 1317 
averagemflatency_2= 1349 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 2724543 
mrq_lat_table:976759 	30768 	47833 	113174 	355109 	566887 	749821 	520307 	119062 	2946 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33928 	164967 	604335 	1705028 	269182 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	67105 	21478 	37301 	93655 	147055 	403165 	1103839 	856267 	50441 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1204915 	460849 	56253 	4244 	5 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	225537 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	252 	241 	4952 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        18        20        32        32        30        28        16        18        56        56        24        20 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        24 
dram[2]:        36        18        30        60        19        22        30        32        28        28        22        16        56        56        24        24 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        24        28 
dram[4]:        26        24        56        36        32        18        32        30        28        28        18        36        56        60        24        20 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5299 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3685      4633      5106      4286      5339      4528      4644      6898      6979      3463      3892      4424      4652 
dram[3]:      6430      7829      6792      7212      7962      9050      4779      6297      5542      4843      6768      6962      6825      8037      6337      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      3047      4838      6818      7044      4453      3043      4147      3817 
dram[5]:      7827     10552      6780      7588     11959      9435      8742      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.499644  1.499310  1.505580  1.509895  1.588530  1.614891  1.513294  1.520509  1.541745  1.556299  1.548064  1.551879  1.509224  1.507572  1.503873  1.509505 
dram[1]:  1.514775  1.515240  1.524928  1.520210  1.603346  1.604464  1.535133  1.530223  1.562464  1.559134  1.564677  1.570844  1.515559  1.523439  1.525377  1.520991 
dram[2]:  1.499220  1.501295  1.510071  1.506332  1.600900  1.595127  1.520404  1.528831  1.550647  1.549693  1.548966  1.552454  1.508558  1.513894  1.502482  1.511910 
dram[3]:  1.510265  1.519283  1.519348  1.517605  1.605326  1.603929  1.525806  1.538686  1.561205  1.562413  1.562919  1.570005  1.518734  1.524047  1.517227  1.525970 
dram[4]:  1.501271  1.502298  1.511066  1.519410  1.603211  1.602904  1.514994  1.534694  1.544051  1.547765  1.555082  1.563338  1.518845  1.513672  1.509839  1.512460 
dram[5]:  1.509033  1.509871  1.525435  1.522042  1.610747  1.601162  1.533980  1.526082  1.559018  1.560420  1.562691  1.556129  1.522565  1.522914  1.519183  1.521288 
average row locality = 3482699/2263563 = 1.538592
average row locality_1 = 1644736/1053799 = 1.560768
average row locality_2 = 1837963/1209764 = 1.519274
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     24558     24593     24718     24663     27843     27910     28319     28167     27029     26871     26612     26604     24459     24453     24288     24239 
dram[1]:     24566     24545     24605     24655     27711     27794     28222     28256     26881     26823     26303     26329     24496     24472     24250     24146 
dram[2]:     24508     24513     24671     24749     27734     27990     28270     28335     26942     27012     26571     26578     24451     24365     24182     24147 
dram[3]:     24510     24531     24558     24505     27809     28033     28209     28212     26817     26997     26458     26194     24564     24409     24355     24147 
dram[4]:     24547     24553     24717     24602     27853     28032     28342     28300     27006     26920     26623     26607     24526     24345     24263     24270 
dram[5]:     24552     24540     24638     24541     27845     28057     28251     28188     26938     26970     26414     26348     24569     24437     24190     24156 
total reads: 2488846
bank skew: 28342/24146 = 1.17
chip skew: 415506/414054 = 1.00
number of total write accesses:
dram[0]:      9112      9110      9278      9287     13041     13323     10270     10273     11325     11249     11249     11386      9411      9392      9110      9112 
dram[1]:      9112      9110      9285      9270     12929     12823     10273     10223     11290     11184     11243     11288      9401      9391      9110      9112 
dram[2]:      9112      9110      9292      9270     13193     12992     10292     10242     11421     11315     11326     11291      9395      9304      9110      9112 
dram[3]:      9110      9112      9287      9286     13122     12957     10194     10329     11317     11329     11349     11304      9404      9277      9112      9110 
dram[4]:      9110      9112      9285      9293     13194     12927     10357     10362     11288     11203     11293     11268      9446      9257      9112      9110 
dram[5]:      9110      9112      9277      9294     13221     12992     10347     10225     11339     11343     11400     11343      9404      9259      9112      9110 
total reads: 993853
bank skew: 13323/9110 = 1.46
chip skew: 165928/165044 = 1.01
average mf latency per bank:
dram[0]:        985      1004       983      1001      1150      1169      1341      1364      1005      1011       999      1013       981       999       993      1013
dram[1]:        987       992       986       994      1142      1193      1335      1350       996      1013       991       998       990       996       993      1001
dram[2]:        973       994       974       994      1137      1189      1319      1359       987      1008       987      1001       972      1039       983      1003
dram[3]:        991       984       993       977      1161      1183      1353      1335      1009       996      1005       987       990       988      1006       996
dram[4]:        970       960       969       956      1139      1166      1318      1308       982       979       983       972       966       962       976       973
dram[5]:        998       988       997       989      1165      1196      1348      1353      1009      1006      1002       997       999       996      1004       999
maximum mf latency per bank:
dram[0]:       4386      4376      3833      4115      5033      5417      5153      5551      4447      5154      5032      4176      4213      4459      4338      4385
dram[1]:       3990      4027      4001      4760      5219      4730      4684      4936      4059      4206      4206      3930      4907      4902      4356      3924
dram[2]:       3974      4359      4320      4362      4502      4709      5121      4987      5121      4727      4864      5034      4744      3818      3982      4116
dram[3]:       4254      4110      3916      4428      5255      5126      5572      5269      4451      4229      4486      5236      4861      3967      4097      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      4094      5058      4713      4509      3559      4085      4220
dram[5]:       4408      4399      4394      4705      4930      5585      5222      5026      3998      5101      4194      4290      4804      4253      3621      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1689790 n_act=379550 n_pre=379534 n_req=576153 n_req_1=65383 n_req_2=510770 n_req_3=0 n_rd=830652 n_write=316871 bw_util=0.6325 bw_util_1=0.06447 bw_util_2=0.568 bw_util_3=0 blp=9.356303 blp_1= 1.671969 blp_2= 8.406962 blp_3= -nan
 n_activity=3546801 dram_eff=0.6413 dram_eff_1=0.06537 dram_eff_2=0.576 dram_eff_3=0
bk0: 49116a 1842647i bk1: 49186a 1791060i bk2: 49436a 1745635i bk3: 49326a 1719518i bk4: 55686a 1275206i bk5: 55820a 1175499i bk6: 56638a 1296795i bk7: 56334a 1243834i bk8: 54058a 1589422i bk9: 53742a 1547548i bk10: 53224a 1511055i bk11: 53208a 1453486i bk12: 48918a 1639345i bk13: 48906a 1596198i bk14: 48576a 1567028i bk15: 48478a 1513747i 
bw_dist = 0.064	0.568	0.000	0.354	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2862
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1702679 n_act=374948 n_pre=374932 n_req=574250 n_req_1=63449 n_req_2=510801 n_req_3=0 n_rd=828108 n_write=315730 bw_util=0.6307 bw_util_1=0.06267 bw_util_2=0.568 bw_util_3=0 blp=9.437798 blp_1= 1.640158 blp_2= 8.541600 blp_3= -nan
 n_activity=3519621 dram_eff=0.6445 dram_eff_1=0.06403 dram_eff_2=0.5804 dram_eff_3=0
bk0: 49132a 1834244i bk1: 49090a 1792004i bk2: 49210a 1754221i bk3: 49310a 1714883i bk4: 55422a 1270719i bk5: 55588a 1215521i bk6: 56444a 1309655i bk7: 56512a 1217048i bk8: 53762a 1585223i bk9: 53646a 1543886i bk10: 52606a 1520499i bk11: 52658a 1475085i bk12: 48992a 1629587i bk13: 48944a 1588232i bk14: 48500a 1562903i bk15: 48292a 1509311i 
bw_dist = 0.063	0.568	0.000	0.348	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4427
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1691843 n_act=378911 n_pre=378896 n_req=575698 n_req_1=64953 n_req_2=510745 n_req_3=0 n_rd=830034 n_write=316713 bw_util=0.6321 bw_util_1=0.06406 bw_util_2=0.568 bw_util_3=0 blp=9.342134 blp_1= 1.660184 blp_2= 8.408908 blp_3= -nan
 n_activity=3548698 dram_eff=0.6405 dram_eff_1=0.06492 dram_eff_2=0.5756 dram_eff_3=0
bk0: 49014a 1845812i bk1: 49026a 1798173i bk2: 49342a 1749394i bk3: 49498a 1712533i bk4: 55468a 1269658i bk5: 55980a 1195135i bk6: 56540a 1316092i bk7: 56670a 1230921i bk8: 53884a 1587579i bk9: 54024a 1534853i bk10: 53142a 1505366i bk11: 53156a 1464973i bk12: 48902a 1641970i bk13: 48730a 1606017i bk14: 48364a 1570908i bk15: 48294a 1515269i 
bw_dist = 0.064	0.568	0.000	0.355	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2283
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1700247 n_act=375568 n_pre=375552 n_req=574928 n_req_1=64144 n_req_2=510784 n_req_3=0 n_rd=828614 n_write=316416 bw_util=0.6312 bw_util_1=0.0632 bw_util_2=0.568 bw_util_3=0 blp=9.483326 blp_1= 1.647068 blp_2= 8.573558 blp_3= -nan
 n_activity=3521009 dram_eff=0.6447 dram_eff_1=0.06455 dram_eff_2=0.5802 dram_eff_3=0
bk0: 49020a 1830639i bk1: 49062a 1792471i bk2: 49116a 1743765i bk3: 49010a 1704644i bk4: 55618a 1246705i bk5: 56066a 1192677i bk6: 56418a 1285294i bk7: 56424a 1211648i bk8: 53632a 1578523i bk9: 53994a 1525504i bk10: 52916a 1497116i bk11: 52388a 1466248i bk12: 49128a 1631895i bk13: 48818a 1591379i bk14: 48710a 1553109i bk15: 48294a 1500043i 
bw_dist = 0.063	0.568	0.000	0.348	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5209
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1692295 n_act=378312 n_pre=378296 n_req=576097 n_req_1=65340 n_req_2=510757 n_req_3=0 n_rd=831012 n_write=316482 bw_util=0.6325 bw_util_1=0.06455 bw_util_2=0.568 bw_util_3=0 blp=9.320982 blp_1= 1.660004 blp_2= 8.398275 blp_3= -nan
 n_activity=3549353 dram_eff=0.6409 dram_eff_1=0.0654 dram_eff_2=0.5755 dram_eff_3=0
bk0: 49094a 1846706i bk1: 49106a 1802484i bk2: 49434a 1757649i bk3: 49204a 1718869i bk4: 55706a 1267078i bk5: 56064a 1203898i bk6: 56684a 1299787i bk7: 56600a 1231411i bk8: 54012a 1598538i bk9: 53840a 1559846i bk10: 53246a 1512528i bk11: 53214a 1476161i bk12: 49052a 1634267i bk13: 48690a 1617115i bk14: 48526a 1573645i bk15: 48540a 1514435i 
bw_dist = 0.065	0.568	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1807
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1697784 n_act=376274 n_pre=376258 n_req=575434 n_req_1=64665 n_req_2=510769 n_req_3=0 n_rd=829268 n_write=316813 bw_util=0.6317 bw_util_1=0.06368 bw_util_2=0.568 bw_util_3=0 blp=9.477660 blp_1= 1.657766 blp_2= 8.555773 blp_3= -nan
 n_activity=3519981 dram_eff=0.6454 dram_eff_1=0.06506 dram_eff_2=0.5803 dram_eff_3=0
bk0: 49104a 1831152i bk1: 49080a 1783579i bk2: 49276a 1743574i bk3: 49082a 1706838i bk4: 55690a 1251294i bk5: 56114a 1185038i bk6: 56502a 1278617i bk7: 56376a 1213531i bk8: 53876a 1588967i bk9: 53940a 1527723i bk10: 52828a 1493278i bk11: 52696a 1457779i bk12: 49138a 1624353i bk13: 48874a 1600838i bk14: 48380a 1572850i bk15: 48312a 1509603i 
bw_dist = 0.064	0.568	0.000	0.347	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 230953, Miss = 207826, Miss_rate = 0.900, Pending_hits = 526, Reservation_fails = 214735
L2_cache_bank[1]: Access = 231251, Miss = 207501, Miss_rate = 0.897, Pending_hits = 538, Reservation_fails = 262434
L2_cache_bank[2]: Access = 230700, Miss = 207035, Miss_rate = 0.897, Pending_hits = 492, Reservation_fails = 247961
L2_cache_bank[3]: Access = 232165, Miss = 207020, Miss_rate = 0.892, Pending_hits = 552, Reservation_fails = 303990
L2_cache_bank[4]: Access = 230716, Miss = 207330, Miss_rate = 0.899, Pending_hits = 494, Reservation_fails = 210935
L2_cache_bank[5]: Access = 234337, Miss = 207690, Miss_rate = 0.886, Pending_hits = 570, Reservation_fails = 284199
L2_cache_bank[6]: Access = 231188, Miss = 207280, Miss_rate = 0.897, Pending_hits = 501, Reservation_fails = 224583
L2_cache_bank[7]: Access = 232092, Miss = 207028, Miss_rate = 0.892, Pending_hits = 542, Reservation_fails = 272357
L2_cache_bank[8]: Access = 231487, Miss = 207877, Miss_rate = 0.898, Pending_hits = 483, Reservation_fails = 186693
L2_cache_bank[9]: Access = 231785, Miss = 207630, Miss_rate = 0.896, Pending_hits = 512, Reservation_fails = 225417
L2_cache_bank[10]: Access = 231522, Miss = 207397, Miss_rate = 0.896, Pending_hits = 507, Reservation_fails = 252335
L2_cache_bank[11]: Access = 232040, Miss = 207238, Miss_rate = 0.893, Pending_hits = 510, Reservation_fails = 311347
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230953, Miss = 207826 (0.9), PendingHit = 526 (0.00228)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231251, Miss = 207501 (0.897), PendingHit = 538 (0.00233)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230700, Miss = 207035 (0.897), PendingHit = 492 (0.00213)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232165, Miss = 207020 (0.892), PendingHit = 552 (0.00238)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230716, Miss = 207330 (0.899), PendingHit = 494 (0.00214)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 234337, Miss = 207690 (0.886), PendingHit = 570 (0.00243)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231188, Miss = 207280 (0.897), PendingHit = 501 (0.00217)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232092, Miss = 207028 (0.892), PendingHit = 542 (0.00234)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231487, Miss = 207877 (0.898), PendingHit = 483 (0.00209)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231785, Miss = 207630 (0.896), PendingHit = 512 (0.00221)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231522, Miss = 207397 (0.896), PendingHit = 507 (0.00219)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232040, Miss = 207238 (0.893), PendingHit = 510 (0.0022)
L2 Cache Total Miss Rate = 0.895
Stream 1: L2 Cache Miss Rate = 0.802
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 1462696
Stream 1: Misses  = 1173168
Stream 2: Accesses  = 1317540
Stream 2: Misses  = 1315684
Stream 1+2: Accesses  = 2780236
Stream 1+2: Misses  = 2488852
Total Accesses  = 2780236
MPKI-CORES
CORE_L2MPKI_0	42.494
CORE_L2MPKI_1	42.895
CORE_L2MPKI_2	41.678
CORE_L2MPKI_3	42.220
CORE_L2MPKI_4	40.624
CORE_L2MPKI_5	41.581
CORE_L2MPKI_6	41.251
CORE_L2MPKI_7	44.233
CORE_L2MPKI_8	41.042
CORE_L2MPKI_9	42.677
CORE_L2MPKI_10	1.597
CORE_L2MPKI_11	1.600
CORE_L2MPKI_12	1.602
CORE_L2MPKI_13	1.602
CORE_L2MPKI_14	1.603
CORE_L2MPKI_15	1.599
CORE_L2MPKI_16	1.615
CORE_L2MPKI_17	1.600
CORE_L2MPKI_18	1.603
CORE_L2MPKI_19	1.600
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.594
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.594
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.594
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 15.089
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	31332
CORE_MISSES_1	29080
CORE_MISSES_2	29748
CORE_MISSES_3	29229
CORE_MISSES_4	29060
CORE_MISSES_5	28506
CORE_MISSES_6	30539
CORE_MISSES_7	30626
CORE_MISSES_8	30785
CORE_MISSES_9	28884
CORE_MISSES_10	43171
CORE_MISSES_11	43225
CORE_MISSES_12	44645
CORE_MISSES_13	43864
CORE_MISSES_14	44009
CORE_MISSES_15	43768
CORE_MISSES_16	43035
CORE_MISSES_17	41892
CORE_MISSES_18	44014
CORE_MISSES_19	44551
CORE_MISSES_20	44362
CORE_MISSES_21	43021
CORE_MISSES_22	44406
CORE_MISSES_23	42928
CORE_MISSES_24	43017
CORE_MISSES_25	44935
CORE_MISSES_26	44314
CORE_MISSES_27	44278
CORE_MISSES_28	43648
CORE_MISSES_29	44296
CORE_MISSES_30	42352
CORE_MISSES_31	43027
CORE_MISSES_32	44325
CORE_MISSES_33	44903
CORE_MISSES_34	43638
CORE_MISSES_35	44905
CORE_MISSES_36	42962
CORE_MISSES_37	44301
CORE_MISSES_38	44301
CORE_MISSES_39	43580
CORE_MISSES_40	43620
CORE_MISSES_41	43644
CORE_MISSES_42	43620
CORE_MISSES_43	42982
CORE_MISSES_44	44920
CORE_MISSES_45	43020
CORE_MISSES_46	44240
CORE_MISSES_47	42920
CORE_MISSES_48	44262
CORE_MISSES_49	43600
CORE_MISSES_50	44920
CORE_MISSES_51	42940
CORE_MISSES_52	44902
CORE_MISSES_53	42280
CORE_MISSES_54	43620
CORE_MISSES_55	44900
CORE_MISSES_56	43620
CORE_MISSES_57	45520
CORE_MISSES_58	43600
CORE_MISSES_59	44260
L2_MISSES = 2488852
L2_total_cache_accesses = 2780236
L2_total_cache_misses = 2488852
L2_total_cache_miss_rate = 0.8952
L2_total_cache_pending_hits = 6227
L2_total_cache_reservation_fails = 2996986
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 195327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1528368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1840711
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 87876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3351
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 960368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1144350
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1901
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 245
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 114
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11805
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9694074
icnt_total_pkts_simt_to_mem=6457288
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       3.1054
gpu_ipc_2 =     503.6411
gpu_tot_sim_cycle_stream_1 = 2724539
gpu_tot_sim_cycle_stream_2 = 2721179
gpu_sim_insn_1 = 8460721
gpu_sim_insn_2 = 1370497685
gpu_sim_cycle = 2724544
gpu_sim_insn = 1378958406
gpu_ipc =     506.1245
gpu_tot_sim_cycle = 2724544
gpu_tot_sim_insn = 1378958406
gpu_tot_ipc =     506.1245
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 12804251
gpu_stall_icnt2sh    = 1181010
gpu_total_sim_rate=277456

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22175197
	L1I_total_cache_misses = 35112
	L1I_total_cache_miss_rate = 0.0016
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 75580, Miss = 60007, Miss_rate = 0.794, Pending_hits = 4420, Reservation_fails = 2527544
	L1D_cache_core[1]: Access = 71714, Miss = 56563, Miss_rate = 0.789, Pending_hits = 4169, Reservation_fails = 2440151
	L1D_cache_core[2]: Access = 72275, Miss = 57393, Miss_rate = 0.794, Pending_hits = 4215, Reservation_fails = 2467653
	L1D_cache_core[3]: Access = 72660, Miss = 57651, Miss_rate = 0.793, Pending_hits = 4288, Reservation_fails = 2453287
	L1D_cache_core[4]: Access = 72574, Miss = 57029, Miss_rate = 0.786, Pending_hits = 4211, Reservation_fails = 2476167
	L1D_cache_core[5]: Access = 71063, Miss = 56117, Miss_rate = 0.790, Pending_hits = 4195, Reservation_fails = 2409196
	L1D_cache_core[6]: Access = 74379, Miss = 59178, Miss_rate = 0.796, Pending_hits = 4410, Reservation_fails = 2491556
	L1D_cache_core[7]: Access = 76534, Miss = 59899, Miss_rate = 0.783, Pending_hits = 4595, Reservation_fails = 2531696
	L1D_cache_core[8]: Access = 76154, Miss = 59760, Miss_rate = 0.785, Pending_hits = 4470, Reservation_fails = 2521893
	L1D_cache_core[9]: Access = 71386, Miss = 56729, Miss_rate = 0.795, Pending_hits = 4134, Reservation_fails = 2414995
	L1D_cache_core[10]: Access = 44051, Miss = 43381, Miss_rate = 0.985, Pending_hits = 171, Reservation_fails = 2267427
	L1D_cache_core[11]: Access = 44478, Miss = 43616, Miss_rate = 0.981, Pending_hits = 120, Reservation_fails = 2243002
	L1D_cache_core[12]: Access = 46434, Miss = 45216, Miss_rate = 0.974, Pending_hits = 185, Reservation_fails = 2316917
	L1D_cache_core[13]: Access = 45459, Miss = 44414, Miss_rate = 0.977, Pending_hits = 120, Reservation_fails = 2317933
	L1D_cache_core[14]: Access = 45726, Miss = 44544, Miss_rate = 0.974, Pending_hits = 176, Reservation_fails = 2305534
	L1D_cache_core[15]: Access = 44669, Miss = 44057, Miss_rate = 0.986, Pending_hits = 97, Reservation_fails = 2273907
	L1D_cache_core[16]: Access = 45076, Miss = 43617, Miss_rate = 0.968, Pending_hits = 209, Reservation_fails = 2264044
	L1D_cache_core[17]: Access = 42851, Miss = 42134, Miss_rate = 0.983, Pending_hits = 129, Reservation_fails = 2249681
	L1D_cache_core[18]: Access = 45849, Miss = 44609, Miss_rate = 0.973, Pending_hits = 192, Reservation_fails = 2304699
	L1D_cache_core[19]: Access = 45778, Miss = 44930, Miss_rate = 0.981, Pending_hits = 126, Reservation_fails = 2319686
	L1D_cache_core[20]: Access = 44539, Miss = 44365, Miss_rate = 0.996, Pending_hits = 108, Reservation_fails = 2322560
	L1D_cache_core[21]: Access = 43080, Miss = 43020, Miss_rate = 0.999, Pending_hits = 60, Reservation_fails = 2258216
	L1D_cache_core[22]: Access = 44671, Miss = 44432, Miss_rate = 0.995, Pending_hits = 109, Reservation_fails = 2324103
	L1D_cache_core[23]: Access = 42952, Miss = 42928, Miss_rate = 0.999, Pending_hits = 24, Reservation_fails = 2278287
	L1D_cache_core[24]: Access = 43132, Miss = 43020, Miss_rate = 0.997, Pending_hits = 108, Reservation_fails = 2251712
	L1D_cache_core[25]: Access = 44976, Miss = 44934, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 2364871
	L1D_cache_core[26]: Access = 44408, Miss = 44312, Miss_rate = 0.998, Pending_hits = 96, Reservation_fails = 2298716
	L1D_cache_core[27]: Access = 44324, Miss = 44276, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 2316741
	L1D_cache_core[28]: Access = 43732, Miss = 43648, Miss_rate = 0.998, Pending_hits = 84, Reservation_fails = 2328756
	L1D_cache_core[29]: Access = 44328, Miss = 44292, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 2338466
	L1D_cache_core[30]: Access = 42340, Miss = 42340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2277253
	L1D_cache_core[31]: Access = 43020, Miss = 43020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2263081
	L1D_cache_core[32]: Access = 44320, Miss = 44320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2335508
	L1D_cache_core[33]: Access = 44900, Miss = 44900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2342846
	L1D_cache_core[34]: Access = 43620, Miss = 43620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2276720
	L1D_cache_core[35]: Access = 44900, Miss = 44900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2337425
	L1D_cache_core[36]: Access = 42960, Miss = 42960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2273671
	L1D_cache_core[37]: Access = 44300, Miss = 44300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2301071
	L1D_cache_core[38]: Access = 44300, Miss = 44300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2328063
	L1D_cache_core[39]: Access = 43580, Miss = 43580, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2330992
	L1D_cache_core[40]: Access = 43620, Miss = 43620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2340855
	L1D_cache_core[41]: Access = 43640, Miss = 43640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2289860
	L1D_cache_core[42]: Access = 43620, Miss = 43620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2305567
	L1D_cache_core[43]: Access = 42980, Miss = 42980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2234160
	L1D_cache_core[44]: Access = 44920, Miss = 44920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2307068
	L1D_cache_core[45]: Access = 43020, Miss = 43020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2255776
	L1D_cache_core[46]: Access = 44240, Miss = 44240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2313658
	L1D_cache_core[47]: Access = 42920, Miss = 42920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2292094
	L1D_cache_core[48]: Access = 44260, Miss = 44260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2273517
	L1D_cache_core[49]: Access = 43600, Miss = 43600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2275368
	L1D_cache_core[50]: Access = 44920, Miss = 44920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2285489
	L1D_cache_core[51]: Access = 42940, Miss = 42940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2292198
	L1D_cache_core[52]: Access = 44900, Miss = 44900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2340211
	L1D_cache_core[53]: Access = 42280, Miss = 42280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2244804
	L1D_cache_core[54]: Access = 43620, Miss = 43620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2333535
	L1D_cache_core[55]: Access = 44900, Miss = 44900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2338715
	L1D_cache_core[56]: Access = 43620, Miss = 43620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2308848
	L1D_cache_core[57]: Access = 45520, Miss = 45520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2317031
	L1D_cache_core[58]: Access = 43600, Miss = 43600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2296216
	L1D_cache_core[59]: Access = 44260, Miss = 44260, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2334602
	L1D_total_cache_accesses = 2940452
	L1D_total_cache_misses = 2775691
	L1D_total_cache_miss_rate = 0.9440
	L1D_total_cache_pending_hits = 45347
	L1D_total_cache_reservation_fails = 139725598
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 193682
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117066
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1726524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 112715334
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 192322
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1049167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 27010264
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22140085
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 35112
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2442, 2079, 2496, 1676, 2036, 1674, 2079, 2009, 2047, 1609, 2049, 2489, 2019, 1156, 2049, 1612, 1683, 1599, 1593, 2044, 1663, 1545, 1605, 1597, 1637, 1584, 2060, 1554, 1646, 1569, 1627, 1595, 2012, 1452, 1997, 1463, 1604, 1434, 1105, 1365, 1589, 1359, 2038, 1324, 1516, 1311, 1146, 1231, 
gpgpu_n_tot_thrd_icount = 1401122400
gpgpu_n_tot_w_icount = 43785075
gpgpu_n_stall_shd_mem = 140260285
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1726523
gpgpu_n_mem_write_global = 1051631
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 43083640
gpgpu_n_store_insn = 28294949
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4305400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 140256450
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:213058011	W0_Idle:18352892	W0_Scoreboard:50547042	W1:170779	W2:135100	W3:134050	W4:104187	W5:74298	W6:35887	W7:18816	W8:6582	W9:2452	W10:837	W11:738	W12:567	W13:506	W14:748	W15:506	W16:1012	W17:2104	W18:2351	W19:6569	W20:6359	W21:11415	W22:16088	W23:13427	W24:16386	W25:16498	W26:10948	W27:6211	W28:3320	W29:979	W30:481	W31:0	W32:42984980
Warp Occupancy Distribution:
Stall:111917496	W0_Idle:10237143	W0_Scoreboard:22368150	W1:170779	W2:135100	W3:134050	W4:104187	W5:74298	W6:35887	W7:18816	W8:6582	W9:2452	W10:837	W11:738	W12:567	W13:506	W14:748	W15:506	W16:1012	W17:2104	W18:2351	W19:6569	W20:6359	W21:11415	W22:16088	W23:13427	W24:16386	W25:16498	W26:10948	W27:6211	W28:3320	W29:979	W30:481	W31:0	W32:17211348
Warp Occupancy Distribution:
Stall:101140515	W0_Idle:8115749	W0_Scoreboard:28178892	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25773632
warp_utilization0: 0.134416
warp_utilization1: 0.110817
warp_utilization2: 0.157918
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13812184 {8:1726523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 126071096 {40:176556,72:21,136:875054,}
traffic_breakdown_coretomem[INST_ACC_R] = 18080 {8:2260,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 234764016 {136:1726206,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8412512 {8:1051564,}
traffic_breakdown_memtocore[INST_ACC_R] = 307360 {136:2260,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5695 
averagemflatency = 1332 
averagemflatency_1 = 1317 
averagemflatency_2= 1349 
averagemrqlatency_1 = 68 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 2724543 
mrq_lat_table:976759 	30768 	47833 	113174 	355109 	566887 	749821 	520307 	119062 	2946 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33928 	164967 	604335 	1705028 	269182 	390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	67105 	21478 	37301 	93655 	147055 	403165 	1103839 	856267 	50441 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1204915 	460849 	56253 	4244 	5 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	225537 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	252 	241 	4952 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        18        20        32        32        30        28        16        18        56        56        24        20 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        24 
dram[2]:        36        18        30        60        19        22        30        32        28        28        22        16        56        56        24        24 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        24        28 
dram[4]:        26        24        56        36        32        18        32        30        28        28        18        36        56        60        24        20 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        24        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5299 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3685      4633      5106      4286      5339      4528      4644      6898      6979      3463      3892      4424      4652 
dram[3]:      6430      7829      6792      7212      7962      9050      4779      6297      5542      4843      6768      6962      6825      8037      6337      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      3047      4838      6818      7044      4453      3043      4147      3817 
dram[5]:      7827     10552      6780      7588     11959      9435      8742      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.499644  1.499310  1.505580  1.509895  1.588530  1.614891  1.513294  1.520509  1.541745  1.556299  1.548064  1.551879  1.509224  1.507572  1.503873  1.509505 
dram[1]:  1.514775  1.515240  1.524928  1.520210  1.603346  1.604464  1.535133  1.530223  1.562464  1.559134  1.564677  1.570844  1.515559  1.523439  1.525377  1.520991 
dram[2]:  1.499220  1.501295  1.510071  1.506332  1.600900  1.595127  1.520404  1.528831  1.550647  1.549693  1.548966  1.552454  1.508558  1.513894  1.502482  1.511910 
dram[3]:  1.510265  1.519283  1.519348  1.517605  1.605326  1.603929  1.525806  1.538686  1.561205  1.562413  1.562919  1.570005  1.518734  1.524047  1.517227  1.525970 
dram[4]:  1.501271  1.502298  1.511066  1.519410  1.603211  1.602904  1.514994  1.534694  1.544051  1.547765  1.555082  1.563338  1.518845  1.513672  1.509839  1.512460 
dram[5]:  1.509033  1.509871  1.525435  1.522042  1.610747  1.601162  1.533980  1.526082  1.559018  1.560420  1.562691  1.556129  1.522565  1.522914  1.519183  1.521288 
average row locality = 3482699/2263563 = 1.538592
average row locality_1 = 1644736/1053799 = 1.560768
average row locality_2 = 1837963/1209764 = 1.519274
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     24558     24593     24718     24663     27843     27910     28319     28167     27029     26871     26612     26604     24459     24453     24288     24239 
dram[1]:     24566     24545     24605     24655     27711     27794     28222     28256     26881     26823     26303     26329     24496     24472     24250     24146 
dram[2]:     24508     24513     24671     24749     27734     27990     28270     28335     26942     27012     26571     26578     24451     24365     24182     24147 
dram[3]:     24510     24531     24558     24505     27809     28033     28209     28212     26817     26997     26458     26194     24564     24409     24355     24147 
dram[4]:     24547     24553     24717     24602     27853     28032     28342     28300     27006     26920     26623     26607     24526     24345     24263     24270 
dram[5]:     24552     24540     24638     24541     27845     28057     28251     28188     26938     26970     26414     26348     24569     24437     24190     24156 
total reads: 2488846
bank skew: 28342/24146 = 1.17
chip skew: 415506/414054 = 1.00
number of total write accesses:
dram[0]:      9112      9110      9278      9287     13041     13323     10270     10273     11325     11249     11249     11386      9411      9392      9110      9112 
dram[1]:      9112      9110      9285      9270     12929     12823     10273     10223     11290     11184     11243     11288      9401      9391      9110      9112 
dram[2]:      9112      9110      9292      9270     13193     12992     10292     10242     11421     11315     11326     11291      9395      9304      9110      9112 
dram[3]:      9110      9112      9287      9286     13122     12957     10194     10329     11317     11329     11349     11304      9404      9277      9112      9110 
dram[4]:      9110      9112      9285      9293     13194     12927     10357     10362     11288     11203     11293     11268      9446      9257      9112      9110 
dram[5]:      9110      9112      9277      9294     13221     12992     10347     10225     11339     11343     11400     11343      9404      9259      9112      9110 
total reads: 993853
bank skew: 13323/9110 = 1.46
chip skew: 165928/165044 = 1.01
average mf latency per bank:
dram[0]:        985      1004       983      1001      1150      1169      1341      1364      1005      1011       999      1013       981       999       993      1013
dram[1]:        987       992       986       994      1142      1193      1335      1350       996      1013       991       998       990       996       993      1001
dram[2]:        973       994       974       994      1137      1189      1319      1359       987      1008       987      1001       972      1039       983      1003
dram[3]:        991       984       993       977      1161      1183      1353      1335      1009       996      1005       987       990       988      1006       996
dram[4]:        970       960       969       956      1139      1166      1318      1308       982       979       983       972       966       962       976       973
dram[5]:        998       988       997       989      1165      1196      1348      1353      1009      1006      1002       997       999       996      1004       999
maximum mf latency per bank:
dram[0]:       4386      4376      3833      4115      5033      5417      5153      5551      4447      5154      5032      4176      4213      4459      4338      4385
dram[1]:       3990      4027      4001      4760      5219      4730      4684      4936      4059      4206      4206      3930      4907      4902      4356      3924
dram[2]:       3974      4359      4320      4362      4502      4709      5121      4987      5121      4727      4864      5034      4744      3818      3982      4116
dram[3]:       4254      4110      3916      4428      5255      5126      5572      5269      4451      4229      4486      5236      4861      3967      4097      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      4094      5058      4713      4509      3559      4085      4220
dram[5]:       4408      4399      4394      4705      4930      5585      5222      5026      3998      5101      4194      4290      4804      4253      3621      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1689790 n_act=379550 n_pre=379534 n_req=576153 n_req_1=65383 n_req_2=510770 n_req_3=0 n_rd=830652 n_write=316871 bw_util=0.6325 bw_util_1=0.06447 bw_util_2=0.568 bw_util_3=0 blp=9.356303 blp_1= 1.671969 blp_2= 8.406962 blp_3= -nan
 n_activity=3546801 dram_eff=0.6413 dram_eff_1=0.06537 dram_eff_2=0.576 dram_eff_3=0
bk0: 49116a 1842647i bk1: 49186a 1791060i bk2: 49436a 1745635i bk3: 49326a 1719518i bk4: 55686a 1275206i bk5: 55820a 1175499i bk6: 56638a 1296795i bk7: 56334a 1243834i bk8: 54058a 1589422i bk9: 53742a 1547548i bk10: 53224a 1511055i bk11: 53208a 1453486i bk12: 48918a 1639345i bk13: 48906a 1596198i bk14: 48576a 1567028i bk15: 48478a 1513747i 
bw_dist = 0.064	0.568	0.000	0.354	0.014
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2862
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1702679 n_act=374948 n_pre=374932 n_req=574250 n_req_1=63449 n_req_2=510801 n_req_3=0 n_rd=828108 n_write=315730 bw_util=0.6307 bw_util_1=0.06267 bw_util_2=0.568 bw_util_3=0 blp=9.437798 blp_1= 1.640158 blp_2= 8.541600 blp_3= -nan
 n_activity=3519621 dram_eff=0.6445 dram_eff_1=0.06403 dram_eff_2=0.5804 dram_eff_3=0
bk0: 49132a 1834244i bk1: 49090a 1792004i bk2: 49210a 1754221i bk3: 49310a 1714883i bk4: 55422a 1270719i bk5: 55588a 1215521i bk6: 56444a 1309655i bk7: 56512a 1217048i bk8: 53762a 1585223i bk9: 53646a 1543886i bk10: 52606a 1520499i bk11: 52658a 1475085i bk12: 48992a 1629587i bk13: 48944a 1588232i bk14: 48500a 1562903i bk15: 48292a 1509311i 
bw_dist = 0.063	0.568	0.000	0.348	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4427
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1691843 n_act=378911 n_pre=378896 n_req=575698 n_req_1=64953 n_req_2=510745 n_req_3=0 n_rd=830034 n_write=316713 bw_util=0.6321 bw_util_1=0.06406 bw_util_2=0.568 bw_util_3=0 blp=9.342134 blp_1= 1.660184 blp_2= 8.408908 blp_3= -nan
 n_activity=3548698 dram_eff=0.6405 dram_eff_1=0.06492 dram_eff_2=0.5756 dram_eff_3=0
bk0: 49014a 1845812i bk1: 49026a 1798173i bk2: 49342a 1749394i bk3: 49498a 1712533i bk4: 55468a 1269658i bk5: 55980a 1195135i bk6: 56540a 1316092i bk7: 56670a 1230921i bk8: 53884a 1587579i bk9: 54024a 1534853i bk10: 53142a 1505366i bk11: 53156a 1464973i bk12: 48902a 1641970i bk13: 48730a 1606017i bk14: 48364a 1570908i bk15: 48294a 1515269i 
bw_dist = 0.064	0.568	0.000	0.355	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2283
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1700247 n_act=375568 n_pre=375552 n_req=574928 n_req_1=64144 n_req_2=510784 n_req_3=0 n_rd=828614 n_write=316416 bw_util=0.6312 bw_util_1=0.0632 bw_util_2=0.568 bw_util_3=0 blp=9.483326 blp_1= 1.647068 blp_2= 8.573558 blp_3= -nan
 n_activity=3521009 dram_eff=0.6447 dram_eff_1=0.06455 dram_eff_2=0.5802 dram_eff_3=0
bk0: 49020a 1830639i bk1: 49062a 1792471i bk2: 49116a 1743765i bk3: 49010a 1704644i bk4: 55618a 1246705i bk5: 56066a 1192677i bk6: 56418a 1285294i bk7: 56424a 1211648i bk8: 53632a 1578523i bk9: 53994a 1525504i bk10: 52916a 1497116i bk11: 52388a 1466248i bk12: 49128a 1631895i bk13: 48818a 1591379i bk14: 48710a 1553109i bk15: 48294a 1500043i 
bw_dist = 0.063	0.568	0.000	0.348	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5209
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1692295 n_act=378312 n_pre=378296 n_req=576097 n_req_1=65340 n_req_2=510757 n_req_3=0 n_rd=831012 n_write=316482 bw_util=0.6325 bw_util_1=0.06455 bw_util_2=0.568 bw_util_3=0 blp=9.320982 blp_1= 1.660004 blp_2= 8.398275 blp_3= -nan
 n_activity=3549353 dram_eff=0.6409 dram_eff_1=0.0654 dram_eff_2=0.5755 dram_eff_3=0
bk0: 49094a 1846706i bk1: 49106a 1802484i bk2: 49434a 1757649i bk3: 49204a 1718869i bk4: 55706a 1267078i bk5: 56064a 1203898i bk6: 56684a 1299787i bk7: 56600a 1231411i bk8: 54012a 1598538i bk9: 53840a 1559846i bk10: 53246a 1512528i bk11: 53214a 1476161i bk12: 49052a 1634267i bk13: 48690a 1617115i bk14: 48526a 1573645i bk15: 48540a 1514435i 
bw_dist = 0.065	0.568	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1807
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3596397 n_nop=1697784 n_act=376274 n_pre=376258 n_req=575434 n_req_1=64665 n_req_2=510769 n_req_3=0 n_rd=829268 n_write=316813 bw_util=0.6317 bw_util_1=0.06368 bw_util_2=0.568 bw_util_3=0 blp=9.477660 blp_1= 1.657766 blp_2= 8.555773 blp_3= -nan
 n_activity=3519981 dram_eff=0.6454 dram_eff_1=0.06506 dram_eff_2=0.5803 dram_eff_3=0
bk0: 49104a 1831152i bk1: 49080a 1783579i bk2: 49276a 1743574i bk3: 49082a 1706838i bk4: 55690a 1251294i bk5: 56114a 1185038i bk6: 56502a 1278617i bk7: 56376a 1213531i bk8: 53876a 1588967i bk9: 53940a 1527723i bk10: 52828a 1493278i bk11: 52696a 1457779i bk12: 49138a 1624353i bk13: 48874a 1600838i bk14: 48380a 1572850i bk15: 48312a 1509603i 
bw_dist = 0.064	0.568	0.000	0.347	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 230953, Miss = 207826, Miss_rate = 0.900, Pending_hits = 526, Reservation_fails = 214735
L2_cache_bank[1]: Access = 231251, Miss = 207501, Miss_rate = 0.897, Pending_hits = 538, Reservation_fails = 262434
L2_cache_bank[2]: Access = 230700, Miss = 207035, Miss_rate = 0.897, Pending_hits = 492, Reservation_fails = 247961
L2_cache_bank[3]: Access = 232165, Miss = 207020, Miss_rate = 0.892, Pending_hits = 552, Reservation_fails = 303990
L2_cache_bank[4]: Access = 230716, Miss = 207330, Miss_rate = 0.899, Pending_hits = 494, Reservation_fails = 210935
L2_cache_bank[5]: Access = 234337, Miss = 207690, Miss_rate = 0.886, Pending_hits = 570, Reservation_fails = 284199
L2_cache_bank[6]: Access = 231188, Miss = 207280, Miss_rate = 0.897, Pending_hits = 501, Reservation_fails = 224583
L2_cache_bank[7]: Access = 232092, Miss = 207028, Miss_rate = 0.892, Pending_hits = 542, Reservation_fails = 272357
L2_cache_bank[8]: Access = 231487, Miss = 207877, Miss_rate = 0.898, Pending_hits = 483, Reservation_fails = 186693
L2_cache_bank[9]: Access = 231785, Miss = 207630, Miss_rate = 0.896, Pending_hits = 512, Reservation_fails = 225417
L2_cache_bank[10]: Access = 231522, Miss = 207397, Miss_rate = 0.896, Pending_hits = 507, Reservation_fails = 252335
L2_cache_bank[11]: Access = 232040, Miss = 207238, Miss_rate = 0.893, Pending_hits = 510, Reservation_fails = 311347
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230953, Miss = 207826 (0.9), PendingHit = 526 (0.00228)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231251, Miss = 207501 (0.897), PendingHit = 538 (0.00233)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230700, Miss = 207035 (0.897), PendingHit = 492 (0.00213)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232165, Miss = 207020 (0.892), PendingHit = 552 (0.00238)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 230716, Miss = 207330 (0.899), PendingHit = 494 (0.00214)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 234337, Miss = 207690 (0.886), PendingHit = 570 (0.00243)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231188, Miss = 207280 (0.897), PendingHit = 501 (0.00217)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232092, Miss = 207028 (0.892), PendingHit = 542 (0.00234)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231487, Miss = 207877 (0.898), PendingHit = 483 (0.00209)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231785, Miss = 207630 (0.896), PendingHit = 512 (0.00221)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 231522, Miss = 207397 (0.896), PendingHit = 507 (0.00219)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 232040, Miss = 207238 (0.893), PendingHit = 510 (0.0022)
L2 Cache Total Miss Rate = 0.895
Stream 1: L2 Cache Miss Rate = 0.802
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 1462696
Stream 1: Misses  = 1173168
Stream 2: Accesses  = 1317540
Stream 2: Misses  = 1315684
Stream 1+2: Accesses  = 2780236
Stream 1+2: Misses  = 2488852
Total Accesses  = 2780236
MPKI-CORES
CORE_L2MPKI_0	42.494
CORE_L2MPKI_1	42.895
CORE_L2MPKI_2	41.678
CORE_L2MPKI_3	42.220
CORE_L2MPKI_4	40.624
CORE_L2MPKI_5	41.581
CORE_L2MPKI_6	41.251
CORE_L2MPKI_7	44.233
CORE_L2MPKI_8	41.042
CORE_L2MPKI_9	42.677
CORE_L2MPKI_10	1.597
CORE_L2MPKI_11	1.600
CORE_L2MPKI_12	1.602
CORE_L2MPKI_13	1.602
CORE_L2MPKI_14	1.603
CORE_L2MPKI_15	1.599
CORE_L2MPKI_16	1.615
CORE_L2MPKI_17	1.600
CORE_L2MPKI_18	1.603
CORE_L2MPKI_19	1.600
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.594
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.594
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.594
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 15.089
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	31332
CORE_MISSES_1	29080
CORE_MISSES_2	29748
CORE_MISSES_3	29229
CORE_MISSES_4	29060
CORE_MISSES_5	28506
CORE_MISSES_6	30539
CORE_MISSES_7	30626
CORE_MISSES_8	30785
CORE_MISSES_9	28884
CORE_MISSES_10	43171
CORE_MISSES_11	43225
CORE_MISSES_12	44645
CORE_MISSES_13	43864
CORE_MISSES_14	44009
CORE_MISSES_15	43768
CORE_MISSES_16	43035
CORE_MISSES_17	41892
CORE_MISSES_18	44014
CORE_MISSES_19	44551
CORE_MISSES_20	44362
CORE_MISSES_21	43021
CORE_MISSES_22	44406
CORE_MISSES_23	42928
CORE_MISSES_24	43017
CORE_MISSES_25	44935
CORE_MISSES_26	44314
CORE_MISSES_27	44278
CORE_MISSES_28	43648
CORE_MISSES_29	44296
CORE_MISSES_30	42352
CORE_MISSES_31	43027
CORE_MISSES_32	44325
CORE_MISSES_33	44903
CORE_MISSES_34	43638
CORE_MISSES_35	44905
CORE_MISSES_36	42962
CORE_MISSES_37	44301
CORE_MISSES_38	44301
CORE_MISSES_39	43580
CORE_MISSES_40	43620
CORE_MISSES_41	43644
CORE_MISSES_42	43620
CORE_MISSES_43	42982
CORE_MISSES_44	44920
CORE_MISSES_45	43020
CORE_MISSES_46	44240
CORE_MISSES_47	42920
CORE_MISSES_48	44262
CORE_MISSES_49	43600
CORE_MISSES_50	44920
CORE_MISSES_51	42940
CORE_MISSES_52	44902
CORE_MISSES_53	42280
CORE_MISSES_54	43620
CORE_MISSES_55	44900
CORE_MISSES_56	43620
CORE_MISSES_57	45520
CORE_MISSES_58	43600
CORE_MISSES_59	44260
L2_MISSES = 2488852
L2_total_cache_accesses = 2780236
L2_total_cache_misses = 2488852
L2_total_cache_miss_rate = 0.8952
L2_total_cache_pending_hits = 6227
L2_total_cache_reservation_fails = 2996986
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 195327
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2626
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1528368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1840711
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 87876
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3351
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 960368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1144350
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1901
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 245
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 114
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 11805
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9694074
icnt_total_pkts_simt_to_mem=6457288
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       2.9341
gpu_ipc_2 =     504.0651
gpu_tot_sim_cycle_stream_1 = 3110658
gpu_tot_sim_cycle_stream_2 = 3107296
gpu_sim_insn_1 = 9127021
gpu_sim_insn_2 = 1566279445
gpu_sim_cycle = 3110663
gpu_sim_insn = 1575406466
gpu_ipc =     506.4536
gpu_tot_sim_cycle = 3110663
gpu_tot_sim_insn = 1575406466
gpu_tot_ipc =     506.4536
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14396805
gpu_stall_icnt2sh    = 1369958
gpu_total_sim_rate=279228

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25300340
	L1I_total_cache_misses = 39028
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 85645, Miss = 68440, Miss_rate = 0.799, Pending_hits = 5003, Reservation_fails = 2903147
	L1D_cache_core[1]: Access = 81505, Miss = 64792, Miss_rate = 0.795, Pending_hits = 4706, Reservation_fails = 2816027
	L1D_cache_core[2]: Access = 82510, Miss = 65944, Miss_rate = 0.799, Pending_hits = 4801, Reservation_fails = 2842717
	L1D_cache_core[3]: Access = 82252, Miss = 65669, Miss_rate = 0.798, Pending_hits = 4822, Reservation_fails = 2829370
	L1D_cache_core[4]: Access = 82446, Miss = 65281, Miss_rate = 0.792, Pending_hits = 4804, Reservation_fails = 2851941
	L1D_cache_core[5]: Access = 81271, Miss = 64654, Miss_rate = 0.796, Pending_hits = 4793, Reservation_fails = 2784599
	L1D_cache_core[6]: Access = 84090, Miss = 67328, Miss_rate = 0.801, Pending_hits = 4978, Reservation_fails = 2867530
	L1D_cache_core[7]: Access = 86568, Miss = 68333, Miss_rate = 0.789, Pending_hits = 5150, Reservation_fails = 2907280
	L1D_cache_core[8]: Access = 86253, Miss = 68193, Miss_rate = 0.791, Pending_hits = 5053, Reservation_fails = 2897443
	L1D_cache_core[9]: Access = 81283, Miss = 65057, Miss_rate = 0.800, Pending_hits = 4687, Reservation_fails = 2790771
	L1D_cache_core[10]: Access = 50551, Miss = 49881, Miss_rate = 0.987, Pending_hits = 171, Reservation_fails = 2606354
	L1D_cache_core[11]: Access = 50998, Miss = 50136, Miss_rate = 0.983, Pending_hits = 120, Reservation_fails = 2561497
	L1D_cache_core[12]: Access = 52294, Miss = 51076, Miss_rate = 0.977, Pending_hits = 185, Reservation_fails = 2621768
	L1D_cache_core[13]: Access = 51959, Miss = 50914, Miss_rate = 0.980, Pending_hits = 120, Reservation_fails = 2669682
	L1D_cache_core[14]: Access = 52226, Miss = 51044, Miss_rate = 0.977, Pending_hits = 176, Reservation_fails = 2640096
	L1D_cache_core[15]: Access = 51169, Miss = 50557, Miss_rate = 0.988, Pending_hits = 97, Reservation_fails = 2623899
	L1D_cache_core[16]: Access = 52236, Miss = 50777, Miss_rate = 0.972, Pending_hits = 209, Reservation_fails = 2607638
	L1D_cache_core[17]: Access = 48711, Miss = 47994, Miss_rate = 0.985, Pending_hits = 129, Reservation_fails = 2571475
	L1D_cache_core[18]: Access = 51709, Miss = 50469, Miss_rate = 0.976, Pending_hits = 192, Reservation_fails = 2635719
	L1D_cache_core[19]: Access = 52298, Miss = 51450, Miss_rate = 0.984, Pending_hits = 126, Reservation_fails = 2664508
	L1D_cache_core[20]: Access = 51059, Miss = 50885, Miss_rate = 0.997, Pending_hits = 108, Reservation_fails = 2664323
	L1D_cache_core[21]: Access = 49580, Miss = 49520, Miss_rate = 0.999, Pending_hits = 60, Reservation_fails = 2594096
	L1D_cache_core[22]: Access = 50551, Miss = 50312, Miss_rate = 0.995, Pending_hits = 109, Reservation_fails = 2647133
	L1D_cache_core[23]: Access = 49472, Miss = 49448, Miss_rate = 1.000, Pending_hits = 24, Reservation_fails = 2606686
	L1D_cache_core[24]: Access = 48992, Miss = 48880, Miss_rate = 0.998, Pending_hits = 108, Reservation_fails = 2565480
	L1D_cache_core[25]: Access = 51496, Miss = 51454, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 2710092
	L1D_cache_core[26]: Access = 50928, Miss = 50832, Miss_rate = 0.998, Pending_hits = 96, Reservation_fails = 2649944
	L1D_cache_core[27]: Access = 50184, Miss = 50136, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 2630489
	L1D_cache_core[28]: Access = 50252, Miss = 50168, Miss_rate = 0.998, Pending_hits = 84, Reservation_fails = 2666322
	L1D_cache_core[29]: Access = 50188, Miss = 50152, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 2683534
	L1D_cache_core[30]: Access = 48860, Miss = 48860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2600523
	L1D_cache_core[31]: Access = 49520, Miss = 49520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2590836
	L1D_cache_core[32]: Access = 50820, Miss = 50820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2661486
	L1D_cache_core[33]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2666592
	L1D_cache_core[34]: Access = 49480, Miss = 49480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2594829
	L1D_cache_core[35]: Access = 50760, Miss = 50760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2654366
	L1D_cache_core[36]: Access = 49480, Miss = 49480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2612653
	L1D_cache_core[37]: Access = 50160, Miss = 50160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2630826
	L1D_cache_core[38]: Access = 50820, Miss = 50820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2670394
	L1D_cache_core[39]: Access = 50080, Miss = 50080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2652691
	L1D_cache_core[40]: Access = 49500, Miss = 49500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2648882
	L1D_cache_core[41]: Access = 49480, Miss = 49480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2606974
	L1D_cache_core[42]: Access = 49500, Miss = 49500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2623672
	L1D_cache_core[43]: Access = 48200, Miss = 48200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2545190
	L1D_cache_core[44]: Access = 51440, Miss = 51440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2646224
	L1D_cache_core[45]: Access = 48880, Miss = 48880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2572119
	L1D_cache_core[46]: Access = 50760, Miss = 50760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2655935
	L1D_cache_core[47]: Access = 49420, Miss = 49420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2640469
	L1D_cache_core[48]: Access = 50760, Miss = 50760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2609763
	L1D_cache_core[49]: Access = 49460, Miss = 49460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2610131
	L1D_cache_core[50]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2616746
	L1D_cache_core[51]: Access = 48800, Miss = 48800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2623079
	L1D_cache_core[52]: Access = 51400, Miss = 51400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2680550
	L1D_cache_core[53]: Access = 48780, Miss = 48780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2572616
	L1D_cache_core[54]: Access = 50120, Miss = 50120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2674120
	L1D_cache_core[55]: Access = 50740, Miss = 50740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2681963
	L1D_cache_core[56]: Access = 49480, Miss = 49480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2643298
	L1D_cache_core[57]: Access = 52020, Miss = 52020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2625978
	L1D_cache_core[58]: Access = 50100, Miss = 50100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2626869
	L1D_cache_core[59]: Access = 50120, Miss = 50120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2674347
	L1D_total_cache_accesses = 3352456
	L1D_total_cache_misses = 3171556
	L1D_total_cache_miss_rate = 0.9460
	L1D_total_cache_pending_hits = 51037
	L1D_total_cache_reservation_fails = 160025681
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 213436
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1983417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 129398728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 212076
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1188139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30626953
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25261312
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39028
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2442, 2235, 2496, 1784, 2036, 1771, 2079, 2074, 2047, 1678, 2049, 2533, 2019, 1207, 2049, 1650, 2079, 1635, 1999, 2080, 2064, 1558, 1997, 1610, 2053, 1595, 2455, 1565, 2079, 1580, 2031, 1607, 2012, 1479, 1997, 1552, 1604, 1606, 1105, 1606, 1589, 1606, 2038, 1597, 1516, 1522, 1146, 1401, 
gpgpu_n_tot_thrd_icount = 1598809920
gpgpu_n_tot_w_icount = 49962810
gpgpu_n_stall_shd_mem = 160645290
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1983416
gpgpu_n_mem_write_global = 1190657
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 49202899
gpgpu_n_store_insn = 32310466
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4820965
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 160641455
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:244740649	W0_Idle:20135225	W0_Scoreboard:57238615	W1:174624	W2:140771	W3:141361	W4:110069	W5:78341	W6:38111	W7:20120	W8:7096	W9:2872	W10:1022	W11:848	W12:796	W13:634	W14:942	W15:716	W16:1378	W17:2313	W18:2821	W19:7441	W20:7752	W21:13512	W22:18680	W23:16838	W24:18975	W25:19748	W26:13588	W27:7445	W28:3812	W29:1555	W30:569	W31:0	W32:49108167
Warp Occupancy Distribution:
Stall:129025406	W0_Idle:10943862	W0_Scoreboard:25189893	W1:174624	W2:140771	W3:141361	W4:110069	W5:78341	W6:38111	W7:20120	W8:7096	W9:2872	W10:1022	W11:848	W12:796	W13:634	W14:942	W15:716	W16:1378	W17:2313	W18:2821	W19:7441	W20:7752	W21:13512	W22:18680	W23:16838	W24:18975	W25:19748	W26:13588	W27:7445	W28:3812	W29:1555	W30:569	W31:0	W32:19687567
Warp Occupancy Distribution:
Stall:115715243	W0_Idle:9191363	W0_Scoreboard:32048722	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29420600
warp_utilization0: 0.134281
warp_utilization1: 0.110620
warp_utilization2: 0.157856
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15867328 {8:1983416,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 143632712 {40:190574,72:24,136:1000059,}
traffic_breakdown_coretomem[INST_ACC_R] = 20240 {8:2530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 269701328 {136:1983098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9524744 {8:1190593,}
traffic_breakdown_memtocore[INST_ACC_R] = 344080 {136:2530,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5761 
averagemflatency = 1333 
averagemflatency_1 = 1320 
averagemflatency_2= 1348 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 3110662 
mrq_lat_table:1116158 	35186 	54745 	129000 	405597 	646337 	856378 	594343 	135599 	3288 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38674 	187347 	695295 	1941211 	310766 	458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	77477 	24588 	42496 	106789 	167289 	458331 	1257134 	982572 	59849 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1378145 	534829 	65321 	4857 	6 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	364566 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	283 	272 	5662 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        28        20        32        32        30        28        16        18        56        56        24        28 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        26 
dram[2]:        36        20        30        60        19        22        30        32        28        28        22        16        56        56        24        28 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        28        28 
dram[4]:        26        30        56        36        32        18        32        30        28        28        18        36        56        60        24        25 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        30        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5347 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3685      4633      5106      4286      5339      4528      4644      6898      6979      3463      3892      4424      4652 
dram[3]:      6430      7829      6792      7212      7962      9050      4779      6297      5542      4843      6768      6962      6825      8037      6337      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      3047      4838      6818      7044      4453      3043      4147      3817 
dram[5]:      7827     10552      6780      7588     11959      9435      8742      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.500136  1.497460  1.504060  1.509760  1.588103  1.609629  1.511881  1.517499  1.540893  1.552174  1.544419  1.546453  1.508203  1.504019  1.505838  1.508498 
dram[1]:  1.517553  1.517538  1.525303  1.519827  1.601957  1.603442  1.533081  1.530262  1.561925  1.556776  1.561607  1.567548  1.516693  1.524523  1.527713  1.524338 
dram[2]:  1.501110  1.504549  1.511232  1.505621  1.601148  1.594822  1.521030  1.528387  1.547806  1.552619  1.545152  1.551162  1.511510  1.516249  1.506824  1.518143 
dram[3]:  1.510715  1.518286  1.519864  1.517250  1.605750  1.601917  1.524449  1.536830  1.560423  1.560799  1.559306  1.564890  1.518464  1.523392  1.520588  1.527261 
dram[4]:  1.503918  1.502279  1.511339  1.518293  1.601476  1.599911  1.514874  1.531249  1.545484  1.546178  1.555032  1.556527  1.519324  1.512396  1.514321  1.514150 
dram[5]:  1.512337  1.510259  1.526453  1.521586  1.611347  1.599740  1.532864  1.524252  1.558521  1.557914  1.558864  1.555126  1.520153  1.521083  1.522464  1.524313 
average row locality = 3976664/2585548 = 1.538035
average row locality_1 = 1878831/1203708 = 1.560869
average row locality_2 = 2097833/1381840 = 1.518145
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     28179     28196     28124     28070     31677     31770     32280     32113     30741     30637     30393     30363     28433     28401     27882     27830 
dram[1]:     28178     28169     28013     28049     31513     31664     32117     32214     30691     30589     30142     30162     28083     28090     27835     27783 
dram[2]:     28108     28108     28079     28124     31589     31867     32205     32274     30689     30752     30360     30353     28426     28250     27776     27774 
dram[3]:     28068     28101     27963     27880     31704     31942     32145     32206     30659     30808     30317     30062     28178     28003     27945     27758 
dram[4]:     28152     28144     28122     27986     31716     31933     32265     32297     30715     30647     30413     30361     28431     28240     27855     27886 
dram[5]:     28132     28145     28041     27914     31728     31982     32210     32147     30742     30773     30249     30231     28161     28038     27767     27791 
total reads: 2846068
bank skew: 32297/27758 = 1.16
chip skew: 475163/473292 = 1.00
number of total write accesses:
dram[0]:     10424     10422     10592     10604     14802     15104     11687     11679     12837     12768     12721     12865     10729     10705     10422     10424 
dram[1]:     10424     10422     10597     10585     14665     14544     11677     11628     12768     12624     12721     12770     10714     10703     10422     10424 
dram[2]:     10424     10422     10604     10584     14990     14705     11733     11661     12939     12830     12793     12760     10707     10616     10422     10424 
dram[3]:     10422     10424     10599     10602     14874     14693     11596     11775     12830     12846     12829     12780     10722     10583     10424     10422 
dram[4]:     10422     10424     10597     10609     14935     14698     11783     11780     12795     12680     12778     12733     10763     10559     10424     10422 
dram[5]:     10422     10424     10592     10608     14993     14732     11774     11628     12828     12819     12891     12846     10723     10561     10424     10422 
total reads: 1130597
bank skew: 15104/10422 = 1.45
chip skew: 188785/187688 = 1.01
average mf latency per bank:
dram[0]:        994      1016       990      1010      1156      1181      1368      1396      1012      1020      1009      1026      1001      1021      1005      1024
dram[1]:        981       982       977       980      1132      1181      1341      1349       991      1001       987       990       985       987       989       991
dram[2]:        968       986       967       981      1126      1179      1330      1359       981       998       983       996       976      1033       979       997
dram[3]:        991       986       989       976      1157      1184      1368      1354      1008       999      1007       994       994       993      1006       999
dram[4]:        966       966       961       957      1129      1169      1327      1327       975       979       980       978       970       977       974       977
dram[5]:        995       990       989       987      1156      1197      1357      1369      1006      1009      1000      1002       997       998      1002      1002
maximum mf latency per bank:
dram[0]:       4386      4376      3983      4115      5033      5417      5153      5551      4447      5154      5032      4352      4369      5761      4647      4385
dram[1]:       3990      4027      4001      4760      5219      4730      4684      5238      4059      4206      4206      3930      4907      4902      4356      3924
dram[2]:       3974      4359      4419      4362      4502      4709      5121      4987      5121      4727      4864      5034      4744      3818      3982      4116
dram[3]:       4254      4110      4092      4428      5255      5126      5572      5269      4451      4290      4486      5236      4861      3967      4097      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      4094      5058      4713      4509      4165      4085      4220
dram[5]:       4408      4399      4394      4705      4930      5585      5222      5026      3998      5101      4194      4401      4804      4253      3621      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1926747 n_act=434083 n_pre=434068 n_req=658332 n_req_1=74646 n_req_2=583686 n_req_3=0 n_rd=950174 n_write=361002 bw_util=0.6333 bw_util_1=0.06471 bw_util_2=0.5685 bw_util_3=0 blp=9.364411 blp_1= 1.674635 blp_2= 8.420110 blp_3= -nan
 n_activity=4051996 dram_eff=0.6417 dram_eff_1=0.06558 dram_eff_2=0.5761 dram_eff_3=0
bk0: 56358a 2094920i bk1: 56392a 2033121i bk2: 56248a 1993341i bk3: 56140a 1958182i bk4: 63354a 1459088i bk5: 63540a 1346122i bk6: 64560a 1487390i bk7: 64226a 1418903i bk8: 61480a 1822201i bk9: 61272a 1769301i bk10: 60786a 1730556i bk11: 60726a 1666077i bk12: 56866a 1854608i bk13: 56802a 1798914i bk14: 55764a 1777046i bk15: 55660a 1715696i 
bw_dist = 0.065	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3008
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1943929 n_act=428010 n_pre=427994 n_req=655780 n_req_1=72059 n_req_2=583721 n_req_3=0 n_rd=946580 n_write=359561 bw_util=0.6311 bw_util_1=0.06256 bw_util_2=0.5686 bw_util_3=0 blp=9.423807 blp_1= 1.629155 blp_2= 8.549322 blp_3= -nan
 n_activity=4020589 dram_eff=0.6446 dram_eff_1=0.06389 dram_eff_2=0.5807 dram_eff_3=0
bk0: 56356a 2087005i bk1: 56338a 2038073i bk2: 56026a 2005286i bk3: 56098a 1958419i bk4: 63026a 1461277i bk5: 63328a 1398984i bk6: 64234a 1503225i bk7: 64428a 1395510i bk8: 61382a 1820779i bk9: 61178a 1774450i bk10: 60284a 1743770i bk11: 60324a 1685688i bk12: 56166a 1857977i bk13: 56180a 1810170i bk14: 55670a 1777375i bk15: 55562a 1716439i 
bw_dist = 0.063	0.569	0.000	0.348	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4085
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1930790 n_act=432523 n_pre=432507 n_req=657850 n_req_1=74185 n_req_2=583665 n_req_3=0 n_rd=949468 n_write=360786 bw_util=0.6328 bw_util_1=0.06432 bw_util_2=0.5685 bw_util_3=0 blp=9.329469 blp_1= 1.651859 blp_2= 8.412104 blp_3= -nan
 n_activity=4053487 dram_eff=0.6411 dram_eff_1=0.06516 dram_eff_2=0.5759 dram_eff_3=0
bk0: 56216a 2099938i bk1: 56216a 2052589i bk2: 56158a 2000908i bk3: 56248a 1959633i bk4: 63178a 1454653i bk5: 63734a 1379482i bk6: 64410a 1507965i bk7: 64548a 1412280i bk8: 61378a 1824873i bk9: 61504a 1763314i bk10: 60720a 1729030i bk11: 60706a 1683180i bk12: 56852a 1859108i bk13: 56500a 1816467i bk14: 55552a 1787144i bk15: 55548a 1723864i 
bw_dist = 0.064	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2285
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1939982 n_act=429082 n_pre=429066 n_req=656787 n_req_1=73083 n_req_2=583704 n_req_3=0 n_rd=947478 n_write=360466 bw_util=0.6318 bw_util_1=0.06329 bw_util_2=0.5686 bw_util_3=0 blp=9.480635 blp_1= 1.642987 blp_2= 8.584328 blp_3= -nan
 n_activity=4021509 dram_eff=0.6451 dram_eff_1=0.06462 dram_eff_2=0.5805 dram_eff_3=0
bk0: 56136a 2083503i bk1: 56202a 2038471i bk2: 55926a 1990532i bk3: 55760a 1947204i bk4: 63408a 1432845i bk5: 63884a 1365592i bk6: 64290a 1472735i bk7: 64412a 1381472i bk8: 61318a 1807773i bk9: 61616a 1747746i bk10: 60634a 1713546i bk11: 60124a 1678127i bk12: 56356a 1857164i bk13: 56006a 1810737i bk14: 55890a 1769433i bk15: 55516a 1704414i 
bw_dist = 0.063	0.569	0.000	0.348	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5074
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1930934 n_act=432164 n_pre=432148 n_req=658138 n_req_1=74463 n_req_2=583675 n_req_3=0 n_rd=950326 n_write=360502 bw_util=0.6332 bw_util_1=0.06467 bw_util_2=0.5685 bw_util_3=0 blp=9.317463 blp_1= 1.654842 blp_2= 8.405196 blp_3= -nan
 n_activity=4053802 dram_eff=0.6414 dram_eff_1=0.0655 dram_eff_2=0.5759 dram_eff_3=0
bk0: 56304a 2104013i bk1: 56288a 2048619i bk2: 56244a 2008154i bk3: 55972a 1966086i bk4: 63432a 1456577i bk5: 63866a 1379401i bk6: 64530a 1489992i bk7: 64594a 1407471i bk8: 61430a 1834915i bk9: 61294a 1792979i bk10: 60826a 1731385i bk11: 60722a 1691137i bk12: 56862a 1855424i bk13: 56480a 1826031i bk14: 55710a 1786867i bk15: 55772a 1721832i 
bw_dist = 0.065	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1884
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1937779 n_act=429686 n_pre=429670 n_req=657257 n_req_1=73573 n_req_2=583684 n_req_3=0 n_rd=948102 n_write=360837 bw_util=0.6322 bw_util_1=0.06369 bw_util_2=0.5685 bw_util_3=0 blp=9.463984 blp_1= 1.649775 blp_2= 8.560947 blp_3= -nan
 n_activity=4021921 dram_eff=0.6455 dram_eff_1=0.06502 dram_eff_2=0.5804 dram_eff_3=0
bk0: 56264a 2084350i bk1: 56290a 2029215i bk2: 56082a 1991094i bk3: 55828a 1952523i bk4: 63456a 1438060i bk5: 63964a 1361474i bk6: 64420a 1465490i bk7: 64294a 1391722i bk8: 61484a 1824077i bk9: 61546a 1755470i bk10: 60498a 1714178i bk11: 60462a 1667097i bk12: 56322a 1847345i bk13: 56076a 1824017i bk14: 55534a 1790083i bk15: 55582a 1714189i 
bw_dist = 0.064	0.569	0.000	0.347	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4875

========= L2 cache stats =========
L2_cache_bank[0]: Access = 263969, Miss = 237710, Miss_rate = 0.901, Pending_hits = 573, Reservation_fails = 246976
L2_cache_bank[1]: Access = 264296, Miss = 237383, Miss_rate = 0.898, Pending_hits = 595, Reservation_fails = 309964
L2_cache_bank[2]: Access = 263361, Miss = 236572, Miss_rate = 0.898, Pending_hits = 537, Reservation_fails = 279553
L2_cache_bank[3]: Access = 265341, Miss = 236722, Miss_rate = 0.892, Pending_hits = 609, Reservation_fails = 341476
L2_cache_bank[4]: Access = 263756, Miss = 237234, Miss_rate = 0.899, Pending_hits = 544, Reservation_fails = 246116
L2_cache_bank[5]: Access = 267434, Miss = 237505, Miss_rate = 0.888, Pending_hits = 622, Reservation_fails = 323607
L2_cache_bank[6]: Access = 264051, Miss = 236979, Miss_rate = 0.897, Pending_hits = 546, Reservation_fails = 258721
L2_cache_bank[7]: Access = 265295, Miss = 236760, Miss_rate = 0.892, Pending_hits = 603, Reservation_fails = 314691
L2_cache_bank[8]: Access = 264321, Miss = 237672, Miss_rate = 0.899, Pending_hits = 530, Reservation_fails = 218221
L2_cache_bank[9]: Access = 265000, Miss = 237495, Miss_rate = 0.896, Pending_hits = 573, Reservation_fails = 261397
L2_cache_bank[10]: Access = 264359, Miss = 237032, Miss_rate = 0.897, Pending_hits = 546, Reservation_fails = 285033
L2_cache_bank[11]: Access = 265216, Miss = 237021, Miss_rate = 0.894, Pending_hits = 558, Reservation_fails = 352192
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 263969, Miss = 237710 (0.901), PendingHit = 573 (0.00217)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 264296, Miss = 237383 (0.898), PendingHit = 595 (0.00225)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 263361, Miss = 236572 (0.898), PendingHit = 537 (0.00204)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265341, Miss = 236722 (0.892), PendingHit = 609 (0.0023)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 263756, Miss = 237234 (0.899), PendingHit = 544 (0.00206)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 267434, Miss = 237505 (0.888), PendingHit = 622 (0.00233)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 264051, Miss = 236979 (0.897), PendingHit = 546 (0.00207)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265295, Miss = 236760 (0.892), PendingHit = 603 (0.00227)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 264321, Miss = 237672 (0.899), PendingHit = 530 (0.00201)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265000, Miss = 237495 (0.896), PendingHit = 573 (0.00216)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 264359, Miss = 237032 (0.897), PendingHit = 546 (0.00207)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265216, Miss = 237021 (0.894), PendingHit = 558 (0.0021)
L2 Cache Total Miss Rate = 0.896
Stream 1: L2 Cache Miss Rate = 0.804
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 1672429
Stream 1: Misses  = 1344232
Stream 2: Accesses  = 1503970
Stream 2: Misses  = 1501853
Stream 1+2: Accesses  = 3176399
Stream 1+2: Misses  = 2846085
Total Accesses  = 3176399
MPKI-CORES
CORE_L2MPKI_0	44.646
CORE_L2MPKI_1	45.142
CORE_L2MPKI_2	43.919
CORE_L2MPKI_3	44.221
CORE_L2MPKI_4	42.695
CORE_L2MPKI_5	43.780
CORE_L2MPKI_6	43.469
CORE_L2MPKI_7	46.323
CORE_L2MPKI_8	43.178
CORE_L2MPKI_9	44.878
CORE_L2MPKI_10	1.597
CORE_L2MPKI_11	1.599
CORE_L2MPKI_12	1.601
CORE_L2MPKI_13	1.601
CORE_L2MPKI_14	1.602
CORE_L2MPKI_15	1.598
CORE_L2MPKI_16	1.613
CORE_L2MPKI_17	1.600
CORE_L2MPKI_18	1.602
CORE_L2MPKI_19	1.600
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.594
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.594
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.595
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 15.807
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	35901
CORE_MISSES_1	33445
CORE_MISSES_2	34336
CORE_MISSES_3	33552
CORE_MISSES_4	33474
CORE_MISSES_5	33135
CORE_MISSES_6	34885
CORE_MISSES_7	35110
CORE_MISSES_8	35242
CORE_MISSES_9	33433
CORE_MISSES_10	49671
CORE_MISSES_11	49745
CORE_MISSES_12	50505
CORE_MISSES_13	50364
CORE_MISSES_14	50509
CORE_MISSES_15	50268
CORE_MISSES_16	50195
CORE_MISSES_17	47752
CORE_MISSES_18	49874
CORE_MISSES_19	51071
CORE_MISSES_20	50882
CORE_MISSES_21	49521
CORE_MISSES_22	50286
CORE_MISSES_23	49448
CORE_MISSES_24	48877
CORE_MISSES_25	51455
CORE_MISSES_26	50834
CORE_MISSES_27	50138
CORE_MISSES_28	50168
CORE_MISSES_29	50156
CORE_MISSES_30	48875
CORE_MISSES_31	49527
CORE_MISSES_32	50826
CORE_MISSES_33	51423
CORE_MISSES_34	49499
CORE_MISSES_35	50765
CORE_MISSES_36	49482
CORE_MISSES_37	50161
CORE_MISSES_38	50821
CORE_MISSES_39	50080
CORE_MISSES_40	49500
CORE_MISSES_41	49484
CORE_MISSES_42	49500
CORE_MISSES_43	48203
CORE_MISSES_44	51440
CORE_MISSES_45	48880
CORE_MISSES_46	50763
CORE_MISSES_47	49420
CORE_MISSES_48	50762
CORE_MISSES_49	49460
CORE_MISSES_50	51420
CORE_MISSES_51	48800
CORE_MISSES_52	51402
CORE_MISSES_53	48780
CORE_MISSES_54	50120
CORE_MISSES_55	50740
CORE_MISSES_56	49480
CORE_MISSES_57	52020
CORE_MISSES_58	50100
CORE_MISSES_59	50120
L2_MISSES = 2846085
L2_total_cache_accesses = 3176399
L2_total_cache_misses = 2846085
L2_total_cache_miss_rate = 0.8960
L2_total_cache_pending_hits = 6836
L2_total_cache_reservation_fails = 3437947
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 228758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1751400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2117947
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 92532
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1094560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1306928
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2135
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 272
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 123
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12952
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11118913
icnt_total_pkts_simt_to_mem=7367521
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       2.9341
gpu_ipc_2 =     504.0651
gpu_tot_sim_cycle_stream_1 = 3110658
gpu_tot_sim_cycle_stream_2 = 3107296
gpu_sim_insn_1 = 9127021
gpu_sim_insn_2 = 1566279445
gpu_sim_cycle = 3110663
gpu_sim_insn = 1575406466
gpu_ipc =     506.4536
gpu_tot_sim_cycle = 3110663
gpu_tot_sim_insn = 1575406466
gpu_tot_ipc =     506.4536
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 14396805
gpu_stall_icnt2sh    = 1369958
gpu_total_sim_rate=279228

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 25300340
	L1I_total_cache_misses = 39028
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 85645, Miss = 68440, Miss_rate = 0.799, Pending_hits = 5003, Reservation_fails = 2903147
	L1D_cache_core[1]: Access = 81505, Miss = 64792, Miss_rate = 0.795, Pending_hits = 4706, Reservation_fails = 2816027
	L1D_cache_core[2]: Access = 82510, Miss = 65944, Miss_rate = 0.799, Pending_hits = 4801, Reservation_fails = 2842717
	L1D_cache_core[3]: Access = 82252, Miss = 65669, Miss_rate = 0.798, Pending_hits = 4822, Reservation_fails = 2829370
	L1D_cache_core[4]: Access = 82446, Miss = 65281, Miss_rate = 0.792, Pending_hits = 4804, Reservation_fails = 2851941
	L1D_cache_core[5]: Access = 81271, Miss = 64654, Miss_rate = 0.796, Pending_hits = 4793, Reservation_fails = 2784599
	L1D_cache_core[6]: Access = 84090, Miss = 67328, Miss_rate = 0.801, Pending_hits = 4978, Reservation_fails = 2867530
	L1D_cache_core[7]: Access = 86568, Miss = 68333, Miss_rate = 0.789, Pending_hits = 5150, Reservation_fails = 2907280
	L1D_cache_core[8]: Access = 86253, Miss = 68193, Miss_rate = 0.791, Pending_hits = 5053, Reservation_fails = 2897443
	L1D_cache_core[9]: Access = 81283, Miss = 65057, Miss_rate = 0.800, Pending_hits = 4687, Reservation_fails = 2790771
	L1D_cache_core[10]: Access = 50551, Miss = 49881, Miss_rate = 0.987, Pending_hits = 171, Reservation_fails = 2606354
	L1D_cache_core[11]: Access = 50998, Miss = 50136, Miss_rate = 0.983, Pending_hits = 120, Reservation_fails = 2561497
	L1D_cache_core[12]: Access = 52294, Miss = 51076, Miss_rate = 0.977, Pending_hits = 185, Reservation_fails = 2621768
	L1D_cache_core[13]: Access = 51959, Miss = 50914, Miss_rate = 0.980, Pending_hits = 120, Reservation_fails = 2669682
	L1D_cache_core[14]: Access = 52226, Miss = 51044, Miss_rate = 0.977, Pending_hits = 176, Reservation_fails = 2640096
	L1D_cache_core[15]: Access = 51169, Miss = 50557, Miss_rate = 0.988, Pending_hits = 97, Reservation_fails = 2623899
	L1D_cache_core[16]: Access = 52236, Miss = 50777, Miss_rate = 0.972, Pending_hits = 209, Reservation_fails = 2607638
	L1D_cache_core[17]: Access = 48711, Miss = 47994, Miss_rate = 0.985, Pending_hits = 129, Reservation_fails = 2571475
	L1D_cache_core[18]: Access = 51709, Miss = 50469, Miss_rate = 0.976, Pending_hits = 192, Reservation_fails = 2635719
	L1D_cache_core[19]: Access = 52298, Miss = 51450, Miss_rate = 0.984, Pending_hits = 126, Reservation_fails = 2664508
	L1D_cache_core[20]: Access = 51059, Miss = 50885, Miss_rate = 0.997, Pending_hits = 108, Reservation_fails = 2664323
	L1D_cache_core[21]: Access = 49580, Miss = 49520, Miss_rate = 0.999, Pending_hits = 60, Reservation_fails = 2594096
	L1D_cache_core[22]: Access = 50551, Miss = 50312, Miss_rate = 0.995, Pending_hits = 109, Reservation_fails = 2647133
	L1D_cache_core[23]: Access = 49472, Miss = 49448, Miss_rate = 1.000, Pending_hits = 24, Reservation_fails = 2606686
	L1D_cache_core[24]: Access = 48992, Miss = 48880, Miss_rate = 0.998, Pending_hits = 108, Reservation_fails = 2565480
	L1D_cache_core[25]: Access = 51496, Miss = 51454, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 2710092
	L1D_cache_core[26]: Access = 50928, Miss = 50832, Miss_rate = 0.998, Pending_hits = 96, Reservation_fails = 2649944
	L1D_cache_core[27]: Access = 50184, Miss = 50136, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 2630489
	L1D_cache_core[28]: Access = 50252, Miss = 50168, Miss_rate = 0.998, Pending_hits = 84, Reservation_fails = 2666322
	L1D_cache_core[29]: Access = 50188, Miss = 50152, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 2683534
	L1D_cache_core[30]: Access = 48860, Miss = 48860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2600523
	L1D_cache_core[31]: Access = 49520, Miss = 49520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2590836
	L1D_cache_core[32]: Access = 50820, Miss = 50820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2661486
	L1D_cache_core[33]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2666592
	L1D_cache_core[34]: Access = 49480, Miss = 49480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2594829
	L1D_cache_core[35]: Access = 50760, Miss = 50760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2654366
	L1D_cache_core[36]: Access = 49480, Miss = 49480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2612653
	L1D_cache_core[37]: Access = 50160, Miss = 50160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2630826
	L1D_cache_core[38]: Access = 50820, Miss = 50820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2670394
	L1D_cache_core[39]: Access = 50080, Miss = 50080, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2652691
	L1D_cache_core[40]: Access = 49500, Miss = 49500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2648882
	L1D_cache_core[41]: Access = 49480, Miss = 49480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2606974
	L1D_cache_core[42]: Access = 49500, Miss = 49500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2623672
	L1D_cache_core[43]: Access = 48200, Miss = 48200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2545190
	L1D_cache_core[44]: Access = 51440, Miss = 51440, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2646224
	L1D_cache_core[45]: Access = 48880, Miss = 48880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2572119
	L1D_cache_core[46]: Access = 50760, Miss = 50760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2655935
	L1D_cache_core[47]: Access = 49420, Miss = 49420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2640469
	L1D_cache_core[48]: Access = 50760, Miss = 50760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2609763
	L1D_cache_core[49]: Access = 49460, Miss = 49460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2610131
	L1D_cache_core[50]: Access = 51420, Miss = 51420, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2616746
	L1D_cache_core[51]: Access = 48800, Miss = 48800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2623079
	L1D_cache_core[52]: Access = 51400, Miss = 51400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2680550
	L1D_cache_core[53]: Access = 48780, Miss = 48780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2572616
	L1D_cache_core[54]: Access = 50120, Miss = 50120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2674120
	L1D_cache_core[55]: Access = 50740, Miss = 50740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2681963
	L1D_cache_core[56]: Access = 49480, Miss = 49480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2643298
	L1D_cache_core[57]: Access = 52020, Miss = 52020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2625978
	L1D_cache_core[58]: Access = 50100, Miss = 50100, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2626869
	L1D_cache_core[59]: Access = 50120, Miss = 50120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2674347
	L1D_total_cache_accesses = 3352456
	L1D_total_cache_misses = 3171556
	L1D_total_cache_miss_rate = 0.9460
	L1D_total_cache_pending_hits = 51037
	L1D_total_cache_reservation_fails = 160025681
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 213436
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 127468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50914
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1983417
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 129398728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 212076
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2395
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1188139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30626953
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 25261312
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 39028
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2442, 2235, 2496, 1784, 2036, 1771, 2079, 2074, 2047, 1678, 2049, 2533, 2019, 1207, 2049, 1650, 2079, 1635, 1999, 2080, 2064, 1558, 1997, 1610, 2053, 1595, 2455, 1565, 2079, 1580, 2031, 1607, 2012, 1479, 1997, 1552, 1604, 1606, 1105, 1606, 1589, 1606, 2038, 1597, 1516, 1522, 1146, 1401, 
gpgpu_n_tot_thrd_icount = 1598809920
gpgpu_n_tot_w_icount = 49962810
gpgpu_n_stall_shd_mem = 160645290
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1983416
gpgpu_n_mem_write_global = 1190657
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 49202899
gpgpu_n_store_insn = 32310466
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4820965
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 160641455
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:244740649	W0_Idle:20135225	W0_Scoreboard:57238615	W1:174624	W2:140771	W3:141361	W4:110069	W5:78341	W6:38111	W7:20120	W8:7096	W9:2872	W10:1022	W11:848	W12:796	W13:634	W14:942	W15:716	W16:1378	W17:2313	W18:2821	W19:7441	W20:7752	W21:13512	W22:18680	W23:16838	W24:18975	W25:19748	W26:13588	W27:7445	W28:3812	W29:1555	W30:569	W31:0	W32:49108167
Warp Occupancy Distribution:
Stall:129025406	W0_Idle:10943862	W0_Scoreboard:25189893	W1:174624	W2:140771	W3:141361	W4:110069	W5:78341	W6:38111	W7:20120	W8:7096	W9:2872	W10:1022	W11:848	W12:796	W13:634	W14:942	W15:716	W16:1378	W17:2313	W18:2821	W19:7441	W20:7752	W21:13512	W22:18680	W23:16838	W24:18975	W25:19748	W26:13588	W27:7445	W28:3812	W29:1555	W30:569	W31:0	W32:19687567
Warp Occupancy Distribution:
Stall:115715243	W0_Idle:9191363	W0_Scoreboard:32048722	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:29420600
warp_utilization0: 0.134281
warp_utilization1: 0.110620
warp_utilization2: 0.157856
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15867328 {8:1983416,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 143632712 {40:190574,72:24,136:1000059,}
traffic_breakdown_coretomem[INST_ACC_R] = 20240 {8:2530,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 269701328 {136:1983098,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9524744 {8:1190593,}
traffic_breakdown_memtocore[INST_ACC_R] = 344080 {136:2530,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5761 
averagemflatency = 1333 
averagemflatency_1 = 1320 
averagemflatency_2= 1348 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 3110662 
mrq_lat_table:1116158 	35186 	54745 	129000 	405597 	646337 	856378 	594343 	135599 	3288 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38674 	187347 	695295 	1941211 	310766 	458 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	77477 	24588 	42496 	106789 	167289 	458331 	1257134 	982572 	59849 	118 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1378145 	534829 	65321 	4857 	6 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	364566 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	283 	272 	5662 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        28        20        32        32        30        28        16        18        56        56        24        28 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        26 
dram[2]:        36        20        30        60        19        22        30        32        28        28        22        16        56        56        24        28 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        28        28 
dram[4]:        26        30        56        36        32        18        32        30        28        28        18        36        56        60        24        25 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        30        20 
maximum service time to same row:
dram[0]:      5303      5147      6080      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5347 
dram[1]:      7116      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3685      4633      5106      4286      5339      4528      4644      6898      6979      3463      3892      4424      4652 
dram[3]:      6430      7829      6792      7212      7962      9050      4779      6297      5542      4843      6768      6962      6825      8037      6337      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      3047      4838      6818      7044      4453      3043      4147      3817 
dram[5]:      7827     10552      6780      7588     11959      9435      8742      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.500136  1.497460  1.504060  1.509760  1.588103  1.609629  1.511881  1.517499  1.540893  1.552174  1.544419  1.546453  1.508203  1.504019  1.505838  1.508498 
dram[1]:  1.517553  1.517538  1.525303  1.519827  1.601957  1.603442  1.533081  1.530262  1.561925  1.556776  1.561607  1.567548  1.516693  1.524523  1.527713  1.524338 
dram[2]:  1.501110  1.504549  1.511232  1.505621  1.601148  1.594822  1.521030  1.528387  1.547806  1.552619  1.545152  1.551162  1.511510  1.516249  1.506824  1.518143 
dram[3]:  1.510715  1.518286  1.519864  1.517250  1.605750  1.601917  1.524449  1.536830  1.560423  1.560799  1.559306  1.564890  1.518464  1.523392  1.520588  1.527261 
dram[4]:  1.503918  1.502279  1.511339  1.518293  1.601476  1.599911  1.514874  1.531249  1.545484  1.546178  1.555032  1.556527  1.519324  1.512396  1.514321  1.514150 
dram[5]:  1.512337  1.510259  1.526453  1.521586  1.611347  1.599740  1.532864  1.524252  1.558521  1.557914  1.558864  1.555126  1.520153  1.521083  1.522464  1.524313 
average row locality = 3976664/2585548 = 1.538035
average row locality_1 = 1878831/1203708 = 1.560869
average row locality_2 = 2097833/1381840 = 1.518145
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     28179     28196     28124     28070     31677     31770     32280     32113     30741     30637     30393     30363     28433     28401     27882     27830 
dram[1]:     28178     28169     28013     28049     31513     31664     32117     32214     30691     30589     30142     30162     28083     28090     27835     27783 
dram[2]:     28108     28108     28079     28124     31589     31867     32205     32274     30689     30752     30360     30353     28426     28250     27776     27774 
dram[3]:     28068     28101     27963     27880     31704     31942     32145     32206     30659     30808     30317     30062     28178     28003     27945     27758 
dram[4]:     28152     28144     28122     27986     31716     31933     32265     32297     30715     30647     30413     30361     28431     28240     27855     27886 
dram[5]:     28132     28145     28041     27914     31728     31982     32210     32147     30742     30773     30249     30231     28161     28038     27767     27791 
total reads: 2846068
bank skew: 32297/27758 = 1.16
chip skew: 475163/473292 = 1.00
number of total write accesses:
dram[0]:     10424     10422     10592     10604     14802     15104     11687     11679     12837     12768     12721     12865     10729     10705     10422     10424 
dram[1]:     10424     10422     10597     10585     14665     14544     11677     11628     12768     12624     12721     12770     10714     10703     10422     10424 
dram[2]:     10424     10422     10604     10584     14990     14705     11733     11661     12939     12830     12793     12760     10707     10616     10422     10424 
dram[3]:     10422     10424     10599     10602     14874     14693     11596     11775     12830     12846     12829     12780     10722     10583     10424     10422 
dram[4]:     10422     10424     10597     10609     14935     14698     11783     11780     12795     12680     12778     12733     10763     10559     10424     10422 
dram[5]:     10422     10424     10592     10608     14993     14732     11774     11628     12828     12819     12891     12846     10723     10561     10424     10422 
total reads: 1130597
bank skew: 15104/10422 = 1.45
chip skew: 188785/187688 = 1.01
average mf latency per bank:
dram[0]:        994      1016       990      1010      1156      1181      1368      1396      1012      1020      1009      1026      1001      1021      1005      1024
dram[1]:        981       982       977       980      1132      1181      1341      1349       991      1001       987       990       985       987       989       991
dram[2]:        968       986       967       981      1126      1179      1330      1359       981       998       983       996       976      1033       979       997
dram[3]:        991       986       989       976      1157      1184      1368      1354      1008       999      1007       994       994       993      1006       999
dram[4]:        966       966       961       957      1129      1169      1327      1327       975       979       980       978       970       977       974       977
dram[5]:        995       990       989       987      1156      1197      1357      1369      1006      1009      1000      1002       997       998      1002      1002
maximum mf latency per bank:
dram[0]:       4386      4376      3983      4115      5033      5417      5153      5551      4447      5154      5032      4352      4369      5761      4647      4385
dram[1]:       3990      4027      4001      4760      5219      4730      4684      5238      4059      4206      4206      3930      4907      4902      4356      3924
dram[2]:       3974      4359      4419      4362      4502      4709      5121      4987      5121      4727      4864      5034      4744      3818      3982      4116
dram[3]:       4254      4110      4092      4428      5255      5126      5572      5269      4451      4290      4486      5236      4861      3967      4097      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      4094      5058      4713      4509      4165      4085      4220
dram[5]:       4408      4399      4394      4705      4930      5585      5222      5026      3998      5101      4194      4401      4804      4253      3621      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1926747 n_act=434083 n_pre=434068 n_req=658332 n_req_1=74646 n_req_2=583686 n_req_3=0 n_rd=950174 n_write=361002 bw_util=0.6333 bw_util_1=0.06471 bw_util_2=0.5685 bw_util_3=0 blp=9.364411 blp_1= 1.674635 blp_2= 8.420110 blp_3= -nan
 n_activity=4051996 dram_eff=0.6417 dram_eff_1=0.06558 dram_eff_2=0.5761 dram_eff_3=0
bk0: 56358a 2094920i bk1: 56392a 2033121i bk2: 56248a 1993341i bk3: 56140a 1958182i bk4: 63354a 1459088i bk5: 63540a 1346122i bk6: 64560a 1487390i bk7: 64226a 1418903i bk8: 61480a 1822201i bk9: 61272a 1769301i bk10: 60786a 1730556i bk11: 60726a 1666077i bk12: 56866a 1854608i bk13: 56802a 1798914i bk14: 55764a 1777046i bk15: 55660a 1715696i 
bw_dist = 0.065	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3008
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1943929 n_act=428010 n_pre=427994 n_req=655780 n_req_1=72059 n_req_2=583721 n_req_3=0 n_rd=946580 n_write=359561 bw_util=0.6311 bw_util_1=0.06256 bw_util_2=0.5686 bw_util_3=0 blp=9.423807 blp_1= 1.629155 blp_2= 8.549322 blp_3= -nan
 n_activity=4020589 dram_eff=0.6446 dram_eff_1=0.06389 dram_eff_2=0.5807 dram_eff_3=0
bk0: 56356a 2087005i bk1: 56338a 2038073i bk2: 56026a 2005286i bk3: 56098a 1958419i bk4: 63026a 1461277i bk5: 63328a 1398984i bk6: 64234a 1503225i bk7: 64428a 1395510i bk8: 61382a 1820779i bk9: 61178a 1774450i bk10: 60284a 1743770i bk11: 60324a 1685688i bk12: 56166a 1857977i bk13: 56180a 1810170i bk14: 55670a 1777375i bk15: 55562a 1716439i 
bw_dist = 0.063	0.569	0.000	0.348	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4085
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1930790 n_act=432523 n_pre=432507 n_req=657850 n_req_1=74185 n_req_2=583665 n_req_3=0 n_rd=949468 n_write=360786 bw_util=0.6328 bw_util_1=0.06432 bw_util_2=0.5685 bw_util_3=0 blp=9.329469 blp_1= 1.651859 blp_2= 8.412104 blp_3= -nan
 n_activity=4053487 dram_eff=0.6411 dram_eff_1=0.06516 dram_eff_2=0.5759 dram_eff_3=0
bk0: 56216a 2099938i bk1: 56216a 2052589i bk2: 56158a 2000908i bk3: 56248a 1959633i bk4: 63178a 1454653i bk5: 63734a 1379482i bk6: 64410a 1507965i bk7: 64548a 1412280i bk8: 61378a 1824873i bk9: 61504a 1763314i bk10: 60720a 1729030i bk11: 60706a 1683180i bk12: 56852a 1859108i bk13: 56500a 1816467i bk14: 55552a 1787144i bk15: 55548a 1723864i 
bw_dist = 0.064	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2285
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1939982 n_act=429082 n_pre=429066 n_req=656787 n_req_1=73083 n_req_2=583704 n_req_3=0 n_rd=947478 n_write=360466 bw_util=0.6318 bw_util_1=0.06329 bw_util_2=0.5686 bw_util_3=0 blp=9.480635 blp_1= 1.642987 blp_2= 8.584328 blp_3= -nan
 n_activity=4021509 dram_eff=0.6451 dram_eff_1=0.06462 dram_eff_2=0.5805 dram_eff_3=0
bk0: 56136a 2083503i bk1: 56202a 2038471i bk2: 55926a 1990532i bk3: 55760a 1947204i bk4: 63408a 1432845i bk5: 63884a 1365592i bk6: 64290a 1472735i bk7: 64412a 1381472i bk8: 61318a 1807773i bk9: 61616a 1747746i bk10: 60634a 1713546i bk11: 60124a 1678127i bk12: 56356a 1857164i bk13: 56006a 1810737i bk14: 55890a 1769433i bk15: 55516a 1704414i 
bw_dist = 0.063	0.569	0.000	0.348	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5074
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1930934 n_act=432164 n_pre=432148 n_req=658138 n_req_1=74463 n_req_2=583675 n_req_3=0 n_rd=950326 n_write=360502 bw_util=0.6332 bw_util_1=0.06467 bw_util_2=0.5685 bw_util_3=0 blp=9.317463 blp_1= 1.654842 blp_2= 8.405196 blp_3= -nan
 n_activity=4053802 dram_eff=0.6414 dram_eff_1=0.0655 dram_eff_2=0.5759 dram_eff_3=0
bk0: 56304a 2104013i bk1: 56288a 2048619i bk2: 56244a 2008154i bk3: 55972a 1966086i bk4: 63432a 1456577i bk5: 63866a 1379401i bk6: 64530a 1489992i bk7: 64594a 1407471i bk8: 61430a 1834915i bk9: 61294a 1792979i bk10: 60826a 1731385i bk11: 60722a 1691137i bk12: 56862a 1855424i bk13: 56480a 1826031i bk14: 55710a 1786867i bk15: 55772a 1721832i 
bw_dist = 0.065	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1884
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4106074 n_nop=1937779 n_act=429686 n_pre=429670 n_req=657257 n_req_1=73573 n_req_2=583684 n_req_3=0 n_rd=948102 n_write=360837 bw_util=0.6322 bw_util_1=0.06369 bw_util_2=0.5685 bw_util_3=0 blp=9.463984 blp_1= 1.649775 blp_2= 8.560947 blp_3= -nan
 n_activity=4021921 dram_eff=0.6455 dram_eff_1=0.06502 dram_eff_2=0.5804 dram_eff_3=0
bk0: 56264a 2084350i bk1: 56290a 2029215i bk2: 56082a 1991094i bk3: 55828a 1952523i bk4: 63456a 1438060i bk5: 63964a 1361474i bk6: 64420a 1465490i bk7: 64294a 1391722i bk8: 61484a 1824077i bk9: 61546a 1755470i bk10: 60498a 1714178i bk11: 60462a 1667097i bk12: 56322a 1847345i bk13: 56076a 1824017i bk14: 55534a 1790083i bk15: 55582a 1714189i 
bw_dist = 0.064	0.569	0.000	0.347	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4875

========= L2 cache stats =========
L2_cache_bank[0]: Access = 263969, Miss = 237710, Miss_rate = 0.901, Pending_hits = 573, Reservation_fails = 246976
L2_cache_bank[1]: Access = 264296, Miss = 237383, Miss_rate = 0.898, Pending_hits = 595, Reservation_fails = 309964
L2_cache_bank[2]: Access = 263361, Miss = 236572, Miss_rate = 0.898, Pending_hits = 537, Reservation_fails = 279553
L2_cache_bank[3]: Access = 265341, Miss = 236722, Miss_rate = 0.892, Pending_hits = 609, Reservation_fails = 341476
L2_cache_bank[4]: Access = 263756, Miss = 237234, Miss_rate = 0.899, Pending_hits = 544, Reservation_fails = 246116
L2_cache_bank[5]: Access = 267434, Miss = 237505, Miss_rate = 0.888, Pending_hits = 622, Reservation_fails = 323607
L2_cache_bank[6]: Access = 264051, Miss = 236979, Miss_rate = 0.897, Pending_hits = 546, Reservation_fails = 258721
L2_cache_bank[7]: Access = 265295, Miss = 236760, Miss_rate = 0.892, Pending_hits = 603, Reservation_fails = 314691
L2_cache_bank[8]: Access = 264321, Miss = 237672, Miss_rate = 0.899, Pending_hits = 530, Reservation_fails = 218221
L2_cache_bank[9]: Access = 265000, Miss = 237495, Miss_rate = 0.896, Pending_hits = 573, Reservation_fails = 261397
L2_cache_bank[10]: Access = 264359, Miss = 237032, Miss_rate = 0.897, Pending_hits = 546, Reservation_fails = 285033
L2_cache_bank[11]: Access = 265216, Miss = 237021, Miss_rate = 0.894, Pending_hits = 558, Reservation_fails = 352192
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 263969, Miss = 237710 (0.901), PendingHit = 573 (0.00217)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 264296, Miss = 237383 (0.898), PendingHit = 595 (0.00225)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 263361, Miss = 236572 (0.898), PendingHit = 537 (0.00204)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265341, Miss = 236722 (0.892), PendingHit = 609 (0.0023)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 263756, Miss = 237234 (0.899), PendingHit = 544 (0.00206)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 267434, Miss = 237505 (0.888), PendingHit = 622 (0.00233)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 264051, Miss = 236979 (0.897), PendingHit = 546 (0.00207)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265295, Miss = 236760 (0.892), PendingHit = 603 (0.00227)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 264321, Miss = 237672 (0.899), PendingHit = 530 (0.00201)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265000, Miss = 237495 (0.896), PendingHit = 573 (0.00216)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 264359, Miss = 237032 (0.897), PendingHit = 546 (0.00207)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 265216, Miss = 237021 (0.894), PendingHit = 558 (0.0021)
L2 Cache Total Miss Rate = 0.896
Stream 1: L2 Cache Miss Rate = 0.804
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 1672429
Stream 1: Misses  = 1344232
Stream 2: Accesses  = 1503970
Stream 2: Misses  = 1501853
Stream 1+2: Accesses  = 3176399
Stream 1+2: Misses  = 2846085
Total Accesses  = 3176399
MPKI-CORES
CORE_L2MPKI_0	44.646
CORE_L2MPKI_1	45.142
CORE_L2MPKI_2	43.919
CORE_L2MPKI_3	44.221
CORE_L2MPKI_4	42.695
CORE_L2MPKI_5	43.780
CORE_L2MPKI_6	43.469
CORE_L2MPKI_7	46.323
CORE_L2MPKI_8	43.178
CORE_L2MPKI_9	44.878
CORE_L2MPKI_10	1.597
CORE_L2MPKI_11	1.599
CORE_L2MPKI_12	1.601
CORE_L2MPKI_13	1.601
CORE_L2MPKI_14	1.602
CORE_L2MPKI_15	1.598
CORE_L2MPKI_16	1.613
CORE_L2MPKI_17	1.600
CORE_L2MPKI_18	1.602
CORE_L2MPKI_19	1.600
CORE_L2MPKI_20	1.595
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.594
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.594
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.595
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 15.807
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	35901
CORE_MISSES_1	33445
CORE_MISSES_2	34336
CORE_MISSES_3	33552
CORE_MISSES_4	33474
CORE_MISSES_5	33135
CORE_MISSES_6	34885
CORE_MISSES_7	35110
CORE_MISSES_8	35242
CORE_MISSES_9	33433
CORE_MISSES_10	49671
CORE_MISSES_11	49745
CORE_MISSES_12	50505
CORE_MISSES_13	50364
CORE_MISSES_14	50509
CORE_MISSES_15	50268
CORE_MISSES_16	50195
CORE_MISSES_17	47752
CORE_MISSES_18	49874
CORE_MISSES_19	51071
CORE_MISSES_20	50882
CORE_MISSES_21	49521
CORE_MISSES_22	50286
CORE_MISSES_23	49448
CORE_MISSES_24	48877
CORE_MISSES_25	51455
CORE_MISSES_26	50834
CORE_MISSES_27	50138
CORE_MISSES_28	50168
CORE_MISSES_29	50156
CORE_MISSES_30	48875
CORE_MISSES_31	49527
CORE_MISSES_32	50826
CORE_MISSES_33	51423
CORE_MISSES_34	49499
CORE_MISSES_35	50765
CORE_MISSES_36	49482
CORE_MISSES_37	50161
CORE_MISSES_38	50821
CORE_MISSES_39	50080
CORE_MISSES_40	49500
CORE_MISSES_41	49484
CORE_MISSES_42	49500
CORE_MISSES_43	48203
CORE_MISSES_44	51440
CORE_MISSES_45	48880
CORE_MISSES_46	50763
CORE_MISSES_47	49420
CORE_MISSES_48	50762
CORE_MISSES_49	49460
CORE_MISSES_50	51420
CORE_MISSES_51	48800
CORE_MISSES_52	51402
CORE_MISSES_53	48780
CORE_MISSES_54	50120
CORE_MISSES_55	50740
CORE_MISSES_56	49480
CORE_MISSES_57	52020
CORE_MISSES_58	50100
CORE_MISSES_59	50120
L2_MISSES = 2846085
L2_total_cache_accesses = 3176399
L2_total_cache_misses = 2846085
L2_total_cache_miss_rate = 0.8960
L2_total_cache_pending_hits = 6836
L2_total_cache_reservation_fails = 3437947
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 228758
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1751400
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2117947
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 92532
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1094560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1306928
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2135
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 272
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 123
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 12952
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=11118913
icnt_total_pkts_simt_to_mem=7367521
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       2.8132
gpu_ipc_2 =     504.2194
gpu_tot_sim_cycle_stream_1 = 3497996
gpu_tot_sim_cycle_stream_2 = 3494632
gpu_sim_insn_1 = 9840630
gpu_sim_insn_2 = 1762061205
gpu_sim_cycle = 3498001
gpu_sim_insn = 1771901835
gpu_ipc =     506.5470
gpu_tot_sim_cycle = 3498001
gpu_tot_sim_insn = 1771901835
gpu_tot_ipc =     506.5470
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16165623
gpu_stall_icnt2sh    = 1558504
gpu_total_sim_rate=281880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 28426119
	L1I_total_cache_misses = 43172
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 95687, Miss = 76773, Miss_rate = 0.802, Pending_hits = 5576, Reservation_fails = 3279958
	L1D_cache_core[1]: Access = 91495, Miss = 73084, Miss_rate = 0.799, Pending_hits = 5257, Reservation_fails = 3192888
	L1D_cache_core[2]: Access = 92746, Miss = 74401, Miss_rate = 0.802, Pending_hits = 5404, Reservation_fails = 3219351
	L1D_cache_core[3]: Access = 92362, Miss = 74027, Miss_rate = 0.801, Pending_hits = 5384, Reservation_fails = 3206106
	L1D_cache_core[4]: Access = 92589, Miss = 73672, Miss_rate = 0.796, Pending_hits = 5359, Reservation_fails = 3228658
	L1D_cache_core[5]: Access = 91553, Miss = 73150, Miss_rate = 0.799, Pending_hits = 5375, Reservation_fails = 3161164
	L1D_cache_core[6]: Access = 94431, Miss = 75948, Miss_rate = 0.804, Pending_hits = 5586, Reservation_fails = 3244035
	L1D_cache_core[7]: Access = 96796, Miss = 76836, Miss_rate = 0.794, Pending_hits = 5688, Reservation_fails = 3283910
	L1D_cache_core[8]: Access = 96555, Miss = 76780, Miss_rate = 0.795, Pending_hits = 5613, Reservation_fails = 3274023
	L1D_cache_core[9]: Access = 91538, Miss = 73600, Miss_rate = 0.804, Pending_hits = 5284, Reservation_fails = 3167370
	L1D_cache_core[10]: Access = 57071, Miss = 56401, Miss_rate = 0.988, Pending_hits = 171, Reservation_fails = 2943171
	L1D_cache_core[11]: Access = 57518, Miss = 56656, Miss_rate = 0.985, Pending_hits = 120, Reservation_fails = 2892225
	L1D_cache_core[12]: Access = 58794, Miss = 57576, Miss_rate = 0.979, Pending_hits = 185, Reservation_fails = 2956585
	L1D_cache_core[13]: Access = 58459, Miss = 57414, Miss_rate = 0.982, Pending_hits = 120, Reservation_fails = 3015085
	L1D_cache_core[14]: Access = 58086, Miss = 56904, Miss_rate = 0.980, Pending_hits = 176, Reservation_fails = 2967534
	L1D_cache_core[15]: Access = 57689, Miss = 57077, Miss_rate = 0.989, Pending_hits = 97, Reservation_fails = 2953994
	L1D_cache_core[16]: Access = 58756, Miss = 57297, Miss_rate = 0.975, Pending_hits = 209, Reservation_fails = 2935423
	L1D_cache_core[17]: Access = 55231, Miss = 54514, Miss_rate = 0.987, Pending_hits = 129, Reservation_fails = 2901477
	L1D_cache_core[18]: Access = 58229, Miss = 56989, Miss_rate = 0.979, Pending_hits = 192, Reservation_fails = 2974401
	L1D_cache_core[19]: Access = 58818, Miss = 57970, Miss_rate = 0.986, Pending_hits = 126, Reservation_fails = 3002615
	L1D_cache_core[20]: Access = 57559, Miss = 57385, Miss_rate = 0.997, Pending_hits = 108, Reservation_fails = 2990376
	L1D_cache_core[21]: Access = 56100, Miss = 56040, Miss_rate = 0.999, Pending_hits = 60, Reservation_fails = 2934747
	L1D_cache_core[22]: Access = 57071, Miss = 56832, Miss_rate = 0.996, Pending_hits = 109, Reservation_fails = 2989595
	L1D_cache_core[23]: Access = 55992, Miss = 55968, Miss_rate = 1.000, Pending_hits = 24, Reservation_fails = 2931486
	L1D_cache_core[24]: Access = 54852, Miss = 54740, Miss_rate = 0.998, Pending_hits = 108, Reservation_fails = 2891521
	L1D_cache_core[25]: Access = 58016, Miss = 57974, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 3037467
	L1D_cache_core[26]: Access = 56788, Miss = 56692, Miss_rate = 0.998, Pending_hits = 96, Reservation_fails = 2977935
	L1D_cache_core[27]: Access = 56044, Miss = 55996, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 2942174
	L1D_cache_core[28]: Access = 56772, Miss = 56688, Miss_rate = 0.999, Pending_hits = 84, Reservation_fails = 2999913
	L1D_cache_core[29]: Access = 56708, Miss = 56672, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 2993353
	L1D_cache_core[30]: Access = 54720, Miss = 54720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2928586
	L1D_cache_core[31]: Access = 56020, Miss = 56020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2929800
	L1D_cache_core[32]: Access = 57320, Miss = 57320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2996834
	L1D_cache_core[33]: Access = 57280, Miss = 57280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2990811
	L1D_cache_core[34]: Access = 55340, Miss = 55340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2922250
	L1D_cache_core[35]: Access = 56620, Miss = 56620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2959570
	L1D_cache_core[36]: Access = 55980, Miss = 55980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2957193
	L1D_cache_core[37]: Access = 56660, Miss = 56660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2968350
	L1D_cache_core[38]: Access = 57320, Miss = 57320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3006528
	L1D_cache_core[39]: Access = 55940, Miss = 55940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2966985
	L1D_cache_core[40]: Access = 56000, Miss = 56000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2976685
	L1D_cache_core[41]: Access = 55360, Miss = 55360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2930098
	L1D_cache_core[42]: Access = 56000, Miss = 56000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2962979
	L1D_cache_core[43]: Access = 54700, Miss = 54700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2877747
	L1D_cache_core[44]: Access = 57940, Miss = 57940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2982550
	L1D_cache_core[45]: Access = 54740, Miss = 54740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2900233
	L1D_cache_core[46]: Access = 56620, Miss = 56620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2977840
	L1D_cache_core[47]: Access = 55920, Miss = 55920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2986876
	L1D_cache_core[48]: Access = 56620, Miss = 56620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2936092
	L1D_cache_core[49]: Access = 55320, Miss = 55320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2933853
	L1D_cache_core[50]: Access = 57940, Miss = 57940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2942617
	L1D_cache_core[51]: Access = 54640, Miss = 54640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2934945
	L1D_cache_core[52]: Access = 57900, Miss = 57900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3016890
	L1D_cache_core[53]: Access = 54640, Miss = 54640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2891701
	L1D_cache_core[54]: Access = 55980, Miss = 55980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3000508
	L1D_cache_core[55]: Access = 57240, Miss = 57240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3023197
	L1D_cache_core[56]: Access = 55980, Miss = 55980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2983038
	L1D_cache_core[57]: Access = 57880, Miss = 57880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2958016
	L1D_cache_core[58]: Access = 55960, Miss = 55960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2946995
	L1D_cache_core[59]: Access = 56000, Miss = 56000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2987820
	L1D_total_cache_accesses = 3766885
	L1D_total_cache_misses = 3568636
	L1D_total_cache_miss_rate = 0.9474
	L1D_total_cache_pending_hits = 56766
	L1D_total_cache_reservation_fails = 180266127
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 233351
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 139022
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2241235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146066474
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 231991
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1327401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34199653
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 28382947
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43172
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2442, 2455, 2496, 2064, 2036, 2077, 2079, 2386, 2047, 1952, 2049, 2733, 2019, 1385, 2049, 1805, 2079, 1739, 1999, 2169, 2064, 1619, 1997, 1656, 2053, 1613, 2455, 1590, 2079, 1595, 2049, 1616, 2453, 1487, 2422, 1560, 1977, 1610, 1479, 1610, 1942, 1610, 2359, 1608, 1816, 1610, 1421, 1567, 
gpgpu_n_tot_thrd_icount = 1796519392
gpgpu_n_tot_w_icount = 56141231
gpgpu_n_stall_shd_mem = 180973083
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2241235
gpgpu_n_mem_write_global = 1329991
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 55328881
gpgpu_n_store_insn = 36327335
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5341351
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 180969248
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:275212843	W0_Idle:23033961	W0_Scoreboard:64169827	W1:178116	W2:146299	W3:147715	W4:116316	W5:82773	W6:40794	W7:21274	W8:7602	W9:3029	W10:1216	W11:973	W12:895	W13:726	W14:1053	W15:877	W16:1517	W17:2513	W18:3241	W19:7902	W20:8925	W21:16028	W22:20289	W23:20493	W24:22274	W25:22972	W26:16602	W27:9914	W28:4486	W29:1800	W30:776	W31:0	W32:55231945
Warp Occupancy Distribution:
Stall:144977210	W0_Idle:12718848	W0_Scoreboard:28145301	W1:178116	W2:146299	W3:147715	W4:116316	W5:82773	W6:40794	W7:21274	W8:7602	W9:3029	W10:1216	W11:973	W12:895	W13:726	W14:1053	W15:877	W16:1517	W17:2513	W18:3241	W19:7902	W20:8925	W21:16028	W22:20289	W23:20493	W24:22274	W25:22972	W26:16602	W27:9914	W28:4486	W29:1800	W30:776	W31:0	W32:22191009
Warp Occupancy Distribution:
Stall:130235633	W0_Idle:10315113	W0_Scoreboard:36024526	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33040936
warp_utilization0: 0.134130
warp_utilization1: 0.110559
warp_utilization2: 0.157626
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17929880 {8:2241235,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 161206872 {40:204897,72:28,136:1125066,}
traffic_breakdown_coretomem[INST_ACC_R] = 22400 {8:2800,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 304765936 {136:2240926,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10639352 {8:1329919,}
traffic_breakdown_memtocore[INST_ACC_R] = 380800 {136:2800,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5761 
averagemflatency = 1334 
averagemflatency_1 = 1322 
averagemflatency_2= 1348 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 3498000 
mrq_lat_table:1255778 	39660 	61475 	144966 	456305 	726292 	962201 	668157 	151733 	3608 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44036 	208891 	782393 	2183343 	351695 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	87783 	27625 	47595 	119034 	186962 	514489 	1414087 	1107834 	68505 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1553347 	607958 	74222 	5453 	6 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	503892 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	317 	299 	6376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        28        20        32        32        30        28        16        18        56        56        24        28 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        26 
dram[2]:        36        20        30        60        19        22        30        32        28        28        22        16        56        56        24        28 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        28        28 
dram[4]:        26        30        56        36        32        18        32        30        28        28        20        36        56        60        24        25 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        30        20 
maximum service time to same row:
dram[0]:      5303      5304      6080      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5347 
dram[1]:      7984      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3685      4633      5106      4286      5339      4528      4644      6898      6979      3549      3892      4424      4652 
dram[3]:      9564      7829      6792      7212      7962      9050      4779      6297      5542      4843      6768      6962      6825      8037      6337      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      3047      4838      6818      7044      4453      3043      4147      3817 
dram[5]:      8731     10552      6780      7588     11959      9435      8742      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.500485  1.497616  1.503034  1.506844  1.586188  1.604730  1.509974  1.514596  1.539961  1.546312  1.543158  1.545324  1.507715  1.502759  1.506811  1.506074 
dram[1]:  1.517079  1.516499  1.524220  1.517356  1.598276  1.597872  1.529447  1.527786  1.559286  1.554044  1.558843  1.564795  1.516248  1.523620  1.527939  1.524137 
dram[2]:  1.501613  1.504870  1.506780  1.505435  1.599315  1.591763  1.519701  1.525462  1.544861  1.550900  1.542649  1.549813  1.509098  1.515418  1.507219  1.516698 
dram[3]:  1.511200  1.516559  1.516146  1.515869  1.603602  1.599725  1.521770  1.534662  1.559316  1.558243  1.557601  1.560258  1.519178  1.522502  1.521759  1.525741 
dram[4]:  1.504308  1.501109  1.510230  1.516261  1.599529  1.596728  1.513051  1.526024  1.543104  1.542346  1.554431  1.552992  1.518856  1.510611  1.514547  1.514657 
dram[5]:  1.510257  1.510302  1.522863  1.518468  1.608389  1.597534  1.530052  1.521859  1.556309  1.555825  1.556190  1.556028  1.518597  1.520924  1.521741  1.522854 
average row locality = 4470208/2909903 = 1.536205
average row locality_1 = 2114166/1355847 = 1.559295
average row locality_2 = 2356042/1554056 = 1.516060
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     31616     31619     31696     31679     35584     35725     36130     35923     34543     34450     34164     34209     32092     32078     31626     31535 
dram[1]:     31613     31603     31577     31640     35392     35583     35966     36059     34456     34354     34126     34130     31717     31698     31360     31266 
dram[2]:     31551     31528     31645     31729     35516     35768     36047     36108     34553     34523     34183     34179     32077     31897     31487     31499 
dram[3]:     31512     31539     31566     31500     35603     35865     35937     36032     34452     34567     34326     34040     31817     31631     31450     31269 
dram[4]:     31569     31586     31714     31622     35657     35894     36096     36164     34490     34413     34255     34156     32109     31898     31574     31617 
dram[5]:     31556     31587     31590     31532     35681     35914     36044     35991     34536     34556     34328     34253     31797     31657     31276     31311 
total reads: 3203028
bank skew: 36164/31266 = 1.16
chip skew: 534814/532540 = 1.00
number of total write accesses:
dram[0]:     11736     11734     11904     11917     16508     16862     13074     13056     14360     14265     14214     14393     12072     12040     11734     11736 
dram[1]:     11736     11734     11909     11899     16349     16220     13065     13015     14267     14070     14234     14230     12051     12036     11734     11736 
dram[2]:     11736     11734     11916     11897     16748     16367     13129     13050     14467     14335     14304     14248     12043     11941     11734     11736 
dram[3]:     11734     11736     11911     11916     16575     16390     12959     13180     14339     14340     14335     14289     12069     11908     11736     11734 
dram[4]:     11734     11736     11909     11925     16670     16418     13175     13180     14323     14174     14293     14243     12114     11878     11736     11734 
dram[5]:     11734     11736     11906     11922     16738     16434     13164     13022     14329     14300     14429     14390     12054     11884     11736     11734 
total reads: 1267180
bank skew: 16862/11734 = 1.44
chip skew: 211605/210285 = 1.01
average mf latency per bank:
dram[0]:        993      1017       992      1015      1155      1184      1378      1414      1010      1025      1008      1030      1004      1026      1007      1031
dram[1]:        977       976       975       977      1129      1177      1345      1353       987       994       987       991       983       984       984       987
dram[2]:        968       984       972       982      1129      1179      1346      1367       984       996       986       996       981      1030       985       998
dram[3]:        988       987       987       981      1150      1185      1377      1369      1004      1001      1008      1001       993       997      1001       999
dram[4]:        964       968       963       967      1125      1170      1339      1342       975       982       981       982       971       984       976       985
dram[5]:        994       992       991       991      1154      1200      1367      1385      1005      1011      1007      1010       999      1003      1001      1005
maximum mf latency per bank:
dram[0]:       4386      4543      4101      4115      5033      5417      5153      5551      4447      5154      5032      4352      4369      5761      4647      4449
dram[1]:       4075      4027      4001      4760      5219      4730      4684      5238      4255      4206      4471      4836      4907      4902      4356      3924
dram[2]:       3974      4359      4419      4362      4502      4709      5121      4987      5121      4727      4864      5034      4744      4097      3982      4116
dram[3]:       4254      4110      4092      4428      5255      5126      5572      5269      4451      4290      4486      5236      4861      4420      4097      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      4094      5058      4713      4509      4165      4299      4365
dram[5]:       4408      4399      4394      4705      4930      5585      5222      5026      3998      5101      4194      4401      4804      4253      3696      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2165929 n_act=488534 n_pre=488518 n_req=740346 n_req_1=83740 n_req_2=656606 n_req_3=0 n_rd=1069338 n_write=405042 bw_util=0.6335 bw_util_1=0.06474 bw_util_2=0.5688 bw_util_3=0 blp=9.363907 blp_1= 1.673111 blp_2= 8.428310 blp_3= -nan
 n_activity=4557247 dram_eff=0.6418 dram_eff_1=0.06559 dram_eff_2=0.5763 dram_eff_3=0
bk0: 63232a 2352317i bk1: 63238a 2285411i bk2: 63392a 2236647i bk3: 63358a 2193071i bk4: 71168a 1648952i bk5: 71450a 1522142i bk6: 72260a 1684759i bk7: 71846a 1610494i bk8: 69086a 2054132i bk9: 68900a 1993270i bk10: 68328a 1952888i bk11: 68418a 1874995i bk12: 64184a 2078558i bk13: 64156a 2013438i bk14: 63252a 1984556i bk15: 63070a 1914905i 
bw_dist = 0.065	0.569	0.000	0.353	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2718
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2185605 n_act=481670 n_pre=481654 n_req=737266 n_req_1=80625 n_req_2=656641 n_req_3=0 n_rd=1065080 n_write=403352 bw_util=0.6312 bw_util_1=0.06245 bw_util_2=0.5688 bw_util_3=0 blp=9.425413 blp_1= 1.622375 blp_2= 8.566151 blp_3= -nan
 n_activity=4520328 dram_eff=0.6448 dram_eff_1=0.06379 dram_eff_2=0.581 dram_eff_3=0
bk0: 63226a 2347066i bk1: 63206a 2290118i bk2: 63154a 2251114i bk3: 63280a 2195009i bk4: 70784a 1655175i bk5: 71166a 1579641i bk6: 71932a 1697241i bk7: 72118a 1579189i bk8: 68912a 2055009i bk9: 68708a 2006320i bk10: 68252a 1957801i bk11: 68260a 1893348i bk12: 63434a 2081381i bk13: 63396a 2026267i bk14: 62720a 1991808i bk15: 62532a 1921164i 
bw_dist = 0.062	0.569	0.000	0.348	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3612
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2170535 n_act=486738 n_pre=486722 n_req=739784 n_req_1=83199 n_req_2=656585 n_req_3=0 n_rd=1068580 n_write=404786 bw_util=0.6331 bw_util_1=0.06434 bw_util_2=0.5687 bw_util_3=0 blp=9.334307 blp_1= 1.651839 blp_2= 8.424385 blp_3= -nan
 n_activity=4558388 dram_eff=0.6413 dram_eff_1=0.06517 dram_eff_2=0.5761 dram_eff_3=0
bk0: 63102a 2358308i bk1: 63056a 2307379i bk2: 63290a 2242600i bk3: 63458a 2192932i bk4: 71032a 1636332i bk5: 71536a 1566222i bk6: 72094a 1701804i bk7: 72216a 1595031i bk8: 69106a 2053112i bk9: 69046a 1990179i bk10: 68366a 1947140i bk11: 68358a 1896057i bk12: 64154a 2082873i bk13: 63794a 2033316i bk14: 62974a 1995999i bk15: 62998a 1925915i 
bw_dist = 0.064	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2162
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2181156 n_act=482811 n_pre=482795 n_req=738526 n_req_1=81906 n_req_2=656620 n_req_3=0 n_rd=1066212 n_write=404387 bw_util=0.632 bw_util_1=0.06326 bw_util_2=0.5688 bw_util_3=0 blp=9.477728 blp_1= 1.637668 blp_2= 8.594626 blp_3= -nan
 n_activity=4522549 dram_eff=0.6453 dram_eff_1=0.06458 dram_eff_2=0.5807 dram_eff_3=0
bk0: 63024a 2340713i bk1: 63078a 2291690i bk2: 63132a 2233368i bk3: 63000a 2179248i bk4: 71206a 1624540i bk5: 71730a 1544846i bk6: 71874a 1669026i bk7: 72064a 1566471i bk8: 68904a 2043208i bk9: 69134a 1973574i bk10: 68652a 1926307i bk11: 68080a 1880363i bk12: 63634a 2077853i bk13: 63262a 2027116i bk14: 62900a 1986504i bk15: 62538a 1908331i 
bw_dist = 0.063	0.569	0.000	0.347	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4876
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2170222 n_act=486470 n_pre=486454 n_req=740218 n_req_1=83629 n_req_2=656589 n_req_3=0 n_rd=1069628 n_write=404587 bw_util=0.6335 bw_util_1=0.06476 bw_util_2=0.5687 bw_util_3=0 blp=9.325210 blp_1= 1.650938 blp_2= 8.419080 blp_3= -nan
 n_activity=4559196 dram_eff=0.6416 dram_eff_1=0.06558 dram_eff_2=0.576 dram_eff_3=0
bk0: 63138a 2363183i bk1: 63172a 2303057i bk2: 63428a 2251746i bk3: 63244a 2196797i bk4: 71314a 1643593i bk5: 71788a 1554058i bk6: 72192a 1682188i bk7: 72328a 1587923i bk8: 68980a 2067590i bk9: 68826a 2021058i bk10: 68510a 1951974i bk11: 68312a 1898688i bk12: 64218a 2077416i bk13: 63796a 2044306i bk14: 63148a 1995667i bk15: 63234a 1919865i 
bw_dist = 0.065	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1868
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2177909 n_act=483681 n_pre=483665 n_req=739248 n_req_1=82645 n_req_2=656603 n_req_3=0 n_rd=1067218 n_write=404888 bw_util=0.6326 bw_util_1=0.0638 bw_util_2=0.5688 bw_util_3=0 blp=9.463591 blp_1= 1.647125 blp_2= 8.570185 blp_3= -nan
 n_activity=4523040 dram_eff=0.6457 dram_eff_1=0.06513 dram_eff_2=0.5806 dram_eff_3=0
bk0: 63112a 2340446i bk1: 63174a 2286345i bk2: 63180a 2234778i bk3: 63064a 2188004i bk4: 71362a 1624344i bk5: 71828a 1538177i bk6: 72088a 1660419i bk7: 71982a 1573633i bk8: 69072a 2059236i bk9: 69112a 1980738i bk10: 68656a 1918537i bk11: 68506a 1867663i bk12: 63594a 2070962i bk13: 63314a 2044112i bk14: 62552a 2009595i bk15: 62622a 1920835i 
bw_dist = 0.064	0.569	0.000	0.347	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.472

========= L2 cache stats =========
L2_cache_bank[0]: Access = 296941, Miss = 267452, Miss_rate = 0.901, Pending_hits = 629, Reservation_fails = 275711
L2_cache_bank[1]: Access = 297501, Miss = 267218, Miss_rate = 0.898, Pending_hits = 656, Reservation_fails = 349689
L2_cache_bank[2]: Access = 296287, Miss = 266208, Miss_rate = 0.898, Pending_hits = 588, Reservation_fails = 315308
L2_cache_bank[3]: Access = 298494, Miss = 266333, Miss_rate = 0.892, Pending_hits = 665, Reservation_fails = 384359
L2_cache_bank[4]: Access = 296899, Miss = 267059, Miss_rate = 0.899, Pending_hits = 590, Reservation_fails = 269236
L2_cache_bank[5]: Access = 300568, Miss = 267231, Miss_rate = 0.889, Pending_hits = 679, Reservation_fails = 351534
L2_cache_bank[6]: Access = 297043, Miss = 266664, Miss_rate = 0.898, Pending_hits = 590, Reservation_fails = 293353
L2_cache_bank[7]: Access = 298579, Miss = 266443, Miss_rate = 0.892, Pending_hits = 662, Reservation_fails = 355084
L2_cache_bank[8]: Access = 297305, Miss = 267464, Miss_rate = 0.900, Pending_hits = 577, Reservation_fails = 240912
L2_cache_bank[9]: Access = 298216, Miss = 267350, Miss_rate = 0.896, Pending_hits = 636, Reservation_fails = 287566
L2_cache_bank[10]: Access = 297443, Miss = 266808, Miss_rate = 0.897, Pending_hits = 611, Reservation_fails = 321035
L2_cache_bank[11]: Access = 298552, Miss = 266801, Miss_rate = 0.894, Pending_hits = 615, Reservation_fails = 399504
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 296941, Miss = 267452 (0.901), PendingHit = 629 (0.00212)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297501, Miss = 267218 (0.898), PendingHit = 656 (0.00221)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 296287, Miss = 266208 (0.898), PendingHit = 588 (0.00198)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298494, Miss = 266333 (0.892), PendingHit = 665 (0.00223)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 296899, Miss = 267059 (0.899), PendingHit = 590 (0.00199)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 300568, Miss = 267231 (0.889), PendingHit = 679 (0.00226)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297043, Miss = 266664 (0.898), PendingHit = 590 (0.00199)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298579, Miss = 266443 (0.892), PendingHit = 662 (0.00222)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297305, Miss = 267464 (0.9), PendingHit = 577 (0.00194)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298216, Miss = 267350 (0.896), PendingHit = 636 (0.00213)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297443, Miss = 266808 (0.897), PendingHit = 611 (0.00205)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298552, Miss = 266801 (0.894), PendingHit = 615 (0.00206)
L2 Cache Total Miss Rate = 0.896
Stream 1: L2 Cache Miss Rate = 0.805
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 1884788
Stream 1: Misses  = 1516369
Stream 2: Accesses  = 1689040
Stream 2: Misses  = 1686662
Stream 1+2: Accesses  = 3573828
Stream 1+2: Misses  = 3203031
Total Accesses  = 3573828
MPKI-CORES
CORE_L2MPKI_0	46.181
CORE_L2MPKI_1	46.697
CORE_L2MPKI_2	45.572
CORE_L2MPKI_3	45.662
CORE_L2MPKI_4	44.228
CORE_L2MPKI_5	45.360
CORE_L2MPKI_6	44.970
CORE_L2MPKI_7	47.612
CORE_L2MPKI_8	44.854
CORE_L2MPKI_9	46.323
CORE_L2MPKI_10	1.597
CORE_L2MPKI_11	1.599
CORE_L2MPKI_12	1.600
CORE_L2MPKI_13	1.600
CORE_L2MPKI_14	1.601
CORE_L2MPKI_15	1.598
CORE_L2MPKI_16	1.611
CORE_L2MPKI_17	1.599
CORE_L2MPKI_18	1.601
CORE_L2MPKI_19	1.599
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.594
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.595
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.595
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 16.314
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	40390
CORE_MISSES_1	37846
CORE_MISSES_2	38780
CORE_MISSES_3	38005
CORE_MISSES_4	37871
CORE_MISSES_5	37577
CORE_MISSES_6	39345
CORE_MISSES_7	39467
CORE_MISSES_8	39798
CORE_MISSES_9	37871
CORE_MISSES_10	56191
CORE_MISSES_11	56265
CORE_MISSES_12	57005
CORE_MISSES_13	56864
CORE_MISSES_14	56369
CORE_MISSES_15	56788
CORE_MISSES_16	56715
CORE_MISSES_17	54272
CORE_MISSES_18	56394
CORE_MISSES_19	57591
CORE_MISSES_20	57382
CORE_MISSES_21	56041
CORE_MISSES_22	56806
CORE_MISSES_23	55968
CORE_MISSES_24	54737
CORE_MISSES_25	57975
CORE_MISSES_26	56694
CORE_MISSES_27	55998
CORE_MISSES_28	56688
CORE_MISSES_29	56676
CORE_MISSES_30	54737
CORE_MISSES_31	56027
CORE_MISSES_32	57327
CORE_MISSES_33	57283
CORE_MISSES_34	55359
CORE_MISSES_35	56626
CORE_MISSES_36	55982
CORE_MISSES_37	56662
CORE_MISSES_38	57321
CORE_MISSES_39	55940
CORE_MISSES_40	56000
CORE_MISSES_41	55364
CORE_MISSES_42	56003
CORE_MISSES_43	54704
CORE_MISSES_44	57940
CORE_MISSES_45	54740
CORE_MISSES_46	56623
CORE_MISSES_47	55920
CORE_MISSES_48	56622
CORE_MISSES_49	55320
CORE_MISSES_50	57940
CORE_MISSES_51	54640
CORE_MISSES_52	57902
CORE_MISSES_53	54640
CORE_MISSES_54	55980
CORE_MISSES_55	57240
CORE_MISSES_56	55980
CORE_MISSES_57	57880
CORE_MISSES_58	55960
CORE_MISSES_59	56000
L2_MISSES = 3203031
L2_total_cache_accesses = 3573828
L2_total_cache_misses = 3203031
L2_total_cache_miss_rate = 0.8962
L2_total_cache_pending_hits = 7498
L2_total_cache_reservation_fails = 3843291
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1974223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2373313
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 97583
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1228674
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1454765
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2369
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 132
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15093
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12548729
icnt_total_pkts_simt_to_mem=8279303
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       2.8132
gpu_ipc_2 =     504.2194
gpu_tot_sim_cycle_stream_1 = 3497996
gpu_tot_sim_cycle_stream_2 = 3494632
gpu_sim_insn_1 = 9840630
gpu_sim_insn_2 = 1762061205
gpu_sim_cycle = 3498001
gpu_sim_insn = 1771901835
gpu_ipc =     506.5470
gpu_tot_sim_cycle = 3498001
gpu_tot_sim_insn = 1771901835
gpu_tot_ipc =     506.5470
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 16165623
gpu_stall_icnt2sh    = 1558504
gpu_total_sim_rate=281880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 28426119
	L1I_total_cache_misses = 43172
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 95687, Miss = 76773, Miss_rate = 0.802, Pending_hits = 5576, Reservation_fails = 3279958
	L1D_cache_core[1]: Access = 91495, Miss = 73084, Miss_rate = 0.799, Pending_hits = 5257, Reservation_fails = 3192888
	L1D_cache_core[2]: Access = 92746, Miss = 74401, Miss_rate = 0.802, Pending_hits = 5404, Reservation_fails = 3219351
	L1D_cache_core[3]: Access = 92362, Miss = 74027, Miss_rate = 0.801, Pending_hits = 5384, Reservation_fails = 3206106
	L1D_cache_core[4]: Access = 92589, Miss = 73672, Miss_rate = 0.796, Pending_hits = 5359, Reservation_fails = 3228658
	L1D_cache_core[5]: Access = 91553, Miss = 73150, Miss_rate = 0.799, Pending_hits = 5375, Reservation_fails = 3161164
	L1D_cache_core[6]: Access = 94431, Miss = 75948, Miss_rate = 0.804, Pending_hits = 5586, Reservation_fails = 3244035
	L1D_cache_core[7]: Access = 96796, Miss = 76836, Miss_rate = 0.794, Pending_hits = 5688, Reservation_fails = 3283910
	L1D_cache_core[8]: Access = 96555, Miss = 76780, Miss_rate = 0.795, Pending_hits = 5613, Reservation_fails = 3274023
	L1D_cache_core[9]: Access = 91538, Miss = 73600, Miss_rate = 0.804, Pending_hits = 5284, Reservation_fails = 3167370
	L1D_cache_core[10]: Access = 57071, Miss = 56401, Miss_rate = 0.988, Pending_hits = 171, Reservation_fails = 2943171
	L1D_cache_core[11]: Access = 57518, Miss = 56656, Miss_rate = 0.985, Pending_hits = 120, Reservation_fails = 2892225
	L1D_cache_core[12]: Access = 58794, Miss = 57576, Miss_rate = 0.979, Pending_hits = 185, Reservation_fails = 2956585
	L1D_cache_core[13]: Access = 58459, Miss = 57414, Miss_rate = 0.982, Pending_hits = 120, Reservation_fails = 3015085
	L1D_cache_core[14]: Access = 58086, Miss = 56904, Miss_rate = 0.980, Pending_hits = 176, Reservation_fails = 2967534
	L1D_cache_core[15]: Access = 57689, Miss = 57077, Miss_rate = 0.989, Pending_hits = 97, Reservation_fails = 2953994
	L1D_cache_core[16]: Access = 58756, Miss = 57297, Miss_rate = 0.975, Pending_hits = 209, Reservation_fails = 2935423
	L1D_cache_core[17]: Access = 55231, Miss = 54514, Miss_rate = 0.987, Pending_hits = 129, Reservation_fails = 2901477
	L1D_cache_core[18]: Access = 58229, Miss = 56989, Miss_rate = 0.979, Pending_hits = 192, Reservation_fails = 2974401
	L1D_cache_core[19]: Access = 58818, Miss = 57970, Miss_rate = 0.986, Pending_hits = 126, Reservation_fails = 3002615
	L1D_cache_core[20]: Access = 57559, Miss = 57385, Miss_rate = 0.997, Pending_hits = 108, Reservation_fails = 2990376
	L1D_cache_core[21]: Access = 56100, Miss = 56040, Miss_rate = 0.999, Pending_hits = 60, Reservation_fails = 2934747
	L1D_cache_core[22]: Access = 57071, Miss = 56832, Miss_rate = 0.996, Pending_hits = 109, Reservation_fails = 2989595
	L1D_cache_core[23]: Access = 55992, Miss = 55968, Miss_rate = 1.000, Pending_hits = 24, Reservation_fails = 2931486
	L1D_cache_core[24]: Access = 54852, Miss = 54740, Miss_rate = 0.998, Pending_hits = 108, Reservation_fails = 2891521
	L1D_cache_core[25]: Access = 58016, Miss = 57974, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 3037467
	L1D_cache_core[26]: Access = 56788, Miss = 56692, Miss_rate = 0.998, Pending_hits = 96, Reservation_fails = 2977935
	L1D_cache_core[27]: Access = 56044, Miss = 55996, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 2942174
	L1D_cache_core[28]: Access = 56772, Miss = 56688, Miss_rate = 0.999, Pending_hits = 84, Reservation_fails = 2999913
	L1D_cache_core[29]: Access = 56708, Miss = 56672, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 2993353
	L1D_cache_core[30]: Access = 54720, Miss = 54720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2928586
	L1D_cache_core[31]: Access = 56020, Miss = 56020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2929800
	L1D_cache_core[32]: Access = 57320, Miss = 57320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2996834
	L1D_cache_core[33]: Access = 57280, Miss = 57280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2990811
	L1D_cache_core[34]: Access = 55340, Miss = 55340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2922250
	L1D_cache_core[35]: Access = 56620, Miss = 56620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2959570
	L1D_cache_core[36]: Access = 55980, Miss = 55980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2957193
	L1D_cache_core[37]: Access = 56660, Miss = 56660, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2968350
	L1D_cache_core[38]: Access = 57320, Miss = 57320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3006528
	L1D_cache_core[39]: Access = 55940, Miss = 55940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2966985
	L1D_cache_core[40]: Access = 56000, Miss = 56000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2976685
	L1D_cache_core[41]: Access = 55360, Miss = 55360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2930098
	L1D_cache_core[42]: Access = 56000, Miss = 56000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2962979
	L1D_cache_core[43]: Access = 54700, Miss = 54700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2877747
	L1D_cache_core[44]: Access = 57940, Miss = 57940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2982550
	L1D_cache_core[45]: Access = 54740, Miss = 54740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2900233
	L1D_cache_core[46]: Access = 56620, Miss = 56620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2977840
	L1D_cache_core[47]: Access = 55920, Miss = 55920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2986876
	L1D_cache_core[48]: Access = 56620, Miss = 56620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2936092
	L1D_cache_core[49]: Access = 55320, Miss = 55320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2933853
	L1D_cache_core[50]: Access = 57940, Miss = 57940, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2942617
	L1D_cache_core[51]: Access = 54640, Miss = 54640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2934945
	L1D_cache_core[52]: Access = 57900, Miss = 57900, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3016890
	L1D_cache_core[53]: Access = 54640, Miss = 54640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2891701
	L1D_cache_core[54]: Access = 55980, Miss = 55980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3000508
	L1D_cache_core[55]: Access = 57240, Miss = 57240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3023197
	L1D_cache_core[56]: Access = 55980, Miss = 55980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2983038
	L1D_cache_core[57]: Access = 57880, Miss = 57880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2958016
	L1D_cache_core[58]: Access = 55960, Miss = 55960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2946995
	L1D_cache_core[59]: Access = 56000, Miss = 56000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2987820
	L1D_total_cache_accesses = 3766885
	L1D_total_cache_misses = 3568636
	L1D_total_cache_miss_rate = 0.9474
	L1D_total_cache_pending_hits = 56766
	L1D_total_cache_reservation_fails = 180266127
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 233351
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 139022
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 56636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2241235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146066474
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 231991
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1327401
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34199653
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 28382947
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 43172
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2442, 2455, 2496, 2064, 2036, 2077, 2079, 2386, 2047, 1952, 2049, 2733, 2019, 1385, 2049, 1805, 2079, 1739, 1999, 2169, 2064, 1619, 1997, 1656, 2053, 1613, 2455, 1590, 2079, 1595, 2049, 1616, 2453, 1487, 2422, 1560, 1977, 1610, 1479, 1610, 1942, 1610, 2359, 1608, 1816, 1610, 1421, 1567, 
gpgpu_n_tot_thrd_icount = 1796519392
gpgpu_n_tot_w_icount = 56141231
gpgpu_n_stall_shd_mem = 180973083
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2241235
gpgpu_n_mem_write_global = 1329991
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 55328881
gpgpu_n_store_insn = 36327335
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5341351
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 180969248
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:275212843	W0_Idle:23033961	W0_Scoreboard:64169827	W1:178116	W2:146299	W3:147715	W4:116316	W5:82773	W6:40794	W7:21274	W8:7602	W9:3029	W10:1216	W11:973	W12:895	W13:726	W14:1053	W15:877	W16:1517	W17:2513	W18:3241	W19:7902	W20:8925	W21:16028	W22:20289	W23:20493	W24:22274	W25:22972	W26:16602	W27:9914	W28:4486	W29:1800	W30:776	W31:0	W32:55231945
Warp Occupancy Distribution:
Stall:144977210	W0_Idle:12718848	W0_Scoreboard:28145301	W1:178116	W2:146299	W3:147715	W4:116316	W5:82773	W6:40794	W7:21274	W8:7602	W9:3029	W10:1216	W11:973	W12:895	W13:726	W14:1053	W15:877	W16:1517	W17:2513	W18:3241	W19:7902	W20:8925	W21:16028	W22:20289	W23:20493	W24:22274	W25:22972	W26:16602	W27:9914	W28:4486	W29:1800	W30:776	W31:0	W32:22191009
Warp Occupancy Distribution:
Stall:130235633	W0_Idle:10315113	W0_Scoreboard:36024526	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33040936
warp_utilization0: 0.134130
warp_utilization1: 0.110559
warp_utilization2: 0.157626
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17929880 {8:2241235,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 161206872 {40:204897,72:28,136:1125066,}
traffic_breakdown_coretomem[INST_ACC_R] = 22400 {8:2800,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 304765936 {136:2240926,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10639352 {8:1329919,}
traffic_breakdown_memtocore[INST_ACC_R] = 380800 {136:2800,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5761 
averagemflatency = 1334 
averagemflatency_1 = 1322 
averagemflatency_2= 1348 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 3498000 
mrq_lat_table:1255778 	39660 	61475 	144966 	456305 	726292 	962201 	668157 	151733 	3608 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44036 	208891 	782393 	2183343 	351695 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	87783 	27625 	47595 	119034 	186962 	514489 	1414087 	1107834 	68505 	130 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1553347 	607958 	74222 	5453 	6 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	503892 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	317 	299 	6376 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        28        20        32        32        30        28        16        18        56        56        24        28 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        16        56        56        26        26 
dram[2]:        36        20        30        60        19        22        30        32        28        28        22        16        56        56        24        28 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        18        56        60        28        28 
dram[4]:        26        30        56        36        32        18        32        30        28        28        20        36        56        60        24        25 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        30        20 
maximum service time to same row:
dram[0]:      5303      5304      6080      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5347 
dram[1]:      7984      7678      6716      7413      4917      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3685      4633      5106      4286      5339      4528      4644      6898      6979      3549      3892      4424      4652 
dram[3]:      9564      7829      6792      7212      7962      9050      4779      6297      5542      4843      6768      6962      6825      8037      6337      9282 
dram[4]:      5099      4918      3533      4218      6093      5502      3764      3218      3047      4838      6818      7044      4453      3043      4147      3817 
dram[5]:      8731     10552      6780      7588     11959      9435      8742      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.500485  1.497616  1.503034  1.506844  1.586188  1.604730  1.509974  1.514596  1.539961  1.546312  1.543158  1.545324  1.507715  1.502759  1.506811  1.506074 
dram[1]:  1.517079  1.516499  1.524220  1.517356  1.598276  1.597872  1.529447  1.527786  1.559286  1.554044  1.558843  1.564795  1.516248  1.523620  1.527939  1.524137 
dram[2]:  1.501613  1.504870  1.506780  1.505435  1.599315  1.591763  1.519701  1.525462  1.544861  1.550900  1.542649  1.549813  1.509098  1.515418  1.507219  1.516698 
dram[3]:  1.511200  1.516559  1.516146  1.515869  1.603602  1.599725  1.521770  1.534662  1.559316  1.558243  1.557601  1.560258  1.519178  1.522502  1.521759  1.525741 
dram[4]:  1.504308  1.501109  1.510230  1.516261  1.599529  1.596728  1.513051  1.526024  1.543104  1.542346  1.554431  1.552992  1.518856  1.510611  1.514547  1.514657 
dram[5]:  1.510257  1.510302  1.522863  1.518468  1.608389  1.597534  1.530052  1.521859  1.556309  1.555825  1.556190  1.556028  1.518597  1.520924  1.521741  1.522854 
average row locality = 4470208/2909903 = 1.536205
average row locality_1 = 2114166/1355847 = 1.559295
average row locality_2 = 2356042/1554056 = 1.516060
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     31616     31619     31696     31679     35584     35725     36130     35923     34543     34450     34164     34209     32092     32078     31626     31535 
dram[1]:     31613     31603     31577     31640     35392     35583     35966     36059     34456     34354     34126     34130     31717     31698     31360     31266 
dram[2]:     31551     31528     31645     31729     35516     35768     36047     36108     34553     34523     34183     34179     32077     31897     31487     31499 
dram[3]:     31512     31539     31566     31500     35603     35865     35937     36032     34452     34567     34326     34040     31817     31631     31450     31269 
dram[4]:     31569     31586     31714     31622     35657     35894     36096     36164     34490     34413     34255     34156     32109     31898     31574     31617 
dram[5]:     31556     31587     31590     31532     35681     35914     36044     35991     34536     34556     34328     34253     31797     31657     31276     31311 
total reads: 3203028
bank skew: 36164/31266 = 1.16
chip skew: 534814/532540 = 1.00
number of total write accesses:
dram[0]:     11736     11734     11904     11917     16508     16862     13074     13056     14360     14265     14214     14393     12072     12040     11734     11736 
dram[1]:     11736     11734     11909     11899     16349     16220     13065     13015     14267     14070     14234     14230     12051     12036     11734     11736 
dram[2]:     11736     11734     11916     11897     16748     16367     13129     13050     14467     14335     14304     14248     12043     11941     11734     11736 
dram[3]:     11734     11736     11911     11916     16575     16390     12959     13180     14339     14340     14335     14289     12069     11908     11736     11734 
dram[4]:     11734     11736     11909     11925     16670     16418     13175     13180     14323     14174     14293     14243     12114     11878     11736     11734 
dram[5]:     11734     11736     11906     11922     16738     16434     13164     13022     14329     14300     14429     14390     12054     11884     11736     11734 
total reads: 1267180
bank skew: 16862/11734 = 1.44
chip skew: 211605/210285 = 1.01
average mf latency per bank:
dram[0]:        993      1017       992      1015      1155      1184      1378      1414      1010      1025      1008      1030      1004      1026      1007      1031
dram[1]:        977       976       975       977      1129      1177      1345      1353       987       994       987       991       983       984       984       987
dram[2]:        968       984       972       982      1129      1179      1346      1367       984       996       986       996       981      1030       985       998
dram[3]:        988       987       987       981      1150      1185      1377      1369      1004      1001      1008      1001       993       997      1001       999
dram[4]:        964       968       963       967      1125      1170      1339      1342       975       982       981       982       971       984       976       985
dram[5]:        994       992       991       991      1154      1200      1367      1385      1005      1011      1007      1010       999      1003      1001      1005
maximum mf latency per bank:
dram[0]:       4386      4543      4101      4115      5033      5417      5153      5551      4447      5154      5032      4352      4369      5761      4647      4449
dram[1]:       4075      4027      4001      4760      5219      4730      4684      5238      4255      4206      4471      4836      4907      4902      4356      3924
dram[2]:       3974      4359      4419      4362      4502      4709      5121      4987      5121      4727      4864      5034      4744      4097      3982      4116
dram[3]:       4254      4110      4092      4428      5255      5126      5572      5269      4451      4290      4486      5236      4861      4420      4097      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      4094      5058      4713      4509      4165      4299      4365
dram[5]:       4408      4399      4394      4705      4930      5585      5222      5026      3998      5101      4194      4401      4804      4253      3696      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2165929 n_act=488534 n_pre=488518 n_req=740346 n_req_1=83740 n_req_2=656606 n_req_3=0 n_rd=1069338 n_write=405042 bw_util=0.6335 bw_util_1=0.06474 bw_util_2=0.5688 bw_util_3=0 blp=9.363907 blp_1= 1.673111 blp_2= 8.428310 blp_3= -nan
 n_activity=4557247 dram_eff=0.6418 dram_eff_1=0.06559 dram_eff_2=0.5763 dram_eff_3=0
bk0: 63232a 2352317i bk1: 63238a 2285411i bk2: 63392a 2236647i bk3: 63358a 2193071i bk4: 71168a 1648952i bk5: 71450a 1522142i bk6: 72260a 1684759i bk7: 71846a 1610494i bk8: 69086a 2054132i bk9: 68900a 1993270i bk10: 68328a 1952888i bk11: 68418a 1874995i bk12: 64184a 2078558i bk13: 64156a 2013438i bk14: 63252a 1984556i bk15: 63070a 1914905i 
bw_dist = 0.065	0.569	0.000	0.353	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2718
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2185605 n_act=481670 n_pre=481654 n_req=737266 n_req_1=80625 n_req_2=656641 n_req_3=0 n_rd=1065080 n_write=403352 bw_util=0.6312 bw_util_1=0.06245 bw_util_2=0.5688 bw_util_3=0 blp=9.425413 blp_1= 1.622375 blp_2= 8.566151 blp_3= -nan
 n_activity=4520328 dram_eff=0.6448 dram_eff_1=0.06379 dram_eff_2=0.581 dram_eff_3=0
bk0: 63226a 2347066i bk1: 63206a 2290118i bk2: 63154a 2251114i bk3: 63280a 2195009i bk4: 70784a 1655175i bk5: 71166a 1579641i bk6: 71932a 1697241i bk7: 72118a 1579189i bk8: 68912a 2055009i bk9: 68708a 2006320i bk10: 68252a 1957801i bk11: 68260a 1893348i bk12: 63434a 2081381i bk13: 63396a 2026267i bk14: 62720a 1991808i bk15: 62532a 1921164i 
bw_dist = 0.062	0.569	0.000	0.348	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3612
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2170535 n_act=486738 n_pre=486722 n_req=739784 n_req_1=83199 n_req_2=656585 n_req_3=0 n_rd=1068580 n_write=404786 bw_util=0.6331 bw_util_1=0.06434 bw_util_2=0.5687 bw_util_3=0 blp=9.334307 blp_1= 1.651839 blp_2= 8.424385 blp_3= -nan
 n_activity=4558388 dram_eff=0.6413 dram_eff_1=0.06517 dram_eff_2=0.5761 dram_eff_3=0
bk0: 63102a 2358308i bk1: 63056a 2307379i bk2: 63290a 2242600i bk3: 63458a 2192932i bk4: 71032a 1636332i bk5: 71536a 1566222i bk6: 72094a 1701804i bk7: 72216a 1595031i bk8: 69106a 2053112i bk9: 69046a 1990179i bk10: 68366a 1947140i bk11: 68358a 1896057i bk12: 64154a 2082873i bk13: 63794a 2033316i bk14: 62974a 1995999i bk15: 62998a 1925915i 
bw_dist = 0.064	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2162
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2181156 n_act=482811 n_pre=482795 n_req=738526 n_req_1=81906 n_req_2=656620 n_req_3=0 n_rd=1066212 n_write=404387 bw_util=0.632 bw_util_1=0.06326 bw_util_2=0.5688 bw_util_3=0 blp=9.477728 blp_1= 1.637668 blp_2= 8.594626 blp_3= -nan
 n_activity=4522549 dram_eff=0.6453 dram_eff_1=0.06458 dram_eff_2=0.5807 dram_eff_3=0
bk0: 63024a 2340713i bk1: 63078a 2291690i bk2: 63132a 2233368i bk3: 63000a 2179248i bk4: 71206a 1624540i bk5: 71730a 1544846i bk6: 71874a 1669026i bk7: 72064a 1566471i bk8: 68904a 2043208i bk9: 69134a 1973574i bk10: 68652a 1926307i bk11: 68080a 1880363i bk12: 63634a 2077853i bk13: 63262a 2027116i bk14: 62900a 1986504i bk15: 62538a 1908331i 
bw_dist = 0.063	0.569	0.000	0.347	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4876
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2170222 n_act=486470 n_pre=486454 n_req=740218 n_req_1=83629 n_req_2=656589 n_req_3=0 n_rd=1069628 n_write=404587 bw_util=0.6335 bw_util_1=0.06476 bw_util_2=0.5687 bw_util_3=0 blp=9.325210 blp_1= 1.650938 blp_2= 8.419080 blp_3= -nan
 n_activity=4559196 dram_eff=0.6416 dram_eff_1=0.06558 dram_eff_2=0.576 dram_eff_3=0
bk0: 63138a 2363183i bk1: 63172a 2303057i bk2: 63428a 2251746i bk3: 63244a 2196797i bk4: 71314a 1643593i bk5: 71788a 1554058i bk6: 72192a 1682188i bk7: 72328a 1587923i bk8: 68980a 2067590i bk9: 68826a 2021058i bk10: 68510a 1951974i bk11: 68312a 1898688i bk12: 64218a 2077416i bk13: 63796a 2044306i bk14: 63148a 1995667i bk15: 63234a 1919865i 
bw_dist = 0.065	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1868
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4617361 n_nop=2177909 n_act=483681 n_pre=483665 n_req=739248 n_req_1=82645 n_req_2=656603 n_req_3=0 n_rd=1067218 n_write=404888 bw_util=0.6326 bw_util_1=0.0638 bw_util_2=0.5688 bw_util_3=0 blp=9.463591 blp_1= 1.647125 blp_2= 8.570185 blp_3= -nan
 n_activity=4523040 dram_eff=0.6457 dram_eff_1=0.06513 dram_eff_2=0.5806 dram_eff_3=0
bk0: 63112a 2340446i bk1: 63174a 2286345i bk2: 63180a 2234778i bk3: 63064a 2188004i bk4: 71362a 1624344i bk5: 71828a 1538177i bk6: 72088a 1660419i bk7: 71982a 1573633i bk8: 69072a 2059236i bk9: 69112a 1980738i bk10: 68656a 1918537i bk11: 68506a 1867663i bk12: 63594a 2070962i bk13: 63314a 2044112i bk14: 62552a 2009595i bk15: 62622a 1920835i 
bw_dist = 0.064	0.569	0.000	0.347	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.472

========= L2 cache stats =========
L2_cache_bank[0]: Access = 296941, Miss = 267452, Miss_rate = 0.901, Pending_hits = 629, Reservation_fails = 275711
L2_cache_bank[1]: Access = 297501, Miss = 267218, Miss_rate = 0.898, Pending_hits = 656, Reservation_fails = 349689
L2_cache_bank[2]: Access = 296287, Miss = 266208, Miss_rate = 0.898, Pending_hits = 588, Reservation_fails = 315308
L2_cache_bank[3]: Access = 298494, Miss = 266333, Miss_rate = 0.892, Pending_hits = 665, Reservation_fails = 384359
L2_cache_bank[4]: Access = 296899, Miss = 267059, Miss_rate = 0.899, Pending_hits = 590, Reservation_fails = 269236
L2_cache_bank[5]: Access = 300568, Miss = 267231, Miss_rate = 0.889, Pending_hits = 679, Reservation_fails = 351534
L2_cache_bank[6]: Access = 297043, Miss = 266664, Miss_rate = 0.898, Pending_hits = 590, Reservation_fails = 293353
L2_cache_bank[7]: Access = 298579, Miss = 266443, Miss_rate = 0.892, Pending_hits = 662, Reservation_fails = 355084
L2_cache_bank[8]: Access = 297305, Miss = 267464, Miss_rate = 0.900, Pending_hits = 577, Reservation_fails = 240912
L2_cache_bank[9]: Access = 298216, Miss = 267350, Miss_rate = 0.896, Pending_hits = 636, Reservation_fails = 287566
L2_cache_bank[10]: Access = 297443, Miss = 266808, Miss_rate = 0.897, Pending_hits = 611, Reservation_fails = 321035
L2_cache_bank[11]: Access = 298552, Miss = 266801, Miss_rate = 0.894, Pending_hits = 615, Reservation_fails = 399504
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 296941, Miss = 267452 (0.901), PendingHit = 629 (0.00212)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297501, Miss = 267218 (0.898), PendingHit = 656 (0.00221)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 296287, Miss = 266208 (0.898), PendingHit = 588 (0.00198)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298494, Miss = 266333 (0.892), PendingHit = 665 (0.00223)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 296899, Miss = 267059 (0.899), PendingHit = 590 (0.00199)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 300568, Miss = 267231 (0.889), PendingHit = 679 (0.00226)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297043, Miss = 266664 (0.898), PendingHit = 590 (0.00199)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298579, Miss = 266443 (0.892), PendingHit = 662 (0.00222)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297305, Miss = 267464 (0.9), PendingHit = 577 (0.00194)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298216, Miss = 267350 (0.896), PendingHit = 636 (0.00213)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 297443, Miss = 266808 (0.897), PendingHit = 611 (0.00205)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 298552, Miss = 266801 (0.894), PendingHit = 615 (0.00206)
L2 Cache Total Miss Rate = 0.896
Stream 1: L2 Cache Miss Rate = 0.805
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 1884788
Stream 1: Misses  = 1516369
Stream 2: Accesses  = 1689040
Stream 2: Misses  = 1686662
Stream 1+2: Accesses  = 3573828
Stream 1+2: Misses  = 3203031
Total Accesses  = 3573828
MPKI-CORES
CORE_L2MPKI_0	46.181
CORE_L2MPKI_1	46.697
CORE_L2MPKI_2	45.572
CORE_L2MPKI_3	45.662
CORE_L2MPKI_4	44.228
CORE_L2MPKI_5	45.360
CORE_L2MPKI_6	44.970
CORE_L2MPKI_7	47.612
CORE_L2MPKI_8	44.854
CORE_L2MPKI_9	46.323
CORE_L2MPKI_10	1.597
CORE_L2MPKI_11	1.599
CORE_L2MPKI_12	1.600
CORE_L2MPKI_13	1.600
CORE_L2MPKI_14	1.601
CORE_L2MPKI_15	1.598
CORE_L2MPKI_16	1.611
CORE_L2MPKI_17	1.599
CORE_L2MPKI_18	1.601
CORE_L2MPKI_19	1.599
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.594
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.595
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.595
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 16.314
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	40390
CORE_MISSES_1	37846
CORE_MISSES_2	38780
CORE_MISSES_3	38005
CORE_MISSES_4	37871
CORE_MISSES_5	37577
CORE_MISSES_6	39345
CORE_MISSES_7	39467
CORE_MISSES_8	39798
CORE_MISSES_9	37871
CORE_MISSES_10	56191
CORE_MISSES_11	56265
CORE_MISSES_12	57005
CORE_MISSES_13	56864
CORE_MISSES_14	56369
CORE_MISSES_15	56788
CORE_MISSES_16	56715
CORE_MISSES_17	54272
CORE_MISSES_18	56394
CORE_MISSES_19	57591
CORE_MISSES_20	57382
CORE_MISSES_21	56041
CORE_MISSES_22	56806
CORE_MISSES_23	55968
CORE_MISSES_24	54737
CORE_MISSES_25	57975
CORE_MISSES_26	56694
CORE_MISSES_27	55998
CORE_MISSES_28	56688
CORE_MISSES_29	56676
CORE_MISSES_30	54737
CORE_MISSES_31	56027
CORE_MISSES_32	57327
CORE_MISSES_33	57283
CORE_MISSES_34	55359
CORE_MISSES_35	56626
CORE_MISSES_36	55982
CORE_MISSES_37	56662
CORE_MISSES_38	57321
CORE_MISSES_39	55940
CORE_MISSES_40	56000
CORE_MISSES_41	55364
CORE_MISSES_42	56003
CORE_MISSES_43	54704
CORE_MISSES_44	57940
CORE_MISSES_45	54740
CORE_MISSES_46	56623
CORE_MISSES_47	55920
CORE_MISSES_48	56622
CORE_MISSES_49	55320
CORE_MISSES_50	57940
CORE_MISSES_51	54640
CORE_MISSES_52	57902
CORE_MISSES_53	54640
CORE_MISSES_54	55980
CORE_MISSES_55	57240
CORE_MISSES_56	55980
CORE_MISSES_57	57880
CORE_MISSES_58	55960
CORE_MISSES_59	56000
L2_MISSES = 3203031
L2_total_cache_accesses = 3573828
L2_total_cache_misses = 3203031
L2_total_cache_miss_rate = 0.8962
L2_total_cache_pending_hits = 7498
L2_total_cache_reservation_fails = 3843291
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1974223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2373313
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 97583
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3688
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1228674
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1454765
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2369
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 299
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 132
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 15093
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12548729
icnt_total_pkts_simt_to_mem=8279303
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       2.7205
gpu_ipc_2 =     504.4557
gpu_tot_sim_cycle_stream_1 = 3884805
gpu_tot_sim_cycle_stream_2 = 3881100
gpu_sim_insn_1 = 10568558
gpu_sim_insn_2 = 1957842965
gpu_sim_cycle = 3884810
gpu_sim_insn = 1968411523
gpu_ipc =     506.6944
gpu_tot_sim_cycle = 3884810
gpu_tot_sim_insn = 1968411523
gpu_tot_ipc =     506.6944
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18028415
gpu_stall_icnt2sh    = 1747870
gpu_total_sim_rate=284411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 31554165
	L1I_total_cache_misses = 47257
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 106664, Miss = 85813, Miss_rate = 0.805, Pending_hits = 6219, Reservation_fails = 3654613
	L1D_cache_core[1]: Access = 102156, Miss = 81845, Miss_rate = 0.801, Pending_hits = 5895, Reservation_fails = 3567758
	L1D_cache_core[2]: Access = 102860, Miss = 82826, Miss_rate = 0.805, Pending_hits = 5972, Reservation_fails = 3595510
	L1D_cache_core[3]: Access = 103063, Miss = 82862, Miss_rate = 0.804, Pending_hits = 5998, Reservation_fails = 3581196
	L1D_cache_core[4]: Access = 103233, Miss = 82524, Miss_rate = 0.799, Pending_hits = 5971, Reservation_fails = 3603979
	L1D_cache_core[5]: Access = 101871, Miss = 81723, Miss_rate = 0.802, Pending_hits = 5948, Reservation_fails = 3537086
	L1D_cache_core[6]: Access = 105463, Miss = 84967, Miss_rate = 0.806, Pending_hits = 6268, Reservation_fails = 3618205
	L1D_cache_core[7]: Access = 107215, Miss = 85488, Miss_rate = 0.797, Pending_hits = 6319, Reservation_fails = 3659765
	L1D_cache_core[8]: Access = 107178, Miss = 85623, Miss_rate = 0.799, Pending_hits = 6202, Reservation_fails = 3649651
	L1D_cache_core[9]: Access = 102224, Miss = 82431, Miss_rate = 0.806, Pending_hits = 5887, Reservation_fails = 3542891
	L1D_cache_core[10]: Access = 63571, Miss = 62901, Miss_rate = 0.989, Pending_hits = 171, Reservation_fails = 3280013
	L1D_cache_core[11]: Access = 64018, Miss = 63156, Miss_rate = 0.987, Pending_hits = 120, Reservation_fails = 3226936
	L1D_cache_core[12]: Access = 65294, Miss = 64076, Miss_rate = 0.981, Pending_hits = 185, Reservation_fails = 3302212
	L1D_cache_core[13]: Access = 64979, Miss = 63934, Miss_rate = 0.984, Pending_hits = 120, Reservation_fails = 3354494
	L1D_cache_core[14]: Access = 64606, Miss = 63424, Miss_rate = 0.982, Pending_hits = 176, Reservation_fails = 3303595
	L1D_cache_core[15]: Access = 64209, Miss = 63597, Miss_rate = 0.990, Pending_hits = 97, Reservation_fails = 3289335
	L1D_cache_core[16]: Access = 65276, Miss = 63817, Miss_rate = 0.978, Pending_hits = 209, Reservation_fails = 3278811
	L1D_cache_core[17]: Access = 61751, Miss = 61034, Miss_rate = 0.988, Pending_hits = 129, Reservation_fails = 3241986
	L1D_cache_core[18]: Access = 64729, Miss = 63489, Miss_rate = 0.981, Pending_hits = 192, Reservation_fails = 3320362
	L1D_cache_core[19]: Access = 64698, Miss = 63850, Miss_rate = 0.987, Pending_hits = 126, Reservation_fails = 3317579
	L1D_cache_core[20]: Access = 64079, Miss = 63905, Miss_rate = 0.997, Pending_hits = 108, Reservation_fails = 3330625
	L1D_cache_core[21]: Access = 61960, Miss = 61900, Miss_rate = 0.999, Pending_hits = 60, Reservation_fails = 3256276
	L1D_cache_core[22]: Access = 63591, Miss = 63352, Miss_rate = 0.996, Pending_hits = 109, Reservation_fails = 3326314
	L1D_cache_core[23]: Access = 62512, Miss = 62488, Miss_rate = 1.000, Pending_hits = 24, Reservation_fails = 3253585
	L1D_cache_core[24]: Access = 61372, Miss = 61260, Miss_rate = 0.998, Pending_hits = 108, Reservation_fails = 3232617
	L1D_cache_core[25]: Access = 63876, Miss = 63834, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 3358942
	L1D_cache_core[26]: Access = 62648, Miss = 62552, Miss_rate = 0.998, Pending_hits = 96, Reservation_fails = 3303111
	L1D_cache_core[27]: Access = 62544, Miss = 62496, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 3281356
	L1D_cache_core[28]: Access = 62632, Miss = 62548, Miss_rate = 0.999, Pending_hits = 84, Reservation_fails = 3322415
	L1D_cache_core[29]: Access = 63228, Miss = 63192, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 3332701
	L1D_cache_core[30]: Access = 61220, Miss = 61220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3272185
	L1D_cache_core[31]: Access = 62520, Miss = 62520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3263738
	L1D_cache_core[32]: Access = 63840, Miss = 63840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3339293
	L1D_cache_core[33]: Access = 63780, Miss = 63780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3327396
	L1D_cache_core[34]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3260098
	L1D_cache_core[35]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3277459
	L1D_cache_core[36]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3290864
	L1D_cache_core[37]: Access = 62520, Miss = 62520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3295536
	L1D_cache_core[38]: Access = 63180, Miss = 63180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3306524
	L1D_cache_core[39]: Access = 62460, Miss = 62460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3301060
	L1D_cache_core[40]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3307389
	L1D_cache_core[41]: Access = 61860, Miss = 61860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3273977
	L1D_cache_core[42]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3296685
	L1D_cache_core[43]: Access = 60560, Miss = 60560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3193070
	L1D_cache_core[44]: Access = 63820, Miss = 63820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3289164
	L1D_cache_core[45]: Access = 60600, Miss = 60600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3220616
	L1D_cache_core[46]: Access = 63120, Miss = 63120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3302233
	L1D_cache_core[47]: Access = 61780, Miss = 61780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3308109
	L1D_cache_core[48]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3238760
	L1D_cache_core[49]: Access = 61820, Miss = 61820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3265506
	L1D_cache_core[50]: Access = 63800, Miss = 63800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3272973
	L1D_cache_core[51]: Access = 60500, Miss = 60500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3259471
	L1D_cache_core[52]: Access = 63760, Miss = 63760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3338110
	L1D_cache_core[53]: Access = 61140, Miss = 61140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3231785
	L1D_cache_core[54]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3339189
	L1D_cache_core[55]: Access = 63740, Miss = 63740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3363494
	L1D_cache_core[56]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3299926
	L1D_cache_core[57]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3291413
	L1D_cache_core[58]: Access = 61820, Miss = 61820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3272518
	L1D_cache_core[59]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3317013
	L1D_total_cache_accesses = 4185560
	L1D_total_cache_misses = 3968967
	L1D_total_cache_miss_rate = 0.9483
	L1D_total_cache_pending_hits = 62919
	L1D_total_cache_reservation_fails = 200539473
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 253629
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0054
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 151155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62778
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2501847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 162812630
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252269
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1467120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37726843
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31506908
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 47257
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2442, 2455, 2496, 2064, 2036, 2077, 2079, 2438, 2047, 2023, 2049, 2941, 2019, 1548, 2049, 2051, 2079, 2049, 1999, 2479, 2064, 1995, 1997, 2032, 2053, 2034, 2455, 2023, 2079, 1954, 2049, 1944, 2485, 1800, 2470, 1821, 2062, 1881, 1548, 1798, 2062, 1777, 2496, 1769, 1989, 1741, 1604, 1678, 
gpgpu_n_tot_thrd_icount = 1994375776
gpgpu_n_tot_w_icount = 62324243
gpgpu_n_stall_shd_mem = 201336706
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2501845
gpgpu_n_mem_write_global = 1469776
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 61459017
gpgpu_n_store_insn = 40344790
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5863163
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201332871
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:304511984	W0_Idle:25405827	W0_Scoreboard:71599189	W1:182800	W2:153299	W3:154547	W4:122313	W5:87411	W6:43029	W7:22684	W8:8245	W9:3420	W10:1507	W11:1208	W12:1097	W13:877	W14:1330	W15:1112	W16:1726	W17:2692	W18:3727	W19:8899	W20:10461	W21:17666	W22:24572	W23:23806	W24:26034	W25:25969	W26:19512	W27:11162	W28:5048	W29:1996	W30:776	W31:0	W32:61355431
Warp Occupancy Distribution:
Stall:159908764	W0_Idle:14686869	W0_Scoreboard:31451249	W1:182800	W2:153299	W3:154547	W4:122313	W5:87411	W6:43029	W7:22684	W8:8245	W9:3420	W10:1507	W11:1208	W12:1097	W13:877	W14:1330	W15:1112	W16:1726	W17:2692	W18:3727	W19:8899	W20:10461	W21:17666	W22:24572	W23:23806	W24:26034	W25:25969	W26:19512	W27:11162	W28:5048	W29:1996	W30:776	W31:0	W32:24680843
Warp Occupancy Distribution:
Stall:144603220	W0_Idle:10718958	W0_Scoreboard:40147940	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:36674588
warp_utilization0: 0.134366
warp_utilization1: 0.110704
warp_utilization2: 0.157982
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20014760 {8:2501845,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 178799104 {40:219670,72:33,136:1250073,}
traffic_breakdown_coretomem[INST_ACC_R] = 24560 {8:3070,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340207944 {136:2501529,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11757632 {8:1469704,}
traffic_breakdown_memtocore[INST_ACC_R] = 417520 {136:3070,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5761 
averagemflatency = 1335 
averagemflatency_1 = 1323 
averagemflatency_2= 1349 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 3884809 
mrq_lat_table:1395245 	44028 	68269 	161018 	506730 	807213 	1068703 	743114 	168308 	4034 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48711 	229811 	866475 	2435473 	390243 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	97774 	30804 	52328 	129895 	206235 	571335 	1577140 	1233600 	75453 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1729776 	682921 	82856 	6030 	6 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	643677 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	347 	328 	7090 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        28        20        34        32        30        28        16        18        56        56        24        28 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        22        56        56        26        26 
dram[2]:        36        20        30        60        19        22        30        32        28        28        22        16        56        56        24        28 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        22        56        60        28        28 
dram[4]:        26        30        56        36        32        18        32        30        28        28        20        36        56        60        24        25 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        30        20 
maximum service time to same row:
dram[0]:      5303      5304      7375      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5347 
dram[1]:      9638      7678      6716      7413      5554      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3685      4633      5106      5075      5339      4528      4644      6898      6979      3549      3956      4424      4652 
dram[3]:      9564      7829      7866      7212      7962      9050      4779      6297      5542      4843      6768      6962      6825      8037      6337      9282 
dram[4]:      5099      4918      5603      4218      6093      5502      4958      3218      3047      4838      6818      7044      4485      3043      4147      3817 
dram[5]:      8731     10552      9562      7588     11959      9435      9033      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.498851  1.496741  1.501429  1.505779  1.584548  1.601403  1.511254  1.513351  1.539023  1.542315  1.541950  1.543190  1.508558  1.503411  1.505529  1.505080 
dram[1]:  1.518145  1.517692  1.522447  1.517158  1.597141  1.598797  1.531037  1.528723  1.558834  1.552499  1.557102  1.561665  1.519010  1.523518  1.528193  1.523495 
dram[2]:  1.499782  1.504453  1.505817  1.504169  1.596883  1.590323  1.520123  1.525899  1.541782  1.549990  1.541040  1.548185  1.508947  1.514987  1.506842  1.514562 
dram[3]:  1.510690  1.516321  1.515396  1.514820  1.602774  1.599945  1.521859  1.534280  1.557770  1.557384  1.554363  1.558508  1.519159  1.523929  1.521633  1.525124 
dram[4]:  1.502432  1.502370  1.507781  1.513588  1.600381  1.595512  1.512502  1.524680  1.543420  1.540492  1.553353  1.551115  1.518453  1.510704  1.514030  1.514407 
dram[5]:  1.510889  1.511168  1.519729  1.515985  1.608271  1.596364  1.528205  1.522542  1.554682  1.553683  1.553209  1.554694  1.519291  1.521325  1.522714  1.520504 
average row locality = 4966695/3234900 = 1.535347
average row locality_1 = 2351726/1508998 = 1.558469
average row locality_2 = 2614969/1725902 = 1.515132
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     35232     35208     35162     35132     39441     39585     40089     39869     38306     38262     37961     38014     35768     35758     35293     35245 
dram[1]:     35176     35197     35001     35100     39236     39462     39924     39995     38201     38114     37949     38045     35628     35632     35038     34974 
dram[2]:     35115     35130     35085     35164     39379     39620     40021     40044     38371     38310     38011     37992     35701     35557     35192     35218 
dram[3]:     35103     35109     34991     34948     39451     39734     39875     39950     38215     38351     38178     37910     35718     35545     35137     34916 
dram[4]:     35169     35159     35158     35083     39535     39766     40082     40139     38271     38225     38077     37983     35759     35490     35302     35315 
dram[5]:     35132     35154     34997     34976     39531     39795     40023     39962     38309     38296     38176     38176     35718     35552     34955     34976 
total reads: 3562279
bank skew: 40139/34916 = 1.15
chip skew: 594513/592672 = 1.00
number of total write accesses:
dram[0]:     13016     13014     13184     13199     18273     18634     14496     14483     15903     15773     15722     15939     13414     13384     13042     13044 
dram[1]:     13016     13014     13189     13179     18079     17946     14486     14426     15797     15559     15743     15745     13395     13375     13042     13042 
dram[2]:     13016     13014     13196     13180     18516     18131     14559     14455     16020     15873     15816     15761     13376     13268     13042     13042 
dram[3]:     13014     13016     13191     13196     18337     18120     14361     14609     15877     15874     15847     15818     13404     13239     13044     13040 
dram[4]:     13014     13016     13189     13205     18490     18183     14601     14597     15866     15703     15829     15774     13448     13203     13044     13040 
dram[5]:     13014     13016     13186     13202     18534     18161     14592     14443     15867     15825     15958     15932     13387     13208     13044     13040 
total reads: 1404416
bank skew: 18634/13014 = 1.43
chip skew: 234520/233033 = 1.01
average mf latency per bank:
dram[0]:        996      1020       993      1018      1153      1182      1387      1423      1009      1026      1008      1032      1006      1031      1010      1036
dram[1]:        976       978       972       977      1124      1175      1349      1362       984       992       985       993       985       991       982       991
dram[2]:        972       988       974       984      1129      1179      1358      1378       986       997       989      1000       987      1031       991      1003
dram[3]:        988       989       986       981      1146      1185      1382      1378      1002       999      1006      1003       998      1003      1003      1000
dram[4]:        966       970       963       968      1121      1168      1344      1350       973       983       980       983       974       985       980       987
dram[5]:        995       996       989       994      1153      1201      1376      1397      1004      1012      1008      1015      1006      1011      1004      1010
maximum mf latency per bank:
dram[0]:       4386      4543      4101      4115      5033      5417      5153      5551      4447      5154      5032      4376      4369      5761      4647      4449
dram[1]:       4075      4027      4001      4760      5219      4730      4684      5238      4255      4206      4471      4836      4907      4902      4356      3924
dram[2]:       3974      4359      4419      4362      4502      4709      5121      4987      5121      4727      4864      5034      4744      4213      3982      4116
dram[3]:       4254      4110      4092      4428      5255      5126      5572      5269      4451      4290      4486      5236      4861      4422      4097      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      4094      5058      4713      4509      4165      4299      4365
dram[5]:       4408      4399      4394      4705      4930      5585      5222      5026      3998      5101      4234      4460      4804      4554      3881      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2404014 n_act=543031 n_pre=543015 n_req=822472 n_req_1=92946 n_req_2=729526 n_req_3=0 n_rd=1188650 n_write=449238 bw_util=0.6338 bw_util_1=0.06483 bw_util_2=0.569 bw_util_3=0 blp=9.363802 blp_1= 1.672225 blp_2= 8.431073 blp_3= -nan
 n_activity=5062170 dram_eff=0.6421 dram_eff_1=0.06568 dram_eff_2=0.5764 dram_eff_3=0
bk0: 70464a 2610544i bk1: 70416a 2537759i bk2: 70324a 2484731i bk3: 70264a 2441378i bk4: 78882a 1837808i bk5: 79170a 1701292i bk6: 80178a 1872543i bk7: 79738a 1785824i bk8: 76612a 2280199i bk9: 76524a 2216980i bk10: 75922a 2171655i bk11: 76028a 2083770i bk12: 71536a 2301461i bk13: 71516a 2229379i bk14: 70586a 2195558i bk15: 70490a 2112615i 
bw_dist = 0.065	0.569	0.000	0.353	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2575
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2424352 n_act=535472 n_pre=535456 n_req=819755 n_req_1=90198 n_req_2=729557 n_req_3=0 n_rd=1185344 n_write=447324 bw_util=0.6321 bw_util_1=0.06311 bw_util_2=0.569 bw_util_3=0 blp=9.430530 blp_1= 1.621553 blp_2= 8.573514 blp_3= -nan
 n_activity=5021422 dram_eff=0.6455 dram_eff_1=0.06444 dram_eff_2=0.5811 dram_eff_3=0
bk0: 70352a 2603485i bk1: 70394a 2537290i bk2: 70002a 2504910i bk3: 70200a 2443150i bk4: 78472a 1843696i bk5: 78924a 1755598i bk6: 79848a 1887433i bk7: 79990a 1755899i bk8: 76402a 2289496i bk9: 76228a 2234797i bk10: 75898a 2176084i bk11: 76090a 2098307i bk12: 71256a 2297479i bk13: 71264a 2227684i bk14: 70076a 2202488i bk15: 69948a 2115732i 
bw_dist = 0.063	0.569	0.000	0.347	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3772
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2409222 n_act=540995 n_pre=540980 n_req=821850 n_req_1=92349 n_req_2=729501 n_req_3=0 n_rd=1187818 n_write=448933 bw_util=0.6334 bw_util_1=0.06444 bw_util_2=0.569 bw_util_3=0 blp=9.337285 blp_1= 1.650363 blp_2= 8.429490 blp_3= -nan
 n_activity=5063434 dram_eff=0.6415 dram_eff_1=0.06526 dram_eff_2=0.5762 dram_eff_3=0
bk0: 70230a 2613539i bk1: 70258a 2558128i bk2: 70170a 2494822i bk3: 70328a 2439433i bk4: 78758a 1821177i bk5: 79240a 1745776i bk6: 80042a 1887449i bk7: 80088a 1776145i bk8: 76742a 2279574i bk9: 76620a 2214521i bk10: 76022a 2164367i bk11: 75984a 2106788i bk12: 71402a 2307841i bk13: 71114a 2248035i bk14: 70384a 2204653i bk15: 70436a 2124199i 
bw_dist = 0.064	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.219
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2419639 n_act=536807 n_pre=536791 n_req=820996 n_req_1=91456 n_req_2=729540 n_req_3=0 n_rd=1186262 n_write=448449 bw_util=0.6328 bw_util_1=0.06378 bw_util_2=0.569 bw_util_3=0 blp=9.483935 blp_1= 1.638808 blp_2= 8.602839 blp_3= -nan
 n_activity=5023420 dram_eff=0.646 dram_eff_1=0.06511 dram_eff_2=0.5809 dram_eff_3=0
bk0: 70206a 2594530i bk1: 70218a 2542306i bk2: 69982a 2482415i bk3: 69896a 2421250i bk4: 78902a 1809358i bk5: 79468a 1723491i bk6: 79750a 1859086i bk7: 79900a 1739601i bk8: 76430a 2271184i bk9: 76702a 2194535i bk10: 76356a 2142824i bk11: 75820a 2084281i bk12: 71436a 2293789i bk13: 71090a 2230096i bk14: 70274a 2191853i bk15: 69832a 2107732i 
bw_dist = 0.064	0.569	0.000	0.347	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4986
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2408753 n_act=540678 n_pre=540662 n_req=822429 n_req_1=92922 n_req_2=729507 n_req_3=0 n_rd=1189026 n_write=448829 bw_util=0.6339 bw_util_1=0.0649 bw_util_2=0.569 bw_util_3=0 blp=9.328407 blp_1= 1.650254 blp_2= 8.423817 blp_3= -nan
 n_activity=5063810 dram_eff=0.6419 dram_eff_1=0.06573 dram_eff_2=0.5762 dram_eff_3=0
bk0: 70338a 2618435i bk1: 70318a 2556288i bk2: 70316a 2504275i bk3: 70166a 2441099i bk4: 79070a 1828891i bk5: 79532a 1732797i bk6: 80164a 1868429i bk7: 80278a 1767377i bk8: 76542a 2298646i bk9: 76450a 2244046i bk10: 76154a 2165958i bk11: 75966a 2110435i bk12: 71518a 2303598i bk13: 70980a 2264567i bk14: 70604a 2203242i bk15: 70630a 2117428i 
bw_dist = 0.065	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1953
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2415613 n_act=537917 n_pre=537901 n_req=821823 n_req_1=92301 n_req_2=729522 n_req_3=0 n_rd=1187456 n_write=449061 bw_util=0.6333 bw_util_1=0.06435 bw_util_2=0.569 bw_util_3=0 blp=9.475118 blp_1= 1.647650 blp_2= 8.581461 blp_3= -nan
 n_activity=5024127 dram_eff=0.6464 dram_eff_1=0.06568 dram_eff_2=0.5808 dram_eff_3=0
bk0: 70264a 2597366i bk1: 70308a 2536501i bk2: 69994a 2482838i bk3: 69952a 2426690i bk4: 79062a 1804282i bk5: 79590a 1713939i bk6: 80046a 1843500i bk7: 79924a 1752264i bk8: 76618a 2288718i bk9: 76592a 2204032i bk10: 76352a 2131107i bk11: 76352a 2069180i bk12: 71436a 2281543i bk13: 71104a 2251628i bk14: 69910a 2214093i bk15: 69952a 2114290i 
bw_dist = 0.064	0.569	0.000	0.346	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4923

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330060, Miss = 297253, Miss_rate = 0.901, Pending_hits = 679, Reservation_fails = 307541
L2_cache_bank[1]: Access = 330706, Miss = 297074, Miss_rate = 0.898, Pending_hits = 710, Reservation_fails = 393841
L2_cache_bank[2]: Access = 329631, Miss = 296153, Miss_rate = 0.898, Pending_hits = 635, Reservation_fails = 352836
L2_cache_bank[3]: Access = 332301, Miss = 296519, Miss_rate = 0.892, Pending_hits = 729, Reservation_fails = 438027
L2_cache_bank[4]: Access = 329966, Miss = 296875, Miss_rate = 0.900, Pending_hits = 639, Reservation_fails = 296113
L2_cache_bank[5]: Access = 333842, Miss = 297035, Miss_rate = 0.890, Pending_hits = 733, Reservation_fails = 387346
L2_cache_bank[6]: Access = 330526, Miss = 296669, Miss_rate = 0.898, Pending_hits = 647, Reservation_fails = 334257
L2_cache_bank[7]: Access = 332284, Miss = 296463, Miss_rate = 0.892, Pending_hits = 728, Reservation_fails = 407832
L2_cache_bank[8]: Access = 330378, Miss = 297353, Miss_rate = 0.900, Pending_hits = 627, Reservation_fails = 279795
L2_cache_bank[9]: Access = 331530, Miss = 297162, Miss_rate = 0.896, Pending_hits = 685, Reservation_fails = 328405
L2_cache_bank[10]: Access = 330917, Miss = 296841, Miss_rate = 0.897, Pending_hits = 673, Reservation_fails = 359488
L2_cache_bank[11]: Access = 332344, Miss = 296887, Miss_rate = 0.893, Pending_hits = 676, Reservation_fails = 448250
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330060, Miss = 297253 (0.901), PendingHit = 679 (0.00206)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330706, Miss = 297074 (0.898), PendingHit = 710 (0.00215)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329631, Miss = 296153 (0.898), PendingHit = 635 (0.00193)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332301, Miss = 296519 (0.892), PendingHit = 729 (0.00219)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329966, Miss = 296875 (0.9), PendingHit = 639 (0.00194)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333842, Miss = 297035 (0.89), PendingHit = 733 (0.0022)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330526, Miss = 296669 (0.898), PendingHit = 647 (0.00196)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332284, Miss = 296463 (0.892), PendingHit = 728 (0.00219)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330378, Miss = 297353 (0.9), PendingHit = 627 (0.0019)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 331530, Miss = 297162 (0.896), PendingHit = 685 (0.00207)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330917, Miss = 296841 (0.897), PendingHit = 673 (0.00203)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332344, Miss = 296887 (0.893), PendingHit = 676 (0.00203)
L2 Cache Total Miss Rate = 0.896
Stream 1: L2 Cache Miss Rate = 0.805
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 2099695
Stream 1: Misses  = 1690133
Stream 2: Accesses  = 1874790
Stream 2: Misses  = 1872151
Stream 1+2: Accesses  = 3974485
Stream 1+2: Misses  = 3562284
Total Accesses  = 3974485
MPKI-CORES
CORE_L2MPKI_0	47.660
CORE_L2MPKI_1	48.183
CORE_L2MPKI_2	46.775
CORE_L2MPKI_3	47.330
CORE_L2MPKI_4	45.775
CORE_L2MPKI_5	46.605
CORE_L2MPKI_6	46.445
CORE_L2MPKI_7	48.945
CORE_L2MPKI_8	46.396
CORE_L2MPKI_9	47.989
CORE_L2MPKI_10	1.597
CORE_L2MPKI_11	1.599
CORE_L2MPKI_12	1.600
CORE_L2MPKI_13	1.600
CORE_L2MPKI_14	1.601
CORE_L2MPKI_15	1.598
CORE_L2MPKI_16	1.609
CORE_L2MPKI_17	1.599
CORE_L2MPKI_18	1.601
CORE_L2MPKI_19	1.599
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.594
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.595
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.595
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 16.802
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	45140
CORE_MISSES_1	42489
CORE_MISSES_2	43218
CORE_MISSES_3	42752
CORE_MISSES_4	42521
CORE_MISSES_5	42113
CORE_MISSES_6	44096
CORE_MISSES_7	43988
CORE_MISSES_8	44675
CORE_MISSES_9	42702
CORE_MISSES_10	62691
CORE_MISSES_11	62765
CORE_MISSES_12	63505
CORE_MISSES_13	63384
CORE_MISSES_14	62889
CORE_MISSES_15	63308
CORE_MISSES_16	63235
CORE_MISSES_17	60792
CORE_MISSES_18	62894
CORE_MISSES_19	63471
CORE_MISSES_20	63902
CORE_MISSES_21	61901
CORE_MISSES_22	63326
CORE_MISSES_23	62488
CORE_MISSES_24	61257
CORE_MISSES_25	63835
CORE_MISSES_26	62554
CORE_MISSES_27	62498
CORE_MISSES_28	62548
CORE_MISSES_29	63196
CORE_MISSES_30	61237
CORE_MISSES_31	62529
CORE_MISSES_32	63847
CORE_MISSES_33	63786
CORE_MISSES_34	61859
CORE_MISSES_35	62489
CORE_MISSES_36	62502
CORE_MISSES_37	62522
CORE_MISSES_38	63181
CORE_MISSES_39	62460
CORE_MISSES_40	61841
CORE_MISSES_41	61864
CORE_MISSES_42	62503
CORE_MISSES_43	60564
CORE_MISSES_44	63820
CORE_MISSES_45	60600
CORE_MISSES_46	63123
CORE_MISSES_47	61780
CORE_MISSES_48	62482
CORE_MISSES_49	61820
CORE_MISSES_50	63800
CORE_MISSES_51	60500
CORE_MISSES_52	63762
CORE_MISSES_53	61140
CORE_MISSES_54	62500
CORE_MISSES_55	63740
CORE_MISSES_56	61840
CORE_MISSES_57	64400
CORE_MISSES_58	61820
CORE_MISSES_59	61840
L2_MISSES = 3562284
L2_total_cache_accesses = 3974485
L2_total_cache_misses = 3562284
L2_total_cache_miss_rate = 0.8963
L2_total_cache_pending_hits = 8161
L2_total_cache_reservation_fails = 4333731
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2198966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2683082
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3874
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1363175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1634205
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2606
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 323
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 141
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16324
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13992879
icnt_total_pkts_simt_to_mem=9194779
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       2.7205
gpu_ipc_2 =     504.4557
gpu_tot_sim_cycle_stream_1 = 3884805
gpu_tot_sim_cycle_stream_2 = 3881100
gpu_sim_insn_1 = 10568558
gpu_sim_insn_2 = 1957842965
gpu_sim_cycle = 3884810
gpu_sim_insn = 1968411523
gpu_ipc =     506.6944
gpu_tot_sim_cycle = 3884810
gpu_tot_sim_insn = 1968411523
gpu_tot_ipc =     506.6944
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18028415
gpu_stall_icnt2sh    = 1747870
gpu_total_sim_rate=284411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 31554165
	L1I_total_cache_misses = 47257
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 106664, Miss = 85813, Miss_rate = 0.805, Pending_hits = 6219, Reservation_fails = 3654613
	L1D_cache_core[1]: Access = 102156, Miss = 81845, Miss_rate = 0.801, Pending_hits = 5895, Reservation_fails = 3567758
	L1D_cache_core[2]: Access = 102860, Miss = 82826, Miss_rate = 0.805, Pending_hits = 5972, Reservation_fails = 3595510
	L1D_cache_core[3]: Access = 103063, Miss = 82862, Miss_rate = 0.804, Pending_hits = 5998, Reservation_fails = 3581196
	L1D_cache_core[4]: Access = 103233, Miss = 82524, Miss_rate = 0.799, Pending_hits = 5971, Reservation_fails = 3603979
	L1D_cache_core[5]: Access = 101871, Miss = 81723, Miss_rate = 0.802, Pending_hits = 5948, Reservation_fails = 3537086
	L1D_cache_core[6]: Access = 105463, Miss = 84967, Miss_rate = 0.806, Pending_hits = 6268, Reservation_fails = 3618205
	L1D_cache_core[7]: Access = 107215, Miss = 85488, Miss_rate = 0.797, Pending_hits = 6319, Reservation_fails = 3659765
	L1D_cache_core[8]: Access = 107178, Miss = 85623, Miss_rate = 0.799, Pending_hits = 6202, Reservation_fails = 3649651
	L1D_cache_core[9]: Access = 102224, Miss = 82431, Miss_rate = 0.806, Pending_hits = 5887, Reservation_fails = 3542891
	L1D_cache_core[10]: Access = 63571, Miss = 62901, Miss_rate = 0.989, Pending_hits = 171, Reservation_fails = 3280013
	L1D_cache_core[11]: Access = 64018, Miss = 63156, Miss_rate = 0.987, Pending_hits = 120, Reservation_fails = 3226936
	L1D_cache_core[12]: Access = 65294, Miss = 64076, Miss_rate = 0.981, Pending_hits = 185, Reservation_fails = 3302212
	L1D_cache_core[13]: Access = 64979, Miss = 63934, Miss_rate = 0.984, Pending_hits = 120, Reservation_fails = 3354494
	L1D_cache_core[14]: Access = 64606, Miss = 63424, Miss_rate = 0.982, Pending_hits = 176, Reservation_fails = 3303595
	L1D_cache_core[15]: Access = 64209, Miss = 63597, Miss_rate = 0.990, Pending_hits = 97, Reservation_fails = 3289335
	L1D_cache_core[16]: Access = 65276, Miss = 63817, Miss_rate = 0.978, Pending_hits = 209, Reservation_fails = 3278811
	L1D_cache_core[17]: Access = 61751, Miss = 61034, Miss_rate = 0.988, Pending_hits = 129, Reservation_fails = 3241986
	L1D_cache_core[18]: Access = 64729, Miss = 63489, Miss_rate = 0.981, Pending_hits = 192, Reservation_fails = 3320362
	L1D_cache_core[19]: Access = 64698, Miss = 63850, Miss_rate = 0.987, Pending_hits = 126, Reservation_fails = 3317579
	L1D_cache_core[20]: Access = 64079, Miss = 63905, Miss_rate = 0.997, Pending_hits = 108, Reservation_fails = 3330625
	L1D_cache_core[21]: Access = 61960, Miss = 61900, Miss_rate = 0.999, Pending_hits = 60, Reservation_fails = 3256276
	L1D_cache_core[22]: Access = 63591, Miss = 63352, Miss_rate = 0.996, Pending_hits = 109, Reservation_fails = 3326314
	L1D_cache_core[23]: Access = 62512, Miss = 62488, Miss_rate = 1.000, Pending_hits = 24, Reservation_fails = 3253585
	L1D_cache_core[24]: Access = 61372, Miss = 61260, Miss_rate = 0.998, Pending_hits = 108, Reservation_fails = 3232617
	L1D_cache_core[25]: Access = 63876, Miss = 63834, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 3358942
	L1D_cache_core[26]: Access = 62648, Miss = 62552, Miss_rate = 0.998, Pending_hits = 96, Reservation_fails = 3303111
	L1D_cache_core[27]: Access = 62544, Miss = 62496, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 3281356
	L1D_cache_core[28]: Access = 62632, Miss = 62548, Miss_rate = 0.999, Pending_hits = 84, Reservation_fails = 3322415
	L1D_cache_core[29]: Access = 63228, Miss = 63192, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 3332701
	L1D_cache_core[30]: Access = 61220, Miss = 61220, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3272185
	L1D_cache_core[31]: Access = 62520, Miss = 62520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3263738
	L1D_cache_core[32]: Access = 63840, Miss = 63840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3339293
	L1D_cache_core[33]: Access = 63780, Miss = 63780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3327396
	L1D_cache_core[34]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3260098
	L1D_cache_core[35]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3277459
	L1D_cache_core[36]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3290864
	L1D_cache_core[37]: Access = 62520, Miss = 62520, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3295536
	L1D_cache_core[38]: Access = 63180, Miss = 63180, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3306524
	L1D_cache_core[39]: Access = 62460, Miss = 62460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3301060
	L1D_cache_core[40]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3307389
	L1D_cache_core[41]: Access = 61860, Miss = 61860, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3273977
	L1D_cache_core[42]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3296685
	L1D_cache_core[43]: Access = 60560, Miss = 60560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3193070
	L1D_cache_core[44]: Access = 63820, Miss = 63820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3289164
	L1D_cache_core[45]: Access = 60600, Miss = 60600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3220616
	L1D_cache_core[46]: Access = 63120, Miss = 63120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3302233
	L1D_cache_core[47]: Access = 61780, Miss = 61780, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3308109
	L1D_cache_core[48]: Access = 62480, Miss = 62480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3238760
	L1D_cache_core[49]: Access = 61820, Miss = 61820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3265506
	L1D_cache_core[50]: Access = 63800, Miss = 63800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3272973
	L1D_cache_core[51]: Access = 60500, Miss = 60500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3259471
	L1D_cache_core[52]: Access = 63760, Miss = 63760, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3338110
	L1D_cache_core[53]: Access = 61140, Miss = 61140, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3231785
	L1D_cache_core[54]: Access = 62500, Miss = 62500, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3339189
	L1D_cache_core[55]: Access = 63740, Miss = 63740, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3363494
	L1D_cache_core[56]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3299926
	L1D_cache_core[57]: Access = 64400, Miss = 64400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3291413
	L1D_cache_core[58]: Access = 61820, Miss = 61820, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3272518
	L1D_cache_core[59]: Access = 61840, Miss = 61840, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3317013
	L1D_total_cache_accesses = 4185560
	L1D_total_cache_misses = 3968967
	L1D_total_cache_miss_rate = 0.9483
	L1D_total_cache_pending_hits = 62919
	L1D_total_cache_reservation_fails = 200539473
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 253629
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0054
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 151155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62778
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2501847
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 162812630
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 252269
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1467120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37726843
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31506908
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 47257
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2442, 2455, 2496, 2064, 2036, 2077, 2079, 2438, 2047, 2023, 2049, 2941, 2019, 1548, 2049, 2051, 2079, 2049, 1999, 2479, 2064, 1995, 1997, 2032, 2053, 2034, 2455, 2023, 2079, 1954, 2049, 1944, 2485, 1800, 2470, 1821, 2062, 1881, 1548, 1798, 2062, 1777, 2496, 1769, 1989, 1741, 1604, 1678, 
gpgpu_n_tot_thrd_icount = 1994375776
gpgpu_n_tot_w_icount = 62324243
gpgpu_n_stall_shd_mem = 201336706
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2501845
gpgpu_n_mem_write_global = 1469776
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 61459017
gpgpu_n_store_insn = 40344790
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5863163
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 201332871
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:304511984	W0_Idle:25405827	W0_Scoreboard:71599189	W1:182800	W2:153299	W3:154547	W4:122313	W5:87411	W6:43029	W7:22684	W8:8245	W9:3420	W10:1507	W11:1208	W12:1097	W13:877	W14:1330	W15:1112	W16:1726	W17:2692	W18:3727	W19:8899	W20:10461	W21:17666	W22:24572	W23:23806	W24:26034	W25:25969	W26:19512	W27:11162	W28:5048	W29:1996	W30:776	W31:0	W32:61355431
Warp Occupancy Distribution:
Stall:159908764	W0_Idle:14686869	W0_Scoreboard:31451249	W1:182800	W2:153299	W3:154547	W4:122313	W5:87411	W6:43029	W7:22684	W8:8245	W9:3420	W10:1507	W11:1208	W12:1097	W13:877	W14:1330	W15:1112	W16:1726	W17:2692	W18:3727	W19:8899	W20:10461	W21:17666	W22:24572	W23:23806	W24:26034	W25:25969	W26:19512	W27:11162	W28:5048	W29:1996	W30:776	W31:0	W32:24680843
Warp Occupancy Distribution:
Stall:144603220	W0_Idle:10718958	W0_Scoreboard:40147940	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:36674588
warp_utilization0: 0.134366
warp_utilization1: 0.110704
warp_utilization2: 0.157982
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 20014760 {8:2501845,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 178799104 {40:219670,72:33,136:1250073,}
traffic_breakdown_coretomem[INST_ACC_R] = 24560 {8:3070,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340207944 {136:2501529,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11757632 {8:1469704,}
traffic_breakdown_memtocore[INST_ACC_R] = 417520 {136:3070,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5761 
averagemflatency = 1335 
averagemflatency_1 = 1323 
averagemflatency_2= 1349 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5226 
max_icnt2sh_latency = 3884809 
mrq_lat_table:1395245 	44028 	68269 	161018 	506730 	807213 	1068703 	743114 	168308 	4034 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	48711 	229811 	866475 	2435473 	390243 	580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	97774 	30804 	52328 	129895 	206235 	571335 	1577140 	1233600 	75453 	133 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1729776 	682921 	82856 	6030 	6 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	643677 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	347 	328 	7090 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        28        20        34        32        30        28        16        18        56        56        24        28 
dram[1]:        36        28        38        56        29        24        34        28        28        28        30        22        56        56        26        26 
dram[2]:        36        20        30        60        19        22        30        32        28        28        22        16        56        56        24        28 
dram[3]:        22        24        60        50        22        24        30        20        28        28        34        22        56        60        28        28 
dram[4]:        26        30        56        36        32        18        32        30        28        28        20        36        56        60        24        25 
dram[5]:        20        24        42        56        24        32        22        25        28        28        18        20        56        60        30        20 
maximum service time to same row:
dram[0]:      5303      5304      7375      3811      6236      5944      4965      5594      4480      4337      7156      6829      4317      4008      4990      5347 
dram[1]:      9638      7678      6716      7413      5554      8559      5716      9113      5085      4765      5739      7025      7301      6770      8896      9214 
dram[2]:      5171      6775      4159      3685      4633      5106      5075      5339      4528      4644      6898      6979      3549      3956      4424      4652 
dram[3]:      9564      7829      7866      7212      7962      9050      4779      6297      5542      4843      6768      6962      6825      8037      6337      9282 
dram[4]:      5099      4918      5603      4218      6093      5502      4958      3218      3047      4838      6818      7044      4485      3043      4147      3817 
dram[5]:      8731     10552      9562      7588     11959      9435      9033      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.498851  1.496741  1.501429  1.505779  1.584548  1.601403  1.511254  1.513351  1.539023  1.542315  1.541950  1.543190  1.508558  1.503411  1.505529  1.505080 
dram[1]:  1.518145  1.517692  1.522447  1.517158  1.597141  1.598797  1.531037  1.528723  1.558834  1.552499  1.557102  1.561665  1.519010  1.523518  1.528193  1.523495 
dram[2]:  1.499782  1.504453  1.505817  1.504169  1.596883  1.590323  1.520123  1.525899  1.541782  1.549990  1.541040  1.548185  1.508947  1.514987  1.506842  1.514562 
dram[3]:  1.510690  1.516321  1.515396  1.514820  1.602774  1.599945  1.521859  1.534280  1.557770  1.557384  1.554363  1.558508  1.519159  1.523929  1.521633  1.525124 
dram[4]:  1.502432  1.502370  1.507781  1.513588  1.600381  1.595512  1.512502  1.524680  1.543420  1.540492  1.553353  1.551115  1.518453  1.510704  1.514030  1.514407 
dram[5]:  1.510889  1.511168  1.519729  1.515985  1.608271  1.596364  1.528205  1.522542  1.554682  1.553683  1.553209  1.554694  1.519291  1.521325  1.522714  1.520504 
average row locality = 4966695/3234900 = 1.535347
average row locality_1 = 2351726/1508998 = 1.558469
average row locality_2 = 2614969/1725902 = 1.515132
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     35232     35208     35162     35132     39441     39585     40089     39869     38306     38262     37961     38014     35768     35758     35293     35245 
dram[1]:     35176     35197     35001     35100     39236     39462     39924     39995     38201     38114     37949     38045     35628     35632     35038     34974 
dram[2]:     35115     35130     35085     35164     39379     39620     40021     40044     38371     38310     38011     37992     35701     35557     35192     35218 
dram[3]:     35103     35109     34991     34948     39451     39734     39875     39950     38215     38351     38178     37910     35718     35545     35137     34916 
dram[4]:     35169     35159     35158     35083     39535     39766     40082     40139     38271     38225     38077     37983     35759     35490     35302     35315 
dram[5]:     35132     35154     34997     34976     39531     39795     40023     39962     38309     38296     38176     38176     35718     35552     34955     34976 
total reads: 3562279
bank skew: 40139/34916 = 1.15
chip skew: 594513/592672 = 1.00
number of total write accesses:
dram[0]:     13016     13014     13184     13199     18273     18634     14496     14483     15903     15773     15722     15939     13414     13384     13042     13044 
dram[1]:     13016     13014     13189     13179     18079     17946     14486     14426     15797     15559     15743     15745     13395     13375     13042     13042 
dram[2]:     13016     13014     13196     13180     18516     18131     14559     14455     16020     15873     15816     15761     13376     13268     13042     13042 
dram[3]:     13014     13016     13191     13196     18337     18120     14361     14609     15877     15874     15847     15818     13404     13239     13044     13040 
dram[4]:     13014     13016     13189     13205     18490     18183     14601     14597     15866     15703     15829     15774     13448     13203     13044     13040 
dram[5]:     13014     13016     13186     13202     18534     18161     14592     14443     15867     15825     15958     15932     13387     13208     13044     13040 
total reads: 1404416
bank skew: 18634/13014 = 1.43
chip skew: 234520/233033 = 1.01
average mf latency per bank:
dram[0]:        996      1020       993      1018      1153      1182      1387      1423      1009      1026      1008      1032      1006      1031      1010      1036
dram[1]:        976       978       972       977      1124      1175      1349      1362       984       992       985       993       985       991       982       991
dram[2]:        972       988       974       984      1129      1179      1358      1378       986       997       989      1000       987      1031       991      1003
dram[3]:        988       989       986       981      1146      1185      1382      1378      1002       999      1006      1003       998      1003      1003      1000
dram[4]:        966       970       963       968      1121      1168      1344      1350       973       983       980       983       974       985       980       987
dram[5]:        995       996       989       994      1153      1201      1376      1397      1004      1012      1008      1015      1006      1011      1004      1010
maximum mf latency per bank:
dram[0]:       4386      4543      4101      4115      5033      5417      5153      5551      4447      5154      5032      4376      4369      5761      4647      4449
dram[1]:       4075      4027      4001      4760      5219      4730      4684      5238      4255      4206      4471      4836      4907      4902      4356      3924
dram[2]:       3974      4359      4419      4362      4502      4709      5121      4987      5121      4727      4864      5034      4744      4213      3982      4116
dram[3]:       4254      4110      4092      4428      5255      5126      5572      5269      4451      4290      4486      5236      4861      4422      4097      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5695      4094      5058      4713      4509      4165      4299      4365
dram[5]:       4408      4399      4394      4705      4930      5585      5222      5026      3998      5101      4234      4460      4804      4554      3881      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2404014 n_act=543031 n_pre=543015 n_req=822472 n_req_1=92946 n_req_2=729526 n_req_3=0 n_rd=1188650 n_write=449238 bw_util=0.6338 bw_util_1=0.06483 bw_util_2=0.569 bw_util_3=0 blp=9.363802 blp_1= 1.672225 blp_2= 8.431073 blp_3= -nan
 n_activity=5062170 dram_eff=0.6421 dram_eff_1=0.06568 dram_eff_2=0.5764 dram_eff_3=0
bk0: 70464a 2610544i bk1: 70416a 2537759i bk2: 70324a 2484731i bk3: 70264a 2441378i bk4: 78882a 1837808i bk5: 79170a 1701292i bk6: 80178a 1872543i bk7: 79738a 1785824i bk8: 76612a 2280199i bk9: 76524a 2216980i bk10: 75922a 2171655i bk11: 76028a 2083770i bk12: 71536a 2301461i bk13: 71516a 2229379i bk14: 70586a 2195558i bk15: 70490a 2112615i 
bw_dist = 0.065	0.569	0.000	0.353	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2575
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2424352 n_act=535472 n_pre=535456 n_req=819755 n_req_1=90198 n_req_2=729557 n_req_3=0 n_rd=1185344 n_write=447324 bw_util=0.6321 bw_util_1=0.06311 bw_util_2=0.569 bw_util_3=0 blp=9.430530 blp_1= 1.621553 blp_2= 8.573514 blp_3= -nan
 n_activity=5021422 dram_eff=0.6455 dram_eff_1=0.06444 dram_eff_2=0.5811 dram_eff_3=0
bk0: 70352a 2603485i bk1: 70394a 2537290i bk2: 70002a 2504910i bk3: 70200a 2443150i bk4: 78472a 1843696i bk5: 78924a 1755598i bk6: 79848a 1887433i bk7: 79990a 1755899i bk8: 76402a 2289496i bk9: 76228a 2234797i bk10: 75898a 2176084i bk11: 76090a 2098307i bk12: 71256a 2297479i bk13: 71264a 2227684i bk14: 70076a 2202488i bk15: 69948a 2115732i 
bw_dist = 0.063	0.569	0.000	0.347	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.3772
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2409222 n_act=540995 n_pre=540980 n_req=821850 n_req_1=92349 n_req_2=729501 n_req_3=0 n_rd=1187818 n_write=448933 bw_util=0.6334 bw_util_1=0.06444 bw_util_2=0.569 bw_util_3=0 blp=9.337285 blp_1= 1.650363 blp_2= 8.429490 blp_3= -nan
 n_activity=5063434 dram_eff=0.6415 dram_eff_1=0.06526 dram_eff_2=0.5762 dram_eff_3=0
bk0: 70230a 2613539i bk1: 70258a 2558128i bk2: 70170a 2494822i bk3: 70328a 2439433i bk4: 78758a 1821177i bk5: 79240a 1745776i bk6: 80042a 1887449i bk7: 80088a 1776145i bk8: 76742a 2279574i bk9: 76620a 2214521i bk10: 76022a 2164367i bk11: 75984a 2106788i bk12: 71402a 2307841i bk13: 71114a 2248035i bk14: 70384a 2204653i bk15: 70436a 2124199i 
bw_dist = 0.064	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.219
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2419639 n_act=536807 n_pre=536791 n_req=820996 n_req_1=91456 n_req_2=729540 n_req_3=0 n_rd=1186262 n_write=448449 bw_util=0.6328 bw_util_1=0.06378 bw_util_2=0.569 bw_util_3=0 blp=9.483935 blp_1= 1.638808 blp_2= 8.602839 blp_3= -nan
 n_activity=5023420 dram_eff=0.646 dram_eff_1=0.06511 dram_eff_2=0.5809 dram_eff_3=0
bk0: 70206a 2594530i bk1: 70218a 2542306i bk2: 69982a 2482415i bk3: 69896a 2421250i bk4: 78902a 1809358i bk5: 79468a 1723491i bk6: 79750a 1859086i bk7: 79900a 1739601i bk8: 76430a 2271184i bk9: 76702a 2194535i bk10: 76356a 2142824i bk11: 75820a 2084281i bk12: 71436a 2293789i bk13: 71090a 2230096i bk14: 70274a 2191853i bk15: 69832a 2107732i 
bw_dist = 0.064	0.569	0.000	0.347	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4986
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2408753 n_act=540678 n_pre=540662 n_req=822429 n_req_1=92922 n_req_2=729507 n_req_3=0 n_rd=1189026 n_write=448829 bw_util=0.6339 bw_util_1=0.0649 bw_util_2=0.569 bw_util_3=0 blp=9.328407 blp_1= 1.650254 blp_2= 8.423817 blp_3= -nan
 n_activity=5063810 dram_eff=0.6419 dram_eff_1=0.06573 dram_eff_2=0.5762 dram_eff_3=0
bk0: 70338a 2618435i bk1: 70318a 2556288i bk2: 70316a 2504275i bk3: 70166a 2441099i bk4: 79070a 1828891i bk5: 79532a 1732797i bk6: 80164a 1868429i bk7: 80278a 1767377i bk8: 76542a 2298646i bk9: 76450a 2244046i bk10: 76154a 2165958i bk11: 75966a 2110435i bk12: 71518a 2303598i bk13: 70980a 2264567i bk14: 70604a 2203242i bk15: 70630a 2117428i 
bw_dist = 0.065	0.569	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1953
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5127948 n_nop=2415613 n_act=537917 n_pre=537901 n_req=821823 n_req_1=92301 n_req_2=729522 n_req_3=0 n_rd=1187456 n_write=449061 bw_util=0.6333 bw_util_1=0.06435 bw_util_2=0.569 bw_util_3=0 blp=9.475118 blp_1= 1.647650 blp_2= 8.581461 blp_3= -nan
 n_activity=5024127 dram_eff=0.6464 dram_eff_1=0.06568 dram_eff_2=0.5808 dram_eff_3=0
bk0: 70264a 2597366i bk1: 70308a 2536501i bk2: 69994a 2482838i bk3: 69952a 2426690i bk4: 79062a 1804282i bk5: 79590a 1713939i bk6: 80046a 1843500i bk7: 79924a 1752264i bk8: 76618a 2288718i bk9: 76592a 2204032i bk10: 76352a 2131107i bk11: 76352a 2069180i bk12: 71436a 2281543i bk13: 71104a 2251628i bk14: 69910a 2214093i bk15: 69952a 2114290i 
bw_dist = 0.064	0.569	0.000	0.346	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4923

========= L2 cache stats =========
L2_cache_bank[0]: Access = 330060, Miss = 297253, Miss_rate = 0.901, Pending_hits = 679, Reservation_fails = 307541
L2_cache_bank[1]: Access = 330706, Miss = 297074, Miss_rate = 0.898, Pending_hits = 710, Reservation_fails = 393841
L2_cache_bank[2]: Access = 329631, Miss = 296153, Miss_rate = 0.898, Pending_hits = 635, Reservation_fails = 352836
L2_cache_bank[3]: Access = 332301, Miss = 296519, Miss_rate = 0.892, Pending_hits = 729, Reservation_fails = 438027
L2_cache_bank[4]: Access = 329966, Miss = 296875, Miss_rate = 0.900, Pending_hits = 639, Reservation_fails = 296113
L2_cache_bank[5]: Access = 333842, Miss = 297035, Miss_rate = 0.890, Pending_hits = 733, Reservation_fails = 387346
L2_cache_bank[6]: Access = 330526, Miss = 296669, Miss_rate = 0.898, Pending_hits = 647, Reservation_fails = 334257
L2_cache_bank[7]: Access = 332284, Miss = 296463, Miss_rate = 0.892, Pending_hits = 728, Reservation_fails = 407832
L2_cache_bank[8]: Access = 330378, Miss = 297353, Miss_rate = 0.900, Pending_hits = 627, Reservation_fails = 279795
L2_cache_bank[9]: Access = 331530, Miss = 297162, Miss_rate = 0.896, Pending_hits = 685, Reservation_fails = 328405
L2_cache_bank[10]: Access = 330917, Miss = 296841, Miss_rate = 0.897, Pending_hits = 673, Reservation_fails = 359488
L2_cache_bank[11]: Access = 332344, Miss = 296887, Miss_rate = 0.893, Pending_hits = 676, Reservation_fails = 448250
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330060, Miss = 297253 (0.901), PendingHit = 679 (0.00206)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330706, Miss = 297074 (0.898), PendingHit = 710 (0.00215)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329631, Miss = 296153 (0.898), PendingHit = 635 (0.00193)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332301, Miss = 296519 (0.892), PendingHit = 729 (0.00219)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 329966, Miss = 296875 (0.9), PendingHit = 639 (0.00194)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 333842, Miss = 297035 (0.89), PendingHit = 733 (0.0022)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330526, Miss = 296669 (0.898), PendingHit = 647 (0.00196)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332284, Miss = 296463 (0.892), PendingHit = 728 (0.00219)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330378, Miss = 297353 (0.9), PendingHit = 627 (0.0019)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 331530, Miss = 297162 (0.896), PendingHit = 685 (0.00207)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 330917, Miss = 296841 (0.897), PendingHit = 673 (0.00203)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 332344, Miss = 296887 (0.893), PendingHit = 676 (0.00203)
L2 Cache Total Miss Rate = 0.896
Stream 1: L2 Cache Miss Rate = 0.805
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 2099695
Stream 1: Misses  = 1690133
Stream 2: Accesses  = 1874790
Stream 2: Misses  = 1872151
Stream 1+2: Accesses  = 3974485
Stream 1+2: Misses  = 3562284
Total Accesses  = 3974485
MPKI-CORES
CORE_L2MPKI_0	47.660
CORE_L2MPKI_1	48.183
CORE_L2MPKI_2	46.775
CORE_L2MPKI_3	47.330
CORE_L2MPKI_4	45.775
CORE_L2MPKI_5	46.605
CORE_L2MPKI_6	46.445
CORE_L2MPKI_7	48.945
CORE_L2MPKI_8	46.396
CORE_L2MPKI_9	47.989
CORE_L2MPKI_10	1.597
CORE_L2MPKI_11	1.599
CORE_L2MPKI_12	1.600
CORE_L2MPKI_13	1.600
CORE_L2MPKI_14	1.601
CORE_L2MPKI_15	1.598
CORE_L2MPKI_16	1.609
CORE_L2MPKI_17	1.599
CORE_L2MPKI_18	1.601
CORE_L2MPKI_19	1.599
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.594
CORE_L2MPKI_25	1.595
CORE_L2MPKI_26	1.595
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.595
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 16.802
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	45140
CORE_MISSES_1	42489
CORE_MISSES_2	43218
CORE_MISSES_3	42752
CORE_MISSES_4	42521
CORE_MISSES_5	42113
CORE_MISSES_6	44096
CORE_MISSES_7	43988
CORE_MISSES_8	44675
CORE_MISSES_9	42702
CORE_MISSES_10	62691
CORE_MISSES_11	62765
CORE_MISSES_12	63505
CORE_MISSES_13	63384
CORE_MISSES_14	62889
CORE_MISSES_15	63308
CORE_MISSES_16	63235
CORE_MISSES_17	60792
CORE_MISSES_18	62894
CORE_MISSES_19	63471
CORE_MISSES_20	63902
CORE_MISSES_21	61901
CORE_MISSES_22	63326
CORE_MISSES_23	62488
CORE_MISSES_24	61257
CORE_MISSES_25	63835
CORE_MISSES_26	62554
CORE_MISSES_27	62498
CORE_MISSES_28	62548
CORE_MISSES_29	63196
CORE_MISSES_30	61237
CORE_MISSES_31	62529
CORE_MISSES_32	63847
CORE_MISSES_33	63786
CORE_MISSES_34	61859
CORE_MISSES_35	62489
CORE_MISSES_36	62502
CORE_MISSES_37	62522
CORE_MISSES_38	63181
CORE_MISSES_39	62460
CORE_MISSES_40	61841
CORE_MISSES_41	61864
CORE_MISSES_42	62503
CORE_MISSES_43	60564
CORE_MISSES_44	63820
CORE_MISSES_45	60600
CORE_MISSES_46	63123
CORE_MISSES_47	61780
CORE_MISSES_48	62482
CORE_MISSES_49	61820
CORE_MISSES_50	63800
CORE_MISSES_51	60500
CORE_MISSES_52	63762
CORE_MISSES_53	61140
CORE_MISSES_54	62500
CORE_MISSES_55	63740
CORE_MISSES_56	61840
CORE_MISSES_57	64400
CORE_MISSES_58	61820
CORE_MISSES_59	61840
L2_MISSES = 3562284
L2_total_cache_accesses = 3974485
L2_total_cache_misses = 3562284
L2_total_cache_miss_rate = 0.8963
L2_total_cache_pending_hits = 8161
L2_total_cache_reservation_fails = 4333731
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 298708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2198966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2683082
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 102673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3874
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1363175
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1634205
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2606
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 323
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 141
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16324
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13992879
icnt_total_pkts_simt_to_mem=9194779
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       2.5782
gpu_ipc_2 =     506.4753
gpu_tot_sim_cycle_stream_1 = 4257471
gpu_tot_sim_cycle_stream_2 = 4252181
gpu_sim_insn_1 = 10976523
gpu_sim_insn_2 = 2153624725
gpu_sim_cycle = 4257476
gpu_sim_insn = 2164601248
gpu_ipc =     508.4236
gpu_tot_sim_cycle = 4257476
gpu_tot_sim_insn = 2164601248
gpu_tot_ipc =     508.4236
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19715360
gpu_stall_icnt2sh    = 1839798
gpu_total_sim_rate=288075

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34668857
	L1I_total_cache_misses = 51363
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 110387, Miss = 88734, Miss_rate = 0.804, Pending_hits = 6397, Reservation_fails = 3794184
	L1D_cache_core[1]: Access = 106173, Miss = 84998, Miss_rate = 0.801, Pending_hits = 6077, Reservation_fails = 3721585
	L1D_cache_core[2]: Access = 114383, Miss = 92375, Miss_rate = 0.808, Pending_hits = 6626, Reservation_fails = 3956011
	L1D_cache_core[3]: Access = 107952, Miss = 86706, Miss_rate = 0.803, Pending_hits = 6274, Reservation_fails = 3781030
	L1D_cache_core[4]: Access = 107807, Miss = 86050, Miss_rate = 0.798, Pending_hits = 6215, Reservation_fails = 3786582
	L1D_cache_core[5]: Access = 113405, Miss = 91253, Miss_rate = 0.805, Pending_hits = 6665, Reservation_fails = 3897478
	L1D_cache_core[6]: Access = 109046, Miss = 87749, Miss_rate = 0.805, Pending_hits = 6460, Reservation_fails = 3756078
	L1D_cache_core[7]: Access = 111518, Miss = 88929, Miss_rate = 0.797, Pending_hits = 6508, Reservation_fails = 3832848
	L1D_cache_core[8]: Access = 117018, Miss = 93624, Miss_rate = 0.800, Pending_hits = 6748, Reservation_fails = 3998962
	L1D_cache_core[9]: Access = 107186, Miss = 86354, Miss_rate = 0.806, Pending_hits = 6153, Reservation_fails = 3748091
	L1D_cache_core[10]: Access = 70091, Miss = 69421, Miss_rate = 0.990, Pending_hits = 171, Reservation_fails = 3592409
	L1D_cache_core[11]: Access = 69878, Miss = 69016, Miss_rate = 0.988, Pending_hits = 120, Reservation_fails = 3539949
	L1D_cache_core[12]: Access = 71814, Miss = 70596, Miss_rate = 0.983, Pending_hits = 185, Reservation_fails = 3630873
	L1D_cache_core[13]: Access = 70859, Miss = 69814, Miss_rate = 0.985, Pending_hits = 120, Reservation_fails = 3673386
	L1D_cache_core[14]: Access = 71126, Miss = 69944, Miss_rate = 0.983, Pending_hits = 176, Reservation_fails = 3618660
	L1D_cache_core[15]: Access = 70709, Miss = 70097, Miss_rate = 0.991, Pending_hits = 97, Reservation_fails = 3618447
	L1D_cache_core[16]: Access = 71796, Miss = 70337, Miss_rate = 0.980, Pending_hits = 209, Reservation_fails = 3611498
	L1D_cache_core[17]: Access = 68271, Miss = 67554, Miss_rate = 0.989, Pending_hits = 129, Reservation_fails = 3577506
	L1D_cache_core[18]: Access = 71249, Miss = 70009, Miss_rate = 0.983, Pending_hits = 192, Reservation_fails = 3649175
	L1D_cache_core[19]: Access = 71198, Miss = 70350, Miss_rate = 0.988, Pending_hits = 126, Reservation_fails = 3639561
	L1D_cache_core[20]: Access = 70599, Miss = 70425, Miss_rate = 0.998, Pending_hits = 108, Reservation_fails = 3655967
	L1D_cache_core[21]: Access = 67840, Miss = 67780, Miss_rate = 0.999, Pending_hits = 60, Reservation_fails = 3573349
	L1D_cache_core[22]: Access = 70111, Miss = 69872, Miss_rate = 0.997, Pending_hits = 109, Reservation_fails = 3641499
	L1D_cache_core[23]: Access = 68372, Miss = 68348, Miss_rate = 1.000, Pending_hits = 24, Reservation_fails = 3565628
	L1D_cache_core[24]: Access = 67892, Miss = 67780, Miss_rate = 0.998, Pending_hits = 108, Reservation_fails = 3552420
	L1D_cache_core[25]: Access = 69756, Miss = 69714, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 3667103
	L1D_cache_core[26]: Access = 69148, Miss = 69052, Miss_rate = 0.999, Pending_hits = 96, Reservation_fails = 3632710
	L1D_cache_core[27]: Access = 69044, Miss = 68996, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 3612168
	L1D_cache_core[28]: Access = 69172, Miss = 69088, Miss_rate = 0.999, Pending_hits = 84, Reservation_fails = 3639203
	L1D_cache_core[29]: Access = 69728, Miss = 69692, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 3665824
	L1D_cache_core[30]: Access = 67720, Miss = 67720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3601488
	L1D_cache_core[31]: Access = 68380, Miss = 68380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3583192
	L1D_cache_core[32]: Access = 70340, Miss = 70340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3660253
	L1D_cache_core[33]: Access = 69620, Miss = 69620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3647428
	L1D_cache_core[34]: Access = 68360, Miss = 68360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3580635
	L1D_cache_core[35]: Access = 68340, Miss = 68340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3588826
	L1D_cache_core[36]: Access = 68360, Miss = 68360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3600933
	L1D_cache_core[37]: Access = 68380, Miss = 68380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3601539
	L1D_cache_core[38]: Access = 69020, Miss = 69020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3602956
	L1D_cache_core[39]: Access = 68960, Miss = 68960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3627809
	L1D_cache_core[40]: Access = 68360, Miss = 68360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3615506
	L1D_cache_core[41]: Access = 67720, Miss = 67720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3600595
	L1D_cache_core[42]: Access = 69000, Miss = 69000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3622428
	L1D_cache_core[43]: Access = 67060, Miss = 67060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3516163
	L1D_cache_core[44]: Access = 70320, Miss = 70320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3613878
	L1D_cache_core[45]: Access = 66460, Miss = 66460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3525333
	L1D_cache_core[46]: Access = 69640, Miss = 69640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3610192
	L1D_cache_core[47]: Access = 67640, Miss = 67640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3638156
	L1D_cache_core[48]: Access = 68340, Miss = 68340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3550424
	L1D_cache_core[49]: Access = 68320, Miss = 68320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3596590
	L1D_cache_core[50]: Access = 70300, Miss = 70300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3602781
	L1D_cache_core[51]: Access = 66340, Miss = 66340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3583604
	L1D_cache_core[52]: Access = 70280, Miss = 70280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3656999
	L1D_cache_core[53]: Access = 66980, Miss = 66980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3542859
	L1D_cache_core[54]: Access = 69000, Miss = 69000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3665261
	L1D_cache_core[55]: Access = 69600, Miss = 69600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3668515
	L1D_cache_core[56]: Access = 68360, Miss = 68360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3615050
	L1D_cache_core[57]: Access = 70240, Miss = 70240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3619480
	L1D_cache_core[58]: Access = 68340, Miss = 68340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3581747
	L1D_cache_core[59]: Access = 67700, Miss = 67700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3630109
	L1D_total_cache_accesses = 4561008
	L1D_total_cache_misses = 4332137
	L1D_total_cache_miss_rate = 0.9498
	L1D_total_cache_pending_hits = 66363
	L1D_total_cache_reservation_fails = 218780913
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 271745
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0050
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 159958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2730813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 177786243
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 270385
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1601324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40994670
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 34617494
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51363
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2442, 2455, 2496, 2064, 2036, 2077, 2079, 2438, 2047, 2023, 2049, 2941, 2019, 1548, 2049, 2051, 2079, 2049, 1999, 2479, 2064, 1995, 1997, 2032, 2053, 2034, 2455, 2023, 2079, 2023, 2049, 2064, 2485, 1952, 2470, 2010, 2062, 2034, 1548, 2064, 2062, 2064, 2496, 2062, 1989, 2079, 1604, 1991, 
gpgpu_n_tot_thrd_icount = 2191432800
gpgpu_n_tot_w_icount = 68482275
gpgpu_n_stall_shd_mem = 219631597
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2730813
gpgpu_n_mem_write_global = 1604018
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 67532593
gpgpu_n_store_insn = 44354553
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6366845
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 219627762
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:329916552	W0_Idle:29333311	W0_Scoreboard:78878742	W1:185375	W2:157253	W3:159040	W4:126365	W5:90036	W6:44680	W7:23448	W8:8976	W9:3619	W10:1713	W11:1329	W12:1207	W13:1012	W14:1551	W15:1294	W16:1928	W17:2879	W18:3922	W19:9390	W20:11353	W21:18592	W22:27135	W23:25460	W24:27714	W25:27089	W26:21509	W27:12120	W28:5626	W29:2134	W30:776	W31:0	W32:67477770
Warp Occupancy Distribution:
Stall:171404625	W0_Idle:18253766	W0_Scoreboard:34788624	W1:185375	W2:157253	W3:159040	W4:126365	W5:90036	W6:44680	W7:23448	W8:8976	W9:3619	W10:1713	W11:1329	W12:1207	W13:1012	W14:1551	W15:1294	W16:1928	W17:2879	W18:3922	W19:9390	W20:11353	W21:18592	W22:27135	W23:25460	W24:27714	W25:27089	W26:21509	W27:12120	W28:5626	W29:2134	W30:776	W31:0	W32:27170694
Warp Occupancy Distribution:
Stall:158511927	W0_Idle:11079545	W0_Scoreboard:44090118	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40307076
warp_utilization0: 0.135177
warp_utilization1: 0.111531
warp_utilization2: 0.158696
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21846504 {8:2730813,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 196169104 {40:228908,72:34,136:1375076,}
traffic_breakdown_coretomem[INST_ACC_R] = 26720 {8:3340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 371382000 {136:2730750,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12832072 {8:1604009,}
traffic_breakdown_memtocore[INST_ACC_R] = 454240 {136:3340,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5998 
averagemflatency = 1336 
averagemflatency_1 = 1325 
averagemflatency_2= 1348 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5289 
max_icnt2sh_latency = 4257475 
mrq_lat_table:1528535 	48096 	74739 	176430 	554923 	884234 	1171146 	815162 	185024 	4451 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	53147 	243396 	948802 	2665977 	422881 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	107573 	33198 	55369 	139310 	223106 	628017 	1729003 	1341177 	81326 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1895559 	741106 	86629 	7421 	94 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	757017 	20965 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	367 	358 	7773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        28        20        34        32        30        28        16        18        56        56        24        28 
dram[1]:        36        36        38        56        29        24        34        28        28        28        30        22        56        56        26        26 
dram[2]:        36        22        30        60        19        22        36        32        28        28        22        16        56        56        24        28 
dram[3]:        26        24        60        50        22        24        30        20        28        28        34        22        56        60        28        28 
dram[4]:        34        30        56        36        32        18        32        30        28        28        20        36        56        60        24        25 
dram[5]:        28        28        42        56        24        32        30        25        28        28        18        20        56        60        30        20 
maximum service time to same row:
dram[0]:      5303      5304      7375      4053      6236      5944      4965      5594      4480      4337      7156      6829      4317      4250      4990      5347 
dram[1]:      9638      8365      7226     10247      6772      8559      5716      9113      7134      4765      5739      7025      8484      8169      8896      9214 
dram[2]:      5171      6775      5480      6190      4633      5106      5075      5339      4528      4644      6898      6979      4255      3956      4424      4652 
dram[3]:      9564      7829      9124      7212      7962      9050      4779      6297      5542      5299      6768      6962      6825      8108      6337      9282 
dram[4]:      5099      4918      5603      4218      6093      5502      4958      3218      3047      4838      6818      7044      4485      4363      4147      3817 
dram[5]:      8731     10552      9562      9296     11959      9435      9033      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.500227  1.499377  1.503775  1.507945  1.583536  1.597402  1.511209  1.514180  1.540084  1.541255  1.541131  1.543074  1.508903  1.506001  1.504719  1.505111 
dram[1]:  1.520334  1.518981  1.524740  1.518594  1.596200  1.597552  1.532426  1.529599  1.558430  1.551820  1.555356  1.562190  1.521061  1.524013  1.527706  1.523518 
dram[2]:  1.501764  1.506344  1.505840  1.506292  1.593750  1.588459  1.520360  1.526051  1.540927  1.549668  1.538644  1.546919  1.508477  1.515590  1.506382  1.513299 
dram[3]:  1.512307  1.518026  1.516622  1.517113  1.599574  1.597498  1.523645  1.535213  1.556612  1.558119  1.553675  1.556859  1.519665  1.524487  1.521431  1.526439 
dram[4]:  1.504196  1.504269  1.509796  1.514497  1.599229  1.595269  1.513863  1.526648  1.544404  1.540012  1.551915  1.549148  1.518300  1.511063  1.513874  1.515631 
dram[5]:  1.511989  1.513649  1.520481  1.516216  1.604672  1.594768  1.529027  1.523689  1.553336  1.553338  1.552634  1.552339  1.518745  1.520636  1.521033  1.519169 
average row locality = 5442774/3544891 = 1.535385
average row locality_1 = 2569302/1649236 = 1.557874
average row locality_2 = 2873472/1895655 = 1.515820
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     38609     38600     38691     38632     43139     43295     43859     43657     41869     41781     41573     41653     39170     39144     38763     38683 
dram[1]:     38538     38575     38502     38596     42960     43217     43707     43773     41728     41604     41611     41694     39116     39116     38613     38605 
dram[2]:     38472     38513     38606     38656     43100     43380     43824     43833     41948     41869     41650     41645     39067     38953     38671     38704 
dram[3]:     38456     38479     38509     38418     43172     43454     43658     43757     41745     41887     41815     41516     39199     39012     38707     38507 
dram[4]:     38552     38530     38674     38554     43279     43545     43850     43956     41855     41789     41686     41600     39172     38844     38760     38768 
dram[5]:     38519     38519     38509     38455     43238     43514     43830     43764     41852     41853     41801     41806     39197     39034     38576     38579 
total reads: 3904715
bank skew: 43956/38418 = 1.14
chip skew: 651414/649955 = 1.00
number of total write accesses:
dram[0]:     14322     14322     14496     14511     19900     20272     15867     15873     17358     17209     17178     17402     14725     14682     14322     14324 
dram[1]:     14324     14322     14501     14491     19710     19562     15863     15811     17243     16971     17211     17174     14690     14671     14322     14322 
dram[2]:     14324     14322     14508     14492     20191     19766     15952     15831     17484     17350     17257     17206     14671     14564     14322     14322 
dram[3]:     14322     14324     14503     14508     19984     19751     15755     16015     17330     17348     17307     17257     14702     14528     14324     14320 
dram[4]:     14322     14324     14501     14517     20164     19851     15993     15997     17342     17175     17279     17201     14758     14492     14324     14320 
dram[5]:     14322     14324     14498     14514     20169     19768     16010     15829     17327     17309     17418     17394     14682     14500     14324     14320 
total reads: 1538059
bank skew: 20272/14320 = 1.42
chip skew: 256763/255188 = 1.01
average mf latency per bank:
dram[0]:        988      1013       989      1014      1141      1169      1367      1404      1003      1019      1000      1026       999      1025      1005      1031
dram[1]:        971       973       970       975      1115      1163      1337      1349       980       987       981       990       984       988       982       992
dram[2]:        976       986       981       984      1128      1170      1354      1365       990       994       994       999       992      1027       998      1005
dram[3]:        980       981       982       977      1134      1170      1368      1363       995       992       999       996       995       999      1000       998
dram[4]:        964       968       964       968      1114      1160      1332      1338       973       981       978       982       975       983       983       988
dram[5]:        997       997       994       997      1151      1197      1374      1393      1008      1011      1011      1015      1012      1014      1015      1016
maximum mf latency per bank:
dram[0]:       4386      4543      4101      4115      5033      5417      5153      5551      5439      5154      5032      4376      4369      5761      4647      4449
dram[1]:       4075      4027      4001      4760      5219      4730      4684      5238      5397      4206      5258      4836      4907      4902      4356      3924
dram[2]:       3974      4359      4419      4362      4502      5093      5121      4987      5775      4727      4864      5395      4744      4213      4071      4116
dram[3]:       4254      4110      4092      4428      5255      5126      5572      5269      4451      4290      4486      5236      4861      4422      4687      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5998      4094      5058      4713      4509      4165      4299      4365
dram[5]:       4408      4399      4394      4705      4930      5585      5222      5026      5667      5686      4341      4460      4804      4554      4272      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2635613 n_act=594710 n_pre=594694 n_req=901206 n_req_1=98764 n_req_2=802442 n_req_3=0 n_rd=1302236 n_write=492615 bw_util=0.634 bw_util_1=0.0629 bw_util_2=0.5711 bw_util_3=0 blp=9.359800 blp_1= 1.656509 blp_2= 8.456822 blp_3= -nan
 n_activity=5547215 dram_eff=0.6423 dram_eff_1=0.06373 dram_eff_2=0.5786 dram_eff_3=0
bk0: 77218a 2858863i bk1: 77200a 2779691i bk2: 77382a 2713572i bk3: 77264a 2667278i bk4: 86278a 2025762i bk5: 86590a 1879235i bk6: 87718a 2055264i bk7: 87314a 1957709i bk8: 83738a 2507393i bk9: 83562a 2439730i bk10: 83146a 2385047i bk11: 83306a 2288465i bk12: 78340a 2521401i bk13: 78288a 2445954i bk14: 77526a 2398238i bk15: 77366a 2310303i 
bw_dist = 0.063	0.571	0.000	0.353	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.253
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2655695 n_act=586845 n_pre=586829 n_req=898917 n_req_1=96440 n_req_2=802477 n_req_3=0 n_rd=1299910 n_write=490589 bw_util=0.6328 bw_util_1=0.06165 bw_util_2=0.5711 bw_util_3=0 blp=9.432734 blp_1= 1.610136 blp_2= 8.596966 blp_3= -nan
 n_activity=5502932 dram_eff=0.6462 dram_eff_1=0.06296 dram_eff_2=0.5833 dram_eff_3=0
bk0: 77076a 2848250i bk1: 77150a 2775570i bk2: 77004a 2735082i bk3: 77192a 2668157i bk4: 85920a 2026379i bk5: 86434a 1930572i bk6: 87414a 2070756i bk7: 87546a 1925969i bk8: 83456a 2517765i bk9: 83208a 2457692i bk10: 83222a 2386463i bk11: 83388a 2301669i bk12: 78232a 2515226i bk13: 78232a 2440105i bk14: 77226a 2402074i bk15: 77210a 2305771i 
bw_dist = 0.062	0.571	0.000	0.346	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4023
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2639901 n_act=592932 n_pre=592916 n_req=900856 n_req_1=98435 n_req_2=802421 n_req_3=0 n_rd=1301782 n_write=492337 bw_util=0.6338 bw_util_1=0.06271 bw_util_2=0.5711 bw_util_3=0 blp=9.341578 blp_1= 1.637529 blp_2= 8.458318 blp_3= -nan
 n_activity=5548919 dram_eff=0.6419 dram_eff_1=0.06351 dram_eff_2=0.5784 dram_eff_3=0
bk0: 76944a 2861882i bk1: 77026a 2796549i bk2: 77212a 2722711i bk3: 77312a 2665057i bk4: 86200a 2001396i bk5: 86760a 1918745i bk6: 87648a 2069762i bk7: 87666a 1951493i bk8: 83896a 2503327i bk9: 83738a 2430130i bk10: 83300a 2376477i bk11: 83290a 2313632i bk12: 78134a 2527978i bk13: 77906a 2462109i bk14: 77342a 2405275i bk15: 77408a 2313067i 
bw_dist = 0.063	0.571	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2275
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2650767 n_act=588324 n_pre=588308 n_req=900134 n_req_1=97674 n_req_2=802460 n_req_3=0 n_rd=1300582 n_write=491887 bw_util=0.6333 bw_util_1=0.06222 bw_util_2=0.5711 bw_util_3=0 blp=9.485732 blp_1= 1.628536 blp_2= 8.626271 blp_3= -nan
 n_activity=5504179 dram_eff=0.6466 dram_eff_1=0.06352 dram_eff_2=0.5831 dram_eff_3=0
bk0: 76912a 2839491i bk1: 76958a 2778995i bk2: 77018a 2710047i bk3: 76836a 2646242i bk4: 86344a 1990512i bk5: 86908a 1898910i bk6: 87316a 2039214i bk7: 87514a 1907467i bk8: 83490a 2496533i bk9: 83774a 2414992i bk10: 83630a 2351433i bk11: 83032a 2293006i bk12: 78398a 2508362i bk13: 78024a 2441935i bk14: 77414a 2391731i bk15: 77014a 2297928i 
bw_dist = 0.062	0.571	0.000	0.346	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4964
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2640250 n_act=592240 n_pre=592224 n_req=901384 n_req_1=98959 n_req_2=802425 n_req_3=0 n_rd=1302828 n_write=492326 bw_util=0.6342 bw_util_1=0.06309 bw_util_2=0.5711 bw_util_3=0 blp=9.331432 blp_1= 1.637619 blp_2= 8.452340 blp_3= -nan
 n_activity=5548482 dram_eff=0.6423 dram_eff_1=0.0639 dram_eff_2=0.5784 dram_eff_3=0
bk0: 77104a 2863249i bk1: 77060a 2796128i bk2: 77348a 2733863i bk3: 77108a 2669774i bk4: 86558a 2011993i bk5: 87090a 1901849i bk6: 87700a 2050928i bk7: 87912a 1937937i bk8: 83710a 2523579i bk9: 83578a 2460229i bk10: 83372a 2378637i bk11: 83200a 2321366i bk12: 78344a 2520810i bk13: 77688a 2483942i bk14: 77520a 2405781i bk15: 77536a 2314469i 
bw_dist = 0.063	0.571	0.000	0.353	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2121
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2645584 n_act=589841 n_pre=589825 n_req=901106 n_req_1=98669 n_req_2=802437 n_req_3=0 n_rd=1302092 n_write=492526 bw_util=0.6339 bw_util_1=0.06285 bw_util_2=0.5711 bw_util_3=0 blp=9.492031 blp_1= 1.641090 blp_2= 8.615914 blp_3= -nan
 n_activity=5505169 dram_eff=0.6471 dram_eff_1=0.06415 dram_eff_2=0.583 dram_eff_3=0
bk0: 77038a 2838487i bk1: 77038a 2768814i bk2: 77018a 2711625i bk3: 76910a 2641391i bk4: 86476a 1981805i bk5: 87028a 1887711i bk6: 87660a 2015216i bk7: 87528a 1917567i bk8: 83704a 2509676i bk9: 83706a 2414387i bk10: 83602a 2337505i bk11: 83612a 2272337i bk12: 78394a 2492068i bk13: 78068a 2460795i bk14: 77152a 2403504i bk15: 77158a 2296797i 
bw_dist = 0.063	0.571	0.000	0.346	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5187

========= L2 cache stats =========
L2_cache_bank[0]: Access = 360062, Miss = 325673, Miss_rate = 0.904, Pending_hits = 702, Reservation_fails = 341988
L2_cache_bank[1]: Access = 360689, Miss = 325445, Miss_rate = 0.902, Pending_hits = 739, Reservation_fails = 433563
L2_cache_bank[2]: Access = 360058, Miss = 324775, Miss_rate = 0.902, Pending_hits = 670, Reservation_fails = 399537
L2_cache_bank[3]: Access = 362888, Miss = 325180, Miss_rate = 0.896, Pending_hits = 767, Reservation_fails = 486010
L2_cache_bank[4]: Access = 360104, Miss = 325338, Miss_rate = 0.903, Pending_hits = 672, Reservation_fails = 328141
L2_cache_bank[5]: Access = 364030, Miss = 325553, Miss_rate = 0.894, Pending_hits = 777, Reservation_fails = 426712
L2_cache_bank[6]: Access = 360949, Miss = 325261, Miss_rate = 0.901, Pending_hits = 679, Reservation_fails = 377403
L2_cache_bank[7]: Access = 362801, Miss = 325030, Miss_rate = 0.896, Pending_hits = 781, Reservation_fails = 450750
L2_cache_bank[8]: Access = 360498, Miss = 325828, Miss_rate = 0.904, Pending_hits = 657, Reservation_fails = 316239
L2_cache_bank[9]: Access = 361736, Miss = 325586, Miss_rate = 0.900, Pending_hits = 723, Reservation_fails = 373886
L2_cache_bank[10]: Access = 361365, Miss = 325522, Miss_rate = 0.901, Pending_hits = 712, Reservation_fails = 396026
L2_cache_bank[11]: Access = 363003, Miss = 325524, Miss_rate = 0.897, Pending_hits = 727, Reservation_fails = 495891
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360062, Miss = 325673 (0.904), PendingHit = 702 (0.00195)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360689, Miss = 325445 (0.902), PendingHit = 739 (0.00205)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360058, Miss = 324775 (0.902), PendingHit = 670 (0.00186)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362888, Miss = 325180 (0.896), PendingHit = 767 (0.00211)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360104, Miss = 325338 (0.903), PendingHit = 672 (0.00187)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 364030, Miss = 325553 (0.894), PendingHit = 777 (0.00213)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360949, Miss = 325261 (0.901), PendingHit = 679 (0.00188)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362801, Miss = 325030 (0.896), PendingHit = 781 (0.00215)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360498, Miss = 325828 (0.904), PendingHit = 657 (0.00182)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361736, Miss = 325586 (0.9), PendingHit = 723 (0.002)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361365, Miss = 325522 (0.901), PendingHit = 712 (0.00197)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 363003, Miss = 325524 (0.897), PendingHit = 727 (0.002)
L2 Cache Total Miss Rate = 0.900
Stream 1: L2 Cache Miss Rate = 0.811
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 2277703
Stream 1: Misses  = 1847135
Stream 2: Accesses  = 2060480
Stream 2: Misses  = 2057580
Stream 1+2: Accesses  = 4338183
Stream 1+2: Misses  = 3904715
Total Accesses  = 4338183
MPKI-CORES
CORE_L2MPKI_0	48.285
CORE_L2MPKI_1	48.891
CORE_L2MPKI_2	48.678
CORE_L2MPKI_3	48.269
CORE_L2MPKI_4	46.520
CORE_L2MPKI_5	48.446
CORE_L2MPKI_6	47.014
CORE_L2MPKI_7	49.695
CORE_L2MPKI_8	48.358
CORE_L2MPKI_9	48.998
CORE_L2MPKI_10	1.597
CORE_L2MPKI_11	1.598
CORE_L2MPKI_12	1.600
CORE_L2MPKI_13	1.600
CORE_L2MPKI_14	1.600
CORE_L2MPKI_15	1.598
CORE_L2MPKI_16	1.608
CORE_L2MPKI_17	1.599
CORE_L2MPKI_18	1.600
CORE_L2MPKI_19	1.599
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.595
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.595
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.595
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 17.170
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	46876
CORE_MISSES_1	44347
CORE_MISSES_2	48714
CORE_MISSES_3	45074
CORE_MISSES_4	44569
CORE_MISSES_5	47514
CORE_MISSES_6	45709
CORE_MISSES_7	46029
CORE_MISSES_8	49640
CORE_MISSES_9	45144
CORE_MISSES_10	69211
CORE_MISSES_11	68625
CORE_MISSES_12	70025
CORE_MISSES_13	69264
CORE_MISSES_14	69409
CORE_MISSES_15	69808
CORE_MISSES_16	69755
CORE_MISSES_17	67312
CORE_MISSES_18	69414
CORE_MISSES_19	69971
CORE_MISSES_20	70422
CORE_MISSES_21	67781
CORE_MISSES_22	69846
CORE_MISSES_23	68348
CORE_MISSES_24	67777
CORE_MISSES_25	69715
CORE_MISSES_26	69054
CORE_MISSES_27	68998
CORE_MISSES_28	69088
CORE_MISSES_29	69696
CORE_MISSES_30	67739
CORE_MISSES_31	68389
CORE_MISSES_32	70347
CORE_MISSES_33	69628
CORE_MISSES_34	68382
CORE_MISSES_35	68349
CORE_MISSES_36	68362
CORE_MISSES_37	68382
CORE_MISSES_38	69021
CORE_MISSES_39	68960
CORE_MISSES_40	68361
CORE_MISSES_41	67724
CORE_MISSES_42	69003
CORE_MISSES_43	67064
CORE_MISSES_44	70322
CORE_MISSES_45	66460
CORE_MISSES_46	69643
CORE_MISSES_47	67640
CORE_MISSES_48	68342
CORE_MISSES_49	68320
CORE_MISSES_50	70300
CORE_MISSES_51	66340
CORE_MISSES_52	70282
CORE_MISSES_53	66980
CORE_MISSES_54	69000
CORE_MISSES_55	69600
CORE_MISSES_56	68360
CORE_MISSES_57	70240
CORE_MISSES_58	68340
CORE_MISSES_59	67700
L2_MISSES = 3904715
L2_total_cache_accesses = 4338183
L2_total_cache_misses = 3904715
L2_total_cache_miss_rate = 0.9001
L2_total_cache_pending_hits = 8606
L2_total_cache_reservation_fails = 4826146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 316845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2409627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2987323
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1494936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1820760
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2840
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 350
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 150
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17943
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15274639
icnt_total_pkts_simt_to_mem=10067511
statistics from finished app 2
-------------------------------------------------
gpu_ipc_1 =       2.5782
gpu_ipc_2 =     506.4753
gpu_tot_sim_cycle_stream_1 = 4257471
gpu_tot_sim_cycle_stream_2 = 4252181
gpu_sim_insn_1 = 10976523
gpu_sim_insn_2 = 2153624725
gpu_sim_cycle = 4257476
gpu_sim_insn = 2164601248
gpu_ipc =     508.4236
gpu_tot_sim_cycle = 4257476
gpu_tot_sim_insn = 2164601248
gpu_tot_ipc =     508.4236
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 19715360
gpu_stall_icnt2sh    = 1839798
gpu_total_sim_rate=288075

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34668857
	L1I_total_cache_misses = 51363
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16731
L1D_cache:
	L1D_cache_core[0]: Access = 110387, Miss = 88734, Miss_rate = 0.804, Pending_hits = 6397, Reservation_fails = 3794184
	L1D_cache_core[1]: Access = 106173, Miss = 84998, Miss_rate = 0.801, Pending_hits = 6077, Reservation_fails = 3721585
	L1D_cache_core[2]: Access = 114383, Miss = 92375, Miss_rate = 0.808, Pending_hits = 6626, Reservation_fails = 3956011
	L1D_cache_core[3]: Access = 107952, Miss = 86706, Miss_rate = 0.803, Pending_hits = 6274, Reservation_fails = 3781030
	L1D_cache_core[4]: Access = 107807, Miss = 86050, Miss_rate = 0.798, Pending_hits = 6215, Reservation_fails = 3786582
	L1D_cache_core[5]: Access = 113405, Miss = 91253, Miss_rate = 0.805, Pending_hits = 6665, Reservation_fails = 3897478
	L1D_cache_core[6]: Access = 109046, Miss = 87749, Miss_rate = 0.805, Pending_hits = 6460, Reservation_fails = 3756078
	L1D_cache_core[7]: Access = 111518, Miss = 88929, Miss_rate = 0.797, Pending_hits = 6508, Reservation_fails = 3832848
	L1D_cache_core[8]: Access = 117018, Miss = 93624, Miss_rate = 0.800, Pending_hits = 6748, Reservation_fails = 3998962
	L1D_cache_core[9]: Access = 107186, Miss = 86354, Miss_rate = 0.806, Pending_hits = 6153, Reservation_fails = 3748091
	L1D_cache_core[10]: Access = 70091, Miss = 69421, Miss_rate = 0.990, Pending_hits = 171, Reservation_fails = 3592409
	L1D_cache_core[11]: Access = 69878, Miss = 69016, Miss_rate = 0.988, Pending_hits = 120, Reservation_fails = 3539949
	L1D_cache_core[12]: Access = 71814, Miss = 70596, Miss_rate = 0.983, Pending_hits = 185, Reservation_fails = 3630873
	L1D_cache_core[13]: Access = 70859, Miss = 69814, Miss_rate = 0.985, Pending_hits = 120, Reservation_fails = 3673386
	L1D_cache_core[14]: Access = 71126, Miss = 69944, Miss_rate = 0.983, Pending_hits = 176, Reservation_fails = 3618660
	L1D_cache_core[15]: Access = 70709, Miss = 70097, Miss_rate = 0.991, Pending_hits = 97, Reservation_fails = 3618447
	L1D_cache_core[16]: Access = 71796, Miss = 70337, Miss_rate = 0.980, Pending_hits = 209, Reservation_fails = 3611498
	L1D_cache_core[17]: Access = 68271, Miss = 67554, Miss_rate = 0.989, Pending_hits = 129, Reservation_fails = 3577506
	L1D_cache_core[18]: Access = 71249, Miss = 70009, Miss_rate = 0.983, Pending_hits = 192, Reservation_fails = 3649175
	L1D_cache_core[19]: Access = 71198, Miss = 70350, Miss_rate = 0.988, Pending_hits = 126, Reservation_fails = 3639561
	L1D_cache_core[20]: Access = 70599, Miss = 70425, Miss_rate = 0.998, Pending_hits = 108, Reservation_fails = 3655967
	L1D_cache_core[21]: Access = 67840, Miss = 67780, Miss_rate = 0.999, Pending_hits = 60, Reservation_fails = 3573349
	L1D_cache_core[22]: Access = 70111, Miss = 69872, Miss_rate = 0.997, Pending_hits = 109, Reservation_fails = 3641499
	L1D_cache_core[23]: Access = 68372, Miss = 68348, Miss_rate = 1.000, Pending_hits = 24, Reservation_fails = 3565628
	L1D_cache_core[24]: Access = 67892, Miss = 67780, Miss_rate = 0.998, Pending_hits = 108, Reservation_fails = 3552420
	L1D_cache_core[25]: Access = 69756, Miss = 69714, Miss_rate = 0.999, Pending_hits = 42, Reservation_fails = 3667103
	L1D_cache_core[26]: Access = 69148, Miss = 69052, Miss_rate = 0.999, Pending_hits = 96, Reservation_fails = 3632710
	L1D_cache_core[27]: Access = 69044, Miss = 68996, Miss_rate = 0.999, Pending_hits = 48, Reservation_fails = 3612168
	L1D_cache_core[28]: Access = 69172, Miss = 69088, Miss_rate = 0.999, Pending_hits = 84, Reservation_fails = 3639203
	L1D_cache_core[29]: Access = 69728, Miss = 69692, Miss_rate = 0.999, Pending_hits = 36, Reservation_fails = 3665824
	L1D_cache_core[30]: Access = 67720, Miss = 67720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3601488
	L1D_cache_core[31]: Access = 68380, Miss = 68380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3583192
	L1D_cache_core[32]: Access = 70340, Miss = 70340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3660253
	L1D_cache_core[33]: Access = 69620, Miss = 69620, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3647428
	L1D_cache_core[34]: Access = 68360, Miss = 68360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3580635
	L1D_cache_core[35]: Access = 68340, Miss = 68340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3588826
	L1D_cache_core[36]: Access = 68360, Miss = 68360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3600933
	L1D_cache_core[37]: Access = 68380, Miss = 68380, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3601539
	L1D_cache_core[38]: Access = 69020, Miss = 69020, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3602956
	L1D_cache_core[39]: Access = 68960, Miss = 68960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3627809
	L1D_cache_core[40]: Access = 68360, Miss = 68360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3615506
	L1D_cache_core[41]: Access = 67720, Miss = 67720, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3600595
	L1D_cache_core[42]: Access = 69000, Miss = 69000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3622428
	L1D_cache_core[43]: Access = 67060, Miss = 67060, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3516163
	L1D_cache_core[44]: Access = 70320, Miss = 70320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3613878
	L1D_cache_core[45]: Access = 66460, Miss = 66460, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3525333
	L1D_cache_core[46]: Access = 69640, Miss = 69640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3610192
	L1D_cache_core[47]: Access = 67640, Miss = 67640, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3638156
	L1D_cache_core[48]: Access = 68340, Miss = 68340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3550424
	L1D_cache_core[49]: Access = 68320, Miss = 68320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3596590
	L1D_cache_core[50]: Access = 70300, Miss = 70300, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3602781
	L1D_cache_core[51]: Access = 66340, Miss = 66340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3583604
	L1D_cache_core[52]: Access = 70280, Miss = 70280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3656999
	L1D_cache_core[53]: Access = 66980, Miss = 66980, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3542859
	L1D_cache_core[54]: Access = 69000, Miss = 69000, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3665261
	L1D_cache_core[55]: Access = 69600, Miss = 69600, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3668515
	L1D_cache_core[56]: Access = 68360, Miss = 68360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3615050
	L1D_cache_core[57]: Access = 70240, Miss = 70240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3619480
	L1D_cache_core[58]: Access = 68340, Miss = 68340, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3581747
	L1D_cache_core[59]: Access = 67700, Miss = 67700, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3630109
	L1D_total_cache_accesses = 4561008
	L1D_total_cache_misses = 4332137
	L1D_total_cache_miss_rate = 0.9498
	L1D_total_cache_pending_hits = 66363
	L1D_total_cache_reservation_fails = 218780913
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 271745
	L1C_total_cache_misses = 1360
	L1C_total_cache_miss_rate = 0.0050
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3835
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 159958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 66219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2730813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 177786243
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 270385
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1360
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1601324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 40994670
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 34617494
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 51363
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16731
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2442, 2455, 2496, 2064, 2036, 2077, 2079, 2438, 2047, 2023, 2049, 2941, 2019, 1548, 2049, 2051, 2079, 2049, 1999, 2479, 2064, 1995, 1997, 2032, 2053, 2034, 2455, 2023, 2079, 2023, 2049, 2064, 2485, 1952, 2470, 2010, 2062, 2034, 1548, 2064, 2062, 2064, 2496, 2062, 1989, 2079, 1604, 1991, 
gpgpu_n_tot_thrd_icount = 2191432800
gpgpu_n_tot_w_icount = 68482275
gpgpu_n_stall_shd_mem = 219631597
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2730813
gpgpu_n_mem_write_global = 1604018
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 60
gpgpu_n_load_insn  = 67532593
gpgpu_n_store_insn = 44354553
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6366845
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3835
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3835
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 219627762
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:329916552	W0_Idle:29333311	W0_Scoreboard:78878742	W1:185375	W2:157253	W3:159040	W4:126365	W5:90036	W6:44680	W7:23448	W8:8976	W9:3619	W10:1713	W11:1329	W12:1207	W13:1012	W14:1551	W15:1294	W16:1928	W17:2879	W18:3922	W19:9390	W20:11353	W21:18592	W22:27135	W23:25460	W24:27714	W25:27089	W26:21509	W27:12120	W28:5626	W29:2134	W30:776	W31:0	W32:67477770
Warp Occupancy Distribution:
Stall:171404625	W0_Idle:18253766	W0_Scoreboard:34788624	W1:185375	W2:157253	W3:159040	W4:126365	W5:90036	W6:44680	W7:23448	W8:8976	W9:3619	W10:1713	W11:1329	W12:1207	W13:1012	W14:1551	W15:1294	W16:1928	W17:2879	W18:3922	W19:9390	W20:11353	W21:18592	W22:27135	W23:25460	W24:27714	W25:27089	W26:21509	W27:12120	W28:5626	W29:2134	W30:776	W31:0	W32:27170694
Warp Occupancy Distribution:
Stall:158511927	W0_Idle:11079545	W0_Scoreboard:44090118	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40307076
warp_utilization0: 0.135177
warp_utilization1: 0.111531
warp_utilization2: 0.158696
traffic_breakdown_coretomem[CONST_ACC_R] = 480 {8:60,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21846504 {8:2730813,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 196169104 {40:228908,72:34,136:1375076,}
traffic_breakdown_coretomem[INST_ACC_R] = 26720 {8:3340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4320 {72:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 371382000 {136:2730750,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12832072 {8:1604009,}
traffic_breakdown_memtocore[INST_ACC_R] = 454240 {136:3340,}
maxmrqlatency = 1922 
maxdqlatency = 0 
maxmflatency = 5998 
averagemflatency = 1336 
averagemflatency_1 = 1325 
averagemflatency_2= 1348 
averagemrqlatency_1 = 67 
averagemrqlatency_2 = 68 
max_icnt2mem_latency = 5289 
max_icnt2sh_latency = 4257475 
mrq_lat_table:1528535 	48096 	74739 	176430 	554923 	884234 	1171146 	815162 	185024 	4451 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	53147 	243396 	948802 	2665977 	422881 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	107573 	33198 	55369 	139310 	223106 	628017 	1729003 	1341177 	81326 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1895559 	741106 	86629 	7421 	94 	0 	0 	1 	4 	1334 	3071 	6467 	17073 	28897 	52934 	111146 	220479 	384621 	757017 	20965 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	367 	358 	7773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        58        28        28        20        34        32        30        28        16        18        56        56        24        28 
dram[1]:        36        36        38        56        29        24        34        28        28        28        30        22        56        56        26        26 
dram[2]:        36        22        30        60        19        22        36        32        28        28        22        16        56        56        24        28 
dram[3]:        26        24        60        50        22        24        30        20        28        28        34        22        56        60        28        28 
dram[4]:        34        30        56        36        32        18        32        30        28        28        20        36        56        60        24        25 
dram[5]:        28        28        42        56        24        32        30        25        28        28        18        20        56        60        30        20 
maximum service time to same row:
dram[0]:      5303      5304      7375      4053      6236      5944      4965      5594      4480      4337      7156      6829      4317      4250      4990      5347 
dram[1]:      9638      8365      7226     10247      6772      8559      5716      9113      7134      4765      5739      7025      8484      8169      8896      9214 
dram[2]:      5171      6775      5480      6190      4633      5106      5075      5339      4528      4644      6898      6979      4255      3956      4424      4652 
dram[3]:      9564      7829      9124      7212      7962      9050      4779      6297      5542      5299      6768      6962      6825      8108      6337      9282 
dram[4]:      5099      4918      5603      4218      6093      5502      4958      3218      3047      4838      6818      7044      4485      4363      4147      3817 
dram[5]:      8731     10552      9562      9296     11959      9435      9033      6403      4773      6697      6758      7147      8938      7578      9544      9418 
average row accesses per activate:
dram[0]:  1.500227  1.499377  1.503775  1.507945  1.583536  1.597402  1.511209  1.514180  1.540084  1.541255  1.541131  1.543074  1.508903  1.506001  1.504719  1.505111 
dram[1]:  1.520334  1.518981  1.524740  1.518594  1.596200  1.597552  1.532426  1.529599  1.558430  1.551820  1.555356  1.562190  1.521061  1.524013  1.527706  1.523518 
dram[2]:  1.501764  1.506344  1.505840  1.506292  1.593750  1.588459  1.520360  1.526051  1.540927  1.549668  1.538644  1.546919  1.508477  1.515590  1.506382  1.513299 
dram[3]:  1.512307  1.518026  1.516622  1.517113  1.599574  1.597498  1.523645  1.535213  1.556612  1.558119  1.553675  1.556859  1.519665  1.524487  1.521431  1.526439 
dram[4]:  1.504196  1.504269  1.509796  1.514497  1.599229  1.595269  1.513863  1.526648  1.544404  1.540012  1.551915  1.549148  1.518300  1.511063  1.513874  1.515631 
dram[5]:  1.511989  1.513649  1.520481  1.516216  1.604672  1.594768  1.529027  1.523689  1.553336  1.553338  1.552634  1.552339  1.518745  1.520636  1.521033  1.519169 
average row locality = 5442774/3544891 = 1.535385
average row locality_1 = 2569302/1649236 = 1.557874
average row locality_2 = 2873472/1895655 = 1.515820
average row locality_3 = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     38609     38600     38691     38632     43139     43295     43859     43657     41869     41781     41573     41653     39170     39144     38763     38683 
dram[1]:     38538     38575     38502     38596     42960     43217     43707     43773     41728     41604     41611     41694     39116     39116     38613     38605 
dram[2]:     38472     38513     38606     38656     43100     43380     43824     43833     41948     41869     41650     41645     39067     38953     38671     38704 
dram[3]:     38456     38479     38509     38418     43172     43454     43658     43757     41745     41887     41815     41516     39199     39012     38707     38507 
dram[4]:     38552     38530     38674     38554     43279     43545     43850     43956     41855     41789     41686     41600     39172     38844     38760     38768 
dram[5]:     38519     38519     38509     38455     43238     43514     43830     43764     41852     41853     41801     41806     39197     39034     38576     38579 
total reads: 3904715
bank skew: 43956/38418 = 1.14
chip skew: 651414/649955 = 1.00
number of total write accesses:
dram[0]:     14322     14322     14496     14511     19900     20272     15867     15873     17358     17209     17178     17402     14725     14682     14322     14324 
dram[1]:     14324     14322     14501     14491     19710     19562     15863     15811     17243     16971     17211     17174     14690     14671     14322     14322 
dram[2]:     14324     14322     14508     14492     20191     19766     15952     15831     17484     17350     17257     17206     14671     14564     14322     14322 
dram[3]:     14322     14324     14503     14508     19984     19751     15755     16015     17330     17348     17307     17257     14702     14528     14324     14320 
dram[4]:     14322     14324     14501     14517     20164     19851     15993     15997     17342     17175     17279     17201     14758     14492     14324     14320 
dram[5]:     14322     14324     14498     14514     20169     19768     16010     15829     17327     17309     17418     17394     14682     14500     14324     14320 
total reads: 1538059
bank skew: 20272/14320 = 1.42
chip skew: 256763/255188 = 1.01
average mf latency per bank:
dram[0]:        988      1013       989      1014      1141      1169      1367      1404      1003      1019      1000      1026       999      1025      1005      1031
dram[1]:        971       973       970       975      1115      1163      1337      1349       980       987       981       990       984       988       982       992
dram[2]:        976       986       981       984      1128      1170      1354      1365       990       994       994       999       992      1027       998      1005
dram[3]:        980       981       982       977      1134      1170      1368      1363       995       992       999       996       995       999      1000       998
dram[4]:        964       968       964       968      1114      1160      1332      1338       973       981       978       982       975       983       983       988
dram[5]:        997       997       994       997      1151      1197      1374      1393      1008      1011      1011      1015      1012      1014      1015      1016
maximum mf latency per bank:
dram[0]:       4386      4543      4101      4115      5033      5417      5153      5551      5439      5154      5032      4376      4369      5761      4647      4449
dram[1]:       4075      4027      4001      4760      5219      4730      4684      5238      5397      4206      5258      4836      4907      4902      4356      3924
dram[2]:       3974      4359      4419      4362      4502      5093      5121      4987      5775      4727      4864      5395      4744      4213      4071      4116
dram[3]:       4254      4110      4092      4428      5255      5126      5572      5269      4451      4290      4486      5236      4861      4422      4687      4080
dram[4]:       4496      4387      4279      4573      5119      5190      5461      4644      5998      4094      5058      4713      4509      4165      4299      4365
dram[5]:       4408      4399      4394      4705      4930      5585      5222      5026      5667      5686      4341      4460      4804      4554      4272      4151
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2635613 n_act=594710 n_pre=594694 n_req=901206 n_req_1=98764 n_req_2=802442 n_req_3=0 n_rd=1302236 n_write=492615 bw_util=0.634 bw_util_1=0.0629 bw_util_2=0.5711 bw_util_3=0 blp=9.359800 blp_1= 1.656509 blp_2= 8.456822 blp_3= -nan
 n_activity=5547215 dram_eff=0.6423 dram_eff_1=0.06373 dram_eff_2=0.5786 dram_eff_3=0
bk0: 77218a 2858863i bk1: 77200a 2779691i bk2: 77382a 2713572i bk3: 77264a 2667278i bk4: 86278a 2025762i bk5: 86590a 1879235i bk6: 87718a 2055264i bk7: 87314a 1957709i bk8: 83738a 2507393i bk9: 83562a 2439730i bk10: 83146a 2385047i bk11: 83306a 2288465i bk12: 78340a 2521401i bk13: 78288a 2445954i bk14: 77526a 2398238i bk15: 77366a 2310303i 
bw_dist = 0.063	0.571	0.000	0.353	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.253
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2655695 n_act=586845 n_pre=586829 n_req=898917 n_req_1=96440 n_req_2=802477 n_req_3=0 n_rd=1299910 n_write=490589 bw_util=0.6328 bw_util_1=0.06165 bw_util_2=0.5711 bw_util_3=0 blp=9.432734 blp_1= 1.610136 blp_2= 8.596966 blp_3= -nan
 n_activity=5502932 dram_eff=0.6462 dram_eff_1=0.06296 dram_eff_2=0.5833 dram_eff_3=0
bk0: 77076a 2848250i bk1: 77150a 2775570i bk2: 77004a 2735082i bk3: 77192a 2668157i bk4: 85920a 2026379i bk5: 86434a 1930572i bk6: 87414a 2070756i bk7: 87546a 1925969i bk8: 83456a 2517765i bk9: 83208a 2457692i bk10: 83222a 2386463i bk11: 83388a 2301669i bk12: 78232a 2515226i bk13: 78232a 2440105i bk14: 77226a 2402074i bk15: 77210a 2305771i 
bw_dist = 0.062	0.571	0.000	0.346	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4023
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2639901 n_act=592932 n_pre=592916 n_req=900856 n_req_1=98435 n_req_2=802421 n_req_3=0 n_rd=1301782 n_write=492337 bw_util=0.6338 bw_util_1=0.06271 bw_util_2=0.5711 bw_util_3=0 blp=9.341578 blp_1= 1.637529 blp_2= 8.458318 blp_3= -nan
 n_activity=5548919 dram_eff=0.6419 dram_eff_1=0.06351 dram_eff_2=0.5784 dram_eff_3=0
bk0: 76944a 2861882i bk1: 77026a 2796549i bk2: 77212a 2722711i bk3: 77312a 2665057i bk4: 86200a 2001396i bk5: 86760a 1918745i bk6: 87648a 2069762i bk7: 87666a 1951493i bk8: 83896a 2503327i bk9: 83738a 2430130i bk10: 83300a 2376477i bk11: 83290a 2313632i bk12: 78134a 2527978i bk13: 77906a 2462109i bk14: 77342a 2405275i bk15: 77408a 2313067i 
bw_dist = 0.063	0.571	0.000	0.354	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2275
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2650767 n_act=588324 n_pre=588308 n_req=900134 n_req_1=97674 n_req_2=802460 n_req_3=0 n_rd=1300582 n_write=491887 bw_util=0.6333 bw_util_1=0.06222 bw_util_2=0.5711 bw_util_3=0 blp=9.485732 blp_1= 1.628536 blp_2= 8.626271 blp_3= -nan
 n_activity=5504179 dram_eff=0.6466 dram_eff_1=0.06352 dram_eff_2=0.5831 dram_eff_3=0
bk0: 76912a 2839491i bk1: 76958a 2778995i bk2: 77018a 2710047i bk3: 76836a 2646242i bk4: 86344a 1990512i bk5: 86908a 1898910i bk6: 87316a 2039214i bk7: 87514a 1907467i bk8: 83490a 2496533i bk9: 83774a 2414992i bk10: 83630a 2351433i bk11: 83032a 2293006i bk12: 78398a 2508362i bk13: 78024a 2441935i bk14: 77414a 2391731i bk15: 77014a 2297928i 
bw_dist = 0.062	0.571	0.000	0.346	0.021
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4964
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2640250 n_act=592240 n_pre=592224 n_req=901384 n_req_1=98959 n_req_2=802425 n_req_3=0 n_rd=1302828 n_write=492326 bw_util=0.6342 bw_util_1=0.06309 bw_util_2=0.5711 bw_util_3=0 blp=9.331432 blp_1= 1.637619 blp_2= 8.452340 blp_3= -nan
 n_activity=5548482 dram_eff=0.6423 dram_eff_1=0.0639 dram_eff_2=0.5784 dram_eff_3=0
bk0: 77104a 2863249i bk1: 77060a 2796128i bk2: 77348a 2733863i bk3: 77108a 2669774i bk4: 86558a 2011993i bk5: 87090a 1901849i bk6: 87700a 2050928i bk7: 87912a 1937937i bk8: 83710a 2523579i bk9: 83578a 2460229i bk10: 83372a 2378637i bk11: 83200a 2321366i bk12: 78344a 2520810i bk13: 77688a 2483942i bk14: 77520a 2405781i bk15: 77536a 2314469i 
bw_dist = 0.063	0.571	0.000	0.353	0.013
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.2121
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5619868 n_nop=2645584 n_act=589841 n_pre=589825 n_req=901106 n_req_1=98669 n_req_2=802437 n_req_3=0 n_rd=1302092 n_write=492526 bw_util=0.6339 bw_util_1=0.06285 bw_util_2=0.5711 bw_util_3=0 blp=9.492031 blp_1= 1.641090 blp_2= 8.615914 blp_3= -nan
 n_activity=5505169 dram_eff=0.6471 dram_eff_1=0.06415 dram_eff_2=0.583 dram_eff_3=0
bk0: 77038a 2838487i bk1: 77038a 2768814i bk2: 77018a 2711625i bk3: 76910a 2641391i bk4: 86476a 1981805i bk5: 87028a 1887711i bk6: 87660a 2015216i bk7: 87528a 1917567i bk8: 83704a 2509676i bk9: 83706a 2414387i bk10: 83602a 2337505i bk11: 83612a 2272337i bk12: 78394a 2492068i bk13: 78068a 2460795i bk14: 77152a 2403504i bk15: 77158a 2296797i 
bw_dist = 0.063	0.571	0.000	0.346	0.020
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.5187

========= L2 cache stats =========
L2_cache_bank[0]: Access = 360062, Miss = 325673, Miss_rate = 0.904, Pending_hits = 702, Reservation_fails = 341988
L2_cache_bank[1]: Access = 360689, Miss = 325445, Miss_rate = 0.902, Pending_hits = 739, Reservation_fails = 433563
L2_cache_bank[2]: Access = 360058, Miss = 324775, Miss_rate = 0.902, Pending_hits = 670, Reservation_fails = 399537
L2_cache_bank[3]: Access = 362888, Miss = 325180, Miss_rate = 0.896, Pending_hits = 767, Reservation_fails = 486010
L2_cache_bank[4]: Access = 360104, Miss = 325338, Miss_rate = 0.903, Pending_hits = 672, Reservation_fails = 328141
L2_cache_bank[5]: Access = 364030, Miss = 325553, Miss_rate = 0.894, Pending_hits = 777, Reservation_fails = 426712
L2_cache_bank[6]: Access = 360949, Miss = 325261, Miss_rate = 0.901, Pending_hits = 679, Reservation_fails = 377403
L2_cache_bank[7]: Access = 362801, Miss = 325030, Miss_rate = 0.896, Pending_hits = 781, Reservation_fails = 450750
L2_cache_bank[8]: Access = 360498, Miss = 325828, Miss_rate = 0.904, Pending_hits = 657, Reservation_fails = 316239
L2_cache_bank[9]: Access = 361736, Miss = 325586, Miss_rate = 0.900, Pending_hits = 723, Reservation_fails = 373886
L2_cache_bank[10]: Access = 361365, Miss = 325522, Miss_rate = 0.901, Pending_hits = 712, Reservation_fails = 396026
L2_cache_bank[11]: Access = 363003, Miss = 325524, Miss_rate = 0.897, Pending_hits = 727, Reservation_fails = 495891
Cache L2_bank_000:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360062, Miss = 325673 (0.904), PendingHit = 702 (0.00195)
Cache L2_bank_001:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360689, Miss = 325445 (0.902), PendingHit = 739 (0.00205)
Cache L2_bank_002:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360058, Miss = 324775 (0.902), PendingHit = 670 (0.00186)
Cache L2_bank_003:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362888, Miss = 325180 (0.896), PendingHit = 767 (0.00211)
Cache L2_bank_004:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360104, Miss = 325338 (0.903), PendingHit = 672 (0.00187)
Cache L2_bank_005:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 364030, Miss = 325553 (0.894), PendingHit = 777 (0.00213)
Cache L2_bank_006:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360949, Miss = 325261 (0.901), PendingHit = 679 (0.00188)
Cache L2_bank_007:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 362801, Miss = 325030 (0.896), PendingHit = 781 (0.00215)
Cache L2_bank_008:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 360498, Miss = 325828 (0.904), PendingHit = 657 (0.00182)
Cache L2_bank_009:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361736, Miss = 325586 (0.9), PendingHit = 723 (0.002)
Cache L2_bank_010:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 361365, Miss = 325522 (0.901), PendingHit = 712 (0.00197)
Cache L2_bank_011:	Size = 65536 B (64 Set x 8-way x 128 byte line)
		Access = 363003, Miss = 325524 (0.897), PendingHit = 727 (0.002)
L2 Cache Total Miss Rate = 0.900
Stream 1: L2 Cache Miss Rate = 0.811
Stream 2: L2 Cache Miss Rate = 0.999
Stream 1: Accesses  = 2277703
Stream 1: Misses  = 1847135
Stream 2: Accesses  = 2060480
Stream 2: Misses  = 2057580
Stream 1+2: Accesses  = 4338183
Stream 1+2: Misses  = 3904715
Total Accesses  = 4338183
MPKI-CORES
CORE_L2MPKI_0	48.285
CORE_L2MPKI_1	48.891
CORE_L2MPKI_2	48.678
CORE_L2MPKI_3	48.269
CORE_L2MPKI_4	46.520
CORE_L2MPKI_5	48.446
CORE_L2MPKI_6	47.014
CORE_L2MPKI_7	49.695
CORE_L2MPKI_8	48.358
CORE_L2MPKI_9	48.998
CORE_L2MPKI_10	1.597
CORE_L2MPKI_11	1.598
CORE_L2MPKI_12	1.600
CORE_L2MPKI_13	1.600
CORE_L2MPKI_14	1.600
CORE_L2MPKI_15	1.598
CORE_L2MPKI_16	1.608
CORE_L2MPKI_17	1.599
CORE_L2MPKI_18	1.600
CORE_L2MPKI_19	1.599
CORE_L2MPKI_20	1.596
CORE_L2MPKI_21	1.595
CORE_L2MPKI_22	1.596
CORE_L2MPKI_23	1.596
CORE_L2MPKI_24	1.595
CORE_L2MPKI_25	1.596
CORE_L2MPKI_26	1.595
CORE_L2MPKI_27	1.595
CORE_L2MPKI_28	1.595
CORE_L2MPKI_29	1.596
CORE_L2MPKI_30	1.597
CORE_L2MPKI_31	1.596
CORE_L2MPKI_32	1.596
CORE_L2MPKI_33	1.596
CORE_L2MPKI_34	1.597
CORE_L2MPKI_35	1.596
CORE_L2MPKI_36	1.596
CORE_L2MPKI_37	1.596
CORE_L2MPKI_38	1.596
CORE_L2MPKI_39	1.596
CORE_L2MPKI_40	1.596
CORE_L2MPKI_41	1.596
CORE_L2MPKI_42	1.596
CORE_L2MPKI_43	1.596
CORE_L2MPKI_44	1.596
CORE_L2MPKI_45	1.596
CORE_L2MPKI_46	1.596
CORE_L2MPKI_47	1.596
CORE_L2MPKI_48	1.596
CORE_L2MPKI_49	1.596
CORE_L2MPKI_50	1.596
CORE_L2MPKI_51	1.596
CORE_L2MPKI_52	1.596
CORE_L2MPKI_53	1.596
CORE_L2MPKI_54	1.596
CORE_L2MPKI_55	1.596
CORE_L2MPKI_56	1.596
CORE_L2MPKI_57	1.596
CORE_L2MPKI_58	1.596
CORE_L2MPKI_59	1.596
Avg_MPKI_Stream1= 17.170
Avg_MPKI_Stream2= 1.596
MISSES-CORES
CORE_MISSES_0	46876
CORE_MISSES_1	44347
CORE_MISSES_2	48714
CORE_MISSES_3	45074
CORE_MISSES_4	44569
CORE_MISSES_5	47514
CORE_MISSES_6	45709
CORE_MISSES_7	46029
CORE_MISSES_8	49640
CORE_MISSES_9	45144
CORE_MISSES_10	69211
CORE_MISSES_11	68625
CORE_MISSES_12	70025
CORE_MISSES_13	69264
CORE_MISSES_14	69409
CORE_MISSES_15	69808
CORE_MISSES_16	69755
CORE_MISSES_17	67312
CORE_MISSES_18	69414
CORE_MISSES_19	69971
CORE_MISSES_20	70422
CORE_MISSES_21	67781
CORE_MISSES_22	69846
CORE_MISSES_23	68348
CORE_MISSES_24	67777
CORE_MISSES_25	69715
CORE_MISSES_26	69054
CORE_MISSES_27	68998
CORE_MISSES_28	69088
CORE_MISSES_29	69696
CORE_MISSES_30	67739
CORE_MISSES_31	68389
CORE_MISSES_32	70347
CORE_MISSES_33	69628
CORE_MISSES_34	68382
CORE_MISSES_35	68349
CORE_MISSES_36	68362
CORE_MISSES_37	68382
CORE_MISSES_38	69021
CORE_MISSES_39	68960
CORE_MISSES_40	68361
CORE_MISSES_41	67724
CORE_MISSES_42	69003
CORE_MISSES_43	67064
CORE_MISSES_44	70322
CORE_MISSES_45	66460
CORE_MISSES_46	69643
CORE_MISSES_47	67640
CORE_MISSES_48	68342
CORE_MISSES_49	68320
CORE_MISSES_50	70300
CORE_MISSES_51	66340
CORE_MISSES_52	70282
CORE_MISSES_53	66980
CORE_MISSES_54	69000
CORE_MISSES_55	69600
CORE_MISSES_56	68360
CORE_MISSES_57	70240
CORE_MISSES_58	68340
CORE_MISSES_59	67700
L2_MISSES = 3904715
L2_total_cache_accesses = 4338183
L2_total_cache_misses = 3904715
L2_total_cache_miss_rate = 0.9001
L2_total_cache_pending_hits = 8606
L2_total_cache_reservation_fails = 4826146
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 316845
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2409627
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2987323
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 53
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3952
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1494936
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1820760
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2840
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 350
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 150
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 17943
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15274639
icnt_total_pkts_simt_to_mem=10067511
