// Seed: 4259724571
module module_0 (
    input wire id_0,
    input uwire id_1,
    input tri1 id_2
    , id_11,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    output supply0 id_8,
    input supply1 id_9
);
  assign id_11 = id_7;
  assign id_8  = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7
);
  tri0 id_9;
  ;
  assign id_1 = 1 ^ id_7 ? -1 : id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_0,
      id_5,
      id_3,
      id_6,
      id_6,
      id_1,
      id_2
  );
  assign modCall_1.id_9 = 0;
  assign id_9 = ~id_5 ? 1 : id_3 ? 1 : -1 ? 1 : id_1++ ? -1 : 1;
endmodule
