{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Combinational logic design\n",
    "_lcdf5 chapter 3_\n",
    "\n",
    "Topics\n",
    "---\n",
    "- Top-down design\n",
    "- Technology mapping\n",
    "- Combinational functional blocks\n",
    "- Rudimentary logic functions\n",
    "- Decoding, encoding and selecting\n",
    "- Interactive combinational circuits\n",
    "- Arithmetic circuits\n",
    "  - Binary adders\n",
    "  - Binary subtraction\n",
    "  - Binary adder-subtractors\n",
    "  - Other arithmetic functions\n",
    "\n",
    "\n",
    "\n",
    "Digital system design procedure\n",
    "---\n",
    "```mermaid\n",
    "flowchart LR\n",
    "s(\"‚ù∂ specification\")\n",
    "f(\"‚ù∑ formulation\")\n",
    "o(\"‚ù∏ optimization\")\n",
    "m(\"‚ùπ mapping\")\n",
    "v(\"‚ù∫ verification\")\n",
    "s-->f\n",
    "f-->o\n",
    "o-->m-->v-->s\n",
    "```\n",
    "- ‚ù∂ specify functions and requirements\n",
    "- ‚ù∑ formulate specification in Boolean equation or truth table\n",
    "- ‚ù∏ optimize formulation\n",
    "- ‚ùπ map optimization to implementation technology\n",
    "  - typically one of the two universal gates: NAND or NOR\n",
    "- ‚ù∫ verify that the implementation fullfil the specification\n",
    "\n",
    "\n",
    "Top-down design\n",
    "---\n",
    "- also called hierarchical design\n",
    "- a divide-and-conquer method\n",
    "- break the digital system into implementable or reusable building blocks\n",
    "- combine the building blocks into the final digital system\n",
    "\n",
    "\n",
    "üçé Design of a 4-bit equality Comparator\n",
    "---\n",
    "- specification: p1.a\n",
    "  - output 1 if A[3:0]==B[3:0] else 0\n",
    "- formulation: p1.b,p1.c\n",
    "  - compare bit-by-bit respectively\n",
    "  - aggregate the 4 outputs\n",
    "  - $E = (A[3]‚®ÅB[3])(A[2]‚®ÅB[2])(A[1]‚®ÅB[1])(A[0]‚®ÅB[0])$\n",
    "- optimization:\n",
    "  - algebraic manipulation\n",
    "  - truth table\n",
    "  - $N_i=\\bar{A_i}B_i+A_i\\bar{B_i}$\n",
    "  - $E=\\overline{N_0+N_1+N_2+N_3}$\n",
    "- mapping to nand gates+inverters, or nor gates+inverters p3\n",
    "\n",
    "| gate | nand  | nor |\n",
    "|:---:|:---:|:---:|\n",
    "| AND | NAND->NOT | NOTS->NOR |\n",
    "| OR | NOTS->NAND | NOR->NOT |\n",
    "| NOT | NAND | NOR |\n",
    "\n",
    "- NOT gate is usually called inverter\n",
    "  - can be implemented by a NAND or NOR by tying their inputs together as a single input\n",
    "- NOT->NOT cancels\n",
    "\n",
    "\n",
    "Building blocks p2\n",
    "---\n",
    "- primitive blocks\n",
    "- predefined blocks\n",
    "- regular circuits are scalable\n",
    "  - irregular circuits are non-scalable\n",
    "- a copy of a reusable building block is an instance of it\n",
    "  - the procedure is called instantiation\n",
    "\n",
    "\n",
    "üçé Example\n",
    "---\n",
    "Implementation the following functions with NAND gates+inverters, then NOR gates+inverters\n",
    "- $F = AB + \\overline{(AB)}C + \\overline{(AB})\\bar{D} + E$\n",
    "  - NAND gates+inverters p4\n",
    "  - NOR gates+inverters p5\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "Rudimentary Logic Functions\n",
    "---\n",
    "p6\n",
    "```mermaid\n",
    "flowchart LR\n",
    "i{{inputs}}\n",
    "o{{outputs}}\n",
    "c(Combinational<br>circuit)\n",
    "s(Sequential<br>circuit)\n",
    "i-->c\n",
    "c-->o\n",
    "c-->|\"Next<br>state\"|s\n",
    "s-->|\"Present<br>state\"|c\n",
    "```\n",
    "\n",
    "Functions of one variable\n",
    "---\n",
    "p7\n",
    "| $X$ | $F=0$<br>Fixing | $F= 1$<br>Fixing| $F=X$<br>Transferring | $F=\\bar{X}$<br>Inverting |\n",
    "|:--:|:--:|:--:|:--:|:--:|\n",
    "| 0 | 0 | 1 | 0 | 1 |\n",
    "| 1 | 0 | 1 | 1 | 0 |\n",
    "\n",
    "- implementation of functions of a single variable X p8\n",
    "\n",
    "Multiple-bit functions\n",
    "---\n",
    "p9\n",
    "- vectors of single-bit functions\n",
    "- $F[n:0] = (F_{n-1}, ‚ãØ, F_2, F_1, F_0)$\n",
    "  - $F[n-1:0]$ is a n-bit bus\n",
    "- $F_i=G_i(A_{m-1},  ‚ãØ, A_1,A_0)=G_i(A[m-1:0])$\n",
    "  - $A[m-1:0]$ is a m-bit bus\n",
    "\n",
    "\n",
    "üí°  Design Lecture-Hall Lighting Control\n",
    "---\n",
    "- The house light (H) is controlled by two switches\n",
    "  - $P$ - podium switch\n",
    "  - $R$ - rear door switch\n",
    "- in three modes\n",
    "  - $M_0$: Either switch P or switch R turns the house lights on and off\n",
    "  - $M_1$: Only the podium switch P turns the house lights on and off\n",
    "  - $M_2$: Only the rear switch R turns the house lights on and off\n",
    "- This requirement is specified in truth table p10\n",
    "- formulation:\n",
    "  - $H(P,R,I_0,I_1,I_2,I_3)=\\bar{P}\\bar{R}I_0+\\bar{P}RI_1+P\\bar{R}I_2+PRI_3$\n",
    "    - the modes are selected by $I[3:0]$\n",
    "  - implementation: p11\n",
    "  - $I[3:0]$ work as enabling signals p12\n",
    "\n",
    "\n",
    "üí° Design Car electrical Control using enabling\n",
    "---\n",
    "- Inputs\n",
    "  - Ignition switch IG: Value 0 if off and value 1 if on\n",
    "  - Light switch LS: Value 0 if off and value 1 if on\n",
    "  - Radio switch RS: Value 0 if off and value 1 if on\n",
    "  - Power window switch WS: Value 0 if off and value 1 if on\n",
    "- Outputs\n",
    "  - Lights L: Value 0 if off and value 1 if on\n",
    "  - Radio R: Value 0 if off and value 1 if on\n",
    "  - Power windows W: Value 0 if off and value 1 if on\n",
    "- specification: \n",
    "  - in truth table p13\n",
    "- implementation: p14\n",
    "\n",
    "Decoding\n",
    "---\n",
    "- An n-bit binary code is capable of representing up to $2^n$ distinct elements of coded information\n",
    "- Decoding is the conversion of an n-bit input code $m_i$ to an m-bit output code with $n ‚â§ m ‚â§ 2^n$, done by a n‚Äìto‚Äìm-line decoder\n",
    "  - generates no more than $2^n$ minterms from the n input variables\n",
    "  - so only one output value $D_i$ is set to be 1 for each input value $m_i$\n",
    "- 1-to-2 decoder: p15\n",
    "   - $D[1:0]=[A,\\bar{A}]$\n",
    "   - $D_i=m_i$\n",
    "- 2-to-4 decoder: p16\n",
    "  - $D[3:0]=[A_1A_0, A_1\\bar{A_0}, \\bar{A_1}A_0, \\bar{A_1A_0}]$\n",
    "  - $D_i=m_i$\n",
    "  - can be constructed in 2 1-to-2 decoder+ 4 AND gates\n",
    "- 3-to-8 decoder: p17\n",
    "  - can be constructed in 1 2-to-4 decoder + 1 1-to-2 decoder + 8 AND gates\n",
    "- generally, for a n-to-$2^n$ decoder:\n",
    "  - formulation:\n",
    "    - $D_i=m_A(i)$\n",
    "      - $m_A(i)$ is the $i^{th}$ minterm of $A[n-1:0]$\n",
    "  - implementation in 3 steps:\n",
    "  - ‚ù∂ let k=n\n",
    "  - ‚ù∑ if k is even, use $2^k$ AND gates driven by two $\\frac{k}{2}$-to-$2^{\\frac{k}{2}}$ decoders\n",
    "  - if k is odd, use $2^k$ AND gates driven by a $\\frac{k + 1}{2}$-to-$2^{\\frac{k + 1}{2}}$ decoder and a $\\frac{k - 1}{2}$-to-$2^{\\frac{k - 1}{2}}$ decoder \n",
    "  - k = k/2\n",
    "  - ‚ù∏ For each decoder resulting from step ‚ù∑, repeat step ‚ù∑ with k equal to the values obtained in step ‚ù∑ until k = 1. For k = 1, use a 1‚Äìto‚Äì2 decoder\n",
    "\n",
    "\n",
    "üí° Demo\n",
    "---\n",
    "- Design a 6-to-64 decoder p18\n",
    "- first run of step ‚ù∑:\n",
    "  - k=6: $2^6=64$ AND gates driven by two 3-to-8 decoders. k=k/2=3\n",
    "- second run of step ‚ù∑:\n",
    "  - k=3: $2^3=8$ AND gates driven by a 2-to-4 decoder and  a 1-to-2 decoder\n",
    "\n",
    "\n",
    "üìù Practice\n",
    "---\n",
    "- Design the following decoders\n",
    "  - 4-to-16 decoder\n",
    "  - 5-to-32 decoder\n",
    "\n",
    "\n",
    "Enabling Decoder Outputs\n",
    "---\n",
    "- attach m enabling circuits to the decoder outputs p19\n",
    "  - such a circuit is called a *demultiplexer*\n",
    "\n",
    "\n",
    "Decoder-Based Combinational Circuits\n",
    "---\n",
    "- Any combinational circuit with n inputs and m outputs can be implemented with an n‚Äìto‚Äì$2^n$-line decoder and m OR gates\n",
    "  - A decoder provides the $2^n$ minterms of n input variables\n",
    "  - any Boolean function can be expressed as a sum of minterms\n",
    "- A function having a list of $k$ minterms can be expressed in its complement form with $2^n - k$ minterms\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "üí° Implement a 1-bit binary adder\n",
    "---\n",
    "```mermaid\n",
    "flowchart LR\n",
    "z(\"Z<br>Incoming carry\")-->p\n",
    "x(X)-->p\n",
    "y(Y)\n",
    "c(\"C<br>output carry\")\n",
    "s(\"S<br>sum\")\n",
    "p(\"+\")\n",
    "y-->p\n",
    "p-->c\n",
    "p-->s\n",
    "```\n",
    "- specification in truth table p24\n",
    "- formulation:\n",
    "  - $S(X, Y, Z ) = Œ£m (1, 2, 4, 7)$\n",
    "  - $C(X, Y, Z ) = Œ£m(3, 5, 6, 7)$\n",
    "- implementation p25\n",
    "  \n",
    "\n",
    "üìù Practice\n",
    "---\n",
    "- Reimplement the 1-bit binary adder with complements\n",
    "- formulation:\n",
    "  - $\\bar{S}(X, Y, Z ) = Œ£m (0,3,5,6)$\n",
    "  - ‚à¥ S(X, Y, Z ) = $\\overline{Œ£m (0,3,5,6)}$\n",
    "  - $\\bar{C}(X, Y, Z ) = Œ£m(0,1,2,4)$\n",
    "  - ‚à¥ $C(X, Y, Z ) = \\overline{Œ£m(0,1,2,4)}$\n",
    "- implementation:\n",
    "  - use NOR gate to combine the minterms\n",
    "\n",
    "\n",
    "Encoding\n",
    "---\n",
    "- $2^n$-to-n line encoder inverses n-to-$2^n$ encoder\n",
    "- A 8‚Äìto‚Äì3-line encoder is specified in truth table p26\n",
    "- formulated in equations\n",
    "  - $A_0 = D_1 + D_3 + D_5 + D_7$\n",
    "  - $A_1 = D_2 + D_3 + D_6 + D_7$\n",
    "  - $A_2 = D_4 + D_5 + D_6 + D_7$\n",
    "- this implementation has two ambiguities\n",
    "  - ‚ù∂ only one input can be active at any given time\n",
    "    - ‚ùì If both $D_3$ and $D_6$ are active, what will happen?\n",
    "    - the output will be 111, neither decimal 3 or 6\n",
    "    - can be resolved by prioritizing the inputs (higher) by their subscript numbers (bigger)\n",
    "  - ‚ù∑ an output of all 0s is generated when all the inputs are 0\n",
    "    - the same as when $D_0$ is equal to 1\n",
    "    - can be resolved by providing a separate output to indicate that at least one input is equal to 1\n",
    "\n",
    "\n",
    "Resolve the two encoding ambiguities\n",
    "---\n",
    "Let's design a 4-to-2 priority encoder\n",
    "- specification in truth table p27\n",
    "- optimization with K-map p28\n",
    "  - $A_0=D_3+D_1\\bar{D_2}$\n",
    "  - $A_1=D_2+D_3$\n",
    "  - $V=D_0+D_1+D_2+D_3$\n",
    "- implementation p29\n",
    "\n",
    "\n",
    "Selection of information\n",
    "---\n",
    "- a single selection output is made from a set of inputs, typically by\n",
    "  - multiplexer\n",
    "  - three-state driver\n",
    "\n",
    "\n",
    "Multiplexer\n",
    "---\n",
    "- $n$ selection inputs $S[n-1:0]$ select one $Y$ out of $2^n$ input lines $I[2^n-1:0]$\n",
    "- also called data selector, or simply MUX\n",
    "- n=1: *2-to-1 line multiplexer* with 1 selection input\n",
    "  - specification in truth table p30\n",
    "  - formulation: $Y=\\bar{S}I_0+SI_1$\n",
    "    - $Y=I_0$ when $S=0$\n",
    "    - $Y=I_1$ when $S=1$\n",
    "  - implementation p31\n",
    "- n=2:  *4‚Äìto‚Äì1 line multiplexer* with 2 selection inputs\n",
    "  - specification in condensed truth table p32\n",
    "  - formulation: \n",
    "    - $\\displaystyle Y=\\sum_{k=0}^3 m_S(k)I_k=(\\bar{S_1}\\bar{S_0})I_0+(\\bar{S_1}S_0)I_1+(S_1\\bar{S_0})I_2+(S_1‚ãÖS_0)I_3$\n",
    "  - implementation p33\n",
    "- n=n: $2^n$-to-1 line multiplexer\n",
    "  - $n$ selection inputs $S[n-1:0]$ select one $Y$ out of $2^n$ input lines $I[2^n-1:0]$\n",
    "  - $S[n-1:0]$ can represent $2^n$ different values 0 to $2^n-1$\n",
    "  - $Y=I_k$ if $S[n-1:0]=m_S(k)$\n",
    "    - $m_S(k)$ the $k^{th}$ minterm of $S[n-1:0]$\n",
    "  - $\\displaystyle Y=\\sum_{k=0}^{2^n-1}m_S(k)I_k$\n",
    "  - implementation: n selection inputs ‚Üí a n-to- $2^n$ decoder ‚Üí $2^n$ AND gates with $2^n$ inputs to be selected (enabling circuits) ‚Üí $2^n$ input OR gate ‚Üí Y=selected input\n",
    "\n",
    "üí° Implement a 64-to-1 line multiplexer\n",
    "---\n",
    "- p34\n",
    "\n",
    "\n",
    "üí° Implement a 4-to-1 line quad multiplexer\n",
    "---\n",
    "- formulation\n",
    "  - $\\displaystyle Y[0:3]=\\sum_{k=0}^{2^2-1}m_A(k)I[0:3,k]$\n",
    "- p35\n",
    "- generalized to $2^n$-to-1 $2^n$ multiplexer\n",
    "  - $\\displaystyle Y[0:2^n-1]=\\sum_{k=0}^{2^n-1}m_A(k)I[0:2^n-1,k]$\n",
    "\n",
    "\n",
    "üìù Multiplexer-Based Combinational Circuits\n",
    "---\n",
    "Implement a binary-adder bit, or a 1-bit binary adder in multiplexer. (Method ‚ù∂)\n",
    "- idea:\n",
    "  - a multiplexer consists of decoder and enabler-OR\n",
    "  - the decoder in generates the min\n",
    "terms of the selection inputs\n",
    "  - the enabler-OR selects $I_k$ if $S[n-1:0]=m_S(k)$, alternatively speaking,\n",
    "    - $I_k=1$, $m_S(k)$ is attached to the OR gate\n",
    "    - $I_k=0$, $m_S(k)$ is not selected, the $k^{th}$ enabler presents 0 to the OR gate\n",
    "- specification in truth table p24\n",
    "  - 3 inputs X,Y,Z means 8 minterms, and 2 outputs C,S\n",
    "  - a good choice: a dual 8‚Äìto‚Äì1 line multiplexer\n",
    "  - review __üí° Implement a 1-bit binary adder__ above\n",
    "    - $S(X, Y, Z ) = Œ£m (1, 2, 4, 7)$\n",
    "    - $C(X, Y, Z ) = Œ£m(3, 5, 6, 7)$\n",
    "- implementation p44\n",
    "  - $[I_{k,0},I_{k,1}]$ = the values  of [C,S] on the $k^{th}$ row of table p24\n",
    "- ---\n",
    "Method  ‚ù∑\n",
    "- idea: the enabler is an AND gate\n",
    "  - use one of the three variables such as $Z$ as the enabling input\n",
    "  - then $X,Y$ can be used as the selection inputs\n",
    "- $S(X, Y, Z ) = Œ£m (1, 2, 4, 7)$\n",
    "  - $=Œ£m(001,010,100,111)$\n",
    "  - $=Œ£m[(01,10)0, (00,11)1]$\n",
    "  - $=Œ£m[(1,2)\\bar{Z}, (0,3)Z]$\n",
    "- $C(X, Y, Z ) = Œ£m(3, 5, 6, 7)$\n",
    "  - $=Œ£m(011,101,110,111)$\n",
    "  - $=Œ£m[(11)(\\bar{Z}+Z), (01,10)Z]$\n",
    "  - $=Œ£m[(3)1, (1,2)Z]$, $m_0$ is NOT used, so disable it\n",
    "  - $=Œ£m[(0)0, (3)1, (1,2)Z]$\n",
    "- implementation with a dual 4-to-1 line multiplexer p45\n",
    "- this procedure can be generalized to implement any Boolean function of n variables with a $2^{n-1}$-to-(n-1) multiplexer\n",
    "\n",
    "\n",
    "üìù Implement the 4-variable function with multiplexer\n",
    "---\n",
    "- $F(A, B, C, D) = Œ£m(1, 3, 4, 11, 12, 13, 14, 15)$\n",
    "- use method ‚ù∑ generalization\n",
    "- p46 by truth table\n",
    "- by algebraic manipulation\n",
    "  - $F=Œ£m(0001,0011,0100, 1011, 1100,1101,1110,1111)$\n",
    "  - $=Œ£m[(0)D,(1)D,(2)\\bar{D},(5)D,(6)\\bar{D},(6)D,(7)\\bar{D}, (7)D]$\n",
    "  - $=Œ£[(0,1,5)D,(2)\\bar{D},(6,7)1]$, missing minterms are disabled, so\n",
    "  - $=Œ£[(3,4)0,(0,1,5)D,(2)\\bar{D},(6,7)1]$\n",
    "\n",
    "\n",
    "üí° Demo\n",
    "---\n",
    "Design a bCD‚Äìto‚Äì[Seven-Segment](https://en.wikipedia.org/wiki/Seven-segment_display) Decoder with logic gates, decoders, or multiplexers\n",
    "- specification: \n",
    "  - function description p47\n",
    "  - truth table p48\n",
    "- optimization\n",
    "  - $a = \\bar{A}C + \\bar{A}BD + \\bar{B} \\bar{C} \\bar{D} + A\\bar{B} \\bar{C}$\n",
    "  - $b = \\bar{A}\\bar{B} + \\bar{A} \\bar{C} \\bar{D} + \\bar{A}CD + A\\bar{B} \\bar{C}$\n",
    "  - $c = \\bar{A}B + \\bar{A}D + \\bar{B} \\bar{C} \\bar{D} + A\\bar{B} \\bar{C}$\n",
    "  - $d = \\bar{A}C\\bar{D} + \\bar{A} \\bar{B}C + \\bar{B} \\bar{C} \\bar{D} + A\\bar{B} \\bar{C} + \\bar{A}B\\bar{C}D$\n",
    "  - $e = \\bar{A}C\\bar{D} + \\bar{B} \\bar{C} \\bar{D}$\n",
    "  - $f = \\bar{A}B\\bar{C} + \\bar{A} \\bar{C} \\bar{D} + \\bar{A}B\\bar{D} + A\\bar{B} \\bar{C}$\n",
    "  - $g = \\bar{A}C\\bar{D} + \\bar{A} \\bar{B}C + \\bar{A}B\\bar{C} + A\\bar{B} \\bar{C}$\n",
    "- implement in gates\n",
    "- implement in decoder or multiplexer\n",
    "  - $a(A, B, C, D) = Œ£m(0, 2, 3, 5, 6, 7, 8, 9)$\n",
    "  - $b(A, B, C, D) = Œ£m(0, 1, 2, 3, 4, 7, 8, 9)$\n",
    "  - $c(A, B, C, D) = Œ£m(0, 1, 3, 4, 5, 6, 7, 8, 9)$\n",
    "  - $d(A, B, C, D) = Œ£m(0 ,2, 3, 5, 6, 8, 9)$\n",
    "  - $e(A, B, C, D) = Œ£m(0, 2, 6, 8)$\n",
    "  - $f(A, B, C, D) = Œ£m(0, 4, 5, 6, 8, 9)$\n",
    "  - $g(A, B, C, D) = Œ£m(2, 3, 4, 5, 6, 8, 9)$\n",
    "- decoder implementation:\n",
    "  - seven 4-to-16 line decoder + 7 OR gates with multiple inputs\n",
    "- multiplexer implementation: p49\n",
    "  - seven 8-to-1 multiplexers, or\n",
    "  - a 7-bit wide 8-to-1 multiplexer\n",
    "  - $[A,B,C]=S[2:0]$ and $\\lbrace D,\\bar{D}, 1, 0\\rbrace$ to the data inputs\n",
    "\n",
    "\n",
    "Iterative Combinational Circuits\n",
    "---\n",
    "p50\n",
    "- Arithmetic functional blocks are typically designed to operate on *binary input vectors* and produce *binary output vectors*\n",
    "- the same subfunction, called cell,  is applied to each bit position\n",
    "- the overall implementation is an *array of cells*, also called *iterative array*\n",
    "\n",
    "\n",
    "Binary adders\n",
    "---\n",
    "- *half adder* adds 2 bits\n",
    "- *full adder* adds 3 bits\n",
    "  - can be constructed from 2 half adders\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "Half adder\n",
    "---\n",
    "- function description\n",
    "```mermaid\n",
    "flowchart LR\n",
    "  x(\"X<br>Augend\")-->h[\\\"half adder\"\\]\n",
    "  y(\"Y<br>Addend\")-->h\n",
    "  h-->s(\"S<br>Sum\")\n",
    "  h-->c(\"C<br>Carry\")\n",
    "```\n",
    "- specification in truth table p51\n",
    "- formulation\n",
    "  - $S=\\bar{X}Y+X\\bar{Y}=X‚®ÅY$\n",
    "  - $C=XY$\n",
    "- implementation p52\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Full adder\n",
    "---\n",
    "```mermaid\n",
    "flowchart LR\n",
    "z(\"Z<br>Incoming carry\")-->p\n",
    "x(\"X<br>Augend\")-->p\n",
    "y(\"Y<br>Addend\")\n",
    "c(\"C<br>output carry\")\n",
    "s(\"S<br>sum\")\n",
    "p[\\\"full adder\"/]\n",
    "y-->p\n",
    "p-->c\n",
    "p-->s\n",
    "```\n",
    "- specification in truth table p53\n",
    "- formulation and optimization p54\n",
    "  - $S = \\bar{X}\\bar{Y}Z + \\bar{X}Y\\bar{Z} + X\\bar{Y} Z + XYZ$\n",
    "    - $=X‚®ÅY‚®ÅZ$\n",
    "  - $C = XY + XZ + YZ$\n",
    "    - $=XY+Z(X\\bar{Y}+\\bar{X}Y)$\n",
    "    - $=XY+Z(X‚®ÅY)$\n",
    "- implementation p55\n",
    "\n",
    "Binary ripple carry adder\n",
    "---\n",
    "- A 4-bit ripple carry adder p56\n",
    "- An n-bit ripple carry adder requires n full adders, with each output carry connected to the input carry of the next-higher-order full adder\n",
    "\n",
    "\n",
    "üí° Demo\n",
    "---\n",
    "- Calculate $1011+1101$ on the above 4-bit ripple carry adder\n",
    "\n",
    "\n",
    "Binary subtraction\n",
    "---\n",
    "The subtraction of two n-digit numbers, M - N , in base 2 can be done in three steps:\n",
    "- ‚ù∂ do M-N\n",
    "- ‚ù∑ If no end borrow occurs, then M ‚â• N , \n",
    "  - the result is nonnegative and correct\n",
    "- ‚ù∏ If an end borrow occurs, then M < N, \n",
    "  - in the difference, $M - N + 2^n$, $2^n$ is used to discard or cancel the end borrow\n",
    "  - subtract the difference from $2^n$, and append a *minus sign* to the result\n",
    "  - we get the final result, which is negative and correct\n",
    "- Subtraction of a binary number from $2^n$ to obtain an n-digit result is called taking the 2s complement of the number\n",
    "\n",
    "\n",
    "üí°Demo\n",
    "---\n",
    "Unsigned binary subtraction by 2s complement subtract:\n",
    "- $1001 - 0110$\n",
    "  - $=0011$, no end borrow occurs\n",
    "  - ‚à¥ the result is nonnegative and correct\n",
    "- $0110 - 1011$\n",
    "  - $=1011+(-10000)$, end borrow `(-10000)` occurs, discard the end borrow by adding $2^4=10000$\n",
    "  - the final result $=-(2^4-1011)=-(10000-1011)=-0101$\n",
    "- Run both calculations on the 4-bit adder‚Äìsubtractor p57\n",
    "\n",
    "\n",
    "Complements\n",
    "---\n",
    "There are two types of complements for each base-r system: \n",
    "- the radix complement\n",
    "  - the r‚Äôs complement, e.x.\n",
    "  - 2's complement in binary system\n",
    "- the diminished radix complement\n",
    "  - the (r - 1) ‚Äôs complement, e.x.\n",
    "  - 1's complement in binary system\n",
    "\n",
    "\n",
    "Complements in binary system\n",
    "---\n",
    "Given an n-bit N, \n",
    "- its 1s complement is defined as\n",
    "  - $(2^n - 1) - N$ = complementing each bit of N\n",
    "    - ‚àµ $(2^n - 1)$ is n 1's, so $(2^n - 1) ‚â• N$\n",
    "    - 1-1=0, 1-0=1\n",
    "- its 2s complement is defined as\n",
    "  - $2^n  - N$ = complementing each bit of N then plus 1 if $N‚â†0$\n",
    "    - ‚àµ $2^n  - N=[(2^n-1) - N]+1$\n",
    "  - 0 if N=0\n",
    "  - another method of finding 2s complement\n",
    "    - from right to left, find the first 1\n",
    "      - keep this first 1 and its right 0 unchanged\n",
    "      - flip all bits after this 1\n",
    "- the complement of the complement of N = N\n",
    "  - $2^n - (2^n  - N)=N$\n",
    "\n",
    "\n",
    "üí° Demo\n",
    "---\n",
    "- Find the 1s and 2s complement of\n",
    "  - 1011001\n",
    "    - 1s: 0100110\n",
    "    - 2s: 0100111\n",
    "  - 0001111\n",
    "    - 1s: 1110000\n",
    "    - 2s: 1110001\n",
    "\n",
    "\n",
    "Subtraction using 2s complement\n",
    "---\n",
    "The subtraction of two n-digit numbers, M - N , in base 2 can be done in three steps:\n",
    "- ‚ù∂ Add the 2s complement of the subtrahend N to the minuend M. This performs $M + (2^n - N) = M - N + 2^n$\n",
    "- ‚ù∑ the sum produces an end carry $2^n$ if M‚â•N. Discard the end carry, leaving result M - N. \n",
    "- ‚ù∏ If M < N , the sum does not produce an end carry.\n",
    "  - ‚àµ it is equal to $2^n - (N - M)$, the 2s complement of N - M\n",
    "  - take the 2s complement of the sum and place a minus sign in front to obtain the result - (N - M)\n",
    "-  The subtraction operation can be implemented with only a complementer and an adder using the 2s complement p58\n",
    "   -  S=0, the circuit is an adder\n",
    "      -  performs A+B\n",
    "   -  S=1, it becomes a substractor\n",
    "      -  performs A + 2s complement of B\n",
    "\n",
    "üí° Demo\n",
    "---\n",
    "Given X = 1010 and Y = 1000, perform unsigned binary subtraction by 2s complement addition\n",
    "- X-Y\n",
    "  - the 2s complement of Y is 1000, add it to X, get 1010+1000=10010\n",
    "  - discard end carry $2^4=10000$, get 0010\n",
    "  - ans: 0010\n",
    "- Y-X\n",
    "  - the 2s complement of X is 0110, add it to Y, get 1000+0110=1110\n",
    "  - no carry occurs, take 2s complement of 1110 get 0001+1=0010\n",
    "  - append a minus sign to it get -0010\n",
    "  - ans: -0010\n",
    "- Run these calculations on the Adder-Subtractor Circuit p58\n",
    "\n",
    "\n",
    "Signed binary numbers\n",
    "---\n",
    "- two representations \n",
    "  - *signed-magnitude*\n",
    "  - *signed-complement*\n",
    "- both use the most significant bit as the sign\n",
    "  - 0 for positive numbers and \n",
    "  - 1 for negative numbers\n",
    "- *signed-magnitude* negates a number by changing its sign\n",
    "  - in addition and subtraction, the sign bit and those magnitude bits are processed `separately`\n",
    "  - correction step is needed in subtraction\n",
    "  - range of n-bits: $2^n$ different numbers\n",
    "    - positive numbers: $1,2,‚ãØ, (2^{n-1}-1)$\n",
    "    - zero: a positive 0 and a negative 0\n",
    "    - negative numbers: $-1, -2, ‚ãØ, -(2^{n-1}-1)$\n",
    "- *signed-complement* represents a negative number by its complement, all bits are processed `together`\n",
    "  - it negates a number by taking its complement\n",
    "  - either the 1s or the 2s complement can be used\n",
    "    - `2s complement` is the most common\n",
    "- range of n-bits: $2^n$ different numbers\n",
    "  - positive numbers: $1,2,‚ãØ, (2^{n-1}-1)$\n",
    "  - zero: a positive 0\n",
    "  - negative numbers: $-1, -2, ‚ãØ, -2^{n-1}$\n",
    "\n",
    "\n",
    "üí° Demo\n",
    "---\n",
    "represents -8 to +7 in both representation systems \n",
    "- in 4 bits: p59\n",
    "- in 8 bits:\n",
    "  - signed-magnitude: (1 bit sign)|(7 bits magnitude)\n",
    "    - -8 = (1)|(000_1000)=1000_1000\n",
    "    - +7 = (0)|(000_0111)=0000_0111\n",
    "  - 2s complement: \n",
    "    - -8 = negation of 8 = 2s complement of 8 = (0000_1000)''=(1111_0111+1)=1111_1000\n",
    "      - 8 = negation of (-8) = 2s complement of (-8) = (1111_1000)''=(0000_0111+1)=0000_1000\n",
    "    - 7, positive number, no change = 0000_0111\n",
    "      - -7 = negation of 7 = 2s complement of 7 = (0000_0111)''=(1111_1000+1)=1111_1001\n",
    "      - 7 = negation of (-7) = 2s complement of (-7) = (1111_1001)''=(0000_0110+1)=0000_0111\n",
    "\n",
    "\n",
    "Signed Binary Addition and Subtraction\n",
    "---\n",
    "Perform M+N in\n",
    "- the signed-magnitude system\n",
    "  - same signs\n",
    "    - add the two magnitudes\n",
    "    - give the sum the same sign\n",
    "  - different signs\n",
    "    - subtract the magnitude of N from the magnitude of M\n",
    "    - the sign of the result is determined by whether there is an end borrow\n",
    "    - a 2s complement correction maybe needed based on the sign of M\n",
    "  - requires addition, and comparison or subtraction\n",
    "- signed 2s complement system\n",
    "  - add both numbers including their sign bits\n",
    "  - A carry out of the sign bit position is discarded\n",
    "  - requires only addition\n",
    "\n",
    "\n",
    "üí° Demo\n",
    "---\n",
    "- Calculate in the signed 2s complement system for the 4-bit numbers A=3, B=5\n",
    "  - $(¬±A)-(+B)=(¬±A)+(-B)$\n",
    "  - $(¬±A)-(-B)=(¬±A)+(+B)$\n",
    "- ans:\n",
    "  - A=3=0011, -A=(0011)''=(1100+1)=1101\n",
    "  - B=5=0101, -B=(0101)''=(1010+1)=1011\n",
    "  - (+A)+(-B)=(+3)+(-5)=0011+1011=1110=-(1110)''=-(0001+1)=-0010=-2\n",
    "  - (-A)+(-B)=(-3)+(-5)=1101+1011=(1)1000 (discard the carry) = 1000 = -(1000)''=-(0111+1)=-1000=-8\n",
    "  - (+A)+(+B)=(+3)+(+5)=0011+0101=1000 = 8\n",
    "    - Is this right? check p59\n",
    "  - (-A)+(+B)=(-3)+(+5)=1101+0101=(1)0010 (discard the carry) = 0010 = 2\n",
    "- Run the calculation on the Adder-Subtractor Circuit p58\n",
    "\n",
    "\n",
    "Overflow\n",
    "---\n",
    "- An overflow occurs when the sum of two n-bit numbers occupies n+1 bits\n",
    "  - can be detected and signaled on computer p60\n",
    "  - processed automatically by exception handler\n",
    "- An overflow may occur in\n",
    "  - unsigned addition\n",
    "  - addition of two signed numbers with same signs\n",
    "  - subtraction of two signed numbers with different signs\n",
    "- there is no overflow in \n",
    "  - unsigned subtraction\n",
    "  - addition of two signed numbers with different signs\n",
    "\n",
    "\n",
    "üí° Demo of overflow\n",
    "---\n",
    "Calculate in the signed 2s complement system for 4-bit numbers\n",
    "- 7+6\n",
    "  - = 0111+0110=1101=-(1101)''=-(0010+1)=-(0011)=-3\n",
    "- 7-(-6) = 7+6\n",
    "- -7-6=(-7)+(-6)\n",
    "  - = (0111)''+(0110)''=(1000+1)+(1001+1)=1001+1010=(1)0011 (discard the carry) = 0011 = 3\n",
    "\n",
    "\n",
    "\n",
    "Other Arithmetic Functions\n",
    "---\n",
    "- such as \n",
    "  - incrementing, decrementing, \n",
    "  - multiplication and division by a constant, \n",
    "  - greater-than comparison, and less-than comparison\n",
    "- multiple-bit operands can be implemented by\n",
    "  - using an iterative array of 1-bit cells, or\n",
    "  - re-tasking a circuit such as a binary adder or a binary multiplier\n",
    "    - this method is called *contraction*\n",
    "    - contraction can be applied to equations and circuit diagrams\n",
    "\n",
    "üí° Demo\n",
    "---\n",
    "Re-task a full-adder into a decrementer: $S=A-c$\n",
    "- $c$ is a constant, typically 1\n",
    "- Full adder equation for the i-th bit:\n",
    "  - $S_i = A_i ‚®Å B_i ‚®Å C_i$\n",
    "  - $C_{i + 1} = A_iB_i + A_iC_i + B_iC_i$\n",
    "- Set $B_i=1$, \n",
    "  - $S_i = A_i ‚®Å 1 ‚®Å C_i=A_i ‚®Å C_i$\n",
    "  - $C_{i + 1} = A_i‚ãÖ1 + A_iC_i + 1‚ãÖC_i=A_i+C_i$\n",
    "- Suppose this retasking is used  in place of each of the four full adders in a 4-bit ripple carry adder\n",
    "  - $S = A + B + C_0$ becomes\n",
    "  - $S = A + 1111 + C_0$, in 2s complement,\n",
    "  - $‚áí S = A - 1 + C_0$, let $C_0=0$, we get the decrementer\n",
    "  - $S = A - 1$\n",
    "\n",
    "\n",
    "Contraction based on unused outputs\n",
    "---\n",
    "- X, unknown value, marks an output as unused\n",
    "  - those gates drive only unused output can be removed\n",
    "- Rules for contracting *equations*  with unused outputs\n",
    "  1. Delete all equations with Xs on the circuit outputs\n",
    "  2. Delete any input and intermediate variable that does not appear in any remaining equations\n",
    "  3. Repeat 1 and 2 until no new deletions are possible\n",
    "- Rules for contracting a logic diagram with unused outputs\n",
    "  1. Delete all gates with Xs on their outputs and place Xs on their input wires\n",
    "  2. Delete any external inputs and intermediate gates that only drive Xs\n",
    "  3. Repeat 1 and 2 until no new deletions are possible\n",
    "\n",
    "üí° Demo\n",
    "---\n",
    "- Contract an adder into an incrementer\n",
    "  - $S=A+c$\n",
    "    - $c$ is a constant, typically 1\n",
    "  - let $B=1$ in $A+B$, we get\n",
    "    - $A+1$\n",
    "- Show the contract process with a 3-bit adder p67\n",
    "  - $S[2:0]=A[2:0]+001$\n",
    "  - generalize the contraction to n‚â•3 bits\n",
    "\n",
    "\n",
    "üìù Practice\n",
    "---\n",
    "- Contract the adder-subtractor p58 circuit into \n",
    "- an incrementer $S=0$ \n",
    "- a decrementer $S=1$\n",
    "- set $B=0001$ by default\n",
    "\n",
    "\n",
    "\n",
    "# References\n",
    "---\n",
    "- [mit 6.111 Introductory Digital Systems Laboratory](https://ocw.mit.edu/courses/6-111-introductory-digital-systems-laboratory-spring-2006/)"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
