#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May 25 15:35:08 2025
# Process ID: 72856
# Current directory: C:/work/CPUDesignandVerification/250522_SPI_M_S
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent156000 C:\work\CPUDesignandVerification\250522_SPI_M_S\250522_SPI_M_S.xpr
# Log file: C:/work/CPUDesignandVerification/250522_SPI_M_S/vivado.log
# Journal file: C:/work/CPUDesignandVerification/250522_SPI_M_S\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_SPI_Master.tcl
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
restart
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
restart
run all
relaunch_sim
run all
restart
run all
restart
run all
relaunch_sim
run all
restart
run all
restart
run all
open_bd_design {C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name myip_axi_spi_m_v1_0_project -directory C:/work/CPUDesignandVerification/250522_SPI_M_S/250522_SPI_M_S.tmp/myip_axi_spi_m_v1_0_project c:/work/CPUDesignandVerification/ip_repo/myip_axi_spi_m_1.0/component.xml
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_project
relaunch_sim
run all
restart
run all
