.ALIASES
V_V1            V1(+=N14486 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS14307@SOURCE.VSIN.Normal(chips)
R_R2            R2(1=N15853 2=N14520 ) CN @TEST.SCHEMATIC1(sch_1):INS14372@ANALOG.R.Normal(chips)
C_C1            C1(1=0 2=N14579 ) CN @TEST.SCHEMATIC1(sch_1):INS14397@ANALOG.C.Normal(chips)
C_C2            C2(1=0 2=N14520 ) CN @TEST.SCHEMATIC1(sch_1):INS14413@ANALOG.C.Normal(chips)
L_L1            L1(1=N14579 2=N14520 ) CN @TEST.SCHEMATIC1(sch_1):INS14500@ANALOG.L.Normal(chips)
C_C3            C3(1=0 2=N15853 ) CN @TEST.SCHEMATIC1(sch_1):INS15817@ANALOG.C.Normal(chips)
I_I1            I1(+=N14486 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS16677@SOURCE.ISIN.Normal(chips)
R_R3            R3(1=N14486 2=N14579 ) CN @TEST.SCHEMATIC1(sch_1):INS16972@ANALOG.R.Normal(chips)
.ENDALIASES
