ARM GAS  C:\Temp\ccwig5wB.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_nucleo_bus.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_nucleo_bus.c"
  20              		.section	.text.I2C1_MspInit,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	I2C1_MspInit:
  27              	.LVL0:
  28              	.LFB145:
   1:Core/Src/stm32f4xx_nucleo_bus.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_nucleo_bus.c **** /**
   3:Core/Src/stm32f4xx_nucleo_bus.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_nucleo_bus.c ****   * @file           : stm32f4xx_nucleo_bus.c
   5:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief          : source file for the BSP BUS IO driver
   6:Core/Src/stm32f4xx_nucleo_bus.c ****   ******************************************************************************
   7:Core/Src/stm32f4xx_nucleo_bus.c ****   * @attention
   8:Core/Src/stm32f4xx_nucleo_bus.c ****   *
   9:Core/Src/stm32f4xx_nucleo_bus.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/stm32f4xx_nucleo_bus.c ****   * All rights reserved.
  11:Core/Src/stm32f4xx_nucleo_bus.c ****   *
  12:Core/Src/stm32f4xx_nucleo_bus.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f4xx_nucleo_bus.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f4xx_nucleo_bus.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f4xx_nucleo_bus.c ****   *
  16:Core/Src/stm32f4xx_nucleo_bus.c ****   ******************************************************************************
  17:Core/Src/stm32f4xx_nucleo_bus.c **** */
  18:Core/Src/stm32f4xx_nucleo_bus.c **** /* USER CODE END Header */
  19:Core/Src/stm32f4xx_nucleo_bus.c **** 
  20:Core/Src/stm32f4xx_nucleo_bus.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f4xx_nucleo_bus.c **** #include "stm32f4xx_nucleo_bus.h"
  22:Core/Src/stm32f4xx_nucleo_bus.c **** 
  23:Core/Src/stm32f4xx_nucleo_bus.c **** __weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c);
  24:Core/Src/stm32f4xx_nucleo_bus.c **** 
  25:Core/Src/stm32f4xx_nucleo_bus.c **** /** @addtogroup BSP
  26:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  27:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  28:Core/Src/stm32f4xx_nucleo_bus.c **** 
  29:Core/Src/stm32f4xx_nucleo_bus.c **** /** @addtogroup STM32F4XX_NUCLEO
  30:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
ARM GAS  C:\Temp\ccwig5wB.s 			page 2


  31:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  32:Core/Src/stm32f4xx_nucleo_bus.c **** 
  33:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_BUS STM32F4XX_NUCLEO BUS
  34:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  35:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  36:Core/Src/stm32f4xx_nucleo_bus.c **** 
  37:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_BUS_Exported_Variables BUS Exported Variables
  38:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  39:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  40:Core/Src/stm32f4xx_nucleo_bus.c **** 
  41:Core/Src/stm32f4xx_nucleo_bus.c **** I2C_HandleTypeDef hi2c1;
  42:Core/Src/stm32f4xx_nucleo_bus.c **** /**
  43:Core/Src/stm32f4xx_nucleo_bus.c ****   * @}
  44:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  45:Core/Src/stm32f4xx_nucleo_bus.c **** 
  46:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_BUS_Private_Variables BUS Private Variables
  47:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  48:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  49:Core/Src/stm32f4xx_nucleo_bus.c **** 
  50:Core/Src/stm32f4xx_nucleo_bus.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1U)
  51:Core/Src/stm32f4xx_nucleo_bus.c **** static uint32_t IsI2C1MspCbValid = 0;
  52:Core/Src/stm32f4xx_nucleo_bus.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  53:Core/Src/stm32f4xx_nucleo_bus.c **** static uint32_t I2C1InitCounter = 0;
  54:Core/Src/stm32f4xx_nucleo_bus.c **** 
  55:Core/Src/stm32f4xx_nucleo_bus.c **** /**
  56:Core/Src/stm32f4xx_nucleo_bus.c ****   * @}
  57:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  58:Core/Src/stm32f4xx_nucleo_bus.c **** 
  59:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_BUS_Private_FunctionPrototypes  BUS Private Function
  60:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  61:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  62:Core/Src/stm32f4xx_nucleo_bus.c **** 
  63:Core/Src/stm32f4xx_nucleo_bus.c **** static void I2C1_MspInit(I2C_HandleTypeDef* hI2c);
  64:Core/Src/stm32f4xx_nucleo_bus.c **** static void I2C1_MspDeInit(I2C_HandleTypeDef* hI2c);
  65:Core/Src/stm32f4xx_nucleo_bus.c **** #if (USE_CUBEMX_BSP_V2 == 1)
  66:Core/Src/stm32f4xx_nucleo_bus.c **** static uint32_t I2C_GetTiming(uint32_t clock_src_hz, uint32_t i2cfreq_hz);
  67:Core/Src/stm32f4xx_nucleo_bus.c **** static void Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_Speed);
  68:Core/Src/stm32f4xx_nucleo_bus.c **** static uint32_t Compute_SCLL_SCLH (uint32_t clock_src_freq, uint32_t I2C_speed);
  69:Core/Src/stm32f4xx_nucleo_bus.c **** #endif
  70:Core/Src/stm32f4xx_nucleo_bus.c **** 
  71:Core/Src/stm32f4xx_nucleo_bus.c **** /**
  72:Core/Src/stm32f4xx_nucleo_bus.c ****   * @}
  73:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  74:Core/Src/stm32f4xx_nucleo_bus.c **** 
  75:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_LOW_LEVEL_Private_Functions STM32F4XX_NUCLEO LOW LEVEL Private Funct
  76:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  77:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  78:Core/Src/stm32f4xx_nucleo_bus.c **** 
  79:Core/Src/stm32f4xx_nucleo_bus.c **** /** @defgroup STM32F4XX_NUCLEO_BUS_Exported_Functions STM32F4XX_NUCLEO_BUS Exported Functions
  80:Core/Src/stm32f4xx_nucleo_bus.c ****   * @{
  81:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  82:Core/Src/stm32f4xx_nucleo_bus.c **** 
  83:Core/Src/stm32f4xx_nucleo_bus.c **** /* BUS IO driver over I2C Peripheral */
  84:Core/Src/stm32f4xx_nucleo_bus.c **** /*******************************************************************************
  85:Core/Src/stm32f4xx_nucleo_bus.c ****                             BUS OPERATIONS OVER I2C
  86:Core/Src/stm32f4xx_nucleo_bus.c **** *******************************************************************************/
  87:Core/Src/stm32f4xx_nucleo_bus.c **** /**
ARM GAS  C:\Temp\ccwig5wB.s 			page 3


  88:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Initialize I2C HAL
  89:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
  90:Core/Src/stm32f4xx_nucleo_bus.c ****   */
  91:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_I2C1_Init(void)
  92:Core/Src/stm32f4xx_nucleo_bus.c **** {
  93:Core/Src/stm32f4xx_nucleo_bus.c **** 
  94:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
  95:Core/Src/stm32f4xx_nucleo_bus.c **** 
  96:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c1.Instance  = I2C1;
  97:Core/Src/stm32f4xx_nucleo_bus.c **** 
  98:Core/Src/stm32f4xx_nucleo_bus.c ****   if(I2C1InitCounter++ == 0)
  99:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 100:Core/Src/stm32f4xx_nucleo_bus.c ****     if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 101:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 102:Core/Src/stm32f4xx_nucleo_bus.c ****     #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
 103:Core/Src/stm32f4xx_nucleo_bus.c ****       /* Init the I2C Msp */
 104:Core/Src/stm32f4xx_nucleo_bus.c ****       I2C1_MspInit(&hi2c1);
 105:Core/Src/stm32f4xx_nucleo_bus.c ****     #else
 106:Core/Src/stm32f4xx_nucleo_bus.c ****       if(IsI2C1MspCbValid == 0U)
 107:Core/Src/stm32f4xx_nucleo_bus.c ****       {
 108:Core/Src/stm32f4xx_nucleo_bus.c ****         if(BSP_I2C1_RegisterDefaultMspCallbacks() != BSP_ERROR_NONE)
 109:Core/Src/stm32f4xx_nucleo_bus.c ****         {
 110:Core/Src/stm32f4xx_nucleo_bus.c ****           return BSP_ERROR_MSP_FAILURE;
 111:Core/Src/stm32f4xx_nucleo_bus.c ****         }
 112:Core/Src/stm32f4xx_nucleo_bus.c ****       }
 113:Core/Src/stm32f4xx_nucleo_bus.c ****     #endif
 114:Core/Src/stm32f4xx_nucleo_bus.c ****       if(ret == BSP_ERROR_NONE)
 115:Core/Src/stm32f4xx_nucleo_bus.c ****       {
 116:Core/Src/stm32f4xx_nucleo_bus.c ****         /* Init the I2C */
 117:Core/Src/stm32f4xx_nucleo_bus.c ****         if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 118:Core/Src/stm32f4xx_nucleo_bus.c ****         {
 119:Core/Src/stm32f4xx_nucleo_bus.c ****           ret = BSP_ERROR_BUS_FAILURE;
 120:Core/Src/stm32f4xx_nucleo_bus.c ****         }
 121:Core/Src/stm32f4xx_nucleo_bus.c ****         else
 122:Core/Src/stm32f4xx_nucleo_bus.c ****         {
 123:Core/Src/stm32f4xx_nucleo_bus.c ****           ret = BSP_ERROR_NONE;
 124:Core/Src/stm32f4xx_nucleo_bus.c ****         }
 125:Core/Src/stm32f4xx_nucleo_bus.c ****       }
 126:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 127:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 128:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 129:Core/Src/stm32f4xx_nucleo_bus.c **** }
 130:Core/Src/stm32f4xx_nucleo_bus.c **** 
 131:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 132:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  DeInitialize I2C HAL.
 133:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 134:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 135:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_I2C1_DeInit(void)
 136:Core/Src/stm32f4xx_nucleo_bus.c **** {
 137:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 138:Core/Src/stm32f4xx_nucleo_bus.c **** 
 139:Core/Src/stm32f4xx_nucleo_bus.c ****   if (I2C1InitCounter > 0)
 140:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 141:Core/Src/stm32f4xx_nucleo_bus.c ****     if (--I2C1InitCounter == 0)
 142:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 143:Core/Src/stm32f4xx_nucleo_bus.c ****   #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
 144:Core/Src/stm32f4xx_nucleo_bus.c ****       /* DeInit the I2C */
ARM GAS  C:\Temp\ccwig5wB.s 			page 4


 145:Core/Src/stm32f4xx_nucleo_bus.c ****       I2C1_MspDeInit(&hi2c1);
 146:Core/Src/stm32f4xx_nucleo_bus.c ****   #endif
 147:Core/Src/stm32f4xx_nucleo_bus.c ****       /* DeInit the I2C */
 148:Core/Src/stm32f4xx_nucleo_bus.c ****       if (HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 149:Core/Src/stm32f4xx_nucleo_bus.c ****       {
 150:Core/Src/stm32f4xx_nucleo_bus.c ****         ret = BSP_ERROR_BUS_FAILURE;
 151:Core/Src/stm32f4xx_nucleo_bus.c ****       }
 152:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 153:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 154:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 155:Core/Src/stm32f4xx_nucleo_bus.c **** }
 156:Core/Src/stm32f4xx_nucleo_bus.c **** 
 157:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 158:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Check whether the I2C bus is ready.
 159:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param DevAddr : I2C device address
 160:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param Trials : Check trials number
 161:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 162:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 163:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_I2C1_IsReady(uint16_t DevAddr, uint32_t Trials)
 164:Core/Src/stm32f4xx_nucleo_bus.c **** {
 165:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 166:Core/Src/stm32f4xx_nucleo_bus.c **** 
 167:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_IsDeviceReady(&hi2c1, DevAddr, Trials, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 168:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 169:Core/Src/stm32f4xx_nucleo_bus.c ****     ret = BSP_ERROR_BUSY;
 170:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 171:Core/Src/stm32f4xx_nucleo_bus.c **** 
 172:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 173:Core/Src/stm32f4xx_nucleo_bus.c **** }
 174:Core/Src/stm32f4xx_nucleo_bus.c **** 
 175:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 176:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Write a value in a register of the device through BUS.
 177:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  DevAddr Device address on Bus.
 178:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Reg    The target register address to write
 179:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  pData  Pointer to data buffer to write
 180:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Length Data Length
 181:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 182:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 183:Core/Src/stm32f4xx_nucleo_bus.c **** 
 184:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
 185:Core/Src/stm32f4xx_nucleo_bus.c **** {
 186:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 187:Core/Src/stm32f4xx_nucleo_bus.c **** 
 188:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIME
 189:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 190:Core/Src/stm32f4xx_nucleo_bus.c ****     if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 191:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 192:Core/Src/stm32f4xx_nucleo_bus.c ****       ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 193:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 194:Core/Src/stm32f4xx_nucleo_bus.c ****     else
 195:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 196:Core/Src/stm32f4xx_nucleo_bus.c ****       ret =  BSP_ERROR_PERIPH_FAILURE;
 197:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 198:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 199:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 200:Core/Src/stm32f4xx_nucleo_bus.c **** }
 201:Core/Src/stm32f4xx_nucleo_bus.c **** 
ARM GAS  C:\Temp\ccwig5wB.s 			page 5


 202:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 203:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Read a register of the device through BUS
 204:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  DevAddr Device address on Bus.
 205:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Reg    The target register address to read
 206:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  pData  Pointer to data buffer to read
 207:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Length Data Length
 208:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 209:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 210:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
 211:Core/Src/stm32f4xx_nucleo_bus.c **** {
 212:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 213:Core/Src/stm32f4xx_nucleo_bus.c **** 
 214:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIM
 215:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 216:Core/Src/stm32f4xx_nucleo_bus.c ****     if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 217:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 218:Core/Src/stm32f4xx_nucleo_bus.c ****       ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 219:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 220:Core/Src/stm32f4xx_nucleo_bus.c ****     else
 221:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 222:Core/Src/stm32f4xx_nucleo_bus.c ****       ret = BSP_ERROR_PERIPH_FAILURE;
 223:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 224:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 225:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 226:Core/Src/stm32f4xx_nucleo_bus.c **** }
 227:Core/Src/stm32f4xx_nucleo_bus.c **** 
 228:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 229:Core/Src/stm32f4xx_nucleo_bus.c **** 
 230:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Write a value in a register of the device through BUS.
 231:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  DevAddr Device address on Bus.
 232:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Reg    The target register address to write
 233:Core/Src/stm32f4xx_nucleo_bus.c **** 
 234:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  pData  Pointer to data buffer to write
 235:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Length Data Length
 236:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP statu
 237:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 238:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_I2C1_WriteReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
 239:Core/Src/stm32f4xx_nucleo_bus.c **** {
 240:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 241:Core/Src/stm32f4xx_nucleo_bus.c **** 
 242:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_Mem_Write(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length, BUS_I2C1_POLL_T
 243:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 244:Core/Src/stm32f4xx_nucleo_bus.c ****     if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 245:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 246:Core/Src/stm32f4xx_nucleo_bus.c ****       ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 247:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 248:Core/Src/stm32f4xx_nucleo_bus.c ****     else
 249:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 250:Core/Src/stm32f4xx_nucleo_bus.c ****       ret =  BSP_ERROR_PERIPH_FAILURE;
 251:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 252:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 253:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 254:Core/Src/stm32f4xx_nucleo_bus.c **** }
 255:Core/Src/stm32f4xx_nucleo_bus.c **** 
 256:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 257:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Read registers through a bus (16 bits)
 258:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  DevAddr: Device address on BUS
ARM GAS  C:\Temp\ccwig5wB.s 			page 6


 259:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Reg: The target register address to read
 260:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Length Data Length
 261:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 262:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 263:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t  BSP_I2C1_ReadReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
 264:Core/Src/stm32f4xx_nucleo_bus.c **** {
 265:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 266:Core/Src/stm32f4xx_nucleo_bus.c **** 
 267:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length, BUS_I2C1_POLL_TI
 268:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 269:Core/Src/stm32f4xx_nucleo_bus.c ****     if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
 270:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 271:Core/Src/stm32f4xx_nucleo_bus.c ****       ret =  BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 272:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 273:Core/Src/stm32f4xx_nucleo_bus.c ****     else
 274:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 275:Core/Src/stm32f4xx_nucleo_bus.c ****       ret =  BSP_ERROR_PERIPH_FAILURE;
 276:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 277:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 278:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 279:Core/Src/stm32f4xx_nucleo_bus.c **** }
 280:Core/Src/stm32f4xx_nucleo_bus.c **** 
 281:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 282:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Send an amount width data through bus (Simplex)
 283:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  DevAddr: Device address on Bus.
 284:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  pData: Data pointer
 285:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Length: Data length
 286:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 287:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 288:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_I2C1_Send(uint16_t DevAddr, uint8_t *pData, uint16_t Length) {
 289:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 290:Core/Src/stm32f4xx_nucleo_bus.c **** 
 291:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_Master_Transmit(&hi2c1, DevAddr, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 292:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 293:Core/Src/stm32f4xx_nucleo_bus.c ****     if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
 294:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 295:Core/Src/stm32f4xx_nucleo_bus.c ****       ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 296:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 297:Core/Src/stm32f4xx_nucleo_bus.c ****     else
 298:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 299:Core/Src/stm32f4xx_nucleo_bus.c ****       ret =  BSP_ERROR_PERIPH_FAILURE;
 300:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 301:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 302:Core/Src/stm32f4xx_nucleo_bus.c **** 
 303:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 304:Core/Src/stm32f4xx_nucleo_bus.c **** }
 305:Core/Src/stm32f4xx_nucleo_bus.c **** 
 306:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 307:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Receive an amount of data through a bus (Simplex)
 308:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  DevAddr: Device address on Bus.
 309:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  pData: Data pointer
 310:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param  Length: Data length
 311:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 312:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 313:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_I2C1_Recv(uint16_t DevAddr, uint8_t *pData, uint16_t Length) {
 314:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 315:Core/Src/stm32f4xx_nucleo_bus.c **** 
ARM GAS  C:\Temp\ccwig5wB.s 			page 7


 316:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_Master_Receive(&hi2c1, DevAddr, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 317:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 318:Core/Src/stm32f4xx_nucleo_bus.c ****     if (HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF)
 319:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 320:Core/Src/stm32f4xx_nucleo_bus.c ****       ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 321:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 322:Core/Src/stm32f4xx_nucleo_bus.c ****     else
 323:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 324:Core/Src/stm32f4xx_nucleo_bus.c ****       ret =  BSP_ERROR_PERIPH_FAILURE;
 325:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 326:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 327:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 328:Core/Src/stm32f4xx_nucleo_bus.c **** }
 329:Core/Src/stm32f4xx_nucleo_bus.c **** 
 330:Core/Src/stm32f4xx_nucleo_bus.c **** #if (USE_HAL_I2C_REGISTER_CALLBACKS == 1U)
 331:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 332:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief Register Default BSP I2C1 Bus Msp Callbacks
 333:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 334:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 335:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_I2C1_RegisterDefaultMspCallbacks (void)
 336:Core/Src/stm32f4xx_nucleo_bus.c **** {
 337:Core/Src/stm32f4xx_nucleo_bus.c **** 
 338:Core/Src/stm32f4xx_nucleo_bus.c ****   __HAL_I2C_RESET_HANDLE_STATE(&hi2c1);
 339:Core/Src/stm32f4xx_nucleo_bus.c **** 
 340:Core/Src/stm32f4xx_nucleo_bus.c ****   /* Register MspInit Callback */
 341:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_RegisterCallback(&hi2c1, HAL_I2C_MSPINIT_CB_ID, I2C1_MspInit)  != HAL_OK)
 342:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 343:Core/Src/stm32f4xx_nucleo_bus.c ****     return BSP_ERROR_PERIPH_FAILURE;
 344:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 345:Core/Src/stm32f4xx_nucleo_bus.c **** 
 346:Core/Src/stm32f4xx_nucleo_bus.c ****   /* Register MspDeInit Callback */
 347:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_RegisterCallback(&hi2c1, HAL_I2C_MSPDEINIT_CB_ID, I2C1_MspDeInit) != HAL_OK)
 348:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 349:Core/Src/stm32f4xx_nucleo_bus.c ****     return BSP_ERROR_PERIPH_FAILURE;
 350:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 351:Core/Src/stm32f4xx_nucleo_bus.c ****   IsI2C1MspCbValid = 1;
 352:Core/Src/stm32f4xx_nucleo_bus.c **** 
 353:Core/Src/stm32f4xx_nucleo_bus.c ****   return BSP_ERROR_NONE;
 354:Core/Src/stm32f4xx_nucleo_bus.c **** }
 355:Core/Src/stm32f4xx_nucleo_bus.c **** 
 356:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 357:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief BSP I2C1 Bus Msp Callback registering
 358:Core/Src/stm32f4xx_nucleo_bus.c ****   * @param Callbacks     pointer to I2C1 MspInit/MspDeInit callback functions
 359:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval BSP status
 360:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 361:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_I2C1_RegisterMspCallbacks (BSP_I2C_Cb_t *Callbacks)
 362:Core/Src/stm32f4xx_nucleo_bus.c **** {
 363:Core/Src/stm32f4xx_nucleo_bus.c ****   /* Prevent unused argument(s) compilation warning */
 364:Core/Src/stm32f4xx_nucleo_bus.c ****   __HAL_I2C_RESET_HANDLE_STATE(&hi2c1);
 365:Core/Src/stm32f4xx_nucleo_bus.c **** 
 366:Core/Src/stm32f4xx_nucleo_bus.c ****    /* Register MspInit Callback */
 367:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_RegisterCallback(&hi2c1, HAL_I2C_MSPINIT_CB_ID, Callbacks->pMspInitCb)  != HAL_OK)
 368:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 369:Core/Src/stm32f4xx_nucleo_bus.c ****     return BSP_ERROR_PERIPH_FAILURE;
 370:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 371:Core/Src/stm32f4xx_nucleo_bus.c **** 
 372:Core/Src/stm32f4xx_nucleo_bus.c ****   /* Register MspDeInit Callback */
ARM GAS  C:\Temp\ccwig5wB.s 			page 8


 373:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_RegisterCallback(&hi2c1, HAL_I2C_MSPDEINIT_CB_ID, Callbacks->pMspDeInitCb) != HAL_OK)
 374:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 375:Core/Src/stm32f4xx_nucleo_bus.c ****     return BSP_ERROR_PERIPH_FAILURE;
 376:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 377:Core/Src/stm32f4xx_nucleo_bus.c **** 
 378:Core/Src/stm32f4xx_nucleo_bus.c ****   IsI2C1MspCbValid = 1;
 379:Core/Src/stm32f4xx_nucleo_bus.c **** 
 380:Core/Src/stm32f4xx_nucleo_bus.c ****   return BSP_ERROR_NONE;
 381:Core/Src/stm32f4xx_nucleo_bus.c **** }
 382:Core/Src/stm32f4xx_nucleo_bus.c **** #endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
 383:Core/Src/stm32f4xx_nucleo_bus.c **** 
 384:Core/Src/stm32f4xx_nucleo_bus.c **** /**
 385:Core/Src/stm32f4xx_nucleo_bus.c ****   * @brief  Return system tick in ms
 386:Core/Src/stm32f4xx_nucleo_bus.c ****   * @retval Current HAL time base time stamp
 387:Core/Src/stm32f4xx_nucleo_bus.c ****   */
 388:Core/Src/stm32f4xx_nucleo_bus.c **** int32_t BSP_GetTick(void) {
 389:Core/Src/stm32f4xx_nucleo_bus.c ****   return HAL_GetTick();
 390:Core/Src/stm32f4xx_nucleo_bus.c **** }
 391:Core/Src/stm32f4xx_nucleo_bus.c **** 
 392:Core/Src/stm32f4xx_nucleo_bus.c **** /* I2C1 init function */
 393:Core/Src/stm32f4xx_nucleo_bus.c **** 
 394:Core/Src/stm32f4xx_nucleo_bus.c **** __weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
 395:Core/Src/stm32f4xx_nucleo_bus.c **** {
 396:Core/Src/stm32f4xx_nucleo_bus.c ****   HAL_StatusTypeDef ret = HAL_OK;
 397:Core/Src/stm32f4xx_nucleo_bus.c **** 
 398:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Instance = I2C1;
 399:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.ClockSpeed = 400000;
 400:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 401:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.OwnAddress1 = 0;
 402:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 403:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 404:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.OwnAddress2 = 0;
 405:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 406:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 407:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_Init(hi2c) != HAL_OK)
 408:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 409:Core/Src/stm32f4xx_nucleo_bus.c ****     ret = HAL_ERROR;
 410:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 411:Core/Src/stm32f4xx_nucleo_bus.c **** 
 412:Core/Src/stm32f4xx_nucleo_bus.c ****   return ret;
 413:Core/Src/stm32f4xx_nucleo_bus.c **** }
 414:Core/Src/stm32f4xx_nucleo_bus.c **** 
 415:Core/Src/stm32f4xx_nucleo_bus.c **** static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
 416:Core/Src/stm32f4xx_nucleo_bus.c **** {
  29              		.loc 1 416 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 416 1 is_stmt 0 view .LVU1
  34 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  35              		.cfi_def_cfa_offset 28
  36              		.cfi_offset 4, -28
  37              		.cfi_offset 5, -24
  38              		.cfi_offset 6, -20
  39              		.cfi_offset 7, -16
  40              		.cfi_offset 8, -12
  41              		.cfi_offset 9, -8
ARM GAS  C:\Temp\ccwig5wB.s 			page 9


  42              		.cfi_offset 14, -4
  43 0004 89B0     		sub	sp, sp, #36
  44              		.cfi_def_cfa_offset 64
 417:Core/Src/stm32f4xx_nucleo_bus.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  45              		.loc 1 417 3 is_stmt 1 view .LVU2
 418:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 419:Core/Src/stm32f4xx_nucleo_bus.c **** 
 420:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE END I2C1_MspInit 0 */
 421:Core/Src/stm32f4xx_nucleo_bus.c **** 
 422:Core/Src/stm32f4xx_nucleo_bus.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  46              		.loc 1 422 5 view .LVU3
  47              	.LBB2:
  48              		.loc 1 422 5 view .LVU4
  49 0006 0025     		movs	r5, #0
  50 0008 0195     		str	r5, [sp, #4]
  51              		.loc 1 422 5 view .LVU5
  52 000a 1B4C     		ldr	r4, .L3
  53 000c 236B     		ldr	r3, [r4, #48]
  54 000e 43F00203 		orr	r3, r3, #2
  55 0012 2363     		str	r3, [r4, #48]
  56              		.loc 1 422 5 view .LVU6
  57 0014 236B     		ldr	r3, [r4, #48]
  58 0016 03F00203 		and	r3, r3, #2
  59 001a 0193     		str	r3, [sp, #4]
  60              		.loc 1 422 5 view .LVU7
  61 001c 019B     		ldr	r3, [sp, #4]
  62              	.LBE2:
  63              		.loc 1 422 5 view .LVU8
 423:Core/Src/stm32f4xx_nucleo_bus.c ****     /**I2C1 GPIO Configuration
 424:Core/Src/stm32f4xx_nucleo_bus.c ****     PB8     ------> I2C1_SCL
 425:Core/Src/stm32f4xx_nucleo_bus.c ****     PB9     ------> I2C1_SDA
 426:Core/Src/stm32f4xx_nucleo_bus.c ****     */
 427:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Pin = BUS_I2C1_SCL_GPIO_PIN;
  64              		.loc 1 427 5 view .LVU9
  65              		.loc 1 427 25 is_stmt 0 view .LVU10
  66 001e 4FF48073 		mov	r3, #256
  67 0022 0393     		str	r3, [sp, #12]
 428:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  68              		.loc 1 428 5 is_stmt 1 view .LVU11
  69              		.loc 1 428 26 is_stmt 0 view .LVU12
  70 0024 4FF01209 		mov	r9, #18
  71 0028 CDF81090 		str	r9, [sp, #16]
 429:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  72              		.loc 1 429 5 is_stmt 1 view .LVU13
  73              		.loc 1 429 26 is_stmt 0 view .LVU14
  74 002c 0595     		str	r5, [sp, #20]
 430:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  75              		.loc 1 430 5 is_stmt 1 view .LVU15
  76              		.loc 1 430 27 is_stmt 0 view .LVU16
  77 002e 4FF00308 		mov	r8, #3
  78 0032 CDF81880 		str	r8, [sp, #24]
 431:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Alternate = BUS_I2C1_SCL_GPIO_AF;
  79              		.loc 1 431 5 is_stmt 1 view .LVU17
  80              		.loc 1 431 31 is_stmt 0 view .LVU18
  81 0036 0427     		movs	r7, #4
  82 0038 0797     		str	r7, [sp, #28]
 432:Core/Src/stm32f4xx_nucleo_bus.c ****     HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &GPIO_InitStruct);
ARM GAS  C:\Temp\ccwig5wB.s 			page 10


  83              		.loc 1 432 5 is_stmt 1 view .LVU19
  84 003a 104E     		ldr	r6, .L3+4
  85 003c 03A9     		add	r1, sp, #12
  86 003e 3046     		mov	r0, r6
  87              	.LVL1:
  88              		.loc 1 432 5 is_stmt 0 view .LVU20
  89 0040 FFF7FEFF 		bl	HAL_GPIO_Init
  90              	.LVL2:
 433:Core/Src/stm32f4xx_nucleo_bus.c **** 
 434:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Pin = BUS_I2C1_SDA_GPIO_PIN;
  91              		.loc 1 434 5 is_stmt 1 view .LVU21
  92              		.loc 1 434 25 is_stmt 0 view .LVU22
  93 0044 4FF40073 		mov	r3, #512
  94 0048 0393     		str	r3, [sp, #12]
 435:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  95              		.loc 1 435 5 is_stmt 1 view .LVU23
  96              		.loc 1 435 26 is_stmt 0 view .LVU24
  97 004a CDF81090 		str	r9, [sp, #16]
 436:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  98              		.loc 1 436 5 is_stmt 1 view .LVU25
  99              		.loc 1 436 26 is_stmt 0 view .LVU26
 100 004e 0595     		str	r5, [sp, #20]
 437:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 101              		.loc 1 437 5 is_stmt 1 view .LVU27
 102              		.loc 1 437 27 is_stmt 0 view .LVU28
 103 0050 CDF81880 		str	r8, [sp, #24]
 438:Core/Src/stm32f4xx_nucleo_bus.c ****     GPIO_InitStruct.Alternate = BUS_I2C1_SDA_GPIO_AF;
 104              		.loc 1 438 5 is_stmt 1 view .LVU29
 105              		.loc 1 438 31 is_stmt 0 view .LVU30
 106 0054 0797     		str	r7, [sp, #28]
 439:Core/Src/stm32f4xx_nucleo_bus.c ****     HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &GPIO_InitStruct);
 107              		.loc 1 439 5 is_stmt 1 view .LVU31
 108 0056 03A9     		add	r1, sp, #12
 109 0058 3046     		mov	r0, r6
 110 005a FFF7FEFF 		bl	HAL_GPIO_Init
 111              	.LVL3:
 440:Core/Src/stm32f4xx_nucleo_bus.c **** 
 441:Core/Src/stm32f4xx_nucleo_bus.c ****     /* Peripheral clock enable */
 442:Core/Src/stm32f4xx_nucleo_bus.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 112              		.loc 1 442 5 view .LVU32
 113              	.LBB3:
 114              		.loc 1 442 5 view .LVU33
 115 005e 0295     		str	r5, [sp, #8]
 116              		.loc 1 442 5 view .LVU34
 117 0060 236C     		ldr	r3, [r4, #64]
 118 0062 43F40013 		orr	r3, r3, #2097152
 119 0066 2364     		str	r3, [r4, #64]
 120              		.loc 1 442 5 view .LVU35
 121 0068 236C     		ldr	r3, [r4, #64]
 122 006a 03F40013 		and	r3, r3, #2097152
 123 006e 0293     		str	r3, [sp, #8]
 124              		.loc 1 442 5 view .LVU36
 125 0070 029B     		ldr	r3, [sp, #8]
 126              	.LBE3:
 127              		.loc 1 442 5 view .LVU37
 443:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 444:Core/Src/stm32f4xx_nucleo_bus.c **** 
ARM GAS  C:\Temp\ccwig5wB.s 			page 11


 445:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE END I2C1_MspInit 1 */
 446:Core/Src/stm32f4xx_nucleo_bus.c **** }
 128              		.loc 1 446 1 is_stmt 0 view .LVU38
 129 0072 09B0     		add	sp, sp, #36
 130              		.cfi_def_cfa_offset 28
 131              		@ sp needed
 132 0074 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 133              	.L4:
 134              		.align	2
 135              	.L3:
 136 0078 00380240 		.word	1073887232
 137 007c 00040240 		.word	1073873920
 138              		.cfi_endproc
 139              	.LFE145:
 141              		.section	.text.I2C1_MspDeInit,"ax",%progbits
 142              		.align	1
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	I2C1_MspDeInit:
 148              	.LVL4:
 149              	.LFB146:
 447:Core/Src/stm32f4xx_nucleo_bus.c **** 
 448:Core/Src/stm32f4xx_nucleo_bus.c **** static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
 449:Core/Src/stm32f4xx_nucleo_bus.c **** {
 150              		.loc 1 449 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 0
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		.loc 1 449 1 is_stmt 0 view .LVU40
 155 0000 10B5     		push	{r4, lr}
 156              		.cfi_def_cfa_offset 8
 157              		.cfi_offset 4, -8
 158              		.cfi_offset 14, -4
 450:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 451:Core/Src/stm32f4xx_nucleo_bus.c **** 
 452:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 453:Core/Src/stm32f4xx_nucleo_bus.c ****     /* Peripheral clock disable */
 454:Core/Src/stm32f4xx_nucleo_bus.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 159              		.loc 1 454 5 is_stmt 1 view .LVU41
 160 0002 084A     		ldr	r2, .L7
 161 0004 136C     		ldr	r3, [r2, #64]
 162 0006 23F40013 		bic	r3, r3, #2097152
 163 000a 1364     		str	r3, [r2, #64]
 455:Core/Src/stm32f4xx_nucleo_bus.c **** 
 456:Core/Src/stm32f4xx_nucleo_bus.c ****     /**I2C1 GPIO Configuration
 457:Core/Src/stm32f4xx_nucleo_bus.c ****     PB8     ------> I2C1_SCL
 458:Core/Src/stm32f4xx_nucleo_bus.c ****     PB9     ------> I2C1_SDA
 459:Core/Src/stm32f4xx_nucleo_bus.c ****     */
 460:Core/Src/stm32f4xx_nucleo_bus.c ****     HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, BUS_I2C1_SCL_GPIO_PIN);
 164              		.loc 1 460 5 view .LVU42
 165 000c 064C     		ldr	r4, .L7+4
 166 000e 4FF48071 		mov	r1, #256
 167 0012 2046     		mov	r0, r4
 168              	.LVL5:
 169              		.loc 1 460 5 is_stmt 0 view .LVU43
 170 0014 FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  C:\Temp\ccwig5wB.s 			page 12


 171              	.LVL6:
 461:Core/Src/stm32f4xx_nucleo_bus.c **** 
 462:Core/Src/stm32f4xx_nucleo_bus.c ****     HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, BUS_I2C1_SDA_GPIO_PIN);
 172              		.loc 1 462 5 is_stmt 1 view .LVU44
 173 0018 4FF40071 		mov	r1, #512
 174 001c 2046     		mov	r0, r4
 175 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 176              	.LVL7:
 463:Core/Src/stm32f4xx_nucleo_bus.c **** 
 464:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 465:Core/Src/stm32f4xx_nucleo_bus.c **** 
 466:Core/Src/stm32f4xx_nucleo_bus.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 467:Core/Src/stm32f4xx_nucleo_bus.c **** }
 177              		.loc 1 467 1 is_stmt 0 view .LVU45
 178 0022 10BD     		pop	{r4, pc}
 179              	.L8:
 180              		.align	2
 181              	.L7:
 182 0024 00380240 		.word	1073887232
 183 0028 00040240 		.word	1073873920
 184              		.cfi_endproc
 185              	.LFE146:
 187              		.section	.text.BSP_I2C1_DeInit,"ax",%progbits
 188              		.align	1
 189              		.global	BSP_I2C1_DeInit
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 194              	BSP_I2C1_DeInit:
 195              	.LFB135:
 136:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 196              		.loc 1 136 1 is_stmt 1 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 0
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 137:Core/Src/stm32f4xx_nucleo_bus.c **** 
 200              		.loc 1 137 3 view .LVU47
 201              	.LVL8:
 139:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 202              		.loc 1 139 3 view .LVU48
 139:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 203              		.loc 1 139 23 is_stmt 0 view .LVU49
 204 0000 0B4B     		ldr	r3, .L19
 205 0002 1B68     		ldr	r3, [r3]
 139:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 206              		.loc 1 139 6 view .LVU50
 207 0004 7BB1     		cbz	r3, .L11
 141:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 208              		.loc 1 141 5 is_stmt 1 view .LVU51
 141:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 209              		.loc 1 141 9 is_stmt 0 view .LVU52
 210 0006 013B     		subs	r3, r3, #1
 141:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 211              		.loc 1 141 8 view .LVU53
 212 0008 094A     		ldr	r2, .L19
 213 000a 1360     		str	r3, [r2]
 214 000c 0BB1     		cbz	r3, .L18
ARM GAS  C:\Temp\ccwig5wB.s 			page 13


 137:Core/Src/stm32f4xx_nucleo_bus.c **** 
 215              		.loc 1 137 11 view .LVU54
 216 000e 0020     		movs	r0, #0
 155:Core/Src/stm32f4xx_nucleo_bus.c **** 
 217              		.loc 1 155 1 view .LVU55
 218 0010 7047     		bx	lr
 219              	.L18:
 136:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 220              		.loc 1 136 1 view .LVU56
 221 0012 10B5     		push	{r4, lr}
 222              		.cfi_def_cfa_offset 8
 223              		.cfi_offset 4, -8
 224              		.cfi_offset 14, -4
 145:Core/Src/stm32f4xx_nucleo_bus.c ****   #endif
 225              		.loc 1 145 7 is_stmt 1 view .LVU57
 226 0014 074C     		ldr	r4, .L19+4
 227 0016 2046     		mov	r0, r4
 228 0018 FFF7FEFF 		bl	I2C1_MspDeInit
 229              	.LVL9:
 148:Core/Src/stm32f4xx_nucleo_bus.c ****       {
 230              		.loc 1 148 7 view .LVU58
 148:Core/Src/stm32f4xx_nucleo_bus.c ****       {
 231              		.loc 1 148 11 is_stmt 0 view .LVU59
 232 001c 2046     		mov	r0, r4
 233 001e FFF7FEFF 		bl	HAL_I2C_DeInit
 234              	.LVL10:
 148:Core/Src/stm32f4xx_nucleo_bus.c ****       {
 235              		.loc 1 148 10 view .LVU60
 236 0022 10B9     		cbnz	r0, .L13
 237              	.LVL11:
 238              	.L9:
 155:Core/Src/stm32f4xx_nucleo_bus.c **** 
 239              		.loc 1 155 1 view .LVU61
 240 0024 10BD     		pop	{r4, pc}
 241              	.LVL12:
 242              	.L11:
 243              		.cfi_def_cfa_offset 0
 244              		.cfi_restore 4
 245              		.cfi_restore 14
 137:Core/Src/stm32f4xx_nucleo_bus.c **** 
 246              		.loc 1 137 11 view .LVU62
 247 0026 0020     		movs	r0, #0
 248 0028 7047     		bx	lr
 249              	.L13:
 250              		.cfi_def_cfa_offset 8
 251              		.cfi_offset 4, -8
 252              		.cfi_offset 14, -4
 150:Core/Src/stm32f4xx_nucleo_bus.c ****       }
 253              		.loc 1 150 13 view .LVU63
 254 002a 6FF00700 		mvn	r0, #7
 255              	.LVL13:
 154:Core/Src/stm32f4xx_nucleo_bus.c **** }
 256              		.loc 1 154 3 is_stmt 1 view .LVU64
 154:Core/Src/stm32f4xx_nucleo_bus.c **** }
 257              		.loc 1 154 10 is_stmt 0 view .LVU65
 258 002e F9E7     		b	.L9
 259              	.L20:
ARM GAS  C:\Temp\ccwig5wB.s 			page 14


 260              		.align	2
 261              	.L19:
 262 0030 00000000 		.word	I2C1InitCounter
 263 0034 00000000 		.word	hi2c1
 264              		.cfi_endproc
 265              	.LFE135:
 267              		.section	.text.BSP_I2C1_IsReady,"ax",%progbits
 268              		.align	1
 269              		.global	BSP_I2C1_IsReady
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 274              	BSP_I2C1_IsReady:
 275              	.LVL14:
 276              	.LFB136:
 164:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 277              		.loc 1 164 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 164:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 281              		.loc 1 164 1 is_stmt 0 view .LVU67
 282 0000 08B5     		push	{r3, lr}
 283              		.cfi_def_cfa_offset 8
 284              		.cfi_offset 3, -8
 285              		.cfi_offset 14, -4
 286 0002 0A46     		mov	r2, r1
 165:Core/Src/stm32f4xx_nucleo_bus.c **** 
 287              		.loc 1 165 3 is_stmt 1 view .LVU68
 288              	.LVL15:
 167:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 289              		.loc 1 167 3 view .LVU69
 167:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 290              		.loc 1 167 7 is_stmt 0 view .LVU70
 291 0004 4FF48053 		mov	r3, #4096
 292 0008 0146     		mov	r1, r0
 293              	.LVL16:
 167:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 294              		.loc 1 167 7 view .LVU71
 295 000a 0448     		ldr	r0, .L26
 296              	.LVL17:
 167:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 297              		.loc 1 167 7 view .LVU72
 298 000c FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 299              	.LVL18:
 167:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 300              		.loc 1 167 6 view .LVU73
 301 0010 00B9     		cbnz	r0, .L25
 302              	.LVL19:
 303              	.L21:
 173:Core/Src/stm32f4xx_nucleo_bus.c **** 
 304              		.loc 1 173 1 view .LVU74
 305 0012 08BD     		pop	{r3, pc}
 306              	.LVL20:
 307              	.L25:
 169:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 308              		.loc 1 169 9 view .LVU75
ARM GAS  C:\Temp\ccwig5wB.s 			page 15


 309 0014 6FF00200 		mvn	r0, #2
 310              	.LVL21:
 172:Core/Src/stm32f4xx_nucleo_bus.c **** }
 311              		.loc 1 172 3 is_stmt 1 view .LVU76
 172:Core/Src/stm32f4xx_nucleo_bus.c **** }
 312              		.loc 1 172 10 is_stmt 0 view .LVU77
 313 0018 FBE7     		b	.L21
 314              	.L27:
 315 001a 00BF     		.align	2
 316              	.L26:
 317 001c 00000000 		.word	hi2c1
 318              		.cfi_endproc
 319              	.LFE136:
 321              		.section	.text.BSP_I2C1_WriteReg,"ax",%progbits
 322              		.align	1
 323              		.global	BSP_I2C1_WriteReg
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	BSP_I2C1_WriteReg:
 329              	.LVL22:
 330              	.LFB137:
 185:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 331              		.loc 1 185 1 is_stmt 1 view -0
 332              		.cfi_startproc
 333              		@ args = 0, pretend = 0, frame = 0
 334              		@ frame_needed = 0, uses_anonymous_args = 0
 185:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 335              		.loc 1 185 1 is_stmt 0 view .LVU79
 336 0000 10B5     		push	{r4, lr}
 337              		.cfi_def_cfa_offset 8
 338              		.cfi_offset 4, -8
 339              		.cfi_offset 14, -4
 340 0002 84B0     		sub	sp, sp, #16
 341              		.cfi_def_cfa_offset 24
 186:Core/Src/stm32f4xx_nucleo_bus.c **** 
 342              		.loc 1 186 3 is_stmt 1 view .LVU80
 343              	.LVL23:
 188:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 344              		.loc 1 188 3 view .LVU81
 188:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 345              		.loc 1 188 7 is_stmt 0 view .LVU82
 346 0004 4FF48054 		mov	r4, #4096
 347 0008 0294     		str	r4, [sp, #8]
 348 000a 0193     		str	r3, [sp, #4]
 349 000c 0092     		str	r2, [sp]
 350 000e 0123     		movs	r3, #1
 351              	.LVL24:
 188:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 352              		.loc 1 188 7 view .LVU83
 353 0010 0A46     		mov	r2, r1
 354              	.LVL25:
 188:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 355              		.loc 1 188 7 view .LVU84
 356 0012 0146     		mov	r1, r0
 357              	.LVL26:
 188:Core/Src/stm32f4xx_nucleo_bus.c ****   {
ARM GAS  C:\Temp\ccwig5wB.s 			page 16


 358              		.loc 1 188 7 view .LVU85
 359 0014 0848     		ldr	r0, .L35
 360              	.LVL27:
 188:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 361              		.loc 1 188 7 view .LVU86
 362 0016 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 363              	.LVL28:
 188:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 364              		.loc 1 188 6 view .LVU87
 365 001a 10B9     		cbnz	r0, .L33
 186:Core/Src/stm32f4xx_nucleo_bus.c **** 
 366              		.loc 1 186 11 view .LVU88
 367 001c 0020     		movs	r0, #0
 368              	.LVL29:
 369              	.L28:
 200:Core/Src/stm32f4xx_nucleo_bus.c **** 
 370              		.loc 1 200 1 view .LVU89
 371 001e 04B0     		add	sp, sp, #16
 372              		.cfi_remember_state
 373              		.cfi_def_cfa_offset 8
 374              		@ sp needed
 375 0020 10BD     		pop	{r4, pc}
 376              	.LVL30:
 377              	.L33:
 378              		.cfi_restore_state
 190:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 379              		.loc 1 190 5 is_stmt 1 view .LVU90
 190:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 380              		.loc 1 190 9 is_stmt 0 view .LVU91
 381 0022 0548     		ldr	r0, .L35
 382 0024 FFF7FEFF 		bl	HAL_I2C_GetError
 383              	.LVL31:
 190:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 384              		.loc 1 190 8 view .LVU92
 385 0028 0428     		cmp	r0, #4
 386 002a 02D0     		beq	.L34
 196:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 387              		.loc 1 196 11 view .LVU93
 388 002c 6FF00300 		mvn	r0, #3
 389              	.LVL32:
 199:Core/Src/stm32f4xx_nucleo_bus.c **** }
 390              		.loc 1 199 3 is_stmt 1 view .LVU94
 199:Core/Src/stm32f4xx_nucleo_bus.c **** }
 391              		.loc 1 199 10 is_stmt 0 view .LVU95
 392 0030 F5E7     		b	.L28
 393              	.LVL33:
 394              	.L34:
 192:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 395              		.loc 1 192 11 view .LVU96
 396 0032 6FF06500 		mvn	r0, #101
 397 0036 F2E7     		b	.L28
 398              	.L36:
 399              		.align	2
 400              	.L35:
 401 0038 00000000 		.word	hi2c1
 402              		.cfi_endproc
 403              	.LFE137:
ARM GAS  C:\Temp\ccwig5wB.s 			page 17


 405              		.section	.text.BSP_I2C1_ReadReg,"ax",%progbits
 406              		.align	1
 407              		.global	BSP_I2C1_ReadReg
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 412              	BSP_I2C1_ReadReg:
 413              	.LVL34:
 414              	.LFB138:
 211:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 415              		.loc 1 211 1 is_stmt 1 view -0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 0
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 211:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 419              		.loc 1 211 1 is_stmt 0 view .LVU98
 420 0000 10B5     		push	{r4, lr}
 421              		.cfi_def_cfa_offset 8
 422              		.cfi_offset 4, -8
 423              		.cfi_offset 14, -4
 424 0002 84B0     		sub	sp, sp, #16
 425              		.cfi_def_cfa_offset 24
 212:Core/Src/stm32f4xx_nucleo_bus.c **** 
 426              		.loc 1 212 3 is_stmt 1 view .LVU99
 427              	.LVL35:
 214:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 428              		.loc 1 214 3 view .LVU100
 214:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 429              		.loc 1 214 7 is_stmt 0 view .LVU101
 430 0004 4FF48054 		mov	r4, #4096
 431 0008 0294     		str	r4, [sp, #8]
 432 000a 0193     		str	r3, [sp, #4]
 433 000c 0092     		str	r2, [sp]
 434 000e 0123     		movs	r3, #1
 435              	.LVL36:
 214:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 436              		.loc 1 214 7 view .LVU102
 437 0010 0A46     		mov	r2, r1
 438              	.LVL37:
 214:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 439              		.loc 1 214 7 view .LVU103
 440 0012 0146     		mov	r1, r0
 441              	.LVL38:
 214:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 442              		.loc 1 214 7 view .LVU104
 443 0014 0848     		ldr	r0, .L44
 444              	.LVL39:
 214:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 445              		.loc 1 214 7 view .LVU105
 446 0016 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 447              	.LVL40:
 214:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 448              		.loc 1 214 6 view .LVU106
 449 001a 10B9     		cbnz	r0, .L42
 212:Core/Src/stm32f4xx_nucleo_bus.c **** 
 450              		.loc 1 212 11 view .LVU107
 451 001c 0020     		movs	r0, #0
ARM GAS  C:\Temp\ccwig5wB.s 			page 18


 452              	.LVL41:
 453              	.L37:
 226:Core/Src/stm32f4xx_nucleo_bus.c **** 
 454              		.loc 1 226 1 view .LVU108
 455 001e 04B0     		add	sp, sp, #16
 456              		.cfi_remember_state
 457              		.cfi_def_cfa_offset 8
 458              		@ sp needed
 459 0020 10BD     		pop	{r4, pc}
 460              	.LVL42:
 461              	.L42:
 462              		.cfi_restore_state
 216:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 463              		.loc 1 216 5 is_stmt 1 view .LVU109
 216:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 464              		.loc 1 216 9 is_stmt 0 view .LVU110
 465 0022 0548     		ldr	r0, .L44
 466 0024 FFF7FEFF 		bl	HAL_I2C_GetError
 467              	.LVL43:
 216:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 468              		.loc 1 216 8 view .LVU111
 469 0028 0428     		cmp	r0, #4
 470 002a 02D0     		beq	.L43
 222:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 471              		.loc 1 222 11 view .LVU112
 472 002c 6FF00300 		mvn	r0, #3
 473              	.LVL44:
 225:Core/Src/stm32f4xx_nucleo_bus.c **** }
 474              		.loc 1 225 3 is_stmt 1 view .LVU113
 225:Core/Src/stm32f4xx_nucleo_bus.c **** }
 475              		.loc 1 225 10 is_stmt 0 view .LVU114
 476 0030 F5E7     		b	.L37
 477              	.LVL45:
 478              	.L43:
 218:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 479              		.loc 1 218 11 view .LVU115
 480 0032 6FF06500 		mvn	r0, #101
 481 0036 F2E7     		b	.L37
 482              	.L45:
 483              		.align	2
 484              	.L44:
 485 0038 00000000 		.word	hi2c1
 486              		.cfi_endproc
 487              	.LFE138:
 489              		.section	.text.BSP_I2C1_WriteReg16,"ax",%progbits
 490              		.align	1
 491              		.global	BSP_I2C1_WriteReg16
 492              		.syntax unified
 493              		.thumb
 494              		.thumb_func
 496              	BSP_I2C1_WriteReg16:
 497              	.LVL46:
 498              	.LFB139:
 239:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 499              		.loc 1 239 1 is_stmt 1 view -0
 500              		.cfi_startproc
 501              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Temp\ccwig5wB.s 			page 19


 502              		@ frame_needed = 0, uses_anonymous_args = 0
 239:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 503              		.loc 1 239 1 is_stmt 0 view .LVU117
 504 0000 10B5     		push	{r4, lr}
 505              		.cfi_def_cfa_offset 8
 506              		.cfi_offset 4, -8
 507              		.cfi_offset 14, -4
 508 0002 84B0     		sub	sp, sp, #16
 509              		.cfi_def_cfa_offset 24
 240:Core/Src/stm32f4xx_nucleo_bus.c **** 
 510              		.loc 1 240 3 is_stmt 1 view .LVU118
 511              	.LVL47:
 242:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 512              		.loc 1 242 3 view .LVU119
 242:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 513              		.loc 1 242 7 is_stmt 0 view .LVU120
 514 0004 4FF48054 		mov	r4, #4096
 515 0008 0294     		str	r4, [sp, #8]
 516 000a 0193     		str	r3, [sp, #4]
 517 000c 0092     		str	r2, [sp]
 518 000e 1023     		movs	r3, #16
 519              	.LVL48:
 242:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 520              		.loc 1 242 7 view .LVU121
 521 0010 0A46     		mov	r2, r1
 522              	.LVL49:
 242:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 523              		.loc 1 242 7 view .LVU122
 524 0012 0146     		mov	r1, r0
 525              	.LVL50:
 242:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 526              		.loc 1 242 7 view .LVU123
 527 0014 0848     		ldr	r0, .L53
 528              	.LVL51:
 242:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 529              		.loc 1 242 7 view .LVU124
 530 0016 FFF7FEFF 		bl	HAL_I2C_Mem_Write
 531              	.LVL52:
 242:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 532              		.loc 1 242 6 view .LVU125
 533 001a 10B9     		cbnz	r0, .L51
 240:Core/Src/stm32f4xx_nucleo_bus.c **** 
 534              		.loc 1 240 11 view .LVU126
 535 001c 0020     		movs	r0, #0
 536              	.LVL53:
 537              	.L46:
 254:Core/Src/stm32f4xx_nucleo_bus.c **** 
 538              		.loc 1 254 1 view .LVU127
 539 001e 04B0     		add	sp, sp, #16
 540              		.cfi_remember_state
 541              		.cfi_def_cfa_offset 8
 542              		@ sp needed
 543 0020 10BD     		pop	{r4, pc}
 544              	.LVL54:
 545              	.L51:
 546              		.cfi_restore_state
 244:Core/Src/stm32f4xx_nucleo_bus.c ****     {
ARM GAS  C:\Temp\ccwig5wB.s 			page 20


 547              		.loc 1 244 5 is_stmt 1 view .LVU128
 244:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 548              		.loc 1 244 9 is_stmt 0 view .LVU129
 549 0022 0548     		ldr	r0, .L53
 550 0024 FFF7FEFF 		bl	HAL_I2C_GetError
 551              	.LVL55:
 244:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 552              		.loc 1 244 8 view .LVU130
 553 0028 0428     		cmp	r0, #4
 554 002a 02D0     		beq	.L52
 250:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 555              		.loc 1 250 11 view .LVU131
 556 002c 6FF00300 		mvn	r0, #3
 557              	.LVL56:
 253:Core/Src/stm32f4xx_nucleo_bus.c **** }
 558              		.loc 1 253 3 is_stmt 1 view .LVU132
 253:Core/Src/stm32f4xx_nucleo_bus.c **** }
 559              		.loc 1 253 10 is_stmt 0 view .LVU133
 560 0030 F5E7     		b	.L46
 561              	.LVL57:
 562              	.L52:
 246:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 563              		.loc 1 246 11 view .LVU134
 564 0032 6FF06500 		mvn	r0, #101
 565 0036 F2E7     		b	.L46
 566              	.L54:
 567              		.align	2
 568              	.L53:
 569 0038 00000000 		.word	hi2c1
 570              		.cfi_endproc
 571              	.LFE139:
 573              		.section	.text.BSP_I2C1_ReadReg16,"ax",%progbits
 574              		.align	1
 575              		.global	BSP_I2C1_ReadReg16
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 580              	BSP_I2C1_ReadReg16:
 581              	.LVL58:
 582              	.LFB140:
 264:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 583              		.loc 1 264 1 is_stmt 1 view -0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 0
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 264:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 587              		.loc 1 264 1 is_stmt 0 view .LVU136
 588 0000 10B5     		push	{r4, lr}
 589              		.cfi_def_cfa_offset 8
 590              		.cfi_offset 4, -8
 591              		.cfi_offset 14, -4
 592 0002 84B0     		sub	sp, sp, #16
 593              		.cfi_def_cfa_offset 24
 265:Core/Src/stm32f4xx_nucleo_bus.c **** 
 594              		.loc 1 265 3 is_stmt 1 view .LVU137
 595              	.LVL59:
 267:Core/Src/stm32f4xx_nucleo_bus.c ****   {
ARM GAS  C:\Temp\ccwig5wB.s 			page 21


 596              		.loc 1 267 3 view .LVU138
 267:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 597              		.loc 1 267 7 is_stmt 0 view .LVU139
 598 0004 4FF48054 		mov	r4, #4096
 599 0008 0294     		str	r4, [sp, #8]
 600 000a 0193     		str	r3, [sp, #4]
 601 000c 0092     		str	r2, [sp]
 602 000e 1023     		movs	r3, #16
 603              	.LVL60:
 267:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 604              		.loc 1 267 7 view .LVU140
 605 0010 0A46     		mov	r2, r1
 606              	.LVL61:
 267:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 607              		.loc 1 267 7 view .LVU141
 608 0012 0146     		mov	r1, r0
 609              	.LVL62:
 267:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 610              		.loc 1 267 7 view .LVU142
 611 0014 0848     		ldr	r0, .L61
 612              	.LVL63:
 267:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 613              		.loc 1 267 7 view .LVU143
 614 0016 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 615              	.LVL64:
 267:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 616              		.loc 1 267 6 view .LVU144
 617 001a 10B9     		cbnz	r0, .L60
 265:Core/Src/stm32f4xx_nucleo_bus.c **** 
 618              		.loc 1 265 11 view .LVU145
 619 001c 0020     		movs	r0, #0
 620              	.LVL65:
 621              	.L55:
 279:Core/Src/stm32f4xx_nucleo_bus.c **** 
 622              		.loc 1 279 1 view .LVU146
 623 001e 04B0     		add	sp, sp, #16
 624              		.cfi_remember_state
 625              		.cfi_def_cfa_offset 8
 626              		@ sp needed
 627 0020 10BD     		pop	{r4, pc}
 628              	.LVL66:
 629              	.L60:
 630              		.cfi_restore_state
 269:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 631              		.loc 1 269 5 is_stmt 1 view .LVU147
 269:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 632              		.loc 1 269 9 is_stmt 0 view .LVU148
 633 0022 0548     		ldr	r0, .L61
 634 0024 FFF7FEFF 		bl	HAL_I2C_GetError
 635              	.LVL67:
 269:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 636              		.loc 1 269 8 view .LVU149
 637 0028 0428     		cmp	r0, #4
 638 002a 02D0     		beq	.L58
 271:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 639              		.loc 1 271 11 view .LVU150
 640 002c 6FF06500 		mvn	r0, #101
ARM GAS  C:\Temp\ccwig5wB.s 			page 22


 641 0030 F5E7     		b	.L55
 642              	.L58:
 275:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 643              		.loc 1 275 11 view .LVU151
 644 0032 6FF00300 		mvn	r0, #3
 645              	.LVL68:
 278:Core/Src/stm32f4xx_nucleo_bus.c **** }
 646              		.loc 1 278 3 is_stmt 1 view .LVU152
 278:Core/Src/stm32f4xx_nucleo_bus.c **** }
 647              		.loc 1 278 10 is_stmt 0 view .LVU153
 648 0036 F2E7     		b	.L55
 649              	.L62:
 650              		.align	2
 651              	.L61:
 652 0038 00000000 		.word	hi2c1
 653              		.cfi_endproc
 654              	.LFE140:
 656              		.section	.text.BSP_I2C1_Send,"ax",%progbits
 657              		.align	1
 658              		.global	BSP_I2C1_Send
 659              		.syntax unified
 660              		.thumb
 661              		.thumb_func
 663              	BSP_I2C1_Send:
 664              	.LVL69:
 665              	.LFB141:
 288:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 666              		.loc 1 288 74 is_stmt 1 view -0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 0
 669              		@ frame_needed = 0, uses_anonymous_args = 0
 288:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 670              		.loc 1 288 74 is_stmt 0 view .LVU155
 671 0000 00B5     		push	{lr}
 672              		.cfi_def_cfa_offset 4
 673              		.cfi_offset 14, -4
 674 0002 83B0     		sub	sp, sp, #12
 675              		.cfi_def_cfa_offset 16
 676 0004 1346     		mov	r3, r2
 289:Core/Src/stm32f4xx_nucleo_bus.c **** 
 677              		.loc 1 289 3 is_stmt 1 view .LVU156
 678              	.LVL70:
 291:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 679              		.loc 1 291 3 view .LVU157
 291:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 680              		.loc 1 291 7 is_stmt 0 view .LVU158
 681 0006 4FF48052 		mov	r2, #4096
 682              	.LVL71:
 291:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 683              		.loc 1 291 7 view .LVU159
 684 000a 0092     		str	r2, [sp]
 685 000c 0A46     		mov	r2, r1
 686 000e 0146     		mov	r1, r0
 687              	.LVL72:
 291:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 688              		.loc 1 291 7 view .LVU160
 689 0010 0948     		ldr	r0, .L69
ARM GAS  C:\Temp\ccwig5wB.s 			page 23


 690              	.LVL73:
 291:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 691              		.loc 1 291 7 view .LVU161
 692 0012 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 693              	.LVL74:
 291:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 694              		.loc 1 291 6 view .LVU162
 695 0016 18B9     		cbnz	r0, .L68
 289:Core/Src/stm32f4xx_nucleo_bus.c **** 
 696              		.loc 1 289 11 view .LVU163
 697 0018 0020     		movs	r0, #0
 698              	.LVL75:
 699              	.L63:
 304:Core/Src/stm32f4xx_nucleo_bus.c **** 
 700              		.loc 1 304 1 view .LVU164
 701 001a 03B0     		add	sp, sp, #12
 702              		.cfi_remember_state
 703              		.cfi_def_cfa_offset 4
 704              		@ sp needed
 705 001c 5DF804FB 		ldr	pc, [sp], #4
 706              	.LVL76:
 707              	.L68:
 708              		.cfi_restore_state
 293:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 709              		.loc 1 293 5 is_stmt 1 view .LVU165
 293:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 710              		.loc 1 293 9 is_stmt 0 view .LVU166
 711 0020 0548     		ldr	r0, .L69
 712 0022 FFF7FEFF 		bl	HAL_I2C_GetError
 713              	.LVL77:
 293:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 714              		.loc 1 293 8 view .LVU167
 715 0026 0428     		cmp	r0, #4
 716 0028 02D0     		beq	.L66
 295:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 717              		.loc 1 295 11 view .LVU168
 718 002a 6FF06500 		mvn	r0, #101
 719 002e F4E7     		b	.L63
 720              	.L66:
 299:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 721              		.loc 1 299 11 view .LVU169
 722 0030 6FF00300 		mvn	r0, #3
 723              	.LVL78:
 303:Core/Src/stm32f4xx_nucleo_bus.c **** }
 724              		.loc 1 303 3 is_stmt 1 view .LVU170
 303:Core/Src/stm32f4xx_nucleo_bus.c **** }
 725              		.loc 1 303 10 is_stmt 0 view .LVU171
 726 0034 F1E7     		b	.L63
 727              	.L70:
 728 0036 00BF     		.align	2
 729              	.L69:
 730 0038 00000000 		.word	hi2c1
 731              		.cfi_endproc
 732              	.LFE141:
 734              		.section	.text.BSP_I2C1_Recv,"ax",%progbits
 735              		.align	1
 736              		.global	BSP_I2C1_Recv
ARM GAS  C:\Temp\ccwig5wB.s 			page 24


 737              		.syntax unified
 738              		.thumb
 739              		.thumb_func
 741              	BSP_I2C1_Recv:
 742              	.LVL79:
 743              	.LFB142:
 313:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 744              		.loc 1 313 74 is_stmt 1 view -0
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 0
 747              		@ frame_needed = 0, uses_anonymous_args = 0
 313:Core/Src/stm32f4xx_nucleo_bus.c ****   int32_t ret = BSP_ERROR_NONE;
 748              		.loc 1 313 74 is_stmt 0 view .LVU173
 749 0000 00B5     		push	{lr}
 750              		.cfi_def_cfa_offset 4
 751              		.cfi_offset 14, -4
 752 0002 83B0     		sub	sp, sp, #12
 753              		.cfi_def_cfa_offset 16
 754 0004 1346     		mov	r3, r2
 314:Core/Src/stm32f4xx_nucleo_bus.c **** 
 755              		.loc 1 314 3 is_stmt 1 view .LVU174
 756              	.LVL80:
 316:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 757              		.loc 1 316 3 view .LVU175
 316:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 758              		.loc 1 316 7 is_stmt 0 view .LVU176
 759 0006 4FF48052 		mov	r2, #4096
 760              	.LVL81:
 316:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 761              		.loc 1 316 7 view .LVU177
 762 000a 0092     		str	r2, [sp]
 763 000c 0A46     		mov	r2, r1
 764 000e 0146     		mov	r1, r0
 765              	.LVL82:
 316:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 766              		.loc 1 316 7 view .LVU178
 767 0010 0948     		ldr	r0, .L77
 768              	.LVL83:
 316:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 769              		.loc 1 316 7 view .LVU179
 770 0012 FFF7FEFF 		bl	HAL_I2C_Master_Receive
 771              	.LVL84:
 316:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 772              		.loc 1 316 6 view .LVU180
 773 0016 18B9     		cbnz	r0, .L76
 314:Core/Src/stm32f4xx_nucleo_bus.c **** 
 774              		.loc 1 314 11 view .LVU181
 775 0018 0020     		movs	r0, #0
 776              	.LVL85:
 777              	.L71:
 328:Core/Src/stm32f4xx_nucleo_bus.c **** 
 778              		.loc 1 328 1 view .LVU182
 779 001a 03B0     		add	sp, sp, #12
 780              		.cfi_remember_state
 781              		.cfi_def_cfa_offset 4
 782              		@ sp needed
 783 001c 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Temp\ccwig5wB.s 			page 25


 784              	.LVL86:
 785              	.L76:
 786              		.cfi_restore_state
 318:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 787              		.loc 1 318 5 is_stmt 1 view .LVU183
 318:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 788              		.loc 1 318 9 is_stmt 0 view .LVU184
 789 0020 0548     		ldr	r0, .L77
 790 0022 FFF7FEFF 		bl	HAL_I2C_GetError
 791              	.LVL87:
 318:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 792              		.loc 1 318 8 view .LVU185
 793 0026 0428     		cmp	r0, #4
 794 0028 02D0     		beq	.L74
 320:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 795              		.loc 1 320 11 view .LVU186
 796 002a 6FF06500 		mvn	r0, #101
 797 002e F4E7     		b	.L71
 798              	.L74:
 324:Core/Src/stm32f4xx_nucleo_bus.c ****     }
 799              		.loc 1 324 11 view .LVU187
 800 0030 6FF00300 		mvn	r0, #3
 801              	.LVL88:
 327:Core/Src/stm32f4xx_nucleo_bus.c **** }
 802              		.loc 1 327 3 is_stmt 1 view .LVU188
 327:Core/Src/stm32f4xx_nucleo_bus.c **** }
 803              		.loc 1 327 10 is_stmt 0 view .LVU189
 804 0034 F1E7     		b	.L71
 805              	.L78:
 806 0036 00BF     		.align	2
 807              	.L77:
 808 0038 00000000 		.word	hi2c1
 809              		.cfi_endproc
 810              	.LFE142:
 812              		.section	.text.BSP_GetTick,"ax",%progbits
 813              		.align	1
 814              		.global	BSP_GetTick
 815              		.syntax unified
 816              		.thumb
 817              		.thumb_func
 819              	BSP_GetTick:
 820              	.LFB143:
 388:Core/Src/stm32f4xx_nucleo_bus.c ****   return HAL_GetTick();
 821              		.loc 1 388 27 is_stmt 1 view -0
 822              		.cfi_startproc
 823              		@ args = 0, pretend = 0, frame = 0
 824              		@ frame_needed = 0, uses_anonymous_args = 0
 825 0000 08B5     		push	{r3, lr}
 826              		.cfi_def_cfa_offset 8
 827              		.cfi_offset 3, -8
 828              		.cfi_offset 14, -4
 389:Core/Src/stm32f4xx_nucleo_bus.c **** }
 829              		.loc 1 389 3 view .LVU191
 389:Core/Src/stm32f4xx_nucleo_bus.c **** }
 830              		.loc 1 389 10 is_stmt 0 view .LVU192
 831 0002 FFF7FEFF 		bl	HAL_GetTick
 832              	.LVL89:
ARM GAS  C:\Temp\ccwig5wB.s 			page 26


 390:Core/Src/stm32f4xx_nucleo_bus.c **** 
 833              		.loc 1 390 1 view .LVU193
 834 0006 08BD     		pop	{r3, pc}
 835              		.cfi_endproc
 836              	.LFE143:
 838              		.section	.text.MX_I2C1_Init,"ax",%progbits
 839              		.align	1
 840              		.weak	MX_I2C1_Init
 841              		.syntax unified
 842              		.thumb
 843              		.thumb_func
 845              	MX_I2C1_Init:
 846              	.LVL90:
 847              	.LFB144:
 395:Core/Src/stm32f4xx_nucleo_bus.c ****   HAL_StatusTypeDef ret = HAL_OK;
 848              		.loc 1 395 1 is_stmt 1 view -0
 849              		.cfi_startproc
 850              		@ args = 0, pretend = 0, frame = 0
 851              		@ frame_needed = 0, uses_anonymous_args = 0
 395:Core/Src/stm32f4xx_nucleo_bus.c ****   HAL_StatusTypeDef ret = HAL_OK;
 852              		.loc 1 395 1 is_stmt 0 view .LVU195
 853 0000 08B5     		push	{r3, lr}
 854              		.cfi_def_cfa_offset 8
 855              		.cfi_offset 3, -8
 856              		.cfi_offset 14, -4
 396:Core/Src/stm32f4xx_nucleo_bus.c **** 
 857              		.loc 1 396 3 is_stmt 1 view .LVU196
 858              	.LVL91:
 398:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.ClockSpeed = 400000;
 859              		.loc 1 398 3 view .LVU197
 398:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.ClockSpeed = 400000;
 860              		.loc 1 398 18 is_stmt 0 view .LVU198
 861 0002 094A     		ldr	r2, .L85
 862 0004 0260     		str	r2, [r0]
 399:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 863              		.loc 1 399 3 is_stmt 1 view .LVU199
 399:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 864              		.loc 1 399 25 is_stmt 0 view .LVU200
 865 0006 094A     		ldr	r2, .L85+4
 866 0008 4260     		str	r2, [r0, #4]
 400:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.OwnAddress1 = 0;
 867              		.loc 1 400 3 is_stmt 1 view .LVU201
 400:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.OwnAddress1 = 0;
 868              		.loc 1 400 24 is_stmt 0 view .LVU202
 869 000a 0022     		movs	r2, #0
 870 000c 8260     		str	r2, [r0, #8]
 401:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 871              		.loc 1 401 3 is_stmt 1 view .LVU203
 401:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 872              		.loc 1 401 26 is_stmt 0 view .LVU204
 873 000e C260     		str	r2, [r0, #12]
 402:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 874              		.loc 1 402 3 is_stmt 1 view .LVU205
 402:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 875              		.loc 1 402 29 is_stmt 0 view .LVU206
 876 0010 4FF48041 		mov	r1, #16384
 877 0014 0161     		str	r1, [r0, #16]
ARM GAS  C:\Temp\ccwig5wB.s 			page 27


 403:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.OwnAddress2 = 0;
 878              		.loc 1 403 3 is_stmt 1 view .LVU207
 403:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.OwnAddress2 = 0;
 879              		.loc 1 403 30 is_stmt 0 view .LVU208
 880 0016 4261     		str	r2, [r0, #20]
 404:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 881              		.loc 1 404 3 is_stmt 1 view .LVU209
 404:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 882              		.loc 1 404 26 is_stmt 0 view .LVU210
 883 0018 8261     		str	r2, [r0, #24]
 405:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 884              		.loc 1 405 3 is_stmt 1 view .LVU211
 405:Core/Src/stm32f4xx_nucleo_bus.c ****   hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 885              		.loc 1 405 30 is_stmt 0 view .LVU212
 886 001a C261     		str	r2, [r0, #28]
 406:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_Init(hi2c) != HAL_OK)
 887              		.loc 1 406 3 is_stmt 1 view .LVU213
 406:Core/Src/stm32f4xx_nucleo_bus.c ****   if (HAL_I2C_Init(hi2c) != HAL_OK)
 888              		.loc 1 406 28 is_stmt 0 view .LVU214
 889 001c 0262     		str	r2, [r0, #32]
 407:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 890              		.loc 1 407 3 is_stmt 1 view .LVU215
 407:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 891              		.loc 1 407 7 is_stmt 0 view .LVU216
 892 001e FFF7FEFF 		bl	HAL_I2C_Init
 893              	.LVL92:
 407:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 894              		.loc 1 407 6 view .LVU217
 895 0022 00B1     		cbz	r0, .L82
 409:Core/Src/stm32f4xx_nucleo_bus.c ****   }
 896              		.loc 1 409 9 view .LVU218
 897 0024 0120     		movs	r0, #1
 898              	.L82:
 899              	.LVL93:
 412:Core/Src/stm32f4xx_nucleo_bus.c **** }
 900              		.loc 1 412 3 is_stmt 1 view .LVU219
 413:Core/Src/stm32f4xx_nucleo_bus.c **** 
 901              		.loc 1 413 1 is_stmt 0 view .LVU220
 902 0026 08BD     		pop	{r3, pc}
 903              	.L86:
 904              		.align	2
 905              	.L85:
 906 0028 00540040 		.word	1073763328
 907 002c 801A0600 		.word	400000
 908              		.cfi_endproc
 909              	.LFE144:
 911              		.section	.text.BSP_I2C1_Init,"ax",%progbits
 912              		.align	1
 913              		.global	BSP_I2C1_Init
 914              		.syntax unified
 915              		.thumb
 916              		.thumb_func
 918              	BSP_I2C1_Init:
 919              	.LFB134:
  92:Core/Src/stm32f4xx_nucleo_bus.c **** 
 920              		.loc 1 92 1 is_stmt 1 view -0
 921              		.cfi_startproc
ARM GAS  C:\Temp\ccwig5wB.s 			page 28


 922              		@ args = 0, pretend = 0, frame = 0
 923              		@ frame_needed = 0, uses_anonymous_args = 0
  94:Core/Src/stm32f4xx_nucleo_bus.c **** 
 924              		.loc 1 94 3 view .LVU222
 925              	.LVL94:
  96:Core/Src/stm32f4xx_nucleo_bus.c **** 
 926              		.loc 1 96 3 view .LVU223
  96:Core/Src/stm32f4xx_nucleo_bus.c **** 
 927              		.loc 1 96 19 is_stmt 0 view .LVU224
 928 0000 0E4B     		ldr	r3, .L99
 929 0002 0F4A     		ldr	r2, .L99+4
 930 0004 1A60     		str	r2, [r3]
  98:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 931              		.loc 1 98 3 is_stmt 1 view .LVU225
  98:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 932              		.loc 1 98 21 is_stmt 0 view .LVU226
 933 0006 0F4A     		ldr	r2, .L99+8
 934 0008 1368     		ldr	r3, [r2]
 935 000a 591C     		adds	r1, r3, #1
 936 000c 1160     		str	r1, [r2]
  98:Core/Src/stm32f4xx_nucleo_bus.c ****   {
 937              		.loc 1 98 5 view .LVU227
 938 000e 0BB1     		cbz	r3, .L96
  94:Core/Src/stm32f4xx_nucleo_bus.c **** 
 939              		.loc 1 94 11 view .LVU228
 940 0010 0020     		movs	r0, #0
 129:Core/Src/stm32f4xx_nucleo_bus.c **** 
 941              		.loc 1 129 1 view .LVU229
 942 0012 7047     		bx	lr
 943              	.L96:
  92:Core/Src/stm32f4xx_nucleo_bus.c **** 
 944              		.loc 1 92 1 view .LVU230
 945 0014 10B5     		push	{r4, lr}
 946              		.cfi_def_cfa_offset 8
 947              		.cfi_offset 4, -8
 948              		.cfi_offset 14, -4
 100:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 949              		.loc 1 100 5 is_stmt 1 view .LVU231
 100:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 950              		.loc 1 100 9 is_stmt 0 view .LVU232
 951 0016 0948     		ldr	r0, .L99
 952 0018 FFF7FEFF 		bl	HAL_I2C_GetState
 953              	.LVL95:
 100:Core/Src/stm32f4xx_nucleo_bus.c ****     {
 954              		.loc 1 100 8 view .LVU233
 955 001c 08B1     		cbz	r0, .L97
  94:Core/Src/stm32f4xx_nucleo_bus.c **** 
 956              		.loc 1 94 11 view .LVU234
 957 001e 0020     		movs	r0, #0
 958              	.L87:
 129:Core/Src/stm32f4xx_nucleo_bus.c **** 
 959              		.loc 1 129 1 view .LVU235
 960 0020 10BD     		pop	{r4, pc}
 961              	.L97:
 104:Core/Src/stm32f4xx_nucleo_bus.c ****     #else
 962              		.loc 1 104 7 is_stmt 1 view .LVU236
 963 0022 064C     		ldr	r4, .L99
ARM GAS  C:\Temp\ccwig5wB.s 			page 29


 964 0024 2046     		mov	r0, r4
 965 0026 FFF7FEFF 		bl	I2C1_MspInit
 966              	.LVL96:
 114:Core/Src/stm32f4xx_nucleo_bus.c ****       {
 967              		.loc 1 114 7 view .LVU237
 117:Core/Src/stm32f4xx_nucleo_bus.c ****         {
 968              		.loc 1 117 9 view .LVU238
 117:Core/Src/stm32f4xx_nucleo_bus.c ****         {
 969              		.loc 1 117 12 is_stmt 0 view .LVU239
 970 002a 2046     		mov	r0, r4
 971 002c FFF7FEFF 		bl	MX_I2C1_Init
 972              	.LVL97:
 117:Core/Src/stm32f4xx_nucleo_bus.c ****         {
 973              		.loc 1 117 11 view .LVU240
 974 0030 08B9     		cbnz	r0, .L98
 123:Core/Src/stm32f4xx_nucleo_bus.c ****         }
 975              		.loc 1 123 15 view .LVU241
 976 0032 0020     		movs	r0, #0
 128:Core/Src/stm32f4xx_nucleo_bus.c **** }
 977              		.loc 1 128 3 is_stmt 1 view .LVU242
 128:Core/Src/stm32f4xx_nucleo_bus.c **** }
 978              		.loc 1 128 10 is_stmt 0 view .LVU243
 979 0034 F4E7     		b	.L87
 980              	.L98:
 119:Core/Src/stm32f4xx_nucleo_bus.c ****         }
 981              		.loc 1 119 15 view .LVU244
 982 0036 6FF00700 		mvn	r0, #7
 983 003a F1E7     		b	.L87
 984              	.L100:
 985              		.align	2
 986              	.L99:
 987 003c 00000000 		.word	hi2c1
 988 0040 00540040 		.word	1073763328
 989 0044 00000000 		.word	I2C1InitCounter
 990              		.cfi_endproc
 991              	.LFE134:
 993              		.section	.bss.I2C1InitCounter,"aw",%nobits
 994              		.align	2
 997              	I2C1InitCounter:
 998 0000 00000000 		.space	4
 999              		.global	hi2c1
 1000              		.section	.bss.hi2c1,"aw",%nobits
 1001              		.align	2
 1004              	hi2c1:
 1005 0000 00000000 		.space	84
 1005      00000000 
 1005      00000000 
 1005      00000000 
 1005      00000000 
 1006              		.text
 1007              	.Letext0:
 1008              		.file 2 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 1009              		.file 3 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 1010              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 1011              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1012              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1013              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
ARM GAS  C:\Temp\ccwig5wB.s 			page 30


 1014              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1015              		.file 9 "Core/Inc/stm32f4xx_nucleo_bus.h"
 1016              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  C:\Temp\ccwig5wB.s 			page 31


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_nucleo_bus.c
  C:\Temp\ccwig5wB.s:21     .text.I2C1_MspInit:00000000 $t
  C:\Temp\ccwig5wB.s:26     .text.I2C1_MspInit:00000000 I2C1_MspInit
  C:\Temp\ccwig5wB.s:136    .text.I2C1_MspInit:00000078 $d
  C:\Temp\ccwig5wB.s:142    .text.I2C1_MspDeInit:00000000 $t
  C:\Temp\ccwig5wB.s:147    .text.I2C1_MspDeInit:00000000 I2C1_MspDeInit
  C:\Temp\ccwig5wB.s:182    .text.I2C1_MspDeInit:00000024 $d
  C:\Temp\ccwig5wB.s:188    .text.BSP_I2C1_DeInit:00000000 $t
  C:\Temp\ccwig5wB.s:194    .text.BSP_I2C1_DeInit:00000000 BSP_I2C1_DeInit
  C:\Temp\ccwig5wB.s:262    .text.BSP_I2C1_DeInit:00000030 $d
  C:\Temp\ccwig5wB.s:997    .bss.I2C1InitCounter:00000000 I2C1InitCounter
  C:\Temp\ccwig5wB.s:1004   .bss.hi2c1:00000000 hi2c1
  C:\Temp\ccwig5wB.s:268    .text.BSP_I2C1_IsReady:00000000 $t
  C:\Temp\ccwig5wB.s:274    .text.BSP_I2C1_IsReady:00000000 BSP_I2C1_IsReady
  C:\Temp\ccwig5wB.s:317    .text.BSP_I2C1_IsReady:0000001c $d
  C:\Temp\ccwig5wB.s:322    .text.BSP_I2C1_WriteReg:00000000 $t
  C:\Temp\ccwig5wB.s:328    .text.BSP_I2C1_WriteReg:00000000 BSP_I2C1_WriteReg
  C:\Temp\ccwig5wB.s:401    .text.BSP_I2C1_WriteReg:00000038 $d
  C:\Temp\ccwig5wB.s:406    .text.BSP_I2C1_ReadReg:00000000 $t
  C:\Temp\ccwig5wB.s:412    .text.BSP_I2C1_ReadReg:00000000 BSP_I2C1_ReadReg
  C:\Temp\ccwig5wB.s:485    .text.BSP_I2C1_ReadReg:00000038 $d
  C:\Temp\ccwig5wB.s:490    .text.BSP_I2C1_WriteReg16:00000000 $t
  C:\Temp\ccwig5wB.s:496    .text.BSP_I2C1_WriteReg16:00000000 BSP_I2C1_WriteReg16
  C:\Temp\ccwig5wB.s:569    .text.BSP_I2C1_WriteReg16:00000038 $d
  C:\Temp\ccwig5wB.s:574    .text.BSP_I2C1_ReadReg16:00000000 $t
  C:\Temp\ccwig5wB.s:580    .text.BSP_I2C1_ReadReg16:00000000 BSP_I2C1_ReadReg16
  C:\Temp\ccwig5wB.s:652    .text.BSP_I2C1_ReadReg16:00000038 $d
  C:\Temp\ccwig5wB.s:657    .text.BSP_I2C1_Send:00000000 $t
  C:\Temp\ccwig5wB.s:663    .text.BSP_I2C1_Send:00000000 BSP_I2C1_Send
  C:\Temp\ccwig5wB.s:730    .text.BSP_I2C1_Send:00000038 $d
  C:\Temp\ccwig5wB.s:735    .text.BSP_I2C1_Recv:00000000 $t
  C:\Temp\ccwig5wB.s:741    .text.BSP_I2C1_Recv:00000000 BSP_I2C1_Recv
  C:\Temp\ccwig5wB.s:808    .text.BSP_I2C1_Recv:00000038 $d
  C:\Temp\ccwig5wB.s:813    .text.BSP_GetTick:00000000 $t
  C:\Temp\ccwig5wB.s:819    .text.BSP_GetTick:00000000 BSP_GetTick
  C:\Temp\ccwig5wB.s:839    .text.MX_I2C1_Init:00000000 $t
  C:\Temp\ccwig5wB.s:845    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
  C:\Temp\ccwig5wB.s:906    .text.MX_I2C1_Init:00000028 $d
  C:\Temp\ccwig5wB.s:912    .text.BSP_I2C1_Init:00000000 $t
  C:\Temp\ccwig5wB.s:918    .text.BSP_I2C1_Init:00000000 BSP_I2C1_Init
  C:\Temp\ccwig5wB.s:987    .text.BSP_I2C1_Init:0000003c $d
  C:\Temp\ccwig5wB.s:994    .bss.I2C1InitCounter:00000000 $d
  C:\Temp\ccwig5wB.s:1001   .bss.hi2c1:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_I2C_DeInit
HAL_I2C_IsDeviceReady
HAL_I2C_Mem_Write
HAL_I2C_GetError
HAL_I2C_Mem_Read
HAL_I2C_Master_Transmit
HAL_I2C_Master_Receive
HAL_GetTick
HAL_I2C_Init
ARM GAS  C:\Temp\ccwig5wB.s 			page 32


HAL_I2C_GetState
