# Copyright (C) 2015-2018 MIPS Tech, LLC
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions are met:
#
# 1. Redistributions of source code must retain the above copyright notice,
# this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright notice,
# this list of conditions and the following disclaimer in the documentation
# and/or other materials provided with the distribution.
# 3. Neither the name of the copyright holder nor the names of its
# contributors may be used to endorse or promote products derived from this
# software without specific prior written permission.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
# ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
# LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
# POSSIBILITY OF SUCH DAMAGE.

# Variables that mipshal.mk will expand to compiler/linker arguments must be
# defined before inclusion of mipshal.mk

# Indicate the application should start via the reset vector
ROMABLE = 1

ifeq ($(CORE), I7200)
 DEFINES =  -DC0_CONFIG0_VALUE=0x80040882
 DEFINES += -DC0_CONFIG1_VALUE=0x9ea35192
 DEFINES += -DC0_CONFIG2_VALUE=0x80000000
 DEFINES += -DC0_CONFIG3_VALUE=0xa60d7e2d
 DEFINES += -DC0_CONFIG4_VALUE=0xc0fc0000
 DEFINES += -DC0_CONFIG5_VALUE=0x10000430
 DEFINES += -DC0_WATCHHI_VALUE=0x00000000
 OBJS += init_cm3l2.o
 override ABI = 32
 override ENDIAN = EL
 override MIPS_TOOLCHAIN = nanomips-elf
 APP_START = 0x80000000
else
 ifeq ($(CORE), nanomips-qemu)
  DEFINES =  -DC0_CONFIG0_VALUE=0x80000882
  DEFINES += -DC0_CONFIG1_VALUE=0x9ea3519b
  DEFINES += -DC0_CONFIG2_VALUE=0x80000000
  DEFINES += -DC0_CONFIG3_VALUE=0x8c0d7020
  DEFINES += -DC0_CONFIG4_VALUE=0xc0fc0000
  DEFINES += -DC0_CONFIG5_VALUE=0x00002010
  DEFINES += -DC0_WATCHHI_VALUE=0x80000000
  DEFINES += -DC0_WATCHHI1_VALUE=0x80000000
  DEFINES += -DC0_WATCHHI2_VALUE=0x80000000
  DEFINES += -DC0_WATCHHI3_VALUE=0x80000000
  DEFINES += -DC0_WATCHHI4_VALUE=0x80000000
  DEFINES += -DC0_WATCHHI5_VALUE=0x80000000
  DEFINES += -DC0_WATCHHI6_VALUE=0x80000000
  override ABI = 32
  override ENDIAN = EL
  override MIPS_TOOLCHAIN = nanomips-elf
  APP_START = 0x80000000
 else
   $(error Please specify a core using CORE=(I7200|nanomips-qemu))
 endif
endif

include ${MIPS_ELF_ROOT}/share/mips/rules/mipshal.mk

ifeq ($(ENABLE_XPA), 1)
  DEFINES += -DENABLE_XPA=1
endif

OBJS += romable_predef.o reset_predef.o init_caches_predef.o init_cp0_predef.o
OBJS += init_tlb_predef.o corecheck_predef.o
APP = romable_predef.elf

CFLAGS += -g -O1 $(DEFINES)
LDFLAGS += -g

all: $(APP)

$(APP): $(OBJS)
	$(LD) $(LDFLAGS) $^ -o $@

%.o: %.c
	$(CC) $(CFLAGS) -c $^ -o $@

%.o: $(MIPS_ELF_ROOT)/share/mips/boot/%.S
	$(CC) $(CFLAGS) -c $^ -o $@

.PHONY: clean
clean:
	rm -f $(APP) $(OBJS)
