# do project7.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module frequency_divider
# 
# Top level modules:
# 	frequency_divider
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module frequency_divider_vlg_sample_tst
# -- Compiling module frequency_divider_vlg_check_tst
# -- Compiling module frequency_divider_vlg_vec_tst
# 
# Top level modules:
# 	frequency_divider_vlg_vec_tst
# vsim -L cycloneiii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.frequency_divider_vlg_vec_tst 
# Loading work.frequency_divider_vlg_vec_tst
# Loading work.frequency_divider
# Loading altera_ver.dffeas
# Loading cycloneiii_ver.cycloneiii_lcell_comb
# Loading cycloneiii_ver.cycloneiii_io_obuf
# Loading cycloneiii_ver.cycloneiii_io_ibuf
# Loading cycloneiii_ver.cycloneiii_clkctrl
# Loading cycloneiii_ver.cycloneiii_mux41
# Loading cycloneiii_ver.cycloneiii_ena_reg
# Loading work.frequency_divider_vlg_sample_tst
# Loading work.frequency_divider_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port clk_1Hz :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port clk_1KHz :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port clk_100Hz :: @time = 1040000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port clk_10Hz :: @time = 1320000.000 ps
#      Expected value = 0
#      Real value = 1
#           4 mismatched vectors : Simulation failed !
# ** Note: $finish    : project7.vt(235)
#    Time: 2 us  Iteration: 0  Instance: /frequency_divider_vlg_vec_tst/tb_out
