[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/FuncBinding2/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/FuncBinding2/dut.sv:1:1: No timescale set for "vend".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/FuncBinding2/dut.sv:1:1: Compile module "work@vend".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/FuncBinding2/dut.sv:1:1: Top level module "work@vend".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assign_stmt                                            1
assignment                                             2
begin                                                  4
case_item                                              1
case_stmt                                              1
constant                                              15
design                                                 1
event_control                                          1
func_call                                              1
function                                               1
if_stmt                                                1
int_typespec                                           2
io_decl                                                1
logic_net                                              6
logic_typespec                                        11
logic_var                                              3
module_inst                                            4
operation                                              2
param_assign                                           2
parameter                                              2
port                                                   4
range                                                  5
ref_obj                                               14
ref_typespec                                          15
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assign_stmt                                            2
assignment                                             4
begin                                                  8
case_item                                              2
case_stmt                                              2
constant                                              15
design                                                 1
event_control                                          2
func_call                                              2
function                                               2
if_stmt                                                2
int_typespec                                           2
io_decl                                                2
logic_net                                              6
logic_typespec                                        11
logic_var                                              4
module_inst                                            4
operation                                              4
param_assign                                           2
parameter                                              2
port                                                   6
range                                                  5
ref_obj                                               25
ref_typespec                                          19
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/FuncBinding2/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/FuncBinding2/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/FuncBinding2/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@vend)
|vpiElaborated:1
|vpiName:work@vend
|uhdmallModules:
\_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (work@vend)
  |vpiFullName:work@vend
  |vpiParameter:
  \_parameter: (work@vend.s0), line:7:11, endln:7:13
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |BIN:00
    |vpiTypespec:
    \_ref_typespec: (work@vend.s0)
      |vpiParent:
      \_parameter: (work@vend.s0), line:7:11, endln:7:13
      |vpiFullName:work@vend.s0
      |vpiActual:
      \_int_typespec: , line:7:1, endln:7:21
    |vpiName:s0
    |vpiFullName:work@vend.s0
  |vpiParamAssign:
  \_param_assign: , line:7:11, endln:7:21
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:7:16, endln:7:21
      |vpiParent:
      \_param_assign: , line:7:11, endln:7:21
      |vpiDecompile:2'b00
      |vpiSize:2
      |BIN:00
      |vpiTypespec:
      \_ref_typespec: (work@vend)
        |vpiParent:
        \_constant: , line:7:16, endln:7:21
        |vpiFullName:work@vend
        |vpiActual:
        \_int_typespec: , line:7:1, endln:7:21
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@vend.s0), line:7:11, endln:7:13
  |vpiDefName:work@vend
  |vpiTaskFunc:
  \_function: (work@vend.fsm), line:10:1, endln:26:12
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:fsm
    |vpiFullName:work@vend.fsm
    |vpiVariables:
    \_logic_var: (work@vend.fsm.fsm_newspaper), line:12:1, endln:12:4
      |vpiParent:
      \_function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiTypespec:
      \_ref_typespec: (work@vend.fsm.fsm_newspaper)
        |vpiParent:
        \_logic_var: (work@vend.fsm.fsm_newspaper), line:12:1, endln:12:4
        |vpiFullName:work@vend.fsm.fsm_newspaper
        |vpiActual:
        \_logic_typespec: , line:12:1, endln:12:4
      |vpiName:fsm_newspaper
      |vpiFullName:work@vend.fsm.fsm_newspaper
      |vpiAutomatic:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@vend.fsm), line:10:10, endln:10:15
      |vpiParent:
      \_function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiTypespec:
      \_ref_typespec: (work@vend.fsm)
        |vpiParent:
        \_logic_var: (work@vend.fsm), line:10:10, endln:10:15
        |vpiFullName:work@vend.fsm
        |vpiActual:
        \_logic_typespec: , line:10:10, endln:10:15
      |vpiFullName:work@vend.fsm
    |vpiIODecl:
    \_io_decl: (fsm_PRES_STATE), line:11:13, endln:11:27
      |vpiParent:
      \_function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiDirection:1
      |vpiName:fsm_PRES_STATE
      |vpiTypedef:
      \_ref_typespec: (work@vend.fsm.fsm_PRES_STATE)
        |vpiParent:
        \_io_decl: (fsm_PRES_STATE), line:11:13, endln:11:27
        |vpiFullName:work@vend.fsm.fsm_PRES_STATE
        |vpiActual:
        \_logic_typespec: , line:11:7, endln:11:12
    |vpiStmt:
    \_begin: (work@vend.fsm), line:14:1, endln:25:4
      |vpiParent:
      \_function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiFullName:work@vend.fsm
      |vpiStmt:
      \_case_stmt: , line:15:5, endln:23:12
        |vpiParent:
        \_begin: (work@vend.fsm), line:14:1, endln:25:4
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@vend.fsm.fsm_PRES_STATE), line:15:11, endln:15:25
          |vpiParent:
          \_begin: (work@vend.fsm), line:14:1, endln:25:4
          |vpiName:fsm_PRES_STATE
          |vpiFullName:work@vend.fsm.fsm_PRES_STATE
          |vpiActual:
          \_io_decl: (fsm_PRES_STATE), line:11:13, endln:11:27
        |vpiCaseItem:
        \_case_item: , line:16:5, endln:22:8
          |vpiParent:
          \_case_stmt: , line:15:5, endln:23:12
          |vpiExpr:
          \_ref_obj: (work@vend.fsm.s0), line:16:5, endln:16:7
            |vpiParent:
            \_begin: (work@vend.fsm), line:14:1, endln:25:4
            |vpiName:s0
            |vpiFullName:work@vend.fsm.s0
          |vpiStmt:
          \_begin: (work@vend.fsm), line:17:5, endln:22:8
            |vpiParent:
            \_case_item: , line:16:5, endln:22:8
            |vpiFullName:work@vend.fsm
            |vpiStmt:
            \_if_stmt: , line:18:9, endln:21:16
              |vpiParent:
              \_begin: (work@vend.fsm), line:17:5, endln:22:8
              |vpiCondition:
              \_operation: , line:18:13, endln:18:30
                |vpiParent:
                \_begin: (work@vend.fsm), line:17:5, endln:22:8
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@vend.fsm.fsm_coin), line:18:13, endln:18:21
                  |vpiParent:
                  \_operation: , line:18:13, endln:18:30
                  |vpiName:fsm_coin
                  |vpiFullName:work@vend.fsm.fsm_coin
                  |vpiActual:
                  \_logic_net: (work@vend.fsm_coin), line:18:13, endln:18:21
                |vpiOperand:
                \_constant: , line:18:25, endln:18:30
                  |vpiParent:
                  \_operation: , line:18:13, endln:18:30
                  |vpiDecompile:2'b10
                  |vpiSize:2
                  |BIN:10
                  |vpiConstType:3
              |vpiStmt:
              \_begin: (work@vend.fsm), line:19:13, endln:21:16
                |vpiParent:
                \_if_stmt: , line:18:9, endln:21:16
                |vpiFullName:work@vend.fsm
                |vpiStmt:
                \_assignment: , line:20:17, endln:20:37
                  |vpiParent:
                  \_begin: (work@vend.fsm), line:19:13, endln:21:16
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_constant: , line:20:33, endln:20:37
                    |vpiDecompile:1'b0
                    |vpiSize:1
                    |BIN:0
                    |vpiConstType:3
                  |vpiLhs:
                  \_ref_obj: (work@vend.fsm.fsm_newspaper), line:20:17, endln:20:30
                    |vpiParent:
                    \_assignment: , line:20:17, endln:20:37
                    |vpiName:fsm_newspaper
                    |vpiFullName:work@vend.fsm.fsm_newspaper
                    |vpiActual:
                    \_logic_var: (work@vend.fsm.fsm_newspaper), line:12:1, endln:12:4
      |vpiStmt:
      \_assignment: , line:24:1, endln:24:20
        |vpiParent:
        \_begin: (work@vend.fsm), line:14:1, endln:25:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@vend.fsm.fsm_newspaper), line:24:7, endln:24:20
          |vpiParent:
          \_assignment: , line:24:1, endln:24:20
          |vpiName:fsm_newspaper
          |vpiFullName:work@vend.fsm.fsm_newspaper
          |vpiActual:
          \_logic_var: (work@vend.fsm.fsm_newspaper), line:12:1, endln:12:4
        |vpiLhs:
        \_ref_obj: (work@vend.fsm.fsm), line:24:1, endln:24:4
          |vpiParent:
          \_assignment: , line:24:1, endln:24:20
          |vpiName:fsm
          |vpiFullName:work@vend.fsm.fsm
          |vpiActual:
          \_logic_var: (work@vend.fsm), line:10:10, endln:10:15
    |vpiInstance:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
  |vpiNet:
  \_logic_net: (work@vend.newspaper), line:5:6, endln:5:15
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:newspaper
    |vpiFullName:work@vend.newspaper
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vend.clock), line:1:13, endln:1:18
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:clock
    |vpiFullName:work@vend.clock
  |vpiNet:
  \_logic_net: (work@vend.fsm_coin), line:18:13, endln:18:21
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:fsm_coin
    |vpiFullName:work@vend.fsm_coin
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vend.PRES_STATE), line:30:26, endln:30:36
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:PRES_STATE
    |vpiFullName:work@vend.PRES_STATE
    |vpiNetType:1
  |vpiPort:
  \_port: (clock), line:1:13, endln:1:18
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vend.clock.clock), line:1:13, endln:1:18
      |vpiParent:
      \_port: (clock), line:1:13, endln:1:18
      |vpiName:clock
      |vpiFullName:work@vend.clock.clock
      |vpiActual:
      \_logic_net: (work@vend.clock), line:1:13, endln:1:18
    |vpiTypedef:
    \_ref_typespec: (work@vend.clock)
      |vpiParent:
      \_port: (clock), line:1:13, endln:1:18
      |vpiFullName:work@vend.clock
      |vpiActual:
      \_logic_typespec: , line:3:7, endln:3:7
  |vpiPort:
  \_port: (newspaper), line:1:20, endln:1:29
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:newspaper
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vend.newspaper), line:1:20, endln:1:29
      |vpiParent:
      \_port: (newspaper), line:1:20, endln:1:29
      |vpiFullName:work@vend.newspaper
      |vpiActual:
      \_logic_net: (work@vend.newspaper), line:5:6, endln:5:15
    |vpiTypedef:
    \_ref_typespec: (work@vend.newspaper)
      |vpiParent:
      \_port: (newspaper), line:1:20, endln:1:29
      |vpiFullName:work@vend.newspaper
      |vpiActual:
      \_logic_typespec: , line:4:8, endln:4:8
  |vpiProcess:
  \_always: , line:28:1, endln:31:4
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiStmt:
    \_event_control: , line:28:8, endln:28:24
      |vpiParent:
      \_always: , line:28:1, endln:31:4
      |vpiCondition:
      \_operation: , line:28:10, endln:28:23
        |vpiParent:
        \_event_control: , line:28:8, endln:28:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vend.clock), line:28:18, endln:28:23
          |vpiParent:
          \_operation: , line:28:10, endln:28:23
          |vpiName:clock
          |vpiFullName:work@vend.clock
          |vpiActual:
          \_logic_net: (work@vend.clock), line:1:13, endln:1:18
      |vpiStmt:
      \_begin: (work@vend), line:29:1, endln:31:4
        |vpiParent:
        \_event_control: , line:28:8, endln:28:24
        |vpiFullName:work@vend
        |vpiStmt:
        \_assign_stmt: , line:30:3, endln:30:37
          |vpiParent:
          \_begin: (work@vend), line:29:1, endln:31:4
          |vpiRhs:
          \_func_call: (fsm), line:30:22, endln:30:37
            |vpiParent:
            \_assign_stmt: , line:30:3, endln:30:37
            |vpiArgument:
            \_ref_obj: (work@vend.PRES_STATE), line:30:26, endln:30:36
              |vpiParent:
              \_func_call: (fsm), line:30:22, endln:30:37
              |vpiName:PRES_STATE
              |vpiFullName:work@vend.PRES_STATE
              |vpiActual:
              \_logic_net: (work@vend.PRES_STATE), line:30:26, endln:30:36
            |vpiName:fsm
            |vpiFunction:
            \_function: (work@vend.fsm), line:10:1, endln:26:12
          |vpiLhs:
          \_ref_obj: (work@vend.newspaper), line:30:10, endln:30:19
            |vpiParent:
            \_assign_stmt: , line:30:3, endln:30:37
            |vpiName:newspaper
            |vpiFullName:work@vend.newspaper
            |vpiActual:
            \_logic_net: (work@vend.newspaper), line:5:6, endln:5:15
    |vpiAlwaysType:1
|uhdmtopModules:
\_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
  |vpiName:work@vend
  |vpiParameter:
  \_parameter: (work@vend.s0), line:7:11, endln:7:13
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |BIN:00
    |vpiTypespec:
    \_ref_typespec: (work@vend.s0)
      |vpiParent:
      \_parameter: (work@vend.s0), line:7:11, endln:7:13
      |vpiFullName:work@vend.s0
      |vpiActual:
      \_int_typespec: , line:7:1, endln:7:21
    |vpiName:s0
    |vpiFullName:work@vend.s0
  |vpiParamAssign:
  \_param_assign: , line:7:11, endln:7:21
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:7:16, endln:7:21
      |vpiParent:
      \_param_assign: , line:7:11, endln:7:21
      |vpiDecompile:2'b00
      |vpiSize:2
      |BIN:00
      |vpiTypespec:
      \_ref_typespec: (work@vend)
        |vpiParent:
        \_constant: , line:7:16, endln:7:21
        |vpiFullName:work@vend
        |vpiActual:
        \_int_typespec: , line:7:1, endln:7:21
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@vend.s0), line:7:11, endln:7:13
  |vpiDefName:work@vend
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@vend.fsm), line:10:1, endln:26:12
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:fsm
    |vpiFullName:work@vend.fsm
    |vpiVariables:
    \_logic_var: (work@vend.fsm.fsm_newspaper), line:12:1, endln:12:4
      |vpiParent:
      \_function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiTypespec:
      \_ref_typespec: (work@vend.fsm.fsm_newspaper)
        |vpiParent:
        \_logic_var: (work@vend.fsm.fsm_newspaper), line:12:1, endln:12:4
        |vpiFullName:work@vend.fsm.fsm_newspaper
        |vpiActual:
        \_logic_typespec: , line:12:1, endln:12:4
      |vpiName:fsm_newspaper
      |vpiFullName:work@vend.fsm.fsm_newspaper
      |vpiAutomatic:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@vend.fsm), line:10:10, endln:10:15
    |vpiIODecl:
    \_io_decl: (fsm_PRES_STATE), line:11:13, endln:11:27
      |vpiParent:
      \_function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiDirection:1
      |vpiName:fsm_PRES_STATE
      |vpiTypedef:
      \_ref_typespec: (work@vend.fsm.fsm_PRES_STATE)
        |vpiParent:
        \_io_decl: (fsm_PRES_STATE), line:11:13, endln:11:27
        |vpiFullName:work@vend.fsm.fsm_PRES_STATE
        |vpiActual:
        \_logic_typespec: , line:11:7, endln:11:12
    |vpiStmt:
    \_begin: (work@vend.fsm), line:14:1, endln:25:4
      |vpiParent:
      \_function: (work@vend.fsm), line:10:1, endln:26:12
      |vpiFullName:work@vend.fsm
      |vpiStmt:
      \_case_stmt: , line:15:5, endln:23:12
        |vpiParent:
        \_begin: (work@vend.fsm), line:14:1, endln:25:4
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@vend.fsm.fsm_PRES_STATE), line:15:11, endln:15:25
          |vpiParent:
          \_case_stmt: , line:15:5, endln:23:12
          |vpiName:fsm_PRES_STATE
          |vpiFullName:work@vend.fsm.fsm_PRES_STATE
          |vpiActual:
          \_io_decl: (fsm_PRES_STATE), line:11:13, endln:11:27
        |vpiCaseItem:
        \_case_item: , line:16:5, endln:22:8
          |vpiParent:
          \_case_stmt: , line:15:5, endln:23:12
          |vpiExpr:
          \_ref_obj: (work@vend.fsm.s0), line:16:5, endln:16:7
            |vpiParent:
            \_case_item: , line:16:5, endln:22:8
            |vpiName:s0
            |vpiFullName:work@vend.fsm.s0
            |vpiActual:
            \_parameter: (work@vend.s0), line:7:11, endln:7:13
          |vpiStmt:
          \_begin: (work@vend.fsm), line:17:5, endln:22:8
            |vpiParent:
            \_case_item: , line:16:5, endln:22:8
            |vpiFullName:work@vend.fsm
            |vpiStmt:
            \_if_stmt: , line:18:9, endln:21:16
              |vpiParent:
              \_begin: (work@vend.fsm), line:17:5, endln:22:8
              |vpiCondition:
              \_operation: , line:18:13, endln:18:30
                |vpiParent:
                \_if_stmt: , line:18:9, endln:21:16
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@vend.fsm.fsm_coin), line:18:13, endln:18:21
                  |vpiParent:
                  \_operation: , line:18:13, endln:18:30
                  |vpiName:fsm_coin
                  |vpiFullName:work@vend.fsm.fsm_coin
                  |vpiActual:
                  \_logic_net: (work@vend.fsm_coin), line:18:13, endln:18:21
                |vpiOperand:
                \_constant: , line:18:25, endln:18:30
              |vpiStmt:
              \_begin: (work@vend.fsm), line:19:13, endln:21:16
                |vpiParent:
                \_if_stmt: , line:18:9, endln:21:16
                |vpiFullName:work@vend.fsm
                |vpiStmt:
                \_assignment: , line:20:17, endln:20:37
                  |vpiParent:
                  \_begin: (work@vend.fsm), line:19:13, endln:21:16
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_constant: , line:20:33, endln:20:37
                  |vpiLhs:
                  \_ref_obj: (work@vend.fsm.fsm_newspaper), line:20:17, endln:20:30
                    |vpiParent:
                    \_assignment: , line:20:17, endln:20:37
                    |vpiName:fsm_newspaper
                    |vpiFullName:work@vend.fsm.fsm_newspaper
                    |vpiActual:
                    \_logic_var: (work@vend.fsm.fsm_newspaper), line:12:1, endln:12:4
      |vpiStmt:
      \_assignment: , line:24:1, endln:24:20
        |vpiParent:
        \_begin: (work@vend.fsm), line:14:1, endln:25:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@vend.fsm.fsm_newspaper), line:24:7, endln:24:20
          |vpiParent:
          \_assignment: , line:24:1, endln:24:20
          |vpiName:fsm_newspaper
          |vpiFullName:work@vend.fsm.fsm_newspaper
          |vpiActual:
          \_logic_var: (work@vend.fsm.fsm_newspaper), line:12:1, endln:12:4
        |vpiLhs:
        \_ref_obj: (work@vend.fsm.fsm), line:24:1, endln:24:4
          |vpiParent:
          \_assignment: , line:24:1, endln:24:20
          |vpiName:fsm
          |vpiFullName:work@vend.fsm.fsm
          |vpiActual:
          \_logic_var: (work@vend.fsm), line:10:10, endln:10:15
    |vpiInstance:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
  |vpiNet:
  \_logic_net: (work@vend.newspaper), line:5:6, endln:5:15
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiTypespec:
    \_ref_typespec: (work@vend.newspaper)
      |vpiParent:
      \_logic_net: (work@vend.newspaper), line:5:6, endln:5:15
      |vpiFullName:work@vend.newspaper
      |vpiActual:
      \_logic_typespec: , line:5:1, endln:5:5
    |vpiName:newspaper
    |vpiFullName:work@vend.newspaper
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@vend.clock), line:1:13, endln:1:18
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiTypespec:
    \_ref_typespec: (work@vend.clock)
      |vpiParent:
      \_logic_net: (work@vend.clock), line:1:13, endln:1:18
      |vpiFullName:work@vend.clock
      |vpiActual:
      \_logic_typespec: , line:3:7, endln:3:7
    |vpiName:clock
    |vpiFullName:work@vend.clock
  |vpiTopModule:1
  |vpiPort:
  \_port: (clock), line:1:13, endln:1:18
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@vend.clock), line:1:13, endln:1:18
      |vpiParent:
      \_port: (clock), line:1:13, endln:1:18
      |vpiName:clock
      |vpiFullName:work@vend.clock
      |vpiActual:
      \_logic_net: (work@vend.clock), line:1:13, endln:1:18
    |vpiTypedef:
    \_ref_typespec: (work@vend.clock)
      |vpiParent:
      \_port: (clock), line:1:13, endln:1:18
      |vpiFullName:work@vend.clock
      |vpiActual:
      \_logic_typespec: , line:3:7, endln:3:7
    |vpiInstance:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
  |vpiPort:
  \_port: (newspaper), line:1:20, endln:1:29
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiName:newspaper
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@vend.newspaper), line:1:20, endln:1:29
      |vpiParent:
      \_port: (newspaper), line:1:20, endln:1:29
      |vpiName:newspaper
      |vpiFullName:work@vend.newspaper
      |vpiActual:
      \_logic_net: (work@vend.newspaper), line:5:6, endln:5:15
    |vpiTypedef:
    \_ref_typespec: (work@vend.newspaper)
      |vpiParent:
      \_port: (newspaper), line:1:20, endln:1:29
      |vpiFullName:work@vend.newspaper
      |vpiActual:
      \_logic_typespec: , line:4:8, endln:4:8
    |vpiInstance:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
  |vpiProcess:
  \_always: , line:28:1, endln:31:4
    |vpiParent:
    \_module_inst: work@vend (work@vend), file:${SURELOG_DIR}/tests/FuncBinding2/dut.sv, line:1:1, endln:33:10
    |vpiStmt:
    \_event_control: , line:28:8, endln:28:24
      |vpiParent:
      \_always: , line:28:1, endln:31:4
      |vpiCondition:
      \_operation: , line:28:10, endln:28:23
        |vpiParent:
        \_event_control: , line:28:8, endln:28:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@vend.clock), line:28:18, endln:28:23
          |vpiParent:
          \_operation: , line:28:10, endln:28:23
          |vpiName:clock
          |vpiFullName:work@vend.clock
          |vpiActual:
          \_logic_net: (work@vend.clock), line:1:13, endln:1:18
      |vpiStmt:
      \_begin: (work@vend), line:29:1, endln:31:4
        |vpiParent:
        \_event_control: , line:28:8, endln:28:24
        |vpiFullName:work@vend
        |vpiStmt:
        \_assign_stmt: , line:30:3, endln:30:37
          |vpiParent:
          \_begin: (work@vend), line:29:1, endln:31:4
          |vpiRhs:
          \_func_call: (fsm), line:30:22, endln:30:37
            |vpiParent:
            \_assign_stmt: , line:30:3, endln:30:37
            |vpiArgument:
            \_ref_obj: (work@vend.PRES_STATE), line:30:26, endln:30:36
              |vpiParent:
              \_func_call: (fsm), line:30:22, endln:30:37
              |vpiName:PRES_STATE
              |vpiFullName:work@vend.PRES_STATE
              |vpiActual:
              \_logic_net: (work@vend.PRES_STATE), line:30:26, endln:30:36
            |vpiName:fsm
            |vpiFunction:
            \_function: (work@vend.fsm), line:10:1, endln:26:12
          |vpiLhs:
          \_ref_obj: (work@vend.newspaper), line:30:10, endln:30:19
            |vpiParent:
            \_assign_stmt: , line:30:3, endln:30:37
            |vpiName:newspaper
            |vpiFullName:work@vend.newspaper
            |vpiActual:
            \_logic_net: (work@vend.newspaper), line:5:6, endln:5:15
    |vpiAlwaysType:1
\_weaklyReferenced:
\_int_typespec: , line:7:1, endln:7:21
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:7:1, endln:7:21
    |vpiLeftRange:
    \_constant: 
      |INT:1
    |vpiRightRange:
    \_constant: 
      |INT:0
\_logic_typespec: , line:10:10, endln:10:15
  |vpiRange:
  \_range: , line:10:10, endln:10:15
    |vpiParent:
    \_logic_typespec: , line:10:10, endln:10:15
    |vpiLeftRange:
    \_constant: , line:10:11, endln:10:12
      |vpiParent:
      \_range: , line:10:10, endln:10:15
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:13, endln:10:14
      |vpiParent:
      \_range: , line:10:10, endln:10:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:7, endln:11:12
  |vpiRange:
  \_range: , line:11:7, endln:11:12
    |vpiParent:
    \_logic_typespec: , line:11:7, endln:11:12
    |vpiLeftRange:
    \_constant: , line:11:8, endln:11:9
      |vpiParent:
      \_range: , line:11:7, endln:11:12
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:10, endln:11:11
      |vpiParent:
      \_range: , line:11:7, endln:11:12
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:1, endln:12:4
\_logic_typespec: , line:3:7, endln:3:7
\_logic_typespec: , line:4:8, endln:4:8
\_logic_typespec: , line:5:1, endln:5:5
  |vpiParent:
  \_logic_net: (work@vend.newspaper), line:5:6, endln:5:15
\_logic_typespec: , line:3:7, endln:3:7
  |vpiParent:
  \_logic_net: (work@vend.clock), line:1:13, endln:1:18
\_logic_typespec: , line:3:7, endln:3:7
\_logic_typespec: , line:4:8, endln:4:8
\_int_typespec: , line:7:1, endln:7:21
  |vpiParent:
  \_ref_typespec: (work@vend.s0)
  |vpiRange:
  \_range: 
    |vpiParent:
    \_int_typespec: , line:7:1, endln:7:21
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:1
    |vpiRightRange:
    \_constant: 
      |vpiParent:
      \_range: 
      |INT:0
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
