<?xml version="1.0" encoding="UTF-8"?><codasip:root codasip:xml_version="3.5.2" xmlns:codasip="&quot;http://www.codasip.com/&quot;"><codasip:file_table><codasip:file codasip:path="/home/project/cu_riscv32i_cycle_accurate/model/share/resources/interface.codal" codasip:id="cu_riscv32i_cycle_accurate:9"/><codasip:file codasip:path="/home/project/cu_riscv32i_cycle_accurate/model/share/resources/arch.codal" codasip:id="cu_riscv32i_cycle_accurate:8"/><codasip:file codasip:path="/home/project/cu_riscv32i_cycle_accurate/model/share/other/utils.codal" codasip:id="cu_riscv32i_cycle_accurate:7"/><codasip:file codasip:path="/home/project/cu_riscv32i_cycle_accurate/model/share/other/settings.codal" codasip:id="cu_riscv32i_cycle_accurate:6"/><codasip:file codasip:path="/home/project/cu_riscv32i_cycle_accurate/model/share/isa/isa_ops.codal" codasip:id="cu_riscv32i_cycle_accurate:5"/><codasip:file codasip:path="/home/project/cu_riscv32i_cycle_accurate/model/share/isa/isa.codal" codasip:id="cu_riscv32i_cycle_accurate:4"/><codasip:file codasip:path="/home/project/cu_riscv32i_cycle_accurate/model/share/include/opcodes.hcodal" codasip:id="cu_riscv32i_cycle_accurate:0"/><codasip:file codasip:path="/home/project/cu_riscv32i_cycle_accurate/model/share/include/debug.hcodal" codasip:id="cu_riscv32i_cycle_accurate:1"/><codasip:file codasip:path="/home/project/cu_riscv32i_cycle_accurate/model/ia/other/ia_utils.codal" codasip:id="cu_riscv32i_cycle_accurate:3"/><codasip:file codasip:path="/home/project/cu_riscv32i_cycle_accurate/model/ia/events/ia_main_reset.codal" codasip:id="cu_riscv32i_cycle_accurate:2"/></codasip:file_table><codasip:asip codasip:model_type="ia" codasip:id="MI26cu_riscv32i_cycle_accurate" codasip:type="cu_riscv32i_cycle_accurate" xmlns:codasip="&quot;http://www.codasip.com/&quot;"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="6" codasip:value="MI13UTYPE_OPCODESB0"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5" codasip:value="MI9UTYPE_LUIB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="17" codasip:type="integer" codasip:value="0b0110111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5" codasip:value="MI11UTYPE_AUIPCB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="19" codasip:type="integer" codasip:value="0b0010111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="6" codasip:value="MI13JTYPE_OPCODESB0"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5" codasip:value="MI9JTYPE_JALB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="17" codasip:type="integer" codasip:value="0b1101111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="6" codasip:value="MI13BTYPE_OPCODESB0"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5" codasip:value="MI9BTYPE_BEQB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="17" codasip:type="integer" codasip:value="0b0001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5" codasip:value="MI9BTYPE_BNEB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="17" codasip:type="integer" codasip:value="0b0011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5" codasip:value="MI9BTYPE_BLTB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="17" codasip:type="integer" codasip:value="0b1001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5" codasip:value="MI9BTYPE_BGEB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="17" codasip:type="integer" codasip:value="0b1011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5" codasip:value="MI10BTYPE_BLTUB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="18" codasip:type="integer" codasip:value="0b1101100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5" codasip:value="MI10BTYPE_BGEUB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="18" codasip:type="integer" codasip:value="0b1111100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="6" codasip:value="MI13RTYPE_OPCODESB0"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5" codasip:value="MI9RTYPE_ADDB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="17" codasip:type="integer" codasip:value="0b00000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5" codasip:value="MI9RTYPE_SUBB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="17" codasip:type="integer" codasip:value="0b01000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5" codasip:value="MI9RTYPE_SLLB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="17" codasip:type="integer" codasip:value="0b00000000010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5" codasip:value="MI9RTYPE_SLTB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="17" codasip:type="integer" codasip:value="0b00000000100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5" codasip:value="MI10RTYPE_SLTUB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="18" codasip:type="integer" codasip:value="0b00000000110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5" codasip:value="MI9RTYPE_XORB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="17" codasip:type="integer" codasip:value="0b00000001000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5" codasip:value="MI9RTYPE_SRLB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="17" codasip:type="integer" codasip:value="0b00000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5" codasip:value="MI9RTYPE_SRAB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="17" codasip:type="integer" codasip:value="0b01000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5" codasip:value="MI8RTYPE_ORB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="16" codasip:type="integer" codasip:value="0b00000001100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5" codasip:value="MI9RTYPE_ANDB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="17" codasip:type="integer" codasip:value="0b00000001110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5" codasip:value="MI10RTYPE_SLLIB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="18" codasip:type="integer" codasip:value="0b00000000010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5" codasip:value="MI10RTYPE_SRLIB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="18" codasip:type="integer" codasip:value="0b00000001010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5" codasip:value="MI10RTYPE_SRAIB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="18" codasip:type="integer" codasip:value="0b01000001010010011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="6" codasip:value="MI13ITYPE_OPCODESB0"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5" codasip:value="MI10ITYPE_ADDIB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="18" codasip:type="integer" codasip:value="0b0000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5" codasip:value="MI10ITYPE_SLTIB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="18" codasip:type="integer" codasip:value="0b0100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5" codasip:value="MI11ITYPE_SLTIUB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="19" codasip:type="integer" codasip:value="0b0110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5" codasip:value="MI10ITYPE_XORIB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="18" codasip:type="integer" codasip:value="0b1000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5" codasip:value="MI9ITYPE_ORIB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="17" codasip:type="integer" codasip:value="0b1100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5" codasip:value="MI10ITYPE_ANDIB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="18" codasip:type="integer" codasip:value="0b1110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5" codasip:value="MI10ITYPE_JALRB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="18" codasip:type="integer" codasip:value="0b0001100111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5" codasip:value="MI8ITYPE_LBB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="16" codasip:type="integer" codasip:value="0b0000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5" codasip:value="MI8ITYPE_LHB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="16" codasip:type="integer" codasip:value="0b0010000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5" codasip:value="MI8ITYPE_LWB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="16" codasip:type="integer" codasip:value="0b0100000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5" codasip:value="MI9ITYPE_LBUB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="17" codasip:type="integer" codasip:value="0b1000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5" codasip:value="MI9ITYPE_LHUB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="17" codasip:type="integer" codasip:value="0b1010000011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="6" codasip:value="MI13STYPE_OPCODESB0"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5" codasip:value="MI8STYPE_SBB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="16" codasip:type="integer" codasip:value="0b0000100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5" codasip:value="MI8STYPE_SHB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="16" codasip:type="integer" codasip:value="0b0010100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5" codasip:value="MI8STYPE_SWB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="16" codasip:type="integer" codasip:value="0b0100100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="6" codasip:value="MI14MISC10_OPCODESB0"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5" codasip:value="MI17MISC_OPCODE_FENCEB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="25" codasip:type="integer" codasip:value="0b0000001111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="6" codasip:value="MI14MISC32_OPCODESB0"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5" codasip:value="MI17MISC_OPCODE_ECALLB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="25" codasip:type="integer" codasip:value="0b00000000000000000000000001110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5" codasip:value="MI18MISC_OPCODE_EBREAKB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="26" codasip:type="integer" codasip:value="0b00000000001000000000000001110011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="6" codasip:value="MI18SIMULATION_OPCODESB0"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5" codasip:value="MI10JTYPE_HALTB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="18" codasip:type="integer" codasip:value="0b0111111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5" codasip:value="MI13JTYPE_SYSCALLB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="21" codasip:type="integer" codasip:value="0b1011111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="6" codasip:value="MI11info_levelsB0"/><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5" codasip:value="MI12INFO_GENERALB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="20" codasip:type="integer" codasip:value="2"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5" codasip:value="MI13INFO_RF_WRITEB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="21" codasip:type="integer" codasip:value="3"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5" codasip:value="MI13INFO_PC_WRITEB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="21" codasip:type="integer" codasip:value="4"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5" codasip:value="MI14INFO_INTERFACEB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="22" codasip:type="integer" codasip:value="5"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5" codasip:value="MI9INFO_PIPEB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="17" codasip:type="integer" codasip:value="6"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5" codasip:value="MI8INFO_ALUB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="16" codasip:type="integer" codasip:value="7"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5" codasip:value="MI9INFO_ADDRB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="17" codasip:type="integer" codasip:value="8"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5" codasip:value="MI11INFO_MEMDATB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="19" codasip:type="integer" codasip:value="9"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5" codasip:value="MI7INFO_BRB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="15" codasip:type="integer" codasip:value="11"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5" codasip:value="MI9ALU_ERRORB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="17" codasip:type="integer" codasip:value="12"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5" codasip:value="MI10INFO_LEVELB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="18" codasip:type="integer" codasip:value="22"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5" codasip:value="MI11TRACE_LEVELB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="19" codasip:type="integer" codasip:value="23"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5" codasip:value="MI13WARNING_LEVELB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="21" codasip:type="integer" codasip:value="24"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5" codasip:value="MI11DEBUG_LEVELB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="19" codasip:type="integer" codasip:value="25"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5" codasip:value="MI17FATAL_ERROR_LEVELB0"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="25" codasip:type="integer" codasip:value="128"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:event codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="53" codasip:column="1" codasip:id="MI4main"><codasip:use codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="56" codasip:column="9" codasip:value="MI3isaIH5_3isa3isa" codasip:as="MI3isaIH5_3isa3isa"/><codasip:register codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="59" codasip:column="5" codasip:id="MI20r_instruction_bufferIH1_4main" codasip:bit_width="32" codasip:specifier="common" codasip:dwarf_index="32"><codasip:default codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="59" codasip:column="41" codasip:value="0"/></codasip:register><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="61" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="61" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="63" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="63" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="63" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="63" codasip:column="9" codasip:type="int" codasip:value="uint1"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="63" codasip:column="15"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="63" codasip:column="15"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="63" codasip:column="15" codasip:value="MI10cache_respIH1_4mainB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="30" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="9" codasip:value="MI20r_instruction_bufferIH1_4main"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="45"><codasip:ansi_structure codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="40"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="32" codasip:value="MI8if_fetch"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="41" codasip:value="MI4read"/></codasip:ansi_structure><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="46"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="46" codasip:value="MI4r_pc"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="54"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="54"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="54" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="54" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="58" codasip:value="MI10cache_respIH1_4mainB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="79"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="70" codasip:value="MI9pma_hprot"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="80"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="80" codasip:value="MI4r_pc"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="86"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="86"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="86" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="86" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="91"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="91"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="91" codasip:type="int" codasip:value="uint1"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="69" codasip:column="91" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="9"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="9" codasip:value="simulator"/><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="9"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="9" codasip:value="MI13codasip_print"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="23"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="23"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="23" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="23" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast><codasip:ansi_string codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="36" codasip:value="&quot;\n%d:\t%08x | &quot;"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="76"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="53" codasip:value="MI23codasip_get_clock_cycle"/></codasip:ansi_function_call><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="72" codasip:column="80" codasip:value="MI4r_pc"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="29"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="29" codasip:value="simulator"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="29"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="29"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="9" codasip:value="MI20codasip_disassembler"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="30"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="30" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="30" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="43" codasip:value="MI20r_instruction_bufferIH1_4main"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="65" codasip:value="MI4r_pc"/><codasip:ansi_string codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="71" codasip:value="&quot;default&quot;"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="82"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="82"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="82" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="73" codasip:column="82" codasip:type="integer" codasip:value="0x20"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="74" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="74" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="74" codasip:column="9" codasip:value="MI13codasip_print"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="74" codasip:column="23"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="74" codasip:column="23"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="74" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="74" codasip:column="23" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="74" codasip:column="23" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast><codasip:ansi_string codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="74" codasip:column="36" codasip:value="&quot;| &quot;"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="77" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="77" codasip:column="14" codasip:type="+="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="77" codasip:column="9" codasip:value="MI4r_pc"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="77" codasip:column="17"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="77" codasip:column="17"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="77" codasip:column="17" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="77" codasip:column="17" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="81" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="81" codasip:column="12"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="81" codasip:column="9" codasip:value="MI3isaIH5_3isa3isa"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="81" codasip:column="13"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="81" codasip:column="13" codasip:value="MI20r_instruction_bufferIH1_4main"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:event><codasip:event codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="40" codasip:column="1" codasip:id="MI5reset"><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="42" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="42" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="44" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="44" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="44" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="44" codasip:column="9" codasip:value="MI13codasip_print"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="44" codasip:column="23"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="44" codasip:column="23"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="44" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="44" codasip:column="23" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="44" codasip:column="23" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast><codasip:ansi_string codasip:file="cu_riscv32i_cycle_accurate:2" codasip:line="44" codasip:column="36" codasip:value="&quot;Cycle     PMA    |      Instruction                  | src reg 1 read         src reg2 read/load     dst reg write/store\n_________________|___________________________________|_________________________________________________________________________________&quot;"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:event><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="6" codasip:value="MI13UTYPE_OPCODESB1"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5" codasip:value="MI9UTYPE_LUIB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="17" codasip:type="integer" codasip:value="0b0110111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5" codasip:value="MI11UTYPE_AUIPCB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="19" codasip:type="integer" codasip:value="0b0010111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="6" codasip:value="MI13JTYPE_OPCODESB1"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5" codasip:value="MI9JTYPE_JALB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="17" codasip:type="integer" codasip:value="0b1101111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="6" codasip:value="MI13BTYPE_OPCODESB1"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5" codasip:value="MI9BTYPE_BEQB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="17" codasip:type="integer" codasip:value="0b0001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5" codasip:value="MI9BTYPE_BNEB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="17" codasip:type="integer" codasip:value="0b0011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5" codasip:value="MI9BTYPE_BLTB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="17" codasip:type="integer" codasip:value="0b1001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5" codasip:value="MI9BTYPE_BGEB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="17" codasip:type="integer" codasip:value="0b1011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5" codasip:value="MI10BTYPE_BLTUB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="18" codasip:type="integer" codasip:value="0b1101100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5" codasip:value="MI10BTYPE_BGEUB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="18" codasip:type="integer" codasip:value="0b1111100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="6" codasip:value="MI13RTYPE_OPCODESB1"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5" codasip:value="MI9RTYPE_ADDB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="17" codasip:type="integer" codasip:value="0b00000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5" codasip:value="MI9RTYPE_SUBB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="17" codasip:type="integer" codasip:value="0b01000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5" codasip:value="MI9RTYPE_SLLB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="17" codasip:type="integer" codasip:value="0b00000000010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5" codasip:value="MI9RTYPE_SLTB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="17" codasip:type="integer" codasip:value="0b00000000100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5" codasip:value="MI10RTYPE_SLTUB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="18" codasip:type="integer" codasip:value="0b00000000110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5" codasip:value="MI9RTYPE_XORB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="17" codasip:type="integer" codasip:value="0b00000001000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5" codasip:value="MI9RTYPE_SRLB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="17" codasip:type="integer" codasip:value="0b00000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5" codasip:value="MI9RTYPE_SRAB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="17" codasip:type="integer" codasip:value="0b01000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5" codasip:value="MI8RTYPE_ORB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="16" codasip:type="integer" codasip:value="0b00000001100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5" codasip:value="MI9RTYPE_ANDB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="17" codasip:type="integer" codasip:value="0b00000001110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5" codasip:value="MI10RTYPE_SLLIB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="18" codasip:type="integer" codasip:value="0b00000000010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5" codasip:value="MI10RTYPE_SRLIB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="18" codasip:type="integer" codasip:value="0b00000001010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5" codasip:value="MI10RTYPE_SRAIB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="18" codasip:type="integer" codasip:value="0b01000001010010011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="6" codasip:value="MI13ITYPE_OPCODESB1"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5" codasip:value="MI10ITYPE_ADDIB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="18" codasip:type="integer" codasip:value="0b0000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5" codasip:value="MI10ITYPE_SLTIB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="18" codasip:type="integer" codasip:value="0b0100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5" codasip:value="MI11ITYPE_SLTIUB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="19" codasip:type="integer" codasip:value="0b0110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5" codasip:value="MI10ITYPE_XORIB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="18" codasip:type="integer" codasip:value="0b1000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5" codasip:value="MI9ITYPE_ORIB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="17" codasip:type="integer" codasip:value="0b1100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5" codasip:value="MI10ITYPE_ANDIB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="18" codasip:type="integer" codasip:value="0b1110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5" codasip:value="MI10ITYPE_JALRB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="18" codasip:type="integer" codasip:value="0b0001100111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5" codasip:value="MI8ITYPE_LBB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="16" codasip:type="integer" codasip:value="0b0000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5" codasip:value="MI8ITYPE_LHB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="16" codasip:type="integer" codasip:value="0b0010000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5" codasip:value="MI8ITYPE_LWB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="16" codasip:type="integer" codasip:value="0b0100000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5" codasip:value="MI9ITYPE_LBUB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="17" codasip:type="integer" codasip:value="0b1000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5" codasip:value="MI9ITYPE_LHUB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="17" codasip:type="integer" codasip:value="0b1010000011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="6" codasip:value="MI13STYPE_OPCODESB1"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5" codasip:value="MI8STYPE_SBB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="16" codasip:type="integer" codasip:value="0b0000100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5" codasip:value="MI8STYPE_SHB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="16" codasip:type="integer" codasip:value="0b0010100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5" codasip:value="MI8STYPE_SWB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="16" codasip:type="integer" codasip:value="0b0100100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="6" codasip:value="MI14MISC10_OPCODESB1"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5" codasip:value="MI17MISC_OPCODE_FENCEB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="25" codasip:type="integer" codasip:value="0b0000001111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="6" codasip:value="MI14MISC32_OPCODESB1"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5" codasip:value="MI17MISC_OPCODE_ECALLB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="25" codasip:type="integer" codasip:value="0b00000000000000000000000001110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5" codasip:value="MI18MISC_OPCODE_EBREAKB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="26" codasip:type="integer" codasip:value="0b00000000001000000000000001110011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="6" codasip:value="MI18SIMULATION_OPCODESB1"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5" codasip:value="MI10JTYPE_HALTB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="18" codasip:type="integer" codasip:value="0b0111111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5" codasip:value="MI13JTYPE_SYSCALLB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="21" codasip:type="integer" codasip:value="0b1011111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="6" codasip:value="MI11info_levelsB1"/><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5" codasip:value="MI12INFO_GENERALB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="20" codasip:type="integer" codasip:value="2"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5" codasip:value="MI13INFO_RF_WRITEB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="21" codasip:type="integer" codasip:value="3"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5" codasip:value="MI13INFO_PC_WRITEB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="21" codasip:type="integer" codasip:value="4"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5" codasip:value="MI14INFO_INTERFACEB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="22" codasip:type="integer" codasip:value="5"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5" codasip:value="MI9INFO_PIPEB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="17" codasip:type="integer" codasip:value="6"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5" codasip:value="MI8INFO_ALUB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="16" codasip:type="integer" codasip:value="7"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5" codasip:value="MI9INFO_ADDRB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="17" codasip:type="integer" codasip:value="8"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5" codasip:value="MI11INFO_MEMDATB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="19" codasip:type="integer" codasip:value="9"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5" codasip:value="MI7INFO_BRB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="15" codasip:type="integer" codasip:value="11"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5" codasip:value="MI9ALU_ERRORB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="17" codasip:type="integer" codasip:value="12"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5" codasip:value="MI10INFO_LEVELB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="18" codasip:type="integer" codasip:value="22"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5" codasip:value="MI11TRACE_LEVELB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="19" codasip:type="integer" codasip:value="23"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5" codasip:value="MI13WARNING_LEVELB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="21" codasip:type="integer" codasip:value="24"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5" codasip:value="MI11DEBUG_LEVELB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="19" codasip:type="integer" codasip:value="25"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5" codasip:value="MI17FATAL_ERROR_LEVELB1"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="25" codasip:type="integer" codasip:value="128"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:function codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="1"><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:ansi_function_definition codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="1"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="1" codasip:value="inline"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="1" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_function_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="15"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="15" codasip:value="MI11rf_xpr_read"/><codasip:ansi_parameter_declaration_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="27"><codasip:ansi_parameter_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="27"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="27" codasip:value="const"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="27" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="39" codasip:value="MI5indexIH1_11rf_xpr_read"/></codasip:ansi_variable_declarator></codasip:ansi_parameter_declaration></codasip:ansi_parameter_declaration_list></codasip:ansi_function_declarator><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="29" codasip:column="44"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="31" codasip:column="5"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="31" codasip:column="5"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="31" codasip:column="5"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="31" codasip:column="5" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="31" codasip:column="12"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="31" codasip:column="12"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="31" codasip:column="12" codasip:value="MI5valueIH1_11rf_xpr_readB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="5"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="5"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="15" codasip:type="!="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="9" codasip:value="MI5indexIH1_11rf_xpr_read"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="18" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="18" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="21"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="21"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="21"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="27" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="21" codasip:value="MI5valueIH1_11rf_xpr_readB0"/><codasip:ansi_array codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="35"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="29" codasip:value="MI6rf_xpr"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="34" codasip:column="36" codasip:value="MI5indexIH1_11rf_xpr_read"/></codasip:ansi_array></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="35" codasip:column="10"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="35" codasip:column="10"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="35" codasip:column="10"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="35" codasip:column="16" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="35" codasip:column="10" codasip:value="MI5valueIH1_11rf_xpr_readB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="35" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="35" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="35" codasip:column="18" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="35" codasip:column="18" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="37" codasip:column="5"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="37" codasip:column="18"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="37" codasip:column="5" codasip:value="MI13codasip_print"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="37" codasip:column="19"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="37" codasip:column="19"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="37" codasip:column="19"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="37" codasip:column="19" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="37" codasip:column="19" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast><codasip:ansi_string codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="37" codasip:column="32" codasip:value="&quot;rf_xpr[%2d] -&gt; %08x &quot;"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="37" codasip:column="56" codasip:value="MI5indexIH1_11rf_xpr_read"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="37" codasip:column="63" codasip:value="MI5valueIH1_11rf_xpr_readB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="39" codasip:column="5" codasip:type="return"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="39" codasip:column="12" codasip:value="MI5valueIH1_11rf_xpr_readB0"/></codasip:ansi_jump></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_function_definition></codasip:function><codasip:function codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="1"><codasip:ansi_function_definition codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="1"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="1" codasip:value="inline"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="8" codasip:type="void" codasip:value="void"/></codasip:ansi_specifier_list><codasip:ansi_function_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="13"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="13" codasip:value="MI12rf_xpr_write"/><codasip:ansi_parameter_declaration_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="26"><codasip:ansi_parameter_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="26"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="26" codasip:value="const"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="26" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="26"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="39" codasip:value="MI5valueIH1_12rf_xpr_write"/></codasip:ansi_variable_declarator></codasip:ansi_parameter_declaration><codasip:ansi_parameter_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="46"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="46"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="46" codasip:value="const"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="46" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="46"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="58" codasip:value="MI5indexIH1_12rf_xpr_write"/></codasip:ansi_variable_declarator></codasip:ansi_parameter_declaration></codasip:ansi_parameter_declaration_list></codasip:ansi_function_declarator><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="44" codasip:column="63"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="5"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="5"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="14" codasip:type="!="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="8" codasip:value="MI5indexIH1_12rf_xpr_write"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="17"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="17"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="17" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="17" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="20"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="20"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="20"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="34" codasip:type="="><codasip:ansi_array codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="26"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="20" codasip:value="MI6rf_xpr"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="27" codasip:value="MI5indexIH1_12rf_xpr_write"/></codasip:ansi_array><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="46" codasip:column="36" codasip:value="MI5valueIH1_12rf_xpr_write"/></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="47" codasip:column="5"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="47" codasip:column="18"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="47" codasip:column="5" codasip:value="MI13codasip_print"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="47" codasip:column="19"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="47" codasip:column="19"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="47" codasip:column="19"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="47" codasip:column="19" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="47" codasip:column="19" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast><codasip:ansi_string codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="47" codasip:column="32" codasip:value="&quot;rf_xpr[%2d] &lt;- %08x &quot;"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="47" codasip:column="56" codasip:value="MI5indexIH1_12rf_xpr_write"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="47" codasip:column="63" codasip:value="MI5valueIH1_12rf_xpr_write"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_function_definition></codasip:function><codasip:function codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="1"><codasip:ansi_function_definition codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="1" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_function_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="8"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="8" codasip:value="MI4load"/><codasip:ansi_parameter_declaration_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="13"><codasip:ansi_parameter_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="13"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="13"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="13" codasip:value="const"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="13" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="13"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="26" codasip:value="MI3opcIH1_4load"/></codasip:ansi_variable_declarator></codasip:ansi_parameter_declaration><codasip:ansi_parameter_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="31"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="31"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="31" codasip:value="const"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="31" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="31"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="44" codasip:value="MI7addressIH1_4load"/></codasip:ansi_variable_declarator></codasip:ansi_parameter_declaration></codasip:ansi_parameter_declaration_list></codasip:ansi_function_declarator><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="54" codasip:column="51"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="56" codasip:column="5"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="56" codasip:column="5"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="56" codasip:column="5"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="56" codasip:column="5" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="56" codasip:column="12"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="56" codasip:column="12"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="56" codasip:column="12" codasip:value="MI6resultIH1_4loadB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="56" codasip:column="20"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="56" codasip:column="20" codasip:value="MI10byte_countIH1_4loadB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="57" codasip:column="5"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="57" codasip:column="5"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="57" codasip:column="5" codasip:type="int" codasip:value="uint1"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="57" codasip:column="11"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="57" codasip:column="11"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="57" codasip:column="11" codasip:value="MI10cache_respIH1_4loadB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="59" codasip:column="5"><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="59" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="59" codasip:column="13" codasip:value="MI3opcIH1_4load"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="60" codasip:column="9"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="60" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="60" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="60" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="60" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="60" codasip:column="14" codasip:type="integer" codasip:value="0x103"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="61" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="61" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="61" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="61" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="61" codasip:column="13" codasip:value="MI10byte_countIH1_4loadB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="61" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="61" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="61" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="61" codasip:column="26" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="62" codasip:column="13" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="63" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="63" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="63" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="63" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="63" codasip:column="14" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="64" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="64" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="64" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="64" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="64" codasip:column="14" codasip:type="integer" codasip:value="0x203"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="65" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="65" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="65" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="65" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="65" codasip:column="13" codasip:value="MI10byte_countIH1_4loadB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="65" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="65" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="65" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="65" codasip:column="26" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="66" codasip:column="13" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="67" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="67" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="67" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="67" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="67" codasip:column="14" codasip:type="integer" codasip:value="0x83"/></codasip:ansi_cast></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="68" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="68" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="68" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="68" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="68" codasip:column="14" codasip:type="integer" codasip:value="0x283"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="69" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="69" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="69" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="69" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="69" codasip:column="13" codasip:value="MI10byte_countIH1_4loadB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="69" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="69" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="69" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="69" codasip:column="26" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="70" codasip:column="13" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="71" codasip:column="9"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="72" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="72" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="72" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="72" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="72" codasip:column="13" codasip:value="MI10byte_countIH1_4loadB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="72" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="72" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="72" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="72" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="74" codasip:column="13" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="5"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="12" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="5" codasip:value="MI6resultIH1_4loadB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="23"><codasip:ansi_structure codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="18"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="14" codasip:value="MI4ldst"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="19" codasip:value="MI4read"/></codasip:ansi_structure><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="24"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="24" codasip:value="MI7addressIH1_4load"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="33" codasip:value="MI10byte_countIH1_4loadB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="45" codasip:value="MI10cache_respIH1_4loadB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="66"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="57" codasip:value="MI9pma_hprot"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="67"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="67" codasip:value="MI7addressIH1_4load"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="76"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="76"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="76" codasip:type="int" codasip:value="uint4"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="76" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="97"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="97"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="97" codasip:type="int" codasip:value="uint1"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="82" codasip:column="97" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="84" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="84" codasip:column="13" codasip:value="MI3opcIH1_4load"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="85" codasip:column="9"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="85" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="85" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="85" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="85" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="85" codasip:column="14" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="86" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="86" codasip:column="13"><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="86" codasip:column="13" codasip:type="return"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="86" codasip:column="20"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="86" codasip:column="20"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="86" codasip:column="20" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="86" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="86" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="86" codasip:column="27" codasip:type="int" codasip:value="int8"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="86" codasip:column="34" codasip:value="MI6resultIH1_4loadB0"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_jump></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="87" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="87" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="87" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="87" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="87" codasip:column="14" codasip:type="integer" codasip:value="0x83"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="88" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="88" codasip:column="13"><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="88" codasip:column="13" codasip:type="return"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="88" codasip:column="20"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="88" codasip:column="20"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="88" codasip:column="20" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="88" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="88" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="88" codasip:column="27" codasip:type="int" codasip:value="int16"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="88" codasip:column="35" codasip:value="MI6resultIH1_4loadB0"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_jump></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="89" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="89" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="89" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="89" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="89" codasip:column="14" codasip:type="integer" codasip:value="0x203"/></codasip:ansi_cast></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="90" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="90" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="90" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="90" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="90" codasip:column="14" codasip:type="integer" codasip:value="0x283"/></codasip:ansi_cast></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="91" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="91" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="91" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="91" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="91" codasip:column="14" codasip:type="integer" codasip:value="0x103"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="92" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="92" codasip:column="13"><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="92" codasip:column="13" codasip:type="return"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="92" codasip:column="20" codasip:value="MI6resultIH1_4loadB0"/></codasip:ansi_jump></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="93" codasip:column="9"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="94" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="94" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="94" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="94" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="94" codasip:column="13" codasip:value="MI10byte_countIH1_4loadB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="94" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="94" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="94" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="94" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="96" codasip:column="13" codasip:type="return"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="96" codasip:column="20" codasip:value="MI10byte_countIH1_4loadB0"/></codasip:ansi_jump><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="97" codasip:column="13" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_function_definition></codasip:function><codasip:function codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="1"><codasip:ansi_function_definition codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="1" codasip:type="void" codasip:value="void"/></codasip:ansi_specifier_list><codasip:ansi_function_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="6"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="6" codasip:value="MI5store"/><codasip:ansi_parameter_declaration_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="12"><codasip:ansi_parameter_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="12"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="12"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="12" codasip:value="const"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="12" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="12"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="25" codasip:value="MI3opcIH1_5store"/></codasip:ansi_variable_declarator></codasip:ansi_parameter_declaration><codasip:ansi_parameter_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="30"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="30" codasip:value="const"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="30" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="43" codasip:value="MI7addressIH1_5store"/></codasip:ansi_variable_declarator></codasip:ansi_parameter_declaration><codasip:ansi_parameter_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="52"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="52"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="52" codasip:value="const"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="52" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="52"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="65" codasip:value="MI6resultIH1_5store"/></codasip:ansi_variable_declarator></codasip:ansi_parameter_declaration></codasip:ansi_parameter_declaration_list></codasip:ansi_function_declarator><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="104" codasip:column="71"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="106" codasip:column="5"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="106" codasip:column="5"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="106" codasip:column="5"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="106" codasip:column="5" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="106" codasip:column="12"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="106" codasip:column="12"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="106" codasip:column="12" codasip:value="MI10byte_countIH1_5storeB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="107" codasip:column="5"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="107" codasip:column="5"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="107" codasip:column="5" codasip:type="int" codasip:value="uint1"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="107" codasip:column="11"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="107" codasip:column="11"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="107" codasip:column="11" codasip:value="MI10cache_respIH1_5storeB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="109" codasip:column="5"><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="109" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="109" codasip:column="13" codasip:value="MI3opcIH1_5store"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="110" codasip:column="9"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="110" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="110" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="110" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="110" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="110" codasip:column="14" codasip:type="integer" codasip:value="0x23"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="111" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="111" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="111" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="111" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="111" codasip:column="13" codasip:value="MI10byte_countIH1_5storeB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="111" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="111" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="111" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="111" codasip:column="26" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="112" codasip:column="13" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="113" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="113" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="113" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="113" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="113" codasip:column="14" codasip:type="integer" codasip:value="0xa3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="114" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="114" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="114" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="114" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="114" codasip:column="13" codasip:value="MI10byte_countIH1_5storeB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="114" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="114" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="114" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="114" codasip:column="26" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="115" codasip:column="13" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="116" codasip:column="9"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="116" codasip:column="14"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="116" codasip:column="14"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="116" codasip:column="14" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="116" codasip:column="14" codasip:type="integer" codasip:value="0x123"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="117" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="117" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="117" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="117" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="117" codasip:column="13" codasip:value="MI10byte_countIH1_5storeB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="117" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="117" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="117" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="117" codasip:column="26" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="118" codasip:column="13" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="119" codasip:column="9"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="120" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="120" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="120" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="120" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="120" codasip:column="13" codasip:value="MI10byte_countIH1_5storeB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="120" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="120" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="120" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="120" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="122" codasip:column="13" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="5"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="15"><codasip:ansi_structure codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="5" codasip:value="MI4ldst"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="10" codasip:value="MI5write"/></codasip:ansi_structure><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="16" codasip:value="MI6resultIH1_5store"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="24" codasip:value="MI7addressIH1_5store"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="33" codasip:value="MI10byte_countIH1_5storeB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="45" codasip:value="MI10cache_respIH1_5storeB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="66"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="57" codasip:value="MI9pma_hprot"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="67"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="67" codasip:value="MI7addressIH1_5store"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="76"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="76"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="76" codasip:type="int" codasip:value="uint4"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="76" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="97"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="97"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="97" codasip:type="int" codasip:value="uint1"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="130" codasip:column="97" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="131" codasip:column="5"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="131" codasip:column="18"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="131" codasip:column="5" codasip:value="MI13codasip_print"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="131" codasip:column="19"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="131" codasip:column="19"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="131" codasip:column="19"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="131" codasip:column="19" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="131" codasip:column="19" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast><codasip:ansi_string codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="131" codasip:column="32" codasip:value="&quot;st %08x -&gt; [%08x] &quot;"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="131" codasip:column="54" codasip:value="MI6resultIH1_5store"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="131" codasip:column="62" codasip:value="MI7addressIH1_5store"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_function_definition></codasip:function><codasip:function codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="139" codasip:column="1"><codasip:ansi_function_definition codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="139" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="139" codasip:column="1"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="139" codasip:column="1" codasip:value="inline"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="139" codasip:column="1" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_function_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="139" codasip:column="15"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="139" codasip:column="15" codasip:value="MI7read_pc"/><codasip:ansi_parameter_declaration_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="139" codasip:column="23"/></codasip:ansi_function_declarator><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="139" codasip:column="27"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="141" codasip:column="5"><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="141" codasip:column="5" codasip:type="return"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="141" codasip:column="12" codasip:value="MI4r_pc"/></codasip:ansi_jump></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_function_definition></codasip:function><codasip:function codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="1"><codasip:ansi_function_definition codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="1"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="1" codasip:value="inline"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="8" codasip:type="void" codasip:value="void"/></codasip:ansi_specifier_list><codasip:ansi_function_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="13"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="13" codasip:value="MI8write_pc"/><codasip:ansi_parameter_declaration_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="22"><codasip:ansi_parameter_declaration codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="22"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="22"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="22" codasip:value="const"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="22" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="35" codasip:value="MI5valueIH1_8write_pc"/></codasip:ansi_variable_declarator></codasip:ansi_parameter_declaration></codasip:ansi_parameter_declaration_list></codasip:ansi_function_declarator><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="145" codasip:column="40"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="147" codasip:column="5"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="147" codasip:column="5"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="147" codasip:column="10" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="147" codasip:column="5" codasip:value="MI4r_pc"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="147" codasip:column="12" codasip:value="MI5valueIH1_8write_pc"/></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="148" codasip:column="5"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="148" codasip:column="18"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="148" codasip:column="5" codasip:value="MI13codasip_print"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="148" codasip:column="19"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="148" codasip:column="19"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="148" codasip:column="19"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="148" codasip:column="19" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="148" codasip:column="19" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast><codasip:ansi_string codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="148" codasip:column="32" codasip:value="&quot;Jumping to 0x%x&quot;"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:3" codasip:line="148" codasip:column="51" codasip:value="MI5valueIH1_8write_pc"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_function_definition></codasip:function><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="6" codasip:value="MI13UTYPE_OPCODESB2"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5" codasip:value="MI9UTYPE_LUIB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="17" codasip:type="integer" codasip:value="0b0110111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5" codasip:value="MI11UTYPE_AUIPCB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="19" codasip:type="integer" codasip:value="0b0010111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="6" codasip:value="MI13JTYPE_OPCODESB2"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5" codasip:value="MI9JTYPE_JALB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="17" codasip:type="integer" codasip:value="0b1101111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="6" codasip:value="MI13BTYPE_OPCODESB2"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5" codasip:value="MI9BTYPE_BEQB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="17" codasip:type="integer" codasip:value="0b0001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5" codasip:value="MI9BTYPE_BNEB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="17" codasip:type="integer" codasip:value="0b0011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5" codasip:value="MI9BTYPE_BLTB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="17" codasip:type="integer" codasip:value="0b1001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5" codasip:value="MI9BTYPE_BGEB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="17" codasip:type="integer" codasip:value="0b1011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5" codasip:value="MI10BTYPE_BLTUB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="18" codasip:type="integer" codasip:value="0b1101100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5" codasip:value="MI10BTYPE_BGEUB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="18" codasip:type="integer" codasip:value="0b1111100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="6" codasip:value="MI13RTYPE_OPCODESB2"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5" codasip:value="MI9RTYPE_ADDB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="17" codasip:type="integer" codasip:value="0b00000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5" codasip:value="MI9RTYPE_SUBB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="17" codasip:type="integer" codasip:value="0b01000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5" codasip:value="MI9RTYPE_SLLB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="17" codasip:type="integer" codasip:value="0b00000000010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5" codasip:value="MI9RTYPE_SLTB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="17" codasip:type="integer" codasip:value="0b00000000100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5" codasip:value="MI10RTYPE_SLTUB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="18" codasip:type="integer" codasip:value="0b00000000110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5" codasip:value="MI9RTYPE_XORB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="17" codasip:type="integer" codasip:value="0b00000001000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5" codasip:value="MI9RTYPE_SRLB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="17" codasip:type="integer" codasip:value="0b00000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5" codasip:value="MI9RTYPE_SRAB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="17" codasip:type="integer" codasip:value="0b01000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5" codasip:value="MI8RTYPE_ORB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="16" codasip:type="integer" codasip:value="0b00000001100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5" codasip:value="MI9RTYPE_ANDB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="17" codasip:type="integer" codasip:value="0b00000001110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5" codasip:value="MI10RTYPE_SLLIB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="18" codasip:type="integer" codasip:value="0b00000000010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5" codasip:value="MI10RTYPE_SRLIB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="18" codasip:type="integer" codasip:value="0b00000001010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5" codasip:value="MI10RTYPE_SRAIB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="18" codasip:type="integer" codasip:value="0b01000001010010011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="6" codasip:value="MI13ITYPE_OPCODESB2"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5" codasip:value="MI10ITYPE_ADDIB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="18" codasip:type="integer" codasip:value="0b0000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5" codasip:value="MI10ITYPE_SLTIB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="18" codasip:type="integer" codasip:value="0b0100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5" codasip:value="MI11ITYPE_SLTIUB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="19" codasip:type="integer" codasip:value="0b0110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5" codasip:value="MI10ITYPE_XORIB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="18" codasip:type="integer" codasip:value="0b1000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5" codasip:value="MI9ITYPE_ORIB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="17" codasip:type="integer" codasip:value="0b1100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5" codasip:value="MI10ITYPE_ANDIB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="18" codasip:type="integer" codasip:value="0b1110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5" codasip:value="MI10ITYPE_JALRB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="18" codasip:type="integer" codasip:value="0b0001100111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5" codasip:value="MI8ITYPE_LBB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="16" codasip:type="integer" codasip:value="0b0000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5" codasip:value="MI8ITYPE_LHB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="16" codasip:type="integer" codasip:value="0b0010000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5" codasip:value="MI8ITYPE_LWB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="16" codasip:type="integer" codasip:value="0b0100000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5" codasip:value="MI9ITYPE_LBUB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="17" codasip:type="integer" codasip:value="0b1000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5" codasip:value="MI9ITYPE_LHUB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="17" codasip:type="integer" codasip:value="0b1010000011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="6" codasip:value="MI13STYPE_OPCODESB2"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5" codasip:value="MI8STYPE_SBB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="16" codasip:type="integer" codasip:value="0b0000100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5" codasip:value="MI8STYPE_SHB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="16" codasip:type="integer" codasip:value="0b0010100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5" codasip:value="MI8STYPE_SWB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="16" codasip:type="integer" codasip:value="0b0100100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="6" codasip:value="MI14MISC10_OPCODESB2"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5" codasip:value="MI17MISC_OPCODE_FENCEB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="25" codasip:type="integer" codasip:value="0b0000001111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="6" codasip:value="MI14MISC32_OPCODESB2"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5" codasip:value="MI17MISC_OPCODE_ECALLB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="25" codasip:type="integer" codasip:value="0b00000000000000000000000001110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5" codasip:value="MI18MISC_OPCODE_EBREAKB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="26" codasip:type="integer" codasip:value="0b00000000001000000000000001110011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="6" codasip:value="MI18SIMULATION_OPCODESB2"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5" codasip:value="MI10JTYPE_HALTB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="18" codasip:type="integer" codasip:value="0b0111111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5" codasip:value="MI13JTYPE_SYSCALLB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="21" codasip:type="integer" codasip:value="0b1011111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="6" codasip:value="MI11info_levelsB2"/><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5" codasip:value="MI12INFO_GENERALB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="20" codasip:type="integer" codasip:value="2"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5" codasip:value="MI13INFO_RF_WRITEB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="21" codasip:type="integer" codasip:value="3"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5" codasip:value="MI13INFO_PC_WRITEB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="21" codasip:type="integer" codasip:value="4"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5" codasip:value="MI14INFO_INTERFACEB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="22" codasip:type="integer" codasip:value="5"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5" codasip:value="MI9INFO_PIPEB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="17" codasip:type="integer" codasip:value="6"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5" codasip:value="MI8INFO_ALUB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="16" codasip:type="integer" codasip:value="7"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5" codasip:value="MI9INFO_ADDRB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="17" codasip:type="integer" codasip:value="8"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5" codasip:value="MI11INFO_MEMDATB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="19" codasip:type="integer" codasip:value="9"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5" codasip:value="MI7INFO_BRB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="15" codasip:type="integer" codasip:value="11"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5" codasip:value="MI9ALU_ERRORB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="17" codasip:type="integer" codasip:value="12"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5" codasip:value="MI10INFO_LEVELB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="18" codasip:type="integer" codasip:value="22"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5" codasip:value="MI11TRACE_LEVELB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="19" codasip:type="integer" codasip:value="23"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5" codasip:value="MI13WARNING_LEVELB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="21" codasip:type="integer" codasip:value="24"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5" codasip:value="MI11DEBUG_LEVELB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="19" codasip:type="integer" codasip:value="25"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5" codasip:value="MI17FATAL_ERROR_LEVELB2"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="25" codasip:type="integer" codasip:value="128"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:start codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="100" codasip:column="1" codasip:id="MI13default_start"><codasip:start_roots codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="103" codasip:column="1"><codasip:start_root codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="103" codasip:column="11" codasip:value="MI3isaIH1_13default_start"/></codasip:start_roots><codasip:start_emulations codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="104" codasip:column="1"><codasip:start_emulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="104" codasip:column="15" codasip:value="MI8e_movi32"/></codasip:start_emulations></codasip:start><codasip:emulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="987" codasip:column="1" codasip:id="MI8e_movi32"><codasip:doxygen>/**
 * e_movi32
 *
 * Emulation of a 32-bit immediate move.  With the RISCV32I instruction set being 32-bits wide and requiring an opcode
 * per instruction, a 32-bit immediate cannot be stored in a single instruction.  To perform this operation, it will need
 * to be emulate using a specific sequence of RISCV instructions per defined below.
 */
</codasip:doxygen><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="990" codasip:column="24" codasip:value="MI11i_utype_opsIH1_13default_start" codasip:as="MI6i_lui0"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="990" codasip:column="32" codasip:value="MI11i_utype_opsIH1_13default_start" codasip:as="MI6i_lui1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="991" codasip:column="24" codasip:value="MI11i_rtype_aluIH1_13default_start" codasip:as="MI4i_or"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="992" codasip:column="26" codasip:value="MI13i_rtype_shiftIH1_13default_start" codasip:as="MI6i_srli"/><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="994" codasip:column="5" codasip:id="MI5imm32" codasip:signed="0" codasip:label="0" codasip:symbol="1" codasip:bit_width="32"/><codasip:instructions codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="996" codasip:column="5" codasip:type="instructions"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="996" codasip:column="16"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="15"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="9" codasip:value="MI6i_lui0"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="16"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="20" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="16" codasip:value="MI13opc_utype_opsIH1_13default_start16_13opc_utype_ops3opc"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="22" codasip:value="MI7opc_luiIH1_13default_start16_13opc_utype_ops3opc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="22"/></codasip:ansi_function_call></codasip:ansi_assignment><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="34" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="31" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="36"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="36" codasip:value="MI11xpr_generalIH1_13default_start9_7xpr_all2rd"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="36"/></codasip:ansi_function_call></codasip:ansi_assignment><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="53" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="49" codasip:value="MI6uimm20IH1_13default_start8_6uimm203imm"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="61"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="55" codasip:value="MI6uimm20IH1_13default_start8_6uimm203imm"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="62"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="68" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="62" codasip:value="MI5valueIH1_13default_start8_6uimm203imm1_6uimm20"/><codasip:ansi_bit_select codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="75"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="70" codasip:value="MI5imm32"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="76"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="76"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="76" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="76" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="80"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="80"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="80" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="999" codasip:column="80" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:ansi_bit_select></codasip:ansi_assignment></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="15"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="9" codasip:value="MI6i_lui1"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="16"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="20" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="16" codasip:value="MI13opc_utype_opsIH1_13default_start16_13opc_utype_ops3opc"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="22" codasip:value="MI7opc_luiIH1_13default_start16_13opc_utype_ops3opc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="22"/></codasip:ansi_function_call></codasip:ansi_assignment><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="34" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="31" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="36"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="36" codasip:value="MI4x_30IH1_13default_start9_7xpr_all2rd"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="36"/></codasip:ansi_function_call></codasip:ansi_assignment><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="46" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="42" codasip:value="MI6uimm20IH1_13default_start8_6uimm203imm"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="54"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="48" codasip:value="MI6uimm20IH1_13default_start8_6uimm203imm"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="55"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="61" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="55" codasip:value="MI5valueIH1_13default_start8_6uimm203imm1_6uimm20"/><codasip:ansi_bit_select codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="68"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="63" codasip:value="MI5imm32"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="69" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="73"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="73"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="73" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1001" codasip:column="73" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_bit_select></codasip:ansi_assignment></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="15"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="9" codasip:value="MI6i_srli"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="16"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="20" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="16" codasip:value="MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="22" codasip:value="MI8opc_srliIH1_13default_start18_15opc_rtype_shift3opc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="22"/></codasip:ansi_function_call></codasip:ansi_assignment><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="35" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="32" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="43"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="37" codasip:value="MI6i_lui1"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="44"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="44" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="53" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="49" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="61"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="55" codasip:value="MI6i_lui1"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="62"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="62" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="71" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="67" codasip:value="MI5uimm5IH1_13default_start7_5uimm53imm"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="78"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="73" codasip:value="MI5uimm5IH1_13default_start7_5uimm53imm"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="79"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="85" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="79" codasip:value="MI5valueIH1_13default_start7_5uimm53imm1_5uimm5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1003" codasip:column="87" codasip:type="integer" codasip:value="12"/></codasip:ansi_assignment></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="13"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="9" codasip:value="MI4i_or"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="14"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="18" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="14" codasip:value="MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="20"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="20" codasip:value="MI6opc_orIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="20"/></codasip:ansi_function_call></codasip:ansi_assignment><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="31" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="28" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="39"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="33" codasip:value="MI6i_lui0"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="40"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="40" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="49" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="45" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="57"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="51" codasip:value="MI6i_lui0"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="58"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="58" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="67" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="63" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="75"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="69" codasip:value="MI6i_srli"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="76"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1006" codasip:column="76" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:instructions><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1009" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1009" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1011" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1011" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1011" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1011" codasip:column="9" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1011" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1011" codasip:column="22" codasip:value="MI5imm32"/><codasip:ansi_structure codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1011" codasip:column="35"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1011" codasip:column="29" codasip:value="MI6i_lui0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1011" codasip:column="36" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_structure></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:emulation><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="48" codasip:column="1" codasip:id="MI3isaIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="48" codasip:column="11" codasip:id="MI11i_rtype_aluIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="49" codasip:column="5" codasip:id="MI13i_rtype_shiftIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="50" codasip:column="5" codasip:id="MI11i_itype_aluIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="51" codasip:column="5" codasip:id="MI13i_itype_loadsIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="52" codasip:column="5" codasip:id="MI13i_stype_storeIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="53" codasip:column="5" codasip:id="MI11i_utype_opsIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="54" codasip:column="5" codasip:id="MI13i_jtype_jlinkIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="55" codasip:column="5" codasip:id="MI13i_itype_jlregIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="56" codasip:column="5" codasip:id="MI16i_btype_branchesIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="61" codasip:column="5" codasip:id="MI11i_nop_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="62" codasip:column="5" codasip:id="MI10i_li_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="63" codasip:column="5" codasip:id="MI10i_mv_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="64" codasip:column="5" codasip:id="MI11i_not_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="65" codasip:column="5" codasip:id="MI11i_neg_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="66" codasip:column="5" codasip:id="MI12i_seqz_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="67" codasip:column="5" codasip:id="MI12i_snez_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="68" codasip:column="5" codasip:id="MI12i_sltz_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="69" codasip:column="5" codasip:id="MI12i_sgtz_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="70" codasip:column="5" codasip:id="MI11i_sgt_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="71" codasip:column="5" codasip:id="MI12i_beqz_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="72" codasip:column="5" codasip:id="MI12i_bnez_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="73" codasip:column="5" codasip:id="MI12i_blez_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="74" codasip:column="5" codasip:id="MI12i_bltz_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="75" codasip:column="5" codasip:id="MI12i_bgez_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="76" codasip:column="5" codasip:id="MI12i_bgtz_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="77" codasip:column="5" codasip:id="MI11i_bgt_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="78" codasip:column="5" codasip:id="MI11i_ble_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="79" codasip:column="5" codasip:id="MI12i_bgtu_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="80" codasip:column="5" codasip:id="MI12i_bleu_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="81" codasip:column="5" codasip:id="MI9i_j_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="82" codasip:column="5" codasip:id="MI10i_jr_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="83" codasip:column="5" codasip:id="MI11i_ret_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="84" codasip:column="5" codasip:id="MI12i_call_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="86" codasip:column="5" codasip:id="MI16i_call_reg_aliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="87" codasip:column="5" codasip:id="MI16i_jal_abs_caliasIH1_13default_start"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="88" codasip:column="5" codasip:id="MI6i_haltIH1_13default_start"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="147" codasip:column="1" codasip:id="MI11i_rtype_aluIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="152" codasip:column="26" codasip:value="MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc" codasip:as="MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="156" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="156" codasip:column="25" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="156" codasip:column="30" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="16" codasip:id="MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="28" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="32" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="37" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="14" codasip:id="MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc" codasip:msb="16" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="26" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="30" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="34" codasip:id="MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="44" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="47" codasip:id="MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="170" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="170" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="16" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="22" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="28" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="9" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="28" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="9" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="28" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="184" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="184" codasip:column="17" codasip:value="MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="13"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="18" codasip:type="integer" codasip:value="0x33"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="31" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="26" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="33" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="188" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="189" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="189" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="189" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="189" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="189" codasip:column="18" codasip:type="integer" codasip:value="0x8033"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="31" codasip:type="-"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="26" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="33" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="191" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="192" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="192" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="192" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="192" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="192" codasip:column="18" codasip:type="integer" codasip:value="0xb3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="31" codasip:type="&lt;&lt;"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="26" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="34" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="194" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="195" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="195" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="195" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="195" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="195" codasip:column="18" codasip:type="integer" codasip:value="0x133"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="17"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="17"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="36" codasip:type="&lt;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="21"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="22"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="22" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="30" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_cast></codasip:ansi_encapsulation><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="38"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="39"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="39"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="39" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="47" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_cast></codasip:ansi_encapsulation></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="54"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="54"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="54"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="61" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="54" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="63"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="63"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="63" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="63" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="22"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="22"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="22"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="29" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="22" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="31"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="31"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="31" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="31" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="198" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="199" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="199" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="199" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="199" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="199" codasip:column="18" codasip:type="integer" codasip:value="0x1b3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="17"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="17"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="26" codasip:type="&lt;"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="21" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="28" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="34"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="34"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="34"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="41" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="34" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="43" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="43" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="22"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="22"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="22"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="29" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="22" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="31"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="31"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="31" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="31" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="202" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="203" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="203" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="203" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="203" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="203" codasip:column="18" codasip:type="integer" codasip:value="0x233"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="31" codasip:type="^"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="26" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="33" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="205" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="206" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="206" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="206" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="206" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="206" codasip:column="18" codasip:type="integer" codasip:value="0x2b3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="31" codasip:type="&gt;&gt;"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="26" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="34"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="34"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="34" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="42" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="208" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="209" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="209" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="209" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="209" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="209" codasip:column="18" codasip:type="integer" codasip:value="0x82b3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="39" codasip:type="&gt;&gt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="34" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="42"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="42"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="42" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="50" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="211" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="212" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="212" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="212" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="212" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="212" codasip:column="18" codasip:type="integer" codasip:value="0x333"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="31" codasip:type="|"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="26" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="33" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="214" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="215" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="215" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="215" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="215" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="215" codasip:column="18" codasip:type="integer" codasip:value="0x3b3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="31" codasip:type="&amp;"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="26" codasip:value="MI4src1IH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="33" codasip:value="MI4src2IH1_13default_start1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="217" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="218" codasip:column="13"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="221" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="9" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="22" codasip:value="MI6resultIH1_13default_start1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="30" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="1" codasip:id="MI13opc_rtype_aluIH1_13default_start16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="21" codasip:id="MI7opc_addIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="30" codasip:id="MI7opc_subIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="39" codasip:id="MI7opc_sllIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="48" codasip:id="MI7opc_sltIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="57" codasip:id="MI8opc_sltuIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="67" codasip:id="MI7opc_xorIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="76" codasip:id="MI7opc_srlIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="85" codasip:id="MI7opc_sraIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="94" codasip:id="MI6opc_orIH1_13default_start16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="102" codasip:id="MI7opc_andIH1_13default_start16_13opc_rtype_alu3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="1" codasip:id="MI7opc_addIH1_13default_start16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:doxygen>/** First element defined in the model will represent an opcode.  Since this part of the code will be reused in the
 * model (one opcode element for each instruction), the elment will be defined as a macro.
 */
</codasip:doxygen><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="29" codasip:value="add"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="45" codasip:value="0x33" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="65" codasip:type="integer" codasip:value="0x33"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="1" codasip:id="MI7opc_subIH1_13default_start16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="29" codasip:value="sub"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="45" codasip:value="0x8033" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="65" codasip:type="integer" codasip:value="0x8033"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="1" codasip:id="MI7opc_sllIH1_13default_start16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="29" codasip:value="sll"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="45" codasip:value="0xb3" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="65" codasip:type="integer" codasip:value="0xb3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="1" codasip:id="MI7opc_sltIH1_13default_start16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="29" codasip:value="slt"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="45" codasip:value="0x133" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="65" codasip:type="integer" codasip:value="0x133"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="1" codasip:id="MI8opc_sltuIH1_13default_start16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="30" codasip:value="sltu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="47" codasip:value="0x1b3" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="68" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="68" codasip:type="integer" codasip:value="0x1b3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="1" codasip:id="MI7opc_xorIH1_13default_start16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="29" codasip:value="xor"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="45" codasip:value="0x233" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="65" codasip:type="integer" codasip:value="0x233"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="1" codasip:id="MI7opc_srlIH1_13default_start16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="29" codasip:value="srl"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="45" codasip:value="0x2b3" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="65" codasip:type="integer" codasip:value="0x2b3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="1" codasip:id="MI7opc_sraIH1_13default_start16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="29" codasip:value="sra"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="45" codasip:value="0x82b3" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="65" codasip:type="integer" codasip:value="0x82b3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="1" codasip:id="MI6opc_orIH1_13default_start16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="28" codasip:value="or"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="43" codasip:value="0x333" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="62" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="62" codasip:type="integer" codasip:value="0x333"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="1" codasip:id="MI7opc_andIH1_13default_start16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="29" codasip:value="and"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="45" codasip:value="0x3b3" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="65" codasip:type="integer" codasip:value="0x3b3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="238" codasip:column="1" codasip:id="MI13i_rtype_shiftIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="240" codasip:column="28" codasip:value="MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc" codasip:as="MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="241" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="241" codasip:column="25" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="242" codasip:column="18" codasip:value="MI5uimm5IH1_13default_start7_5uimm53imm" codasip:as="MI5uimm5IH1_13default_start7_5uimm53imm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="16" codasip:id="MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="28" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="32" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="37" codasip:id="MI5uimm5IH1_13default_start7_5uimm53imm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="14" codasip:id="MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc" codasip:msb="16" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="26" codasip:id="MI5uimm5IH1_13default_start7_5uimm53imm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="30" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="34" codasip:id="MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="44" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="47" codasip:id="MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="246" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="246" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="16" codasip:value="MI4src1IH1_13default_start1_13i_rtype_shiftB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="22" codasip:value="MI9immediateIH1_13default_start1_13i_rtype_shiftB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="33" codasip:value="MI6resultIH1_13default_start1_13i_rtype_shiftB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="9" codasip:value="MI4src1IH1_13default_start1_13i_rtype_shiftB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="28" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="19" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="9" codasip:value="MI9immediateIH1_13default_start1_13i_rtype_shiftB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="21" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="29" codasip:value="MI5uimm5IH1_13default_start7_5uimm53imm"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="253" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="253" codasip:column="17" codasip:value="MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="13"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="18" codasip:type="integer" codasip:value="0x93"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_13i_rtype_shiftB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="39" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="26" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="34" codasip:value="MI4src1IH1_13default_start1_13i_rtype_shiftB0"/></codasip:ansi_cast><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="42" codasip:value="MI9immediateIH1_13default_start1_13i_rtype_shiftB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="256" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="257" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="257" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="257" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="257" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="257" codasip:column="18" codasip:type="integer" codasip:value="0x293"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_13i_rtype_shiftB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="39" codasip:type="&gt;&gt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="26" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="34" codasip:value="MI4src1IH1_13default_start1_13i_rtype_shiftB0"/></codasip:ansi_cast><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="42" codasip:value="MI9immediateIH1_13default_start1_13i_rtype_shiftB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="259" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="260" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="260" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="260" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="260" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="260" codasip:column="18" codasip:type="integer" codasip:value="0x8293"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_13i_rtype_shiftB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="41" codasip:type="&gt;&gt;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="26"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="27" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="35" codasip:value="MI4src1IH1_13default_start1_13i_rtype_shiftB0"/></codasip:ansi_cast></codasip:ansi_encapsulation><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="44" codasip:value="MI9immediateIH1_13default_start1_13i_rtype_shiftB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="262" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="263" codasip:column="13"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_13i_rtype_shiftB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="266" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="9" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="22" codasip:value="MI6resultIH1_13default_start1_13i_rtype_shiftB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="30" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="236" codasip:column="1" codasip:id="MI15opc_rtype_shiftIH1_13default_start18_15opc_rtype_shift3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="236" codasip:column="23" codasip:id="MI8opc_slliIH1_13default_start18_15opc_rtype_shift3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="236" codasip:column="33" codasip:id="MI8opc_srliIH1_13default_start18_15opc_rtype_shift3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="236" codasip:column="43" codasip:id="MI8opc_sraiIH1_13default_start18_15opc_rtype_shift3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="1" codasip:id="MI8opc_slliIH1_13default_start18_15opc_rtype_shift3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="30" codasip:value="slli"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="47" codasip:value="0x93" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="68" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="68" codasip:type="integer" codasip:value="0x93"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="1" codasip:id="MI8opc_srliIH1_13default_start18_15opc_rtype_shift3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="30" codasip:value="srli"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="47" codasip:value="0x293" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="68" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="68" codasip:type="integer" codasip:value="0x293"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="1" codasip:id="MI8opc_sraiIH1_13default_start18_15opc_rtype_shift3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="30" codasip:value="srai"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="47" codasip:value="0x8293" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="68" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="68" codasip:type="integer" codasip:value="0x8293"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="284" codasip:column="1" codasip:id="MI11i_itype_aluIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="286" codasip:column="26" codasip:value="MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc" codasip:as="MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="287" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="287" codasip:column="25" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="288" codasip:column="19" codasip:value="MI6simm12IH1_13default_start8_6simm124simm" codasip:as="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="16" codasip:id="MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="28" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="32" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="37" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="14" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="19" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="23" codasip:id="MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="33" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="36" codasip:id="MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="292" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="292" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="16" codasip:value="MI4src1IH1_13default_start1_11i_itype_aluB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="22" codasip:value="MI6resultIH1_13default_start1_11i_itype_aluB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="9" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="15"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="15"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="15" codasip:value="MI9immediateIH1_13default_start1_11i_itype_aluB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="9" codasip:value="MI4src1IH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="28" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="19" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="9" codasip:value="MI9immediateIH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="21" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="29" codasip:value="MI6simm12IH1_13default_start8_6simm124simm"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="300" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="300" codasip:column="17" codasip:value="MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="13"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="18" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="31" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="26" codasip:value="MI4src1IH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="33" codasip:value="MI9immediateIH1_13default_start1_11i_itype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="303" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="304" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="304" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="304" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="304" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="304" codasip:column="18" codasip:type="integer" codasip:value="0x113"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="17"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="17"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="33" codasip:type="&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="21" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="28" codasip:value="MI4src1IH1_13default_start1_11i_itype_aluB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="35"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="35"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="35" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="42" codasip:value="MI9immediateIH1_13default_start1_11i_itype_aluB0"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="53"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="53"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="53"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="60" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="53" codasip:value="MI6resultIH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="62" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="62" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="22"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="22"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="22"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="29" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="22" codasip:value="MI6resultIH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="31"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="31"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="31" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="31" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="307" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="308" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="308" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="308" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="308" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="308" codasip:column="18" codasip:type="integer" codasip:value="0x193"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="17"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="17"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="34" codasip:type="&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="21" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="29" codasip:value="MI4src1IH1_13default_start1_11i_itype_aluB0"/></codasip:ansi_cast><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="36"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="37"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="37"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="37" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="46"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="46"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="46" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="54" codasip:value="MI9immediateIH1_13default_start1_11i_itype_aluB0"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_encapsulation></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="66"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="66"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="66"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="73" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="66" codasip:value="MI6resultIH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="75"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="75"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="75" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="75" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="22"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="22"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="22"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="29" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="22" codasip:value="MI6resultIH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="31"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="31"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="31" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="31" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="311" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="312" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="312" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="312" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="312" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="312" codasip:column="18" codasip:type="integer" codasip:value="0x213"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="31" codasip:type="^"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="26" codasip:value="MI4src1IH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="33" codasip:value="MI9immediateIH1_13default_start1_11i_itype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="314" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="315" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="315" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="315" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="315" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="315" codasip:column="18" codasip:type="integer" codasip:value="0x313"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="31" codasip:type="|"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="26" codasip:value="MI4src1IH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="33" codasip:value="MI9immediateIH1_13default_start1_11i_itype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="317" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="318" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="318" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="318" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="318" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="318" codasip:column="18" codasip:type="integer" codasip:value="0x393"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="31" codasip:type="&amp;"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="26" codasip:value="MI4src1IH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="33" codasip:value="MI9immediateIH1_13default_start1_11i_itype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="320" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="321" codasip:column="13"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="324" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="9" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="22" codasip:value="MI6resultIH1_13default_start1_11i_itype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="30" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="1" codasip:id="MI13opc_itype_aluIH1_13default_start16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="21" codasip:id="MI8opc_addiIH1_13default_start16_13opc_itype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="31" codasip:id="MI8opc_sltiIH1_13default_start16_13opc_itype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="41" codasip:id="MI9opc_sltiuIH1_13default_start16_13opc_itype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="52" codasip:id="MI8opc_xoriIH1_13default_start16_13opc_itype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="62" codasip:id="MI7opc_oriIH1_13default_start16_13opc_itype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="71" codasip:id="MI8opc_andiIH1_13default_start16_13opc_itype_alu3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="1" codasip:id="MI8opc_addiIH1_13default_start16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="30" codasip:value="addi"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="47" codasip:value="0x13" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="68" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="1" codasip:id="MI8opc_sltiIH1_13default_start16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="30" codasip:value="slti"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="47" codasip:value="0x113" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="68" codasip:type="integer" codasip:value="0x113"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="1" codasip:id="MI9opc_sltiuIH1_13default_start16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="21"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="31" codasip:value="sltiu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="49" codasip:value="0x193" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="63"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="71"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="71"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="71" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="71" codasip:type="integer" codasip:value="0x193"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="1" codasip:id="MI8opc_xoriIH1_13default_start16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="30" codasip:value="xori"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="47" codasip:value="0x213" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="68" codasip:type="integer" codasip:value="0x213"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="1" codasip:id="MI7opc_oriIH1_13default_start16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="29" codasip:value="ori"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="45" codasip:value="0x313" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="65" codasip:type="integer" codasip:value="0x313"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="1" codasip:id="MI8opc_andiIH1_13default_start16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="30" codasip:value="andi"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="47" codasip:value="0x393" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="68" codasip:type="integer" codasip:value="0x393"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="342" codasip:column="1" codasip:id="MI13i_itype_loadsIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="344" codasip:column="28" codasip:value="MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc" codasip:as="MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="345" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="345" codasip:column="25" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="346" codasip:column="19" codasip:value="MI6simm12IH1_13default_start8_6simm124simm" codasip:as="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="16" codasip:id="MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="28" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="33" codasip:value="("/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="37" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="41" codasip:value=")"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="14" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="19" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="23" codasip:id="MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="33" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="36" codasip:id="MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="350" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="350" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="16" codasip:value="MI7addressIH1_13default_start1_13i_itype_loadsB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="25" codasip:value="MI6resultIH1_13default_start1_13i_itype_loadsB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="9"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="40"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="40" codasip:value="compiler"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="40"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="40"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="9" codasip:value="MI31codasip_compiler_schedule_class"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="41"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="41" codasip:value="MI7sc_load"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="17" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="9" codasip:value="MI7addressIH1_13default_start1_13i_itype_loadsB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="36" codasip:type="+"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="19" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="31"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="31" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="38"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="38"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="38" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="46" codasip:value="MI6simm12IH1_13default_start8_6simm124simm"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="16" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="9" codasip:value="MI6resultIH1_13default_start1_13i_itype_loadsB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="18" codasip:value="MI4load"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="23"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="23" codasip:value="MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="28" codasip:value="MI7addressIH1_13default_start1_13i_itype_loadsB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="9" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="22" codasip:value="MI6resultIH1_13default_start1_13i_itype_loadsB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="30" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="1" codasip:id="MI15opc_itype_loadsIH1_13default_start18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="23" codasip:id="MI6opc_lbIH1_13default_start18_15opc_itype_loads3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="31" codasip:id="MI6opc_lhIH1_13default_start18_15opc_itype_loads3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="39" codasip:id="MI6opc_lwIH1_13default_start18_15opc_itype_loads3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="47" codasip:id="MI7opc_lbuIH1_13default_start18_15opc_itype_loads3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="56" codasip:id="MI7opc_lhuIH1_13default_start18_15opc_itype_loads3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="1" codasip:id="MI6opc_lbIH1_13default_start18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="28" codasip:value="lb"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="43" codasip:value="0x3" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="62" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="1" codasip:id="MI6opc_lhIH1_13default_start18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="28" codasip:value="lh"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="43" codasip:value="0x83" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="62" codasip:type="integer" codasip:value="0x83"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="1" codasip:id="MI6opc_lwIH1_13default_start18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="28" codasip:value="lw"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="43" codasip:value="0x103" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="62" codasip:type="integer" codasip:value="0x103"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="1" codasip:id="MI7opc_lbuIH1_13default_start18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="29" codasip:value="lbu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="45" codasip:value="0x203" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="65" codasip:type="integer" codasip:value="0x203"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="1" codasip:id="MI7opc_lhuIH1_13default_start18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="29" codasip:value="lhu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="45" codasip:value="0x283" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="65" codasip:type="integer" codasip:value="0x283"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="372" codasip:column="1" codasip:id="MI13i_stype_storeIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="374" codasip:column="28" codasip:value="MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc" codasip:as="MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="375" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="375" codasip:column="25" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="376" codasip:column="19" codasip:value="MI6simm12IH1_13default_start8_6simm124simm" codasip:as="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="16" codasip:id="MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="24" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="29" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="34" codasip:value="("/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="38" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="42" codasip:value=")"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="14" codasip:id="MI6simm12IH1_13default_start8_6simm124simm" codasip:msb="11" codasip:lsb="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="26" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="30" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="34" codasip:id="MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="44" codasip:id="MI6simm12IH1_13default_start8_6simm124simm" codasip:msb="4" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="55" codasip:id="MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="380" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="380" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="16" codasip:value="MI7addressIH1_13default_start1_13i_stype_storeB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="25" codasip:value="MI6resultIH1_13default_start1_13i_stype_storeB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="17" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="9" codasip:value="MI7addressIH1_13default_start1_13i_stype_storeB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="36" codasip:type="+"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="19" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="31"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="31" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="38"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="38"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="38" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="46" codasip:value="MI6simm12IH1_13default_start8_6simm124simm"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="16" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="9" codasip:value="MI6resultIH1_13default_start1_13i_stype_storeB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="29"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="18" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="30" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="14"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="9" codasip:value="MI5store"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="15"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="15" codasip:value="MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="20" codasip:value="MI7addressIH1_13default_start1_13i_stype_storeB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="29" codasip:value="MI6resultIH1_13default_start1_13i_stype_storeB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="387" codasip:column="1"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="387" codasip:column="1" codasip:value="simulator"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="13"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="13"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="25" codasip:type="=="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="17" codasip:value="MI7addressIH1_13default_start1_13i_stype_storeB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="28"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="28"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="28" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="28" codasip:type="integer" codasip:value="0x1010"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="41"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="17"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="17"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="28" codasip:type="=="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="21" codasip:value="MI6resultIH1_13default_start1_13i_stype_storeB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="31"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="31"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="31" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="31" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="32"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21" codasip:value="simulator"/><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="44"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21" codasip:value="MI23codasip_store_exit_code"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="45"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="61" codasip:type="&amp;"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="56"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="45" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="57"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="57"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="57" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="57" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="63"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="63"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="63" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="63" codasip:type="integer" codasip:value="0xff"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="21"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="34"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="21" codasip:value="MI13codasip_print"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="35"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="35"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="35"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="35" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="35" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast><codasip:ansi_string codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="48" codasip:value="&quot;exitcode = %d&quot;"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="81" codasip:type="&amp;"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="76"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="65" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="77"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="77"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="77"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="77" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="77" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="83"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="83"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="83" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="83" codasip:type="integer" codasip:value="0xff"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="395" codasip:column="21"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="395" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="395" codasip:column="21" codasip:value="MI12codasip_halt"/></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="397" codasip:column="20"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="21"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="21"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="36"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="21" codasip:value="MI15codasip_syscall"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="37"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="37" codasip:value="MI6resultIH1_13default_start1_13i_stype_storeB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="370" codasip:column="1" codasip:id="MI15opc_stype_storeIH1_13default_start18_15opc_stype_store3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="370" codasip:column="23" codasip:id="MI6opc_sbIH1_13default_start18_15opc_stype_store3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="370" codasip:column="31" codasip:id="MI6opc_shIH1_13default_start18_15opc_stype_store3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="370" codasip:column="39" codasip:id="MI6opc_swIH1_13default_start18_15opc_stype_store3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="1" codasip:id="MI6opc_sbIH1_13default_start18_15opc_stype_store3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="28" codasip:value="sb"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="43" codasip:value="0x23" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="62" codasip:type="integer" codasip:value="0x23"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="1" codasip:id="MI6opc_shIH1_13default_start18_15opc_stype_store3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="28" codasip:value="sh"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="43" codasip:value="0xa3" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="62" codasip:type="integer" codasip:value="0xa3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="1" codasip:id="MI6opc_swIH1_13default_start18_15opc_stype_store3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="28" codasip:value="sw"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="43" codasip:value="0x123" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="62" codasip:type="integer" codasip:value="0x123"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="413" codasip:column="1" codasip:id="MI11i_utype_opsIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="415" codasip:column="26" codasip:value="MI13opc_utype_opsIH1_13default_start16_13opc_utype_ops3opc" codasip:as="MI13opc_utype_opsIH1_13default_start16_13opc_utype_ops3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="416" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="417" codasip:column="19" codasip:value="MI6uimm20IH1_13default_start8_6uimm203imm" codasip:as="MI6uimm20IH1_13default_start8_6uimm203imm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="418" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="418" codasip:column="16" codasip:id="MI13opc_utype_opsIH1_13default_start16_13opc_utype_ops3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="418" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="418" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="418" codasip:column="28" codasip:id="MI6uimm20IH1_13default_start8_6uimm203imm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="419" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="419" codasip:column="13" codasip:id="MI6uimm20IH1_13default_start8_6uimm203imm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="419" codasip:column="17" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="419" codasip:column="20" codasip:id="MI13opc_utype_opsIH1_13default_start16_13opc_utype_ops3opc"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="421" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="421" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="16" codasip:value="MI6resultIH1_13default_start1_11i_utype_opsB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="24"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="24" codasip:value="MI10current_pcIH1_13default_start1_11i_utype_opsB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="16" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="9" codasip:value="MI6resultIH1_13default_start1_11i_utype_opsB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="18" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="18" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="425" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="425" codasip:column="17" codasip:value="MI13opc_utype_opsIH1_13default_start16_13opc_utype_ops3opc"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="13"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="18" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="18" codasip:type="integer" codasip:value="0x37"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_utype_opsB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="37" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="33" codasip:value="MI6uimm20IH1_13default_start8_6uimm203imm"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="40"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="40"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="40" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="40" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="17"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="29"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="17" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="30" codasip:value="MI6resultIH1_13default_start1_11i_utype_opsB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="38" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="429" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="430" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="430" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="430" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="430" codasip:column="18" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="430" codasip:column="18" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="28" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="17" codasip:value="MI10current_pcIH1_13default_start1_11i_utype_opsB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="40" codasip:type="-"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="37"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="30" codasip:value="MI7read_pc"/></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="42"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="42"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="42" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="42" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_utype_opsB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="37" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="26" codasip:value="MI10current_pcIH1_13default_start1_11i_utype_opsB0"/><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="39"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="51" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="40"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="40"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="40" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="47" codasip:value="MI6uimm20IH1_13default_start8_6uimm203imm"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="54"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="54"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="54" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="54" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="17"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="29"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="17" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="30" codasip:value="MI6resultIH1_13default_start1_11i_utype_opsB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="38" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="434" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="435" codasip:column="13"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_11i_utype_opsB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="438" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="411" codasip:column="1" codasip:id="MI13opc_utype_opsIH1_13default_start16_13opc_utype_ops3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="411" codasip:column="21" codasip:id="MI7opc_luiIH1_13default_start16_13opc_utype_ops3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="411" codasip:column="30" codasip:id="MI9opc_auipcIH1_13default_start16_13opc_utype_ops3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="1" codasip:id="MI7opc_luiIH1_13default_start16_13opc_utype_ops3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="29" codasip:value="lui"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="45" codasip:value="0x37" codasip:bit_width="7"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="65" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="65" codasip:type="integer" codasip:value="0x37"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="1" codasip:id="MI9opc_auipcIH1_13default_start16_13opc_utype_ops3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="21"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="31" codasip:value="auipc"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="49" codasip:value="0x17" codasip:bit_width="7"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="63"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="71"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="71"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="71" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="71" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="449" codasip:column="1" codasip:id="MI13i_jtype_jlinkIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="451" codasip:column="28" codasip:value="MI15opc_jtype_jlinkIH1_13default_start18_15opc_jtype_jlink3opc" codasip:as="MI15opc_jtype_jlinkIH1_13default_start18_15opc_jtype_jlink3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="452" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="453" codasip:column="28" codasip:value="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:as="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="454" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="454" codasip:column="16" codasip:id="MI15opc_jtype_jlinkIH1_13default_start18_15opc_jtype_jlink3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="454" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="454" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="454" codasip:column="28" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="14" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="19" codasip:lsb="19"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="27" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="9" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="38" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="10" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="51" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="18" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="64" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="67" codasip:id="MI15opc_jtype_jlinkIH1_13default_start18_15opc_jtype_jlink3opc"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="457" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="457" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="16" codasip:value="MI14target_addressIH1_13default_start1_13i_jtype_jlinkB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="32"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="32" codasip:value="MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="9"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="17" codasip:type="=="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="13" codasip:value="MI15opc_jtype_jlinkIH1_13default_start18_15opc_jtype_jlink3opc"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="20"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="20"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="20" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="20" codasip:type="integer" codasip:value="0x6f"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="29"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="13" codasip:value="MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="26" codasip:value="MI7read_pc"/></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="13" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="26"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="26" codasip:value="MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="38" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="28" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="13" codasip:value="MI14target_addressIH1_13default_start1_13i_jtype_jlinkB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="48" codasip:type="-"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="41" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="30" codasip:value="MI10current_pcIH1_13default_start1_13i_jtype_jlinkB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="43" codasip:value="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"/></codasip:ansi_binary><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="50"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="50"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="50" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="50" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="464" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="464" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="464" codasip:column="13" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="464" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="464" codasip:column="22" codasip:value="MI14target_addressIH1_13default_start1_13i_jtype_jlinkB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="465" codasip:column="14"/></codasip:ansi_if></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="447" codasip:column="1" codasip:id="MI15opc_jtype_jlinkIH1_13default_start18_15opc_jtype_jlink3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="447" codasip:column="23" codasip:id="MI7opc_jalIH1_13default_start18_15opc_jtype_jlink3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="1" codasip:id="MI7opc_jalIH1_13default_start18_15opc_jtype_jlink3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="29" codasip:value="jal"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="45" codasip:value="0x6f" codasip:bit_width="7"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65" codasip:type="integer" codasip:value="0x6f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="477" codasip:column="1" codasip:id="MI13i_itype_jlregIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="479" codasip:column="28" codasip:value="MI15opc_itype_jlregIH1_13default_start18_15opc_itype_jlreg3opc" codasip:as="MI15opc_itype_jlregIH1_13default_start18_15opc_itype_jlreg3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="480" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="480" codasip:column="24" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="481" codasip:column="19" codasip:value="MI6simm12IH1_13default_start8_6simm124simm" codasip:as="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="16" codasip:id="MI15opc_itype_jlregIH1_13default_start18_15opc_itype_jlreg3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="28" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="33" codasip:value="("/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="37" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="41" codasip:value=")"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="14" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="19" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="23" codasip:id="MI15opc_itype_jlregIH1_13default_start18_15opc_itype_jlreg3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="33" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="36" codasip:id="MI15opc_itype_jlregIH1_13default_start18_15opc_itype_jlreg3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="485" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="485" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="16" codasip:value="MI14target_addressIH1_13default_start1_13i_itype_jlregB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="32"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="32" codasip:value="MI10current_pcIH1_13default_start1_13i_itype_jlregB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="44"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="44" codasip:value="MI8reg_addrIH1_13default_start1_13i_itype_jlregB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="9"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="17" codasip:type="=="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="13" codasip:value="MI15opc_itype_jlregIH1_13default_start18_15opc_itype_jlreg3opc"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="20"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="20"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="20" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="20" codasip:type="integer" codasip:value="0x67"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="30"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="13" codasip:value="MI10current_pcIH1_13default_start1_13i_itype_jlregB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="26" codasip:value="MI7read_pc"/></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="22" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="13" codasip:value="MI8reg_addrIH1_13default_start1_13i_itype_jlregB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="35"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="24" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="36"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="36" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="28" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="13" codasip:value="MI14target_addressIH1_13default_start1_13i_itype_jlregB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="55" codasip:type="&amp;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="30"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="40" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="31" codasip:value="MI8reg_addrIH1_13default_start1_13i_itype_jlregB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="42"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="42"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="42" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="49" codasip:value="MI6simm12IH1_13default_start8_6simm124simm"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="57"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="57"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="57" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="57" codasip:type="integer" codasip:value="0xfffffffe"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="13" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="26"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="26" codasip:value="MI10current_pcIH1_13default_start1_13i_itype_jlregB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="38" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="493" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="493" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="493" codasip:column="13" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="493" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="493" codasip:column="22" codasip:value="MI14target_addressIH1_13default_start1_13i_itype_jlregB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="494" codasip:column="14"/></codasip:ansi_if></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="475" codasip:column="1" codasip:id="MI15opc_itype_jlregIH1_13default_start18_15opc_itype_jlreg3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="475" codasip:column="23" codasip:id="MI8opc_jalrIH1_13default_start18_15opc_itype_jlreg3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="1" codasip:id="MI8opc_jalrIH1_13default_start18_15opc_itype_jlreg3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="30" codasip:value="jalr"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="47" codasip:value="0x67" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="68" codasip:type="integer" codasip:value="0x67"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="512" codasip:column="1" codasip:id="MI16i_btype_branchesIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="514" codasip:column="31" codasip:value="MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc" codasip:as="MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="515" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="515" codasip:column="25" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="516" codasip:column="28" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr123imm" codasip:as="MI15relative_addr12IH1_13default_start18_15relative_addr123imm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="16" codasip:id="MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="24" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="28" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="32" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="36" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr123imm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="14" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr123imm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="26" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr123imm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="36" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="40" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="44" codasip:id="MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="54" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr123imm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="64" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr123imm" codasip:msb="10" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="76" codasip:id="MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="521" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="521" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="16" codasip:value="MI6resultIH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="24"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="24" codasip:value="MI14target_addressIH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="16" codasip:value="MI4src1IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="22" codasip:value="MI4src2IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="9" codasip:value="MI4src1IH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="28" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="9" codasip:value="MI4src2IH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="28" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="9" codasip:value="MI14target_addressIH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="44" codasip:type="-"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="31" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="26" codasip:value="MI4r_pc"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="33"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="33"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="33" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="40" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr123imm"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="46"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="46"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="46" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="46" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="536" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="536" codasip:column="17" codasip:value="MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="13"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="18" codasip:type="integer" codasip:value="0x63"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="41"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="32" codasip:type="=="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="27" codasip:value="MI4src1IH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="35" codasip:value="MI4src2IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="43" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="43" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="47"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="47"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="47" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="47" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="539" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="540" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="540" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="540" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="540" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="540" codasip:column="18" codasip:type="integer" codasip:value="0xe3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="41"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="32" codasip:type="!="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="27" codasip:value="MI4src1IH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="35" codasip:value="MI4src2IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="43" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="43" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="47"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="47"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="47" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="47" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="542" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="543" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="543" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="543" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="543" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="543" codasip:column="18" codasip:type="integer" codasip:value="0x263"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="56"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="40" codasip:type="&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="27" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="35" codasip:value="MI4src1IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="42"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="42"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="42" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="50" codasip:value="MI4src2IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="58"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="58"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="58" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="58" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="62" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="62" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="545" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="546" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="546" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="546" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="546" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="546" codasip:column="18" codasip:type="integer" codasip:value="0x2e3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="57"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="40" codasip:type="&gt;="><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="27" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="35" codasip:value="MI4src1IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="43" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="51" codasip:value="MI4src2IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="59"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="59"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="59" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="59" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="63"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="63"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="63" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="63" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="548" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="549" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="549" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="549" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="549" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="549" codasip:column="18" codasip:type="integer" codasip:value="0x363"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="58"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="41" codasip:type="&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="27" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="36" codasip:value="MI4src1IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="43" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="52" codasip:value="MI4src2IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="60"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="60"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="60" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="60" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="64"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="64"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="64" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="64" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="551" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="552" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="552" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="552" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="552" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="552" codasip:column="18" codasip:type="integer" codasip:value="0x3e3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="59"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="41" codasip:type="&gt;="><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="27" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="36" codasip:value="MI4src1IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="44"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="44"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="44" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="53" codasip:value="MI4src2IH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="61"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="61"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="61" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="61" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="65" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="65" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="554" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="555" codasip:column="13"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="17" codasip:value="MI6resultIH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="558" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="13" codasip:value="MI6resultIH1_13default_start1_16i_btype_branchesB0"/><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="21"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="21"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="21"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="29"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="21" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="30" codasip:value="MI14target_addressIH1_13default_start1_16i_btype_branchesB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="1" codasip:id="MI18opc_btype_branchesIH1_13default_start21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="26" codasip:id="MI7opc_beqIH1_13default_start21_18opc_btype_branches3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="35" codasip:id="MI7opc_bneIH1_13default_start21_18opc_btype_branches3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="44" codasip:id="MI7opc_bltIH1_13default_start21_18opc_btype_branches3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="53" codasip:id="MI7opc_bgeIH1_13default_start21_18opc_btype_branches3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="62" codasip:id="MI8opc_bltuIH1_13default_start21_18opc_btype_branches3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="72" codasip:id="MI8opc_bgeuIH1_13default_start21_18opc_btype_branches3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="1" codasip:id="MI7opc_beqIH1_13default_start21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="29" codasip:value="beq"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="45" codasip:value="0x63" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="65" codasip:type="integer" codasip:value="0x63"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="1" codasip:id="MI7opc_bneIH1_13default_start21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="29" codasip:value="bne"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="45" codasip:value="0xe3" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="65" codasip:type="integer" codasip:value="0xe3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="1" codasip:id="MI7opc_bltIH1_13default_start21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="29" codasip:value="blt"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="45" codasip:value="0x263" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="65" codasip:type="integer" codasip:value="0x263"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="1" codasip:id="MI7opc_bgeIH1_13default_start21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="29" codasip:value="bge"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="45" codasip:value="0x2e3" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="65" codasip:type="integer" codasip:value="0x2e3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="1" codasip:id="MI8opc_bltuIH1_13default_start21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="30" codasip:value="bltu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="47" codasip:value="0x363" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="68" codasip:type="integer" codasip:value="0x363"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="1" codasip:id="MI8opc_bgeuIH1_13default_start21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="30" codasip:value="bgeu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="47" codasip:value="0x3e3" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="68" codasip:type="integer" codasip:value="0x3e3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="585" codasip:column="1" codasip:id="MI11i_nop_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * NOP pseudo instruction
 */
</codasip:doxygen><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="585" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="585" codasip:column="38" codasip:value="MI11i_itype_aluIH1_13default_start"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="585" codasip:column="52"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="585" codasip:column="68" codasip:value="MI11i_itype_aluIH1_13default_start"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="587" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="587" codasip:column="15" codasip:value="nop"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="13" codasip:value="0x0" codasip:bit_width="12"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="23" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="32" codasip:value="0x0" codasip:bit_width="3"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="49" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="58" codasip:value="0x13" codasip:bit_width="7"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="593" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="593" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="9"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="20"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="20" codasip:value="compiler"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="20"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="20"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="9" codasip:value="MI11codasip_nop"/></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="603" codasip:column="1" codasip:id="MI10i_li_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Load immediate (li) pseudo instruction
 * In RISCV, li rd, immediate equates to addi rd, xo, immediate
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="603" codasip:column="22"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="603" codasip:column="38" codasip:value="MI11i_itype_aluIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="605" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="606" codasip:column="19" codasip:value="MI6simm12IH1_13default_start8_6simm124simm" codasip:as="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="608" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="608" codasip:column="15" codasip:value="li"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="608" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="608" codasip:column="23" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="608" codasip:column="27" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="13" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="18" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="27" codasip:value="0x0" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="44" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="47" codasip:value="0x13" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="616" codasip:column="1" codasip:id="MI10i_mv_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Move (mv) pseudo instruction
 * In RISCV, mv rd, rs equates to addi rd, rs1, 0
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="616" codasip:column="22"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="616" codasip:column="38" codasip:value="MI11i_itype_aluIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="618" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="618" codasip:column="24" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="620" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="620" codasip:column="15" codasip:value="mv"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="620" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="620" codasip:column="23" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="620" codasip:column="27" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="13" codasip:value="0x0" codasip:bit_width="12"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="23" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="27" codasip:value="0x0" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="44" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="47" codasip:value="0x13" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="628" codasip:column="1" codasip:id="MI11i_not_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * NOT (not) pseudo instruction
 * In RISCV, not rd, rs equates to xori rd, rs1, -1
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="628" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="628" codasip:column="39" codasip:value="MI11i_itype_aluIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="630" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="630" codasip:column="24" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="632" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="632" codasip:column="15" codasip:value="not"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="632" codasip:column="21" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="632" codasip:column="24" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="632" codasip:column="28" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="13" codasip:value="0xfff" codasip:bit_width="12"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="27" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="31" codasip:value="0x4" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="48" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="51" codasip:value="0x13" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="640" codasip:column="1" codasip:id="MI11i_neg_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * NEG (neg) pseudo instruction
 * In RISCV, neg rd, rs equates to sub rd, x0, rs2  (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="640" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="640" codasip:column="39" codasip:value="MI11i_rtype_aluIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="642" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="642" codasip:column="24" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="644" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="644" codasip:column="15" codasip:value="neg"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="644" codasip:column="21" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="644" codasip:column="24" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="644" codasip:column="28" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="13" codasip:value="0x20" codasip:bit_width="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="31" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="35" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="44" codasip:value="0x0" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="60" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="63" codasip:value="0x33" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="652" codasip:column="1" codasip:id="MI12i_seqz_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Set if = zero (seqz) pseudo instruction
 * In RISCV, seqz rd, rs equates to sltiu rd, rs1, 1
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="652" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="652" codasip:column="40" codasip:value="MI11i_itype_aluIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="654" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="654" codasip:column="24" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="656" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="656" codasip:column="15" codasip:value="seqz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="656" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="656" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="656" codasip:column="29" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="13" codasip:value="0x1" codasip:bit_width="12"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="23" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="27" codasip:value="0x3" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="45" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="48" codasip:value="0x13" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="664" codasip:column="1" codasip:id="MI12i_snez_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Set if |= zero (snez) pseudo instruction
 * In RISCV, snez rd, rs equates to sltu rd, x0, rs2  (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="664" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="664" codasip:column="40" codasip:value="MI11i_rtype_aluIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="666" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="666" codasip:column="24" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="668" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="668" codasip:column="15" codasip:value="snez"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="668" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="668" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="668" codasip:column="29" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="13" codasip:value="0x0" codasip:bit_width="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="32" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="36" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="45" codasip:value="0x3" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="62" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="65" codasip:value="0x33" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="676" codasip:column="1" codasip:id="MI12i_sltz_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Set if &lt; zero (sltz) pseudo instruction
 * In RISCV, sltz rd, rs equates to slt rd, rs1, x0  (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="676" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="676" codasip:column="40" codasip:value="MI11i_rtype_aluIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="678" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="678" codasip:column="24" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="680" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="680" codasip:column="15" codasip:value="sltz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="680" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="680" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="680" codasip:column="29" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="13" codasip:value="0x0" codasip:bit_width="7"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="31" codasip:value="0x0" codasip:bit_width="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="40" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="44" codasip:value="0x2" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="60" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="63" codasip:value="0x33" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="688" codasip:column="1" codasip:id="MI12i_sgtz_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Set if &gt; zero (sgtz) pseudo instruction
 * In RISCV, sgtz rd, rs equates to slt rd, x0, rs2  (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="688" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="688" codasip:column="40" codasip:value="MI11i_rtype_aluIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="690" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="690" codasip:column="24" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="692" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="692" codasip:column="15" codasip:value="sgtz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="692" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="692" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="692" codasip:column="29" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="13" codasip:value="0x0" codasip:bit_width="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="31" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="35" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="44" codasip:value="0x2" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="60" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="63" codasip:value="0x33" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="701" codasip:column="1" codasip:id="MI11i_sgt_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Set if rs1 &gt; rs2 (setge) pseudo instruction
 * In RISCV, setge rd, rs1, rs2 equstes to slt rd, rs2, rs1
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="701" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="701" codasip:column="39" codasip:value="MI11i_rtype_aluIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="703" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="703" codasip:column="24" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="703" codasip:column="29" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="15" codasip:value="sgt"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="21" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="24" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="28" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="32" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="36" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="13" codasip:value="0x0" codasip:bit_width="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="31" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="35" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="39" codasip:value="0x2" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="55" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="58" codasip:value="0x33" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="713" codasip:column="1" codasip:id="MI12i_beqz_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if = 0 (beqz) pseudo instruction
 * In RISCV, beqz rs1, offset equates to beq rs1, x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="713" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="713" codasip:column="40" codasip:value="MI16i_btype_branchesIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="715" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="716" codasip:column="28" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:as="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="718" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="718" codasip:column="15" codasip:value="beqz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="718" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="718" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="718" codasip:column="30" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="13" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="26" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="37" codasip:value="0x0" codasip:bit_width="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="46" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="50" codasip:value="0x0" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="66" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="77" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="726" codasip:column="1" codasip:id="MI12i_bnez_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if != 0 (bnez) pseudo instruction
 * In RISCV, bnez rs1, offset equates to bne rs1, x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="726" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="726" codasip:column="40" codasip:value="MI16i_btype_branchesIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="728" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="729" codasip:column="28" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:as="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="731" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="731" codasip:column="15" codasip:value="bnez"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="731" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="731" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="731" codasip:column="30" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="13" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="26" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="37" codasip:value="0x0" codasip:bit_width="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="46" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="50" codasip:value="0x1" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="66" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="77" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="830" codasip:column="1" codasip:id="MI12i_blez_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if &lt; 0 (bltz) pseudo instruction
 * In RISCV, bltz rs1, offset equates to blt rs1, x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="830" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="830" codasip:column="40" codasip:value="MI16i_btype_branchesIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="832" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="833" codasip:column="28" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:as="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="835" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="835" codasip:column="15" codasip:value="blez"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="835" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="835" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="835" codasip:column="30" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="13" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="26" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="37" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="41" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="50" codasip:value="0x5" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="66" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="77" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="739" codasip:column="1" codasip:id="MI12i_bltz_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if &lt; 0 (bltz) pseudo instruction
 * In RISCV, bltz rs1, offset equates to blt rs1, x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="739" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="739" codasip:column="40" codasip:value="MI16i_btype_branchesIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="741" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="742" codasip:column="28" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:as="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="744" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="744" codasip:column="15" codasip:value="bltz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="744" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="744" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="744" codasip:column="30" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="13" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="26" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="37" codasip:value="0x0" codasip:bit_width="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="46" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="50" codasip:value="0x4" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="66" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="77" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="804" codasip:column="1" codasip:id="MI12i_bgez_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if &gt;= 0 (bgez) pseudo instruction
 * In RISCV, bgez rs1, offset equates to bge rs1, x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="804" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="804" codasip:column="40" codasip:value="MI16i_btype_branchesIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="806" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="807" codasip:column="28" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:as="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="809" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="809" codasip:column="15" codasip:value="bgez"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="809" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="809" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="809" codasip:column="30" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="13" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="26" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="37" codasip:value="0x0" codasip:bit_width="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="46" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="50" codasip:value="0x5" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="66" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="77" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="752" codasip:column="1" codasip:id="MI12i_bgtz_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if &gt; 0 (bgtz) pseudo instruction
 * In RISCV, bgtz rs1, offset equates to blt x0, rs2, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="752" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="752" codasip:column="40" codasip:value="MI16i_btype_branchesIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="754" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="755" codasip:column="28" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:as="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="757" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="757" codasip:column="15" codasip:value="bgtz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="757" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="757" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="757" codasip:column="30" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="13" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="26" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="37" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="41" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="50" codasip:value="0x4" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="66" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="77" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="765" codasip:column="1" codasip:id="MI11i_bgt_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if rs1 &gt; rs2 (bgt) pseudo instruction
 * In RISCV, bgt rs1, rs2, offset equates to blt rs2, rs1, offset
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="765" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="765" codasip:column="39" codasip:value="MI16i_btype_branchesIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="767" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="767" codasip:column="25" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="768" codasip:column="28" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:as="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="15" codasip:value="bgt"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="21" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="29" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="33" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="37" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="13" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="26" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="37" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="41" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="45" codasip:value="0x4" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="61" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="72" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="85" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="817" codasip:column="1" codasip:id="MI11i_ble_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if rs1 &lt;= rs2 (ble) pseudo instruction
 * In RISCV, ble rs1, rs2, offset equates to bge rs2, rs1, offset
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="817" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="817" codasip:column="39" codasip:value="MI16i_btype_branchesIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="819" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="819" codasip:column="25" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="820" codasip:column="28" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:as="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="15" codasip:value="ble"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="21" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="29" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="33" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="37" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="13" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="26" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="37" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="41" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="45" codasip:value="0x5" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="61" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="72" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="85" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="778" codasip:column="1" codasip:id="MI12i_bgtu_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if rs1 &gt; rs2 unsigned (bgtu) pseudo instruction
 * In RISCV, ble rs1, rs2, offset equates to bltu rs2, rs1, offset
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="778" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="778" codasip:column="40" codasip:value="MI16i_btype_branchesIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="780" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="780" codasip:column="25" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="781" codasip:column="28" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:as="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="15" codasip:value="bgtu"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="30" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="34" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="38" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="13" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="26" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="37" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="41" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="45" codasip:value="0x6" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="62" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="73" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="86" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="791" codasip:column="1" codasip:id="MI12i_bleu_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if rs1 &lt;= rs2 unsigned (bleu) pseudo instruction
 * In RISCV, ble rs1, offset equates to bgeu rs2, rs1, offset
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="791" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="791" codasip:column="40" codasip:value="MI16i_btype_branchesIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="793" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="793" codasip:column="25" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs2" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="794" codasip:column="28" codasip:value="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:as="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="15" codasip:value="bleu"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="22" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="30" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="34" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="38" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="13" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="26" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="37" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="41" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="45" codasip:value="0x7" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="62" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="73" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="86" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="843" codasip:column="1" codasip:id="MI9i_j_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Jump (j) pseudo instruction
 * In RISCV, j offset equates to jal x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="843" codasip:column="21"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="843" codasip:column="37" codasip:value="MI13i_jtype_jlinkIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="846" codasip:column="28" codasip:value="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:as="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="848" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="848" codasip:column="15" codasip:value="j"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="848" codasip:column="19" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="13" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="19" codasip:lsb="19"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="26" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="9" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="37" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="10" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="50" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="18" codasip:lsb="11"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="63" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="72" codasip:value="0x6f" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="858" codasip:column="1" codasip:id="MI10i_jr_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Jump Register (jr) pseudo instruction
 * In RISCV, jr rs equates to jalr x0, rs1, 0
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="858" codasip:column="22"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="858" codasip:column="38" codasip:value="MI13i_itype_jlregIH1_13default_start"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="861" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="863" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="863" codasip:column="15" codasip:value="jr"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="863" codasip:column="20" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="13" codasip:value="0x0" codasip:bit_width="12"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="23" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="27" codasip:value="0x0" codasip:bit_width="3"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="44" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="53" codasip:value="0x67" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="871" codasip:column="1" codasip:id="MI11i_ret_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Return (ret) pseudo instruction
 * In RISCV, ret equates to jalr x0, ReturnReg, 0 (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="871" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="871" codasip:column="39" codasip:value="MI13i_itype_jlregIH1_13default_start"/></codasip:property_assembler_alias><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="871" codasip:column="55"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="871" codasip:column="70" codasip:value="MI13i_itype_jlregIH1_13default_start"/></codasip:property_compiler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="873" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="873" codasip:column="15" codasip:value="ret"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="13" codasip:value="0x0" codasip:bit_width="12"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="23" codasip:value="0x1" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="32" codasip:value="0x0" codasip:bit_width="3"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="49" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="58" codasip:value="0x67" codasip:bit_width="7"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="876" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="876" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="16" codasip:value="MI12jump_addressIH1_13default_start1_11i_ret_aliasB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="22" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="9" codasip:value="MI12jump_addressIH1_13default_start1_11i_ret_aliasB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="35"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="24" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="36"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="36"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="36"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="36" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="36" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="882" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="882" codasip:column="17"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="882" codasip:column="9" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="882" codasip:column="18"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="882" codasip:column="18" codasip:value="MI12jump_addressIH1_13default_start1_11i_ret_aliasB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="890" codasip:column="1" codasip:id="MI12i_call_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Call (call) pseudo instruction
 * In RISCV, call offset equates to jal rd, offset (rd = return register)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="890" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="890" codasip:column="40" codasip:value="MI13i_jtype_jlinkIH1_13default_start"/></codasip:property_assembler_alias><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="890" codasip:column="56"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="890" codasip:column="71" codasip:value="MI13i_jtype_jlinkIH1_13default_start"/></codasip:property_compiler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="892" codasip:column="28" codasip:value="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:as="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="893" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="893" codasip:column="15" codasip:value="call"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="893" codasip:column="22" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="14" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="19" codasip:lsb="19"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="27" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="9" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="38" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="10" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="51" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:msb="18" codasip:lsb="11"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="64" codasip:value="0x1" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="73" codasip:value="0x6f" codasip:bit_width="7"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="896" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="896" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="898" codasip:column="1"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="898" codasip:column="1"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="898" codasip:column="1" codasip:value="compiler"/><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="13"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="13"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="13"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="13" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="20"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="20"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="20" codasip:value="MI12jump_addressIH1_13default_start1_12i_call_aliasB0B0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="13" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="26"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="26" codasip:value="MI4r_pc"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="32"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="32"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="32" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="32" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="26" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="13" codasip:value="MI12jump_addressIH1_13default_start1_12i_call_aliasB0B0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="52" codasip:type="-"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="38" codasip:type="+"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="35"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="28" codasip:value="MI7read_pc"/></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="40"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="40"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="40" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="48" codasip:value="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="54"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="54"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="54" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="54" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="910" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="910" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="910" codasip:column="13" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="910" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="910" codasip:column="22" codasip:value="MI12jump_addressIH1_13default_start1_12i_call_aliasB0B0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="918" codasip:column="1" codasip:id="MI16i_call_reg_aliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Call register (call_reg) pseudo instruction
 * In RISCV, call_reg rs  equates to jalr return_register, rs1, offset (offset = 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="918" codasip:column="28"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="918" codasip:column="44" codasip:value="MI13i_itype_jlregIH1_13default_start"/></codasip:property_assembler_alias><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="918" codasip:column="60"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="918" codasip:column="75" codasip:value="MI13i_itype_jlregIH1_13default_start"/></codasip:property_compiler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="920" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="921" codasip:column="19" codasip:value="MI6simm12IH1_13default_start8_6simm124simm" codasip:as="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="15" codasip:value="call_reg"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="30" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="35" codasip:value="("/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="39" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="43" codasip:value=")"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="13" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="18" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="22" codasip:value="0x0" codasip:bit_width="3"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="39" codasip:value="0x1" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="48" codasip:value="0x67" codasip:bit_width="7"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="926" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="926" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="928" codasip:column="1"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="928" codasip:column="1"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="928" codasip:column="1" codasip:value="compiler"/><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="13"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="13"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="13"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="13" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="20"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="20"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="20" codasip:value="MI12jump_addressIH1_13default_start1_16i_call_reg_aliasB0B0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="13" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="26"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="26" codasip:value="MI7read_pc"/></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="37"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="37"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="37" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="37" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="26" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="13" codasip:value="MI12jump_addressIH1_13default_start1_16i_call_reg_aliasB0B0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="61" codasip:type="&amp;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="28"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="46" codasip:type="+"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="40"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="29" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="41"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="41" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="48"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="48"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="48" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="55" codasip:value="MI6simm12IH1_13default_start8_6simm124simm"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="63"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="63"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="63" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="63" codasip:type="integer" codasip:value="0xfffffffc"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="935" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="935" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="935" codasip:column="13" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="935" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="935" codasip:column="22" codasip:value="MI12jump_addressIH1_13default_start1_16i_call_reg_aliasB0B0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="940" codasip:column="1" codasip:id="MI16i_jal_abs_caliasIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="940" codasip:column="28"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="940" codasip:column="43" codasip:value="MI13i_jtype_jlinkIH1_13default_start"/></codasip:property_compiler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="942" codasip:column="20" codasip:value="MI7opc_jalIH1_13default_start9_7opc_jal3opc" codasip:as="MI7opc_jalIH1_13default_start9_7opc_jal3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="943" codasip:column="20" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd" codasip:as="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="944" codasip:column="28" codasip:value="MI15relative_addr20IH1_13default_start18_15relative_addr204simm" codasip:as="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="945" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="945" codasip:column="15" codasip:id="MI7opc_jalIH1_13default_start9_7opc_jal3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="945" codasip:column="19" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="945" codasip:column="22" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="945" codasip:column="26" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"/></codasip:assembly><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="946" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="946" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="948" codasip:column="1"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="948" codasip:column="1"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="948" codasip:column="1" codasip:value="compiler"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="13" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="26"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="26" codasip:value="MI7read_pc"/></codasip:ansi_function_call><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="37" codasip:value="MI7xpr_allIH1_13default_start9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="13" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="22"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="22"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="22" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="29" codasip:value="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="940" codasip:column="1"><codasip:dont_care codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="940" codasip:column="1" codasip:bit_width="32"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="1" codasip:id="MI7opc_jalIH1_13default_start9_7opc_jal3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="29" codasip:value="jal"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="45" codasip:value="0x6f" codasip:bit_width="7"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65" codasip:type="integer" codasip:value="0x6f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1068" codasip:column="1" codasip:id="MI6i_haltIH1_13default_start"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1070" codasip:column="21" codasip:value="MI8opc_haltIH1_13default_start10_8opc_halt3opc" codasip:as="MI8opc_haltIH1_13default_start10_8opc_halt3opc"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1071" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1071" codasip:column="15" codasip:id="MI8opc_haltIH1_13default_start10_8opc_halt3opc"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1072" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1072" codasip:column="13" codasip:value="0x0" codasip:bit_width="25"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1072" codasip:column="29" codasip:id="MI8opc_haltIH1_13default_start10_8opc_halt3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1074" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1074" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="9"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="32"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="32" codasip:value="compiler"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="32"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="32"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="9" codasip:value="MI23codasip_compiler_unused"/></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1078" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1078" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1078" codasip:column="9" codasip:value="MI12codasip_halt"/></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="1" codasip:id="MI8opc_haltIH1_13default_start10_8opc_halt3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:doxygen>/**
 * Halt is used to notify the simulator to stop the simulation, end of program
 */
</codasip:doxygen><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="30" codasip:value="halt"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="47" codasip:value="0x3f" codasip:bit_width="7"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="68" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="68" codasip:type="integer" codasip:value="0x3f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="48" codasip:column="1" codasip:id="MI3isaIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="48" codasip:column="11" codasip:id="MI11i_rtype_aluIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="49" codasip:column="5" codasip:id="MI13i_rtype_shiftIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="50" codasip:column="5" codasip:id="MI11i_itype_aluIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="51" codasip:column="5" codasip:id="MI13i_itype_loadsIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="52" codasip:column="5" codasip:id="MI13i_stype_storeIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="53" codasip:column="5" codasip:id="MI11i_utype_opsIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="54" codasip:column="5" codasip:id="MI13i_jtype_jlinkIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="55" codasip:column="5" codasip:id="MI13i_itype_jlregIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="56" codasip:column="5" codasip:id="MI16i_btype_branchesIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="61" codasip:column="5" codasip:id="MI11i_nop_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="62" codasip:column="5" codasip:id="MI10i_li_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="63" codasip:column="5" codasip:id="MI10i_mv_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="64" codasip:column="5" codasip:id="MI11i_not_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="65" codasip:column="5" codasip:id="MI11i_neg_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="66" codasip:column="5" codasip:id="MI12i_seqz_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="67" codasip:column="5" codasip:id="MI12i_snez_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="68" codasip:column="5" codasip:id="MI12i_sltz_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="69" codasip:column="5" codasip:id="MI12i_sgtz_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="70" codasip:column="5" codasip:id="MI11i_sgt_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="71" codasip:column="5" codasip:id="MI12i_beqz_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="72" codasip:column="5" codasip:id="MI12i_bnez_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="73" codasip:column="5" codasip:id="MI12i_blez_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="74" codasip:column="5" codasip:id="MI12i_bltz_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="75" codasip:column="5" codasip:id="MI12i_bgez_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="76" codasip:column="5" codasip:id="MI12i_bgtz_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="77" codasip:column="5" codasip:id="MI11i_bgt_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="78" codasip:column="5" codasip:id="MI11i_ble_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="79" codasip:column="5" codasip:id="MI12i_bgtu_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="80" codasip:column="5" codasip:id="MI12i_bleu_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="81" codasip:column="5" codasip:id="MI9i_j_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="82" codasip:column="5" codasip:id="MI10i_jr_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="83" codasip:column="5" codasip:id="MI11i_ret_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="84" codasip:column="5" codasip:id="MI12i_call_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="86" codasip:column="5" codasip:id="MI16i_call_reg_aliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="87" codasip:column="5" codasip:id="MI16i_jal_abs_caliasIH5_3isa3isa"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="88" codasip:column="5" codasip:id="MI6i_haltIH5_3isa3isa"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="147" codasip:column="1" codasip:id="MI11i_rtype_aluIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="152" codasip:column="26" codasip:value="MI13opc_rtype_aluIH5_3isa3isa16_13opc_rtype_alu3opc" codasip:as="MI13opc_rtype_aluIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="156" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="156" codasip:column="25" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="156" codasip:column="30" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="16" codasip:id="MI13opc_rtype_aluIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="28" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="32" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="160" codasip:column="37" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="14" codasip:id="MI13opc_rtype_aluIH5_3isa3isa16_13opc_rtype_alu3opc" codasip:msb="16" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="26" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="30" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="34" codasip:id="MI13opc_rtype_aluIH5_3isa3isa16_13opc_rtype_alu3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="44" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="166" codasip:column="47" codasip:id="MI13opc_rtype_aluIH5_3isa3isa16_13opc_rtype_alu3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="170" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="170" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="16" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="22" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="172" codasip:column="28" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="9" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="176" codasip:column="28" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="9" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="177" codasip:column="28" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="184" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="184" codasip:column="17" codasip:value="MI13opc_rtype_aluIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="13"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="186" codasip:column="18" codasip:type="integer" codasip:value="0x33"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="31" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="26" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="187" codasip:column="33" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="188" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="189" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="189" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="189" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="189" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="189" codasip:column="18" codasip:type="integer" codasip:value="0x8033"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="31" codasip:type="-"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="26" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="190" codasip:column="33" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="191" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="192" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="192" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="192" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="192" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="192" codasip:column="18" codasip:type="integer" codasip:value="0xb3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="31" codasip:type="&lt;&lt;"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="26" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="193" codasip:column="34" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="194" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="195" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="195" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="195" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="195" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="195" codasip:column="18" codasip:type="integer" codasip:value="0x133"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="17"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="17"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="36" codasip:type="&lt;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="21"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="22"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="22" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="30" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_cast></codasip:ansi_encapsulation><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="38"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="39"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="39"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="39" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="47" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_cast></codasip:ansi_encapsulation></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="54"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="54"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="54"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="61" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="54" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="63"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="63"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="63" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="196" codasip:column="63" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="22"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="22"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="22"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="29" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="22" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="31"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="31"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="31" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="197" codasip:column="31" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="198" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="199" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="199" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="199" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="199" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="199" codasip:column="18" codasip:type="integer" codasip:value="0x1b3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="17"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="17"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="26" codasip:type="&lt;"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="21" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="28" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="34"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="34"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="34"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="41" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="34" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="43" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="200" codasip:column="43" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="22"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="22"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="22"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="29" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="22" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="31"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="31"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="31" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="201" codasip:column="31" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="202" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="203" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="203" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="203" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="203" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="203" codasip:column="18" codasip:type="integer" codasip:value="0x233"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="31" codasip:type="^"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="26" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="204" codasip:column="33" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="205" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="206" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="206" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="206" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="206" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="206" codasip:column="18" codasip:type="integer" codasip:value="0x2b3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="31" codasip:type="&gt;&gt;"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="26" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="34"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="34"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="34" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="207" codasip:column="42" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="208" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="209" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="209" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="209" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="209" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="209" codasip:column="18" codasip:type="integer" codasip:value="0x82b3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="39" codasip:type="&gt;&gt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="34" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="42"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="42"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="42" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="210" codasip:column="50" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="211" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="212" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="212" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="212" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="212" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="212" codasip:column="18" codasip:type="integer" codasip:value="0x333"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="31" codasip:type="|"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="26" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="213" codasip:column="33" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="214" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="215" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="215" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="215" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="215" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="215" codasip:column="18" codasip:type="integer" codasip:value="0x3b3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="31" codasip:type="&amp;"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="26" codasip:value="MI4src1IH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="216" codasip:column="33" codasip:value="MI4src2IH5_3isa3isa1_11i_rtype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="217" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="218" codasip:column="13"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="219" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="221" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="9" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="22" codasip:value="MI6resultIH5_3isa3isa1_11i_rtype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="226" codasip:column="30" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="1" codasip:id="MI13opc_rtype_aluIH5_3isa3isa16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="21" codasip:id="MI7opc_addIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="30" codasip:id="MI7opc_subIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="39" codasip:id="MI7opc_sllIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="48" codasip:id="MI7opc_sltIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="57" codasip:id="MI8opc_sltuIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="67" codasip:id="MI7opc_xorIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="76" codasip:id="MI7opc_srlIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="85" codasip:id="MI7opc_sraIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="94" codasip:id="MI6opc_orIH5_3isa3isa16_13opc_rtype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="145" codasip:column="102" codasip:id="MI7opc_andIH5_3isa3isa16_13opc_rtype_alu3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="1" codasip:id="MI7opc_addIH5_3isa3isa16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:doxygen>/** First element defined in the model will represent an opcode.  Since this part of the code will be reused in the
 * model (one opcode element for each instruction), the elment will be defined as a macro.
 */
</codasip:doxygen><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="29" codasip:value="add"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="45" codasip:value="0x33" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="134" codasip:column="65" codasip:type="integer" codasip:value="0x33"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="1" codasip:id="MI7opc_subIH5_3isa3isa16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="29" codasip:value="sub"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="45" codasip:value="0x8033" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="135" codasip:column="65" codasip:type="integer" codasip:value="0x8033"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="1" codasip:id="MI7opc_sllIH5_3isa3isa16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="29" codasip:value="sll"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="45" codasip:value="0xb3" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="136" codasip:column="65" codasip:type="integer" codasip:value="0xb3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="1" codasip:id="MI7opc_sltIH5_3isa3isa16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="29" codasip:value="slt"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="45" codasip:value="0x133" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="137" codasip:column="65" codasip:type="integer" codasip:value="0x133"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="1" codasip:id="MI8opc_sltuIH5_3isa3isa16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="30" codasip:value="sltu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="47" codasip:value="0x1b3" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="68" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="138" codasip:column="68" codasip:type="integer" codasip:value="0x1b3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="1" codasip:id="MI7opc_xorIH5_3isa3isa16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="29" codasip:value="xor"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="45" codasip:value="0x233" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="139" codasip:column="65" codasip:type="integer" codasip:value="0x233"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="1" codasip:id="MI7opc_srlIH5_3isa3isa16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="29" codasip:value="srl"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="45" codasip:value="0x2b3" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="140" codasip:column="65" codasip:type="integer" codasip:value="0x2b3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="1" codasip:id="MI7opc_sraIH5_3isa3isa16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="29" codasip:value="sra"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="45" codasip:value="0x82b3" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="141" codasip:column="65" codasip:type="integer" codasip:value="0x82b3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="1" codasip:id="MI6opc_orIH5_3isa3isa16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="28" codasip:value="or"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="43" codasip:value="0x333" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="62" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="142" codasip:column="62" codasip:type="integer" codasip:value="0x333"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="1" codasip:id="MI7opc_andIH5_3isa3isa16_13opc_rtype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="29" codasip:value="and"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="45" codasip:value="0x3b3" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="65" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="143" codasip:column="65" codasip:type="integer" codasip:value="0x3b3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="238" codasip:column="1" codasip:id="MI13i_rtype_shiftIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="240" codasip:column="28" codasip:value="MI15opc_rtype_shiftIH5_3isa3isa18_15opc_rtype_shift3opc" codasip:as="MI15opc_rtype_shiftIH5_3isa3isa18_15opc_rtype_shift3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="241" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="241" codasip:column="25" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="242" codasip:column="18" codasip:value="MI5uimm5IH5_3isa3isa7_5uimm53imm" codasip:as="MI5uimm5IH5_3isa3isa7_5uimm53imm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="16" codasip:id="MI15opc_rtype_shiftIH5_3isa3isa18_15opc_rtype_shift3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="28" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="32" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="243" codasip:column="37" codasip:id="MI5uimm5IH5_3isa3isa7_5uimm53imm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="14" codasip:id="MI15opc_rtype_shiftIH5_3isa3isa18_15opc_rtype_shift3opc" codasip:msb="16" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="26" codasip:id="MI5uimm5IH5_3isa3isa7_5uimm53imm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="30" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="34" codasip:id="MI15opc_rtype_shiftIH5_3isa3isa18_15opc_rtype_shift3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="44" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="244" codasip:column="47" codasip:id="MI15opc_rtype_shiftIH5_3isa3isa18_15opc_rtype_shift3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="246" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="246" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="16" codasip:value="MI4src1IH5_3isa3isa1_13i_rtype_shiftB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="22" codasip:value="MI9immediateIH5_3isa3isa1_13i_rtype_shiftB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="248" codasip:column="33" codasip:value="MI6resultIH5_3isa3isa1_13i_rtype_shiftB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="9" codasip:value="MI4src1IH5_3isa3isa1_13i_rtype_shiftB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="250" codasip:column="28" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="19" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="9" codasip:value="MI9immediateIH5_3isa3isa1_13i_rtype_shiftB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="21" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="251" codasip:column="29" codasip:value="MI5uimm5IH5_3isa3isa7_5uimm53imm"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="253" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="253" codasip:column="17" codasip:value="MI15opc_rtype_shiftIH5_3isa3isa18_15opc_rtype_shift3opc"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="13"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="254" codasip:column="18" codasip:type="integer" codasip:value="0x93"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_13i_rtype_shiftB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="39" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="26" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="34" codasip:value="MI4src1IH5_3isa3isa1_13i_rtype_shiftB0"/></codasip:ansi_cast><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="255" codasip:column="42" codasip:value="MI9immediateIH5_3isa3isa1_13i_rtype_shiftB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="256" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="257" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="257" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="257" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="257" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="257" codasip:column="18" codasip:type="integer" codasip:value="0x293"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_13i_rtype_shiftB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="39" codasip:type="&gt;&gt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="26" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="34" codasip:value="MI4src1IH5_3isa3isa1_13i_rtype_shiftB0"/></codasip:ansi_cast><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="258" codasip:column="42" codasip:value="MI9immediateIH5_3isa3isa1_13i_rtype_shiftB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="259" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="260" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="260" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="260" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="260" codasip:column="18" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="260" codasip:column="18" codasip:type="integer" codasip:value="0x8293"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_13i_rtype_shiftB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="41" codasip:type="&gt;&gt;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="26"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="27" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="35" codasip:value="MI4src1IH5_3isa3isa1_13i_rtype_shiftB0"/></codasip:ansi_cast></codasip:ansi_encapsulation><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="261" codasip:column="44" codasip:value="MI9immediateIH5_3isa3isa1_13i_rtype_shiftB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="262" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="263" codasip:column="13"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_13i_rtype_shiftB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="264" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="266" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="9" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="22" codasip:value="MI6resultIH5_3isa3isa1_13i_rtype_shiftB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="269" codasip:column="30" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="236" codasip:column="1" codasip:id="MI15opc_rtype_shiftIH5_3isa3isa18_15opc_rtype_shift3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="236" codasip:column="23" codasip:id="MI8opc_slliIH5_3isa3isa18_15opc_rtype_shift3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="236" codasip:column="33" codasip:id="MI8opc_srliIH5_3isa3isa18_15opc_rtype_shift3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="236" codasip:column="43" codasip:id="MI8opc_sraiIH5_3isa3isa18_15opc_rtype_shift3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="1" codasip:id="MI8opc_slliIH5_3isa3isa18_15opc_rtype_shift3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="30" codasip:value="slli"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="47" codasip:value="0x93" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="68" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="232" codasip:column="68" codasip:type="integer" codasip:value="0x93"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="1" codasip:id="MI8opc_srliIH5_3isa3isa18_15opc_rtype_shift3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="30" codasip:value="srli"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="47" codasip:value="0x293" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="68" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="233" codasip:column="68" codasip:type="integer" codasip:value="0x293"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="1" codasip:id="MI8opc_sraiIH5_3isa3isa18_15opc_rtype_shift3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="17"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="30" codasip:value="srai"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="47" codasip:value="0x8293" codasip:bit_width="17"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="68" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="234" codasip:column="68" codasip:type="integer" codasip:value="0x8293"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="284" codasip:column="1" codasip:id="MI11i_itype_aluIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="286" codasip:column="26" codasip:value="MI13opc_itype_aluIH5_3isa3isa16_13opc_itype_alu3opc" codasip:as="MI13opc_itype_aluIH5_3isa3isa16_13opc_itype_alu3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="287" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="287" codasip:column="25" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="288" codasip:column="19" codasip:value="MI6simm12IH5_3isa3isa8_6simm124simm" codasip:as="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="16" codasip:id="MI13opc_itype_aluIH5_3isa3isa16_13opc_itype_alu3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="28" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="32" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="289" codasip:column="37" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="14" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="19" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="23" codasip:id="MI13opc_itype_aluIH5_3isa3isa16_13opc_itype_alu3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="33" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="290" codasip:column="36" codasip:id="MI13opc_itype_aluIH5_3isa3isa16_13opc_itype_alu3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="292" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="292" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="16" codasip:value="MI4src1IH5_3isa3isa1_11i_itype_aluB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="294" codasip:column="22" codasip:value="MI6resultIH5_3isa3isa1_11i_itype_aluB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="9" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="15"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="15"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="295" codasip:column="15" codasip:value="MI9immediateIH5_3isa3isa1_11i_itype_aluB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="9" codasip:value="MI4src1IH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="297" codasip:column="28" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="19" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="9" codasip:value="MI9immediateIH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="21" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="298" codasip:column="29" codasip:value="MI6simm12IH5_3isa3isa8_6simm124simm"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="300" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="300" codasip:column="17" codasip:value="MI13opc_itype_aluIH5_3isa3isa16_13opc_itype_alu3opc"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="13"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="301" codasip:column="18" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="31" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="26" codasip:value="MI4src1IH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="302" codasip:column="33" codasip:value="MI9immediateIH5_3isa3isa1_11i_itype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="303" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="304" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="304" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="304" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="304" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="304" codasip:column="18" codasip:type="integer" codasip:value="0x113"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="17"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="17"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="33" codasip:type="&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="21" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="28" codasip:value="MI4src1IH5_3isa3isa1_11i_itype_aluB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="35"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="35"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="35" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="42" codasip:value="MI9immediateIH5_3isa3isa1_11i_itype_aluB0"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="53"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="53"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="53"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="60" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="53" codasip:value="MI6resultIH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="62" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="305" codasip:column="62" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="22"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="22"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="22"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="29" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="22" codasip:value="MI6resultIH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="31"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="31"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="31" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="306" codasip:column="31" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="307" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="308" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="308" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="308" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="308" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="308" codasip:column="18" codasip:type="integer" codasip:value="0x193"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="17"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="17"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="34" codasip:type="&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="21" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="29" codasip:value="MI4src1IH5_3isa3isa1_11i_itype_aluB0"/></codasip:ansi_cast><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="36"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="37"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="37"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="37" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="46"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="46"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="46" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="54" codasip:value="MI9immediateIH5_3isa3isa1_11i_itype_aluB0"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_encapsulation></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="66"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="66"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="66"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="73" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="66" codasip:value="MI6resultIH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="75"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="75"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="75" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="309" codasip:column="75" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="22"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="22"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="22"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="29" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="22" codasip:value="MI6resultIH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="31"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="31"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="31" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="310" codasip:column="31" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="311" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="312" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="312" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="312" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="312" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="312" codasip:column="18" codasip:type="integer" codasip:value="0x213"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="31" codasip:type="^"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="26" codasip:value="MI4src1IH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="313" codasip:column="33" codasip:value="MI9immediateIH5_3isa3isa1_11i_itype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="314" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="315" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="315" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="315" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="315" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="315" codasip:column="18" codasip:type="integer" codasip:value="0x313"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="31" codasip:type="|"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="26" codasip:value="MI4src1IH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="316" codasip:column="33" codasip:value="MI9immediateIH5_3isa3isa1_11i_itype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="317" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="318" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="318" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="318" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="318" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="318" codasip:column="18" codasip:type="integer" codasip:value="0x393"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="31" codasip:type="&amp;"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="26" codasip:value="MI4src1IH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="319" codasip:column="33" codasip:value="MI9immediateIH5_3isa3isa1_11i_itype_aluB0"/></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="320" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="321" codasip:column="13"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="322" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="324" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="9" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="22" codasip:value="MI6resultIH5_3isa3isa1_11i_itype_aluB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="327" codasip:column="30" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="1" codasip:id="MI13opc_itype_aluIH5_3isa3isa16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="21" codasip:id="MI8opc_addiIH5_3isa3isa16_13opc_itype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="31" codasip:id="MI8opc_sltiIH5_3isa3isa16_13opc_itype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="41" codasip:id="MI9opc_sltiuIH5_3isa3isa16_13opc_itype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="52" codasip:id="MI8opc_xoriIH5_3isa3isa16_13opc_itype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="62" codasip:id="MI7opc_oriIH5_3isa3isa16_13opc_itype_alu3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="282" codasip:column="71" codasip:id="MI8opc_andiIH5_3isa3isa16_13opc_itype_alu3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="1" codasip:id="MI8opc_addiIH5_3isa3isa16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="30" codasip:value="addi"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="47" codasip:value="0x13" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="275" codasip:column="68" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="1" codasip:id="MI8opc_sltiIH5_3isa3isa16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="30" codasip:value="slti"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="47" codasip:value="0x113" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="276" codasip:column="68" codasip:type="integer" codasip:value="0x113"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="1" codasip:id="MI9opc_sltiuIH5_3isa3isa16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="21"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="31" codasip:value="sltiu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="49" codasip:value="0x193" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="63"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="71"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="71"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="71" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="277" codasip:column="71" codasip:type="integer" codasip:value="0x193"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="1" codasip:id="MI8opc_xoriIH5_3isa3isa16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="30" codasip:value="xori"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="47" codasip:value="0x213" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="278" codasip:column="68" codasip:type="integer" codasip:value="0x213"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="1" codasip:id="MI7opc_oriIH5_3isa3isa16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="29" codasip:value="ori"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="45" codasip:value="0x313" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="279" codasip:column="65" codasip:type="integer" codasip:value="0x313"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="1" codasip:id="MI8opc_andiIH5_3isa3isa16_13opc_itype_alu3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="30" codasip:value="andi"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="47" codasip:value="0x393" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="280" codasip:column="68" codasip:type="integer" codasip:value="0x393"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="342" codasip:column="1" codasip:id="MI13i_itype_loadsIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="344" codasip:column="28" codasip:value="MI15opc_itype_loadsIH5_3isa3isa18_15opc_itype_loads3opc" codasip:as="MI15opc_itype_loadsIH5_3isa3isa18_15opc_itype_loads3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="345" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="345" codasip:column="25" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="346" codasip:column="19" codasip:value="MI6simm12IH5_3isa3isa8_6simm124simm" codasip:as="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="16" codasip:id="MI15opc_itype_loadsIH5_3isa3isa18_15opc_itype_loads3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="28" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="33" codasip:value="("/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="37" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="347" codasip:column="41" codasip:value=")"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="14" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="19" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="23" codasip:id="MI15opc_itype_loadsIH5_3isa3isa18_15opc_itype_loads3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="33" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="348" codasip:column="36" codasip:id="MI15opc_itype_loadsIH5_3isa3isa18_15opc_itype_loads3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="350" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="350" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="16" codasip:value="MI7addressIH5_3isa3isa1_13i_itype_loadsB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="351" codasip:column="25" codasip:value="MI6resultIH5_3isa3isa1_13i_itype_loadsB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="9"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="40"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="40" codasip:value="compiler"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="40"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="40"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="9" codasip:value="MI31codasip_compiler_schedule_class"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="41"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="356" codasip:column="41" codasip:value="MI7sc_load"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="17" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="9" codasip:value="MI7addressIH5_3isa3isa1_13i_itype_loadsB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="36" codasip:type="+"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="19" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="31"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="31" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="38"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="38"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="38" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="358" codasip:column="46" codasip:value="MI6simm12IH5_3isa3isa8_6simm124simm"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="16" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="9" codasip:value="MI6resultIH5_3isa3isa1_13i_itype_loadsB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="18" codasip:value="MI4load"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="23"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="23" codasip:value="MI15opc_itype_loadsIH5_3isa3isa18_15opc_itype_loads3opc"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="359" codasip:column="28" codasip:value="MI7addressIH5_3isa3isa1_13i_itype_loadsB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="9" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="22" codasip:value="MI6resultIH5_3isa3isa1_13i_itype_loadsB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="360" codasip:column="30" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="1" codasip:id="MI15opc_itype_loadsIH5_3isa3isa18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="23" codasip:id="MI6opc_lbIH5_3isa3isa18_15opc_itype_loads3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="31" codasip:id="MI6opc_lhIH5_3isa3isa18_15opc_itype_loads3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="39" codasip:id="MI6opc_lwIH5_3isa3isa18_15opc_itype_loads3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="47" codasip:id="MI7opc_lbuIH5_3isa3isa18_15opc_itype_loads3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="340" codasip:column="56" codasip:id="MI7opc_lhuIH5_3isa3isa18_15opc_itype_loads3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="1" codasip:id="MI6opc_lbIH5_3isa3isa18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="28" codasip:value="lb"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="43" codasip:value="0x3" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="334" codasip:column="62" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="1" codasip:id="MI6opc_lhIH5_3isa3isa18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="28" codasip:value="lh"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="43" codasip:value="0x83" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="335" codasip:column="62" codasip:type="integer" codasip:value="0x83"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="1" codasip:id="MI6opc_lwIH5_3isa3isa18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="28" codasip:value="lw"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="43" codasip:value="0x103" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="336" codasip:column="62" codasip:type="integer" codasip:value="0x103"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="1" codasip:id="MI7opc_lbuIH5_3isa3isa18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="29" codasip:value="lbu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="45" codasip:value="0x203" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="337" codasip:column="65" codasip:type="integer" codasip:value="0x203"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="1" codasip:id="MI7opc_lhuIH5_3isa3isa18_15opc_itype_loads3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="29" codasip:value="lhu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="45" codasip:value="0x283" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="338" codasip:column="65" codasip:type="integer" codasip:value="0x283"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="372" codasip:column="1" codasip:id="MI13i_stype_storeIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="374" codasip:column="28" codasip:value="MI15opc_stype_storeIH5_3isa3isa18_15opc_stype_store3opc" codasip:as="MI15opc_stype_storeIH5_3isa3isa18_15opc_stype_store3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="375" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="375" codasip:column="25" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="376" codasip:column="19" codasip:value="MI6simm12IH5_3isa3isa8_6simm124simm" codasip:as="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="16" codasip:id="MI15opc_stype_storeIH5_3isa3isa18_15opc_stype_store3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="24" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="29" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="34" codasip:value="("/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="38" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="377" codasip:column="42" codasip:value=")"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="14" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm" codasip:msb="11" codasip:lsb="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="26" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="30" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="34" codasip:id="MI15opc_stype_storeIH5_3isa3isa18_15opc_stype_store3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="44" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm" codasip:msb="4" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="378" codasip:column="55" codasip:id="MI15opc_stype_storeIH5_3isa3isa18_15opc_stype_store3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="380" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="380" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="16" codasip:value="MI7addressIH5_3isa3isa1_13i_stype_storeB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="381" codasip:column="25" codasip:value="MI6resultIH5_3isa3isa1_13i_stype_storeB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="17" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="9" codasip:value="MI7addressIH5_3isa3isa1_13i_stype_storeB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="36" codasip:type="+"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="19" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="31"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="31" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="38"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="38"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="38" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="383" codasip:column="46" codasip:value="MI6simm12IH5_3isa3isa8_6simm124simm"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="16" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="9" codasip:value="MI6resultIH5_3isa3isa1_13i_stype_storeB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="29"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="18" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="384" codasip:column="30" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="14"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="9" codasip:value="MI5store"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="15"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="15" codasip:value="MI15opc_stype_storeIH5_3isa3isa18_15opc_stype_store3opc"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="20" codasip:value="MI7addressIH5_3isa3isa1_13i_stype_storeB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="385" codasip:column="29" codasip:value="MI6resultIH5_3isa3isa1_13i_stype_storeB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="387" codasip:column="1"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="387" codasip:column="1" codasip:value="simulator"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="13"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="13"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="25" codasip:type="=="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="17" codasip:value="MI7addressIH5_3isa3isa1_13i_stype_storeB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="28"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="28"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="28" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="28" codasip:type="integer" codasip:value="0x1010"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="389" codasip:column="41"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="17"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="17"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="28" codasip:type="=="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="21" codasip:value="MI6resultIH5_3isa3isa1_13i_stype_storeB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="31"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="31"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="31" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="31" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="391" codasip:column="32"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21" codasip:value="simulator"/><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="44"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="21" codasip:value="MI23codasip_store_exit_code"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="45"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="61" codasip:type="&amp;"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="56"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="45" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="57"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="57"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="57" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="57" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="63"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="63"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="63" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="393" codasip:column="63" codasip:type="integer" codasip:value="0xff"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="21"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="34"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="21" codasip:value="MI13codasip_print"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="35"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="35"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="35"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="35" codasip:type="int" codasip:value="uint5"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="35" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast><codasip:ansi_string codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="48" codasip:value="&quot;exitcode = %d&quot;"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="81" codasip:type="&amp;"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="76"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="65" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="77"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="77"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="77"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="77" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="77" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="83"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="83"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="83" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="394" codasip:column="83" codasip:type="integer" codasip:value="0xff"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="395" codasip:column="21"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="395" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="395" codasip:column="21" codasip:value="MI12codasip_halt"/></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="397" codasip:column="20"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="21"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="21"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="36"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="21" codasip:value="MI15codasip_syscall"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="37"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="399" codasip:column="37" codasip:value="MI6resultIH5_3isa3isa1_13i_stype_storeB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="370" codasip:column="1" codasip:id="MI15opc_stype_storeIH5_3isa3isa18_15opc_stype_store3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="370" codasip:column="23" codasip:id="MI6opc_sbIH5_3isa3isa18_15opc_stype_store3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="370" codasip:column="31" codasip:id="MI6opc_shIH5_3isa3isa18_15opc_stype_store3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="370" codasip:column="39" codasip:id="MI6opc_swIH5_3isa3isa18_15opc_stype_store3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="1" codasip:id="MI6opc_sbIH5_3isa3isa18_15opc_stype_store3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="28" codasip:value="sb"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="43" codasip:value="0x23" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="366" codasip:column="62" codasip:type="integer" codasip:value="0x23"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="1" codasip:id="MI6opc_shIH5_3isa3isa18_15opc_stype_store3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="28" codasip:value="sh"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="43" codasip:value="0xa3" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="367" codasip:column="62" codasip:type="integer" codasip:value="0xa3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="1" codasip:id="MI6opc_swIH5_3isa3isa18_15opc_stype_store3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="18"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="28" codasip:value="sw"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="35"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="43" codasip:value="0x123" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="54"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="62" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="368" codasip:column="62" codasip:type="integer" codasip:value="0x123"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="413" codasip:column="1" codasip:id="MI11i_utype_opsIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="415" codasip:column="26" codasip:value="MI13opc_utype_opsIH5_3isa3isa16_13opc_utype_ops3opc" codasip:as="MI13opc_utype_opsIH5_3isa3isa16_13opc_utype_ops3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="416" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="417" codasip:column="19" codasip:value="MI6uimm20IH5_3isa3isa8_6uimm203imm" codasip:as="MI6uimm20IH5_3isa3isa8_6uimm203imm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="418" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="418" codasip:column="16" codasip:id="MI13opc_utype_opsIH5_3isa3isa16_13opc_utype_ops3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="418" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="418" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="418" codasip:column="28" codasip:id="MI6uimm20IH5_3isa3isa8_6uimm203imm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="419" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="419" codasip:column="13" codasip:id="MI6uimm20IH5_3isa3isa8_6uimm203imm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="419" codasip:column="17" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="419" codasip:column="20" codasip:id="MI13opc_utype_opsIH5_3isa3isa16_13opc_utype_ops3opc"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="421" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="421" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="16" codasip:value="MI6resultIH5_3isa3isa1_11i_utype_opsB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="24"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="422" codasip:column="24" codasip:value="MI10current_pcIH5_3isa3isa1_11i_utype_opsB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="16" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="9" codasip:value="MI6resultIH5_3isa3isa1_11i_utype_opsB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="18" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="423" codasip:column="18" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="425" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="425" codasip:column="17" codasip:value="MI13opc_utype_opsIH5_3isa3isa16_13opc_utype_ops3opc"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="13"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="18" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="426" codasip:column="18" codasip:type="integer" codasip:value="0x37"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_utype_opsB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="37" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="33" codasip:value="MI6uimm20IH5_3isa3isa8_6uimm203imm"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="40"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="40"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="40" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="427" codasip:column="40" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="17"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="29"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="17" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="30" codasip:value="MI6resultIH5_3isa3isa1_11i_utype_opsB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="428" codasip:column="38" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="429" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="430" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="430" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="430" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="430" codasip:column="18" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="430" codasip:column="18" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="28" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="17" codasip:value="MI10current_pcIH5_3isa3isa1_11i_utype_opsB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="40" codasip:type="-"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="37"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="30" codasip:value="MI7read_pc"/></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="42"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="42"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="42" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="431" codasip:column="42" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_utype_opsB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="37" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="26" codasip:value="MI10current_pcIH5_3isa3isa1_11i_utype_opsB0"/><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="39"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="51" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="40"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="40"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="40" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="47" codasip:value="MI6uimm20IH5_3isa3isa8_6uimm203imm"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="54"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="54"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="54" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="432" codasip:column="54" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="17"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="29"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="17" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="30" codasip:value="MI6resultIH5_3isa3isa1_11i_utype_opsB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="433" codasip:column="38" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="434" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="435" codasip:column="13"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_11i_utype_opsB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="436" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="438" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="411" codasip:column="1" codasip:id="MI13opc_utype_opsIH5_3isa3isa16_13opc_utype_ops3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="411" codasip:column="21" codasip:id="MI7opc_luiIH5_3isa3isa16_13opc_utype_ops3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="411" codasip:column="30" codasip:id="MI9opc_auipcIH5_3isa3isa16_13opc_utype_ops3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="1" codasip:id="MI7opc_luiIH5_3isa3isa16_13opc_utype_ops3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="29" codasip:value="lui"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="45" codasip:value="0x37" codasip:bit_width="7"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="65" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="408" codasip:column="65" codasip:type="integer" codasip:value="0x37"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="1" codasip:id="MI9opc_auipcIH5_3isa3isa16_13opc_utype_ops3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="21"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="31" codasip:value="auipc"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="49" codasip:value="0x17" codasip:bit_width="7"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="63"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="71"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="71"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="71" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="409" codasip:column="71" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="449" codasip:column="1" codasip:id="MI13i_jtype_jlinkIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="451" codasip:column="28" codasip:value="MI15opc_jtype_jlinkIH5_3isa3isa18_15opc_jtype_jlink3opc" codasip:as="MI15opc_jtype_jlinkIH5_3isa3isa18_15opc_jtype_jlink3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="452" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="453" codasip:column="28" codasip:value="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:as="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="454" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="454" codasip:column="16" codasip:id="MI15opc_jtype_jlinkIH5_3isa3isa18_15opc_jtype_jlink3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="454" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="454" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="454" codasip:column="28" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="14" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="19" codasip:lsb="19"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="27" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="9" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="38" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="10" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="51" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="18" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="64" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="455" codasip:column="67" codasip:id="MI15opc_jtype_jlinkIH5_3isa3isa18_15opc_jtype_jlink3opc"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="457" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="457" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="16" codasip:value="MI14target_addressIH5_3isa3isa1_13i_jtype_jlinkB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="32"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="458" codasip:column="32" codasip:value="MI10current_pcIH5_3isa3isa1_13i_jtype_jlinkB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="9"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="17" codasip:type="=="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="13" codasip:value="MI15opc_jtype_jlinkIH5_3isa3isa18_15opc_jtype_jlink3opc"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="20"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="20"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="20" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="20" codasip:type="integer" codasip:value="0x6f"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="460" codasip:column="29"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="13" codasip:value="MI10current_pcIH5_3isa3isa1_13i_jtype_jlinkB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="461" codasip:column="26" codasip:value="MI7read_pc"/></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="13" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="26"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="26" codasip:value="MI10current_pcIH5_3isa3isa1_13i_jtype_jlinkB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="462" codasip:column="38" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="28" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="13" codasip:value="MI14target_addressIH5_3isa3isa1_13i_jtype_jlinkB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="48" codasip:type="-"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="41" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="30" codasip:value="MI10current_pcIH5_3isa3isa1_13i_jtype_jlinkB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="43" codasip:value="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"/></codasip:ansi_binary><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="50"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="50"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="50" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="463" codasip:column="50" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="464" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="464" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="464" codasip:column="13" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="464" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="464" codasip:column="22" codasip:value="MI14target_addressIH5_3isa3isa1_13i_jtype_jlinkB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="465" codasip:column="14"/></codasip:ansi_if></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="447" codasip:column="1" codasip:id="MI15opc_jtype_jlinkIH5_3isa3isa18_15opc_jtype_jlink3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="447" codasip:column="23" codasip:id="MI7opc_jalIH5_3isa3isa18_15opc_jtype_jlink3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="1" codasip:id="MI7opc_jalIH5_3isa3isa18_15opc_jtype_jlink3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="29" codasip:value="jal"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="45" codasip:value="0x6f" codasip:bit_width="7"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65" codasip:type="integer" codasip:value="0x6f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="477" codasip:column="1" codasip:id="MI13i_itype_jlregIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="479" codasip:column="28" codasip:value="MI15opc_itype_jlregIH5_3isa3isa18_15opc_itype_jlreg3opc" codasip:as="MI15opc_itype_jlregIH5_3isa3isa18_15opc_itype_jlreg3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="480" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="480" codasip:column="24" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="481" codasip:column="19" codasip:value="MI6simm12IH5_3isa3isa8_6simm124simm" codasip:as="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="16" codasip:id="MI15opc_itype_jlregIH5_3isa3isa18_15opc_itype_jlreg3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="23" codasip:value=", "/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="28" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="33" codasip:value="("/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="37" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="482" codasip:column="41" codasip:value=")"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="14" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="19" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="23" codasip:id="MI15opc_itype_jlregIH5_3isa3isa18_15opc_itype_jlreg3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="33" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="483" codasip:column="36" codasip:id="MI15opc_itype_jlregIH5_3isa3isa18_15opc_itype_jlreg3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="485" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="485" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="16" codasip:value="MI14target_addressIH5_3isa3isa1_13i_itype_jlregB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="32"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="32" codasip:value="MI10current_pcIH5_3isa3isa1_13i_itype_jlregB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="44"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="486" codasip:column="44" codasip:value="MI8reg_addrIH5_3isa3isa1_13i_itype_jlregB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="9"><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="17" codasip:type="=="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="13" codasip:value="MI15opc_itype_jlregIH5_3isa3isa18_15opc_itype_jlreg3opc"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="20"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="20"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="20" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="20" codasip:type="integer" codasip:value="0x67"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="488" codasip:column="30"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="13" codasip:value="MI10current_pcIH5_3isa3isa1_13i_itype_jlregB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="489" codasip:column="26" codasip:value="MI7read_pc"/></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="22" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="13" codasip:value="MI8reg_addrIH5_3isa3isa1_13i_itype_jlregB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="35"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="24" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="36"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="490" codasip:column="36" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="28" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="13" codasip:value="MI14target_addressIH5_3isa3isa1_13i_itype_jlregB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="55" codasip:type="&amp;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="30"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="40" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="31" codasip:value="MI8reg_addrIH5_3isa3isa1_13i_itype_jlregB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="42"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="42"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="42" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="49" codasip:value="MI6simm12IH5_3isa3isa8_6simm124simm"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="57"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="57"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="57" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="491" codasip:column="57" codasip:type="integer" codasip:value="0xfffffffe"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="13" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="26"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="26" codasip:value="MI10current_pcIH5_3isa3isa1_13i_itype_jlregB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="492" codasip:column="38" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="493" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="493" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="493" codasip:column="13" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="493" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="493" codasip:column="22" codasip:value="MI14target_addressIH5_3isa3isa1_13i_itype_jlregB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="494" codasip:column="14"/></codasip:ansi_if></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="475" codasip:column="1" codasip:id="MI15opc_itype_jlregIH5_3isa3isa18_15opc_itype_jlreg3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="475" codasip:column="23" codasip:id="MI8opc_jalrIH5_3isa3isa18_15opc_itype_jlreg3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="1" codasip:id="MI8opc_jalrIH5_3isa3isa18_15opc_itype_jlreg3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="30" codasip:value="jalr"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="47" codasip:value="0x67" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="473" codasip:column="68" codasip:type="integer" codasip:value="0x67"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="512" codasip:column="1" codasip:id="MI16i_btype_branchesIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="514" codasip:column="31" codasip:value="MI18opc_btype_branchesIH5_3isa3isa21_18opc_btype_branches3opc" codasip:as="MI18opc_btype_branchesIH5_3isa3isa21_18opc_btype_branches3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="515" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="515" codasip:column="25" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="516" codasip:column="28" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr123imm" codasip:as="MI15relative_addr12IH5_3isa3isa18_15relative_addr123imm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="16" codasip:id="MI18opc_btype_branchesIH5_3isa3isa21_18opc_btype_branches3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="24" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="28" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="32" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="517" codasip:column="36" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr123imm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="14" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr123imm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="26" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr123imm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="36" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="40" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="44" codasip:id="MI18opc_btype_branchesIH5_3isa3isa21_18opc_btype_branches3opc" codasip:msb="9" codasip:lsb="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="54" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr123imm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="64" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr123imm" codasip:msb="10" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="518" codasip:column="76" codasip:id="MI18opc_btype_branchesIH5_3isa3isa21_18opc_btype_branches3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="521" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="521" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="16" codasip:value="MI6resultIH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="24"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="522" codasip:column="24" codasip:value="MI14target_addressIH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="16" codasip:value="MI4src1IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_variable_declarator><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="523" codasip:column="22" codasip:value="MI4src2IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="9" codasip:value="MI4src1IH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="525" codasip:column="28" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="14" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="9" codasip:value="MI4src2IH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="27"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="16" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="28"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="526" codasip:column="28" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="9" codasip:value="MI14target_addressIH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="44" codasip:type="-"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="31" codasip:type="+"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="26" codasip:value="MI4r_pc"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="33"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="33"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="33" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="40" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr123imm"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="46"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="46"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="46" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="529" codasip:column="46" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_switch codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="536" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="536" codasip:column="17" codasip:value="MI18opc_btype_branchesIH5_3isa3isa21_18opc_btype_branches3opc"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="13"><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="537" codasip:column="18" codasip:type="integer" codasip:value="0x63"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="41"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="32" codasip:type="=="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="27" codasip:value="MI4src1IH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="35" codasip:value="MI4src2IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="43" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="43" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="47"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="47"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="47" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="538" codasip:column="47" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="539" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="540" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="540" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="540" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="540" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="540" codasip:column="18" codasip:type="integer" codasip:value="0xe3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="41"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="32" codasip:type="!="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="27" codasip:value="MI4src1IH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="35" codasip:value="MI4src2IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="43" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="43" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="47"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="47"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="47" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="541" codasip:column="47" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="542" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="543" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="543" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="543" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="543" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="543" codasip:column="18" codasip:type="integer" codasip:value="0x263"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="56"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="40" codasip:type="&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="27" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="35" codasip:value="MI4src1IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="42"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="42"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="42" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="50" codasip:value="MI4src2IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="58"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="58"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="58" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="58" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="62"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="62"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="62" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="544" codasip:column="62" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="545" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="546" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="546" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="546" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="546" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="546" codasip:column="18" codasip:type="integer" codasip:value="0x2e3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="57"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="40" codasip:type="&gt;="><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="27" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="35" codasip:value="MI4src1IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="43" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="51" codasip:value="MI4src2IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="59"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="59"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="59" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="59" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="63"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="63"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="63" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="547" codasip:column="63" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="548" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="549" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="549" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="549" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="549" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="549" codasip:column="18" codasip:type="integer" codasip:value="0x363"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="58"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="41" codasip:type="&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="27" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="36" codasip:value="MI4src1IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="43" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="52" codasip:value="MI4src2IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="60"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="60"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="60" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="60" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="64"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="64"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="64" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="550" codasip:column="64" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="551" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_case codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="552" codasip:column="13"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="552" codasip:column="18"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="552" codasip:column="18"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="552" codasip:column="18" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="552" codasip:column="18" codasip:type="integer" codasip:value="0x3e3"/></codasip:ansi_cast><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_conditional codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="59"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="26"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="41" codasip:type="&gt;="><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="27"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="27" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="36" codasip:value="MI4src1IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="44"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="44"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="44" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="53" codasip:value="MI4src2IH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="61"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="61"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="61" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="61" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="65" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="553" codasip:column="65" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_conditional></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="554" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_case><codasip:ansi_default codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="555" codasip:column="13"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="17"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="17"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="17"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="24" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="17" codasip:value="MI6resultIH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="26"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="26"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="26" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="556" codasip:column="26" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="558" codasip:column="17" codasip:type="break"/></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_default></codasip:ansi_statement_list></codasip:ansi_switch><codasip:ansi_if codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="9"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="13" codasip:value="MI6resultIH5_3isa3isa1_16i_btype_branchesB0"/><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="21"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="21"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="21"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="29"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="21" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="30"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="560" codasip:column="30" codasip:value="MI14target_addressIH5_3isa3isa1_16i_btype_branchesB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_if></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="1" codasip:id="MI18opc_btype_branchesIH5_3isa3isa21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="26" codasip:id="MI7opc_beqIH5_3isa3isa21_18opc_btype_branches3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="35" codasip:id="MI7opc_bneIH5_3isa3isa21_18opc_btype_branches3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="44" codasip:id="MI7opc_bltIH5_3isa3isa21_18opc_btype_branches3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="53" codasip:id="MI7opc_bgeIH5_3isa3isa21_18opc_btype_branches3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="62" codasip:id="MI8opc_bltuIH5_3isa3isa21_18opc_btype_branches3opc"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="509" codasip:column="72" codasip:id="MI8opc_bgeuIH5_3isa3isa21_18opc_btype_branches3opc"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="1" codasip:id="MI7opc_beqIH5_3isa3isa21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="29" codasip:value="beq"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="45" codasip:value="0x63" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="502" codasip:column="65" codasip:type="integer" codasip:value="0x63"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="1" codasip:id="MI7opc_bneIH5_3isa3isa21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="29" codasip:value="bne"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="45" codasip:value="0xe3" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="503" codasip:column="65" codasip:type="integer" codasip:value="0xe3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="1" codasip:id="MI7opc_bltIH5_3isa3isa21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="29" codasip:value="blt"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="45" codasip:value="0x263" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="504" codasip:column="65" codasip:type="integer" codasip:value="0x263"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="1" codasip:id="MI7opc_bgeIH5_3isa3isa21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="29" codasip:value="bge"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="45" codasip:value="0x2e3" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="65" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="505" codasip:column="65" codasip:type="integer" codasip:value="0x2e3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="1" codasip:id="MI8opc_bltuIH5_3isa3isa21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="30" codasip:value="bltu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="47" codasip:value="0x363" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="506" codasip:column="68" codasip:type="integer" codasip:value="0x363"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="1" codasip:id="MI8opc_bgeuIH5_3isa3isa21_18opc_btype_branches3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="10"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="30" codasip:value="bgeu"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="47" codasip:value="0x3e3" codasip:bit_width="10"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="68" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="507" codasip:column="68" codasip:type="integer" codasip:value="0x3e3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="585" codasip:column="1" codasip:id="MI11i_nop_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * NOP pseudo instruction
 */
</codasip:doxygen><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="585" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="585" codasip:column="38" codasip:value="MI11i_itype_aluIH5_3isa3isa"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="585" codasip:column="52"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="585" codasip:column="68" codasip:value="MI11i_itype_aluIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="587" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="587" codasip:column="15" codasip:value="nop"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="13" codasip:value="0x0" codasip:bit_width="12"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="23" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="32" codasip:value="0x0" codasip:bit_width="3"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="49" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="592" codasip:column="58" codasip:value="0x13" codasip:bit_width="7"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="593" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="593" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="9"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="20"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="20" codasip:value="compiler"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="20"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="20"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="595" codasip:column="9" codasip:value="MI11codasip_nop"/></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="603" codasip:column="1" codasip:id="MI10i_li_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Load immediate (li) pseudo instruction
 * In RISCV, li rd, immediate equates to addi rd, xo, immediate
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="603" codasip:column="22"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="603" codasip:column="38" codasip:value="MI11i_itype_aluIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="605" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="606" codasip:column="19" codasip:value="MI6simm12IH5_3isa3isa8_6simm124simm" codasip:as="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="608" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="608" codasip:column="15" codasip:value="li"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="608" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="608" codasip:column="23" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="608" codasip:column="27" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="13" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="18" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="27" codasip:value="0x0" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="44" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="609" codasip:column="47" codasip:value="0x13" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="616" codasip:column="1" codasip:id="MI10i_mv_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Move (mv) pseudo instruction
 * In RISCV, mv rd, rs equates to addi rd, rs1, 0
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="616" codasip:column="22"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="616" codasip:column="38" codasip:value="MI11i_itype_aluIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="618" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="618" codasip:column="24" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="620" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="620" codasip:column="15" codasip:value="mv"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="620" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="620" codasip:column="23" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="620" codasip:column="27" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="13" codasip:value="0x0" codasip:bit_width="12"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="23" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="27" codasip:value="0x0" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="44" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="621" codasip:column="47" codasip:value="0x13" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="628" codasip:column="1" codasip:id="MI11i_not_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * NOT (not) pseudo instruction
 * In RISCV, not rd, rs equates to xori rd, rs1, -1
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="628" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="628" codasip:column="39" codasip:value="MI11i_itype_aluIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="630" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="630" codasip:column="24" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="632" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="632" codasip:column="15" codasip:value="not"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="632" codasip:column="21" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="632" codasip:column="24" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="632" codasip:column="28" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="13" codasip:value="0xfff" codasip:bit_width="12"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="27" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="31" codasip:value="0x4" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="48" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="633" codasip:column="51" codasip:value="0x13" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="640" codasip:column="1" codasip:id="MI11i_neg_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * NEG (neg) pseudo instruction
 * In RISCV, neg rd, rs equates to sub rd, x0, rs2  (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="640" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="640" codasip:column="39" codasip:value="MI11i_rtype_aluIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="642" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="642" codasip:column="24" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="644" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="644" codasip:column="15" codasip:value="neg"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="644" codasip:column="21" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="644" codasip:column="24" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="644" codasip:column="28" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="13" codasip:value="0x20" codasip:bit_width="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="31" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="35" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="44" codasip:value="0x0" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="60" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="645" codasip:column="63" codasip:value="0x33" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="652" codasip:column="1" codasip:id="MI12i_seqz_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Set if = zero (seqz) pseudo instruction
 * In RISCV, seqz rd, rs equates to sltiu rd, rs1, 1
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="652" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="652" codasip:column="40" codasip:value="MI11i_itype_aluIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="654" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="654" codasip:column="24" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="656" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="656" codasip:column="15" codasip:value="seqz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="656" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="656" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="656" codasip:column="29" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="13" codasip:value="0x1" codasip:bit_width="12"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="23" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="27" codasip:value="0x3" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="45" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="657" codasip:column="48" codasip:value="0x13" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="664" codasip:column="1" codasip:id="MI12i_snez_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Set if |= zero (snez) pseudo instruction
 * In RISCV, snez rd, rs equates to sltu rd, x0, rs2  (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="664" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="664" codasip:column="40" codasip:value="MI11i_rtype_aluIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="666" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="666" codasip:column="24" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="668" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="668" codasip:column="15" codasip:value="snez"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="668" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="668" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="668" codasip:column="29" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="13" codasip:value="0x0" codasip:bit_width="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="32" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="36" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="45" codasip:value="0x3" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="62" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="669" codasip:column="65" codasip:value="0x33" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="676" codasip:column="1" codasip:id="MI12i_sltz_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Set if &lt; zero (sltz) pseudo instruction
 * In RISCV, sltz rd, rs equates to slt rd, rs1, x0  (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="676" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="676" codasip:column="40" codasip:value="MI11i_rtype_aluIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="678" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="678" codasip:column="24" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="680" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="680" codasip:column="15" codasip:value="sltz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="680" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="680" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="680" codasip:column="29" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="13" codasip:value="0x0" codasip:bit_width="7"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="31" codasip:value="0x0" codasip:bit_width="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="40" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="44" codasip:value="0x2" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="60" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="681" codasip:column="63" codasip:value="0x33" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="688" codasip:column="1" codasip:id="MI12i_sgtz_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Set if &gt; zero (sgtz) pseudo instruction
 * In RISCV, sgtz rd, rs equates to slt rd, x0, rs2  (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="688" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="688" codasip:column="40" codasip:value="MI11i_rtype_aluIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="690" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="690" codasip:column="24" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="692" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="692" codasip:column="15" codasip:value="sgtz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="692" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="692" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="692" codasip:column="29" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="13" codasip:value="0x0" codasip:bit_width="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="31" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="35" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="44" codasip:value="0x2" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="60" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="693" codasip:column="63" codasip:value="0x33" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="701" codasip:column="1" codasip:id="MI11i_sgt_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Set if rs1 &gt; rs2 (setge) pseudo instruction
 * In RISCV, setge rd, rs1, rs2 equstes to slt rd, rs2, rs1
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="701" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="701" codasip:column="39" codasip:value="MI11i_rtype_aluIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="703" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="703" codasip:column="24" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="703" codasip:column="29" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="15" codasip:value="sgt"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="21" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="24" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="28" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="32" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="704" codasip:column="36" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="13" codasip:value="0x0" codasip:bit_width="7"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="31" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="35" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="39" codasip:value="0x2" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="55" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="705" codasip:column="58" codasip:value="0x33" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="713" codasip:column="1" codasip:id="MI12i_beqz_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if = 0 (beqz) pseudo instruction
 * In RISCV, beqz rs1, offset equates to beq rs1, x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="713" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="713" codasip:column="40" codasip:value="MI16i_btype_branchesIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="715" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="716" codasip:column="28" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:as="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="718" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="718" codasip:column="15" codasip:value="beqz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="718" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="718" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="718" codasip:column="30" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="13" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="26" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="37" codasip:value="0x0" codasip:bit_width="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="46" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="50" codasip:value="0x0" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="66" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="77" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="719" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="726" codasip:column="1" codasip:id="MI12i_bnez_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if != 0 (bnez) pseudo instruction
 * In RISCV, bnez rs1, offset equates to bne rs1, x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="726" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="726" codasip:column="40" codasip:value="MI16i_btype_branchesIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="728" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="729" codasip:column="28" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:as="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="731" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="731" codasip:column="15" codasip:value="bnez"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="731" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="731" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="731" codasip:column="30" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="13" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="26" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="37" codasip:value="0x0" codasip:bit_width="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="46" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="50" codasip:value="0x1" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="66" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="77" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="732" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="830" codasip:column="1" codasip:id="MI12i_blez_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if &lt; 0 (bltz) pseudo instruction
 * In RISCV, bltz rs1, offset equates to blt rs1, x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="830" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="830" codasip:column="40" codasip:value="MI16i_btype_branchesIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="832" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="833" codasip:column="28" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:as="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="835" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="835" codasip:column="15" codasip:value="blez"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="835" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="835" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="835" codasip:column="30" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="13" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="26" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="37" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="41" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="50" codasip:value="0x5" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="66" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="77" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="836" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="739" codasip:column="1" codasip:id="MI12i_bltz_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if &lt; 0 (bltz) pseudo instruction
 * In RISCV, bltz rs1, offset equates to blt rs1, x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="739" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="739" codasip:column="40" codasip:value="MI16i_btype_branchesIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="741" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="742" codasip:column="28" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:as="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="744" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="744" codasip:column="15" codasip:value="bltz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="744" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="744" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="744" codasip:column="30" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="13" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="26" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="37" codasip:value="0x0" codasip:bit_width="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="46" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="50" codasip:value="0x4" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="66" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="77" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="745" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="804" codasip:column="1" codasip:id="MI12i_bgez_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if &gt;= 0 (bgez) pseudo instruction
 * In RISCV, bgez rs1, offset equates to bge rs1, x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="804" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="804" codasip:column="40" codasip:value="MI16i_btype_branchesIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="806" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="807" codasip:column="28" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:as="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="809" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="809" codasip:column="15" codasip:value="bgez"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="809" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="809" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="809" codasip:column="30" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="13" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="26" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="37" codasip:value="0x0" codasip:bit_width="5"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="46" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="50" codasip:value="0x5" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="66" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="77" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="810" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="752" codasip:column="1" codasip:id="MI12i_bgtz_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if &gt; 0 (bgtz) pseudo instruction
 * In RISCV, bgtz rs1, offset equates to blt x0, rs2, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="752" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="752" codasip:column="40" codasip:value="MI16i_btype_branchesIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="754" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="755" codasip:column="28" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:as="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="757" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="757" codasip:column="15" codasip:value="bgtz"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="757" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="757" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="757" codasip:column="30" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="13" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="26" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="37" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="41" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="50" codasip:value="0x4" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="66" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="77" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="758" codasip:column="90" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="765" codasip:column="1" codasip:id="MI11i_bgt_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if rs1 &gt; rs2 (bgt) pseudo instruction
 * In RISCV, bgt rs1, rs2, offset equates to blt rs2, rs1, offset
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="765" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="765" codasip:column="39" codasip:value="MI16i_btype_branchesIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="767" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="767" codasip:column="25" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="768" codasip:column="28" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:as="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="15" codasip:value="bgt"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="21" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="29" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="33" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="770" codasip:column="37" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="13" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="26" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="37" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="41" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="45" codasip:value="0x4" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="61" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="72" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="771" codasip:column="85" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="817" codasip:column="1" codasip:id="MI11i_ble_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if rs1 &lt;= rs2 (ble) pseudo instruction
 * In RISCV, ble rs1, rs2, offset equates to bge rs2, rs1, offset
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="817" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="817" codasip:column="39" codasip:value="MI16i_btype_branchesIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="819" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="819" codasip:column="25" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="820" codasip:column="28" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:as="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="15" codasip:value="ble"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="21" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="25" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="29" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="33" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="822" codasip:column="37" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="13" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="26" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="37" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="41" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="45" codasip:value="0x5" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="61" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="72" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="823" codasip:column="85" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="778" codasip:column="1" codasip:id="MI12i_bgtu_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if rs1 &gt; rs2 unsigned (bgtu) pseudo instruction
 * In RISCV, ble rs1, rs2, offset equates to bltu rs2, rs1, offset
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="778" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="778" codasip:column="40" codasip:value="MI16i_btype_branchesIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="780" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="780" codasip:column="25" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="781" codasip:column="28" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:as="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="15" codasip:value="bgtu"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="30" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="34" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="783" codasip:column="38" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="13" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="26" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="37" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="41" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="45" codasip:value="0x6" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="62" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="73" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="784" codasip:column="86" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="791" codasip:column="1" codasip:id="MI12i_bleu_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Branch if rs1 &lt;= rs2 unsigned (bleu) pseudo instruction
 * In RISCV, ble rs1, offset equates to bgeu rs2, rs1, offset
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="791" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="791" codasip:column="40" codasip:value="MI16i_btype_branchesIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="793" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="793" codasip:column="25" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="794" codasip:column="28" codasip:value="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:as="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="15" codasip:value="bleu"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="22" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="30" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="34" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="796" codasip:column="38" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="13" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="11" codasip:lsb="11"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="26" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="9" codasip:lsb="4"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="37" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="41" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="45" codasip:value="0x7" codasip:bit_width="3"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="62" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="3" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="73" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm" codasip:msb="10" codasip:lsb="10"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="797" codasip:column="86" codasip:value="0x63" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="843" codasip:column="1" codasip:id="MI9i_j_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Jump (j) pseudo instruction
 * In RISCV, j offset equates to jal x0, offset (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="843" codasip:column="21"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="843" codasip:column="37" codasip:value="MI13i_jtype_jlinkIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="846" codasip:column="28" codasip:value="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:as="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="848" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="848" codasip:column="15" codasip:value="j"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="848" codasip:column="19" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="13" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="19" codasip:lsb="19"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="26" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="9" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="37" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="10" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="50" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="18" codasip:lsb="11"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="63" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="849" codasip:column="72" codasip:value="0x6f" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="858" codasip:column="1" codasip:id="MI10i_jr_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Jump Register (jr) pseudo instruction
 * In RISCV, jr rs equates to jalr x0, rs1, 0
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="858" codasip:column="22"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="858" codasip:column="38" codasip:value="MI13i_itype_jlregIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="861" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="863" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="863" codasip:column="15" codasip:value="jr"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="863" codasip:column="20" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="13" codasip:value="0x0" codasip:bit_width="12"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="23" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="27" codasip:value="0x0" codasip:bit_width="3"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="44" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="864" codasip:column="53" codasip:value="0x67" codasip:bit_width="7"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="871" codasip:column="1" codasip:id="MI11i_ret_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Return (ret) pseudo instruction
 * In RISCV, ret equates to jalr x0, ReturnReg, 0 (x0 refers register 0 which also equates to the value 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="871" codasip:column="23"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="871" codasip:column="39" codasip:value="MI13i_itype_jlregIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="871" codasip:column="55"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="871" codasip:column="70" codasip:value="MI13i_itype_jlregIH5_3isa3isa"/></codasip:property_compiler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="873" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="873" codasip:column="15" codasip:value="ret"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="13" codasip:value="0x0" codasip:bit_width="12"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="23" codasip:value="0x1" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="32" codasip:value="0x0" codasip:bit_width="3"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="49" codasip:value="0x0" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="874" codasip:column="58" codasip:value="0x67" codasip:bit_width="7"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="876" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="876" codasip:column="13"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="9"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="9"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="9"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="9" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="16"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="16"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="878" codasip:column="16" codasip:value="MI12jump_addressIH5_3isa3isa1_11i_ret_aliasB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="9"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="9"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="22" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="9" codasip:value="MI12jump_addressIH5_3isa3isa1_11i_ret_aliasB0"/><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="35"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="24" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="36"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="36"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="36"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="36" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="880" codasip:column="36" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="882" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="882" codasip:column="17"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="882" codasip:column="9" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="882" codasip:column="18"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="882" codasip:column="18" codasip:value="MI12jump_addressIH5_3isa3isa1_11i_ret_aliasB0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="890" codasip:column="1" codasip:id="MI12i_call_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Call (call) pseudo instruction
 * In RISCV, call offset equates to jal rd, offset (rd = return register)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="890" codasip:column="24"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="890" codasip:column="40" codasip:value="MI13i_jtype_jlinkIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="890" codasip:column="56"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="890" codasip:column="71" codasip:value="MI13i_jtype_jlinkIH5_3isa3isa"/></codasip:property_compiler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="892" codasip:column="28" codasip:value="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:as="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="893" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="893" codasip:column="15" codasip:value="call"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="893" codasip:column="22" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="14" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="19" codasip:lsb="19"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="27" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="9" codasip:lsb="0"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="38" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="10" codasip:lsb="10"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="51" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:msb="18" codasip:lsb="11"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="64" codasip:value="0x1" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="894" codasip:column="73" codasip:value="0x6f" codasip:bit_width="7"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="896" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="896" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="898" codasip:column="1"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="898" codasip:column="1"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="898" codasip:column="1" codasip:value="compiler"/><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="13"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="13"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="13"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="13" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="20"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="20"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="900" codasip:column="20" codasip:value="MI12jump_addressIH5_3isa3isa1_12i_call_aliasB0B0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="13" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="26"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="26" codasip:value="MI4r_pc"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="32"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="32"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="32" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="902" codasip:column="32" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="26" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="13" codasip:value="MI12jump_addressIH5_3isa3isa1_12i_call_aliasB0B0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="52" codasip:type="-"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="38" codasip:type="+"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="35"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="28" codasip:value="MI7read_pc"/></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="40"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="40"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="40" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="48" codasip:value="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="54"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="54"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="54" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="909" codasip:column="54" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="910" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="910" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="910" codasip:column="13" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="910" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="910" codasip:column="22" codasip:value="MI12jump_addressIH5_3isa3isa1_12i_call_aliasB0B0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="918" codasip:column="1" codasip:id="MI16i_call_reg_aliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:doxygen>/**
 * Call register (call_reg) pseudo instruction
 * In RISCV, call_reg rs  equates to jalr return_register, rs1, offset (offset = 0)
 */
</codasip:doxygen><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="918" codasip:column="28"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="918" codasip:column="44" codasip:value="MI13i_itype_jlregIH5_3isa3isa"/></codasip:property_assembler_alias><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="918" codasip:column="60"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="918" codasip:column="75" codasip:value="MI13i_itype_jlregIH5_3isa3isa"/></codasip:property_compiler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="920" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="921" codasip:column="19" codasip:value="MI6simm12IH5_3isa3isa8_6simm124simm" codasip:as="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="15" codasip:value="call_reg"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="26" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="30" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="35" codasip:value="("/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="39" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="923" codasip:column="43" codasip:value=")"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="13" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="18" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="22" codasip:value="0x0" codasip:bit_width="3"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="39" codasip:value="0x1" codasip:bit_width="5"/><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="924" codasip:column="48" codasip:value="0x67" codasip:bit_width="7"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="926" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="926" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="928" codasip:column="1"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="928" codasip:column="1"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="928" codasip:column="1" codasip:value="compiler"/><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="13"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="13"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="13"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="13" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="20"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="20"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="930" codasip:column="20" codasip:value="MI12jump_addressIH5_3isa3isa1_16i_call_reg_aliasB0B0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="13" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="26"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="26" codasip:value="MI7read_pc"/></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="37"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="37"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="37" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="932" codasip:column="37" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="13"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="26" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="13" codasip:value="MI12jump_addressIH5_3isa3isa1_16i_call_reg_aliasB0B0"/><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="61" codasip:type="&amp;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="28"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="46" codasip:type="+"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="40"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="29" codasip:value="MI11rf_xpr_read"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="41"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="41" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"/></codasip:ansi_argument_list></codasip:ansi_function_call><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="48"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="48"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="48" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="55" codasip:value="MI6simm12IH5_3isa3isa8_6simm124simm"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="63"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="63"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="63" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="934" codasip:column="63" codasip:type="integer" codasip:value="0xfffffffc"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="935" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="935" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="935" codasip:column="13" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="935" codasip:column="22"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="935" codasip:column="22" codasip:value="MI12jump_addressIH5_3isa3isa1_16i_call_reg_aliasB0B0"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="940" codasip:column="1" codasip:id="MI16i_jal_abs_caliasIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="940" codasip:column="28"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="940" codasip:column="43" codasip:value="MI13i_jtype_jlinkIH5_3isa3isa"/></codasip:property_compiler_alias><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="942" codasip:column="20" codasip:value="MI7opc_jalIH5_3isa3isa9_7opc_jal3opc" codasip:as="MI7opc_jalIH5_3isa3isa9_7opc_jal3opc"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="943" codasip:column="20" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd" codasip:as="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="944" codasip:column="28" codasip:value="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm" codasip:as="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="945" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="945" codasip:column="15" codasip:id="MI7opc_jalIH5_3isa3isa9_7opc_jal3opc"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="945" codasip:column="19" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="945" codasip:column="22" codasip:value=","/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="945" codasip:column="26" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"/></codasip:assembly><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="946" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="946" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="948" codasip:column="1"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="948" codasip:column="1"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="948" codasip:column="1" codasip:value="compiler"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="13"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="25"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="13" codasip:value="MI12rf_xpr_write"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="26"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="33"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="26" codasip:value="MI7read_pc"/></codasip:ansi_function_call><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="950" codasip:column="37" codasip:value="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"/></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="13"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="13" codasip:value="MI8write_pc"/><codasip:ansi_argument_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="22"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="22"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="22" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="951" codasip:column="29" codasip:value="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"/></codasip:ansi_cast></codasip:ansi_argument_list></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="940" codasip:column="1"><codasip:dont_care codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="940" codasip:column="1" codasip:bit_width="32"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="1" codasip:id="MI7opc_jalIH5_3isa3isa9_7opc_jal3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="19"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="29" codasip:value="jal"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="37"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="45" codasip:value="0x6f" codasip:bit_width="7"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="57"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="445" codasip:column="65" codasip:type="integer" codasip:value="0x6f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1068" codasip:column="1" codasip:id="MI6i_haltIH5_3isa3isa"><codasip:coding_sizes><codasip:coding_size codasip:value="32"/></codasip:coding_sizes><codasip:use codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1070" codasip:column="21" codasip:value="MI8opc_haltIH5_3isa3isa10_8opc_halt3opc" codasip:as="MI8opc_haltIH5_3isa3isa10_8opc_halt3opc"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1071" codasip:column="5"><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1071" codasip:column="15" codasip:id="MI8opc_haltIH5_3isa3isa10_8opc_halt3opc"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1072" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1072" codasip:column="13" codasip:value="0x0" codasip:bit_width="25"/><codasip:instance_reference codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1072" codasip:column="29" codasip:id="MI8opc_haltIH5_3isa3isa10_8opc_halt3opc" codasip:msb="6" codasip:lsb="0"/></codasip:binary><codasip:semantics codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1074" codasip:column="5"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1074" codasip:column="13"><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="9"><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="32"><codasip:ansi_pragma_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="32" codasip:value="compiler"/><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="32"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="32"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1076" codasip:column="9" codasip:value="MI23codasip_compiler_unused"/></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1078" codasip:column="9"><codasip:ansi_function_call codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1078" codasip:column="21"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1078" codasip:column="9" codasip:value="MI12codasip_halt"/></codasip:ansi_function_call></codasip:ansi_expression_statement></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:semantics></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="1" codasip:id="MI8opc_haltIH5_3isa3isa10_8opc_halt3opc"><codasip:coding_sizes><codasip:coding_size codasip:value="7"/></codasip:coding_sizes><codasip:doxygen>/**
 * Halt is used to notify the simulator to stop the simulation, end of program
 */
</codasip:doxygen><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="20"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="30" codasip:value="halt"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="39"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="47" codasip:value="0x3f" codasip:bit_width="7"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="60"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="68"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="68"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="68" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:4" codasip:line="1066" codasip:column="68" codasip:type="integer" codasip:value="0x3f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="6" codasip:value="MI13UTYPE_OPCODESB3"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5" codasip:value="MI9UTYPE_LUIB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="17" codasip:type="integer" codasip:value="0b0110111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5" codasip:value="MI11UTYPE_AUIPCB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="19" codasip:type="integer" codasip:value="0b0010111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="6" codasip:value="MI13JTYPE_OPCODESB3"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5" codasip:value="MI9JTYPE_JALB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="17" codasip:type="integer" codasip:value="0b1101111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="6" codasip:value="MI13BTYPE_OPCODESB3"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5" codasip:value="MI9BTYPE_BEQB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="17" codasip:type="integer" codasip:value="0b0001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5" codasip:value="MI9BTYPE_BNEB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="17" codasip:type="integer" codasip:value="0b0011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5" codasip:value="MI9BTYPE_BLTB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="17" codasip:type="integer" codasip:value="0b1001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5" codasip:value="MI9BTYPE_BGEB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="17" codasip:type="integer" codasip:value="0b1011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5" codasip:value="MI10BTYPE_BLTUB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="18" codasip:type="integer" codasip:value="0b1101100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5" codasip:value="MI10BTYPE_BGEUB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="18" codasip:type="integer" codasip:value="0b1111100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="6" codasip:value="MI13RTYPE_OPCODESB3"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5" codasip:value="MI9RTYPE_ADDB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="17" codasip:type="integer" codasip:value="0b00000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5" codasip:value="MI9RTYPE_SUBB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="17" codasip:type="integer" codasip:value="0b01000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5" codasip:value="MI9RTYPE_SLLB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="17" codasip:type="integer" codasip:value="0b00000000010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5" codasip:value="MI9RTYPE_SLTB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="17" codasip:type="integer" codasip:value="0b00000000100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5" codasip:value="MI10RTYPE_SLTUB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="18" codasip:type="integer" codasip:value="0b00000000110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5" codasip:value="MI9RTYPE_XORB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="17" codasip:type="integer" codasip:value="0b00000001000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5" codasip:value="MI9RTYPE_SRLB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="17" codasip:type="integer" codasip:value="0b00000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5" codasip:value="MI9RTYPE_SRAB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="17" codasip:type="integer" codasip:value="0b01000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5" codasip:value="MI8RTYPE_ORB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="16" codasip:type="integer" codasip:value="0b00000001100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5" codasip:value="MI9RTYPE_ANDB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="17" codasip:type="integer" codasip:value="0b00000001110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5" codasip:value="MI10RTYPE_SLLIB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="18" codasip:type="integer" codasip:value="0b00000000010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5" codasip:value="MI10RTYPE_SRLIB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="18" codasip:type="integer" codasip:value="0b00000001010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5" codasip:value="MI10RTYPE_SRAIB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="18" codasip:type="integer" codasip:value="0b01000001010010011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="6" codasip:value="MI13ITYPE_OPCODESB3"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5" codasip:value="MI10ITYPE_ADDIB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="18" codasip:type="integer" codasip:value="0b0000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5" codasip:value="MI10ITYPE_SLTIB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="18" codasip:type="integer" codasip:value="0b0100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5" codasip:value="MI11ITYPE_SLTIUB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="19" codasip:type="integer" codasip:value="0b0110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5" codasip:value="MI10ITYPE_XORIB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="18" codasip:type="integer" codasip:value="0b1000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5" codasip:value="MI9ITYPE_ORIB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="17" codasip:type="integer" codasip:value="0b1100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5" codasip:value="MI10ITYPE_ANDIB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="18" codasip:type="integer" codasip:value="0b1110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5" codasip:value="MI10ITYPE_JALRB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="18" codasip:type="integer" codasip:value="0b0001100111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5" codasip:value="MI8ITYPE_LBB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="16" codasip:type="integer" codasip:value="0b0000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5" codasip:value="MI8ITYPE_LHB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="16" codasip:type="integer" codasip:value="0b0010000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5" codasip:value="MI8ITYPE_LWB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="16" codasip:type="integer" codasip:value="0b0100000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5" codasip:value="MI9ITYPE_LBUB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="17" codasip:type="integer" codasip:value="0b1000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5" codasip:value="MI9ITYPE_LHUB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="17" codasip:type="integer" codasip:value="0b1010000011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="6" codasip:value="MI13STYPE_OPCODESB3"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5" codasip:value="MI8STYPE_SBB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="16" codasip:type="integer" codasip:value="0b0000100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5" codasip:value="MI8STYPE_SHB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="16" codasip:type="integer" codasip:value="0b0010100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5" codasip:value="MI8STYPE_SWB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="16" codasip:type="integer" codasip:value="0b0100100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="6" codasip:value="MI14MISC10_OPCODESB3"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5" codasip:value="MI17MISC_OPCODE_FENCEB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="25" codasip:type="integer" codasip:value="0b0000001111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="6" codasip:value="MI14MISC32_OPCODESB3"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5" codasip:value="MI17MISC_OPCODE_ECALLB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="25" codasip:type="integer" codasip:value="0b00000000000000000000000001110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5" codasip:value="MI18MISC_OPCODE_EBREAKB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="26" codasip:type="integer" codasip:value="0b00000000001000000000000001110011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="6" codasip:value="MI18SIMULATION_OPCODESB3"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5" codasip:value="MI10JTYPE_HALTB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="18" codasip:type="integer" codasip:value="0b0111111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5" codasip:value="MI13JTYPE_SYSCALLB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="21" codasip:type="integer" codasip:value="0b1011111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="6" codasip:value="MI11info_levelsB3"/><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5" codasip:value="MI12INFO_GENERALB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="20" codasip:type="integer" codasip:value="2"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5" codasip:value="MI13INFO_RF_WRITEB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="21" codasip:type="integer" codasip:value="3"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5" codasip:value="MI13INFO_PC_WRITEB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="21" codasip:type="integer" codasip:value="4"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5" codasip:value="MI14INFO_INTERFACEB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="22" codasip:type="integer" codasip:value="5"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5" codasip:value="MI9INFO_PIPEB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="17" codasip:type="integer" codasip:value="6"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5" codasip:value="MI8INFO_ALUB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="16" codasip:type="integer" codasip:value="7"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5" codasip:value="MI9INFO_ADDRB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="17" codasip:type="integer" codasip:value="8"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5" codasip:value="MI11INFO_MEMDATB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="19" codasip:type="integer" codasip:value="9"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5" codasip:value="MI7INFO_BRB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="15" codasip:type="integer" codasip:value="11"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5" codasip:value="MI9ALU_ERRORB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="17" codasip:type="integer" codasip:value="12"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5" codasip:value="MI10INFO_LEVELB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="18" codasip:type="integer" codasip:value="22"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5" codasip:value="MI11TRACE_LEVELB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="19" codasip:type="integer" codasip:value="23"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5" codasip:value="MI13WARNING_LEVELB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="21" codasip:type="integer" codasip:value="24"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5" codasip:value="MI11DEBUG_LEVELB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="19" codasip:type="integer" codasip:value="25"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5" codasip:value="MI17FATAL_ERROR_LEVELB3"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="25" codasip:type="integer" codasip:value="128"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="42" codasip:column="1" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="16" codasip:id="MI11xpr_generalIH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="29" codasip:id="MI3x_0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="34" codasip:id="MI9x_0_aliasIH1_13default_start9_7xpr_all3rs1"/></codasip:set><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="1" codasip:id="MI11xpr_generalIH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:property_register_class codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="19" codasip:value="MI6rf_xpr"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="92" codasip:id="MI3x_1IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="239" codasip:id="MI10x_1_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="92" codasip:id="MI3x_2IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="239" codasip:id="MI10x_2_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="92" codasip:id="MI3x_3IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="239" codasip:id="MI10x_3_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="92" codasip:id="MI3x_4IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="239" codasip:id="MI10x_4_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="92" codasip:id="MI3x_5IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="239" codasip:id="MI10x_5_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="92" codasip:id="MI3x_6IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="239" codasip:id="MI10x_6_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="92" codasip:id="MI3x_7IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="239" codasip:id="MI10x_7_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="92" codasip:id="MI3x_8IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="239" codasip:id="MI10x_8_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="392" codasip:id="MI10x_8_alias1IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="92" codasip:id="MI3x_9IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="239" codasip:id="MI10x_9_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="96" codasip:id="MI4x_10IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="249" codasip:id="MI11x_10_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="96" codasip:id="MI4x_11IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="249" codasip:id="MI11x_11_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="96" codasip:id="MI4x_12IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="249" codasip:id="MI11x_12_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="96" codasip:id="MI4x_13IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="249" codasip:id="MI11x_13_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="96" codasip:id="MI4x_14IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="249" codasip:id="MI11x_14_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="96" codasip:id="MI4x_15IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="249" codasip:id="MI11x_15_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="96" codasip:id="MI4x_16IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="249" codasip:id="MI11x_16_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="96" codasip:id="MI4x_17IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="249" codasip:id="MI11x_17_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="96" codasip:id="MI4x_18IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="249" codasip:id="MI11x_18_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="96" codasip:id="MI4x_19IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="249" codasip:id="MI11x_19_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="96" codasip:id="MI4x_20IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="249" codasip:id="MI11x_20_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="96" codasip:id="MI4x_21IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="249" codasip:id="MI11x_21_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="96" codasip:id="MI4x_22IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="249" codasip:id="MI11x_22_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="96" codasip:id="MI4x_23IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="249" codasip:id="MI11x_23_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="96" codasip:id="MI4x_24IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="249" codasip:id="MI11x_24_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="96" codasip:id="MI4x_25IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="249" codasip:id="MI11x_25_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="96" codasip:id="MI4x_26IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="250" codasip:id="MI11x_26_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="96" codasip:id="MI4x_27IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="250" codasip:id="MI11x_27_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="96" codasip:id="MI4x_28IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="249" codasip:id="MI11x_28_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="96" codasip:id="MI4x_29IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="249" codasip:id="MI11x_29_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="96" codasip:id="MI4x_30IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="249" codasip:id="MI11x_30_alias0IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="96" codasip:id="MI4x_31IH1_13default_start9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="249" codasip:id="MI11x_31_alias0IH1_13default_start9_7xpr_all3rs1"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="1" codasip:id="MI3x_1IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="25" codasip:value="x1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="48" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="98" codasip:id="MI10x_1_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="134" codasip:value="MI3x_1IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="156" codasip:value="MI3x_1IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="174" codasip:value="ra"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="191" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="1" codasip:id="MI3x_2IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="25" codasip:value="x2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="48" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="98" codasip:id="MI10x_2_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="134" codasip:value="MI3x_2IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="156" codasip:value="MI3x_2IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="174" codasip:value="sp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="191" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="1" codasip:id="MI3x_3IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="25" codasip:value="x3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="48" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="98" codasip:id="MI10x_3_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="134" codasip:value="MI3x_3IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="156" codasip:value="MI3x_3IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="174" codasip:value="gp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="191" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="1" codasip:id="MI3x_4IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="25" codasip:value="x4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="48" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="98" codasip:id="MI10x_4_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="134" codasip:value="MI3x_4IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="156" codasip:value="MI3x_4IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="174" codasip:value="tp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="191" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="1" codasip:id="MI3x_5IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="25" codasip:value="x5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="48" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="98" codasip:id="MI10x_5_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="134" codasip:value="MI3x_5IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="156" codasip:value="MI3x_5IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="174" codasip:value="t0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="191" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="1" codasip:id="MI3x_6IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="25" codasip:value="x6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="48" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="98" codasip:id="MI10x_6_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="134" codasip:value="MI3x_6IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="156" codasip:value="MI3x_6IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="174" codasip:value="t1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="191" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="1" codasip:id="MI3x_7IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="25" codasip:value="x7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="48" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="98" codasip:id="MI10x_7_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="134" codasip:value="MI3x_7IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="156" codasip:value="MI3x_7IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="174" codasip:value="t2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="191" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="1" codasip:id="MI3x_8IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="25" codasip:value="x8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="48" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="98" codasip:id="MI10x_8_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="134" codasip:value="MI3x_8IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="156" codasip:value="MI3x_8IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="174" codasip:value="fp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="191" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="251" codasip:id="MI10x_8_alias1IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="272"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="287" codasip:value="MI3x_8IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="293"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="309" codasip:value="MI3x_8IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="316"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="327" codasip:value="s0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="335"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="344" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="356"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="1" codasip:id="MI3x_9IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="25" codasip:value="x9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="48" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="98" codasip:id="MI10x_9_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="134" codasip:value="MI3x_9IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="156" codasip:value="MI3x_9IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="174" codasip:value="s1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="191" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="1" codasip:id="MI4x_10IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="26" codasip:value="x10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="50" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="103" codasip:id="MI11x_10_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="140" codasip:value="MI4x_10IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="163" codasip:value="MI4x_10IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="182" codasip:value="a0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="199" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="1" codasip:id="MI4x_11IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="26" codasip:value="x11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="50" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="103" codasip:id="MI11x_11_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="140" codasip:value="MI4x_11IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="163" codasip:value="MI4x_11IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="182" codasip:value="a1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="199" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="1" codasip:id="MI4x_12IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="26" codasip:value="x12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="50" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="103" codasip:id="MI11x_12_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="140" codasip:value="MI4x_12IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="163" codasip:value="MI4x_12IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="182" codasip:value="a2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="199" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="1" codasip:id="MI4x_13IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="26" codasip:value="x13"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="50" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="103" codasip:id="MI11x_13_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="140" codasip:value="MI4x_13IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="163" codasip:value="MI4x_13IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="182" codasip:value="a3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="199" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="1" codasip:id="MI4x_14IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="26" codasip:value="x14"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="50" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="103" codasip:id="MI11x_14_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="140" codasip:value="MI4x_14IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="163" codasip:value="MI4x_14IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="182" codasip:value="a4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="199" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="1" codasip:id="MI4x_15IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="26" codasip:value="x15"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="50" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="103" codasip:id="MI11x_15_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="140" codasip:value="MI4x_15IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="163" codasip:value="MI4x_15IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="182" codasip:value="a5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="199" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="1" codasip:id="MI4x_16IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="26" codasip:value="x16"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="50" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="103" codasip:id="MI11x_16_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="140" codasip:value="MI4x_16IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="163" codasip:value="MI4x_16IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="182" codasip:value="a6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="199" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="1" codasip:id="MI4x_17IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="26" codasip:value="x17"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="50" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="103" codasip:id="MI11x_17_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="140" codasip:value="MI4x_17IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="163" codasip:value="MI4x_17IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="182" codasip:value="a7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="199" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="1" codasip:id="MI4x_18IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="26" codasip:value="x18"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="50" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="103" codasip:id="MI11x_18_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="140" codasip:value="MI4x_18IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="163" codasip:value="MI4x_18IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="182" codasip:value="s2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="199" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="1" codasip:id="MI4x_19IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="26" codasip:value="x19"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="50" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="103" codasip:id="MI11x_19_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="140" codasip:value="MI4x_19IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="163" codasip:value="MI4x_19IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="182" codasip:value="s3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="199" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="1" codasip:id="MI4x_20IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="26" codasip:value="x20"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="50" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="103" codasip:id="MI11x_20_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="140" codasip:value="MI4x_20IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="163" codasip:value="MI4x_20IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="182" codasip:value="s4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="199" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="1" codasip:id="MI4x_21IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="26" codasip:value="x21"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="50" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="103" codasip:id="MI11x_21_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="140" codasip:value="MI4x_21IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="163" codasip:value="MI4x_21IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="182" codasip:value="s5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="199" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="1" codasip:id="MI4x_22IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="26" codasip:value="x22"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="50" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="103" codasip:id="MI11x_22_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="140" codasip:value="MI4x_22IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="163" codasip:value="MI4x_22IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="182" codasip:value="s6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="199" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="1" codasip:id="MI4x_23IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="26" codasip:value="x23"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="50" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="103" codasip:id="MI11x_23_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="140" codasip:value="MI4x_23IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="163" codasip:value="MI4x_23IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="182" codasip:value="s7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="199" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="1" codasip:id="MI4x_24IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="26" codasip:value="x24"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="50" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="103" codasip:id="MI11x_24_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="140" codasip:value="MI4x_24IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="163" codasip:value="MI4x_24IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="182" codasip:value="s8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="199" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="1" codasip:id="MI4x_25IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="26" codasip:value="x25"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="50" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="103" codasip:id="MI11x_25_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="140" codasip:value="MI4x_25IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="163" codasip:value="MI4x_25IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="182" codasip:value="s9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="199" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="1" codasip:id="MI4x_26IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="26" codasip:value="x26"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="50" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="103" codasip:id="MI11x_26_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="140" codasip:value="MI4x_26IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="163" codasip:value="MI4x_26IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="182" codasip:value="s10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="200" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="1" codasip:id="MI4x_27IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="26" codasip:value="x27"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="50" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="103" codasip:id="MI11x_27_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="140" codasip:value="MI4x_27IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="163" codasip:value="MI4x_27IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="182" codasip:value="s11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="200" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="1" codasip:id="MI4x_28IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="26" codasip:value="x28"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="50" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="103" codasip:id="MI11x_28_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="140" codasip:value="MI4x_28IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="163" codasip:value="MI4x_28IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="182" codasip:value="t3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="199" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="1" codasip:id="MI4x_29IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="26" codasip:value="x29"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="50" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="103" codasip:id="MI11x_29_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="140" codasip:value="MI4x_29IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="163" codasip:value="MI4x_29IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="182" codasip:value="t4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="199" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="1" codasip:id="MI4x_30IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="26" codasip:value="x30"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="50" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="103" codasip:id="MI11x_30_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="140" codasip:value="MI4x_30IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="163" codasip:value="MI4x_30IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="182" codasip:value="t5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="199" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="1" codasip:id="MI4x_31IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="26" codasip:value="x31"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="50" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="103" codasip:id="MI11x_31_alias0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="140" codasip:value="MI4x_31IH1_13default_start9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="163" codasip:value="MI4x_31IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="182" codasip:value="t6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="199" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="44" codasip:column="1" codasip:id="MI3x_0IH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="14" codasip:value="x0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="13" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="5"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="1" codasip:id="MI9x_0_aliasIH1_13default_start9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="21"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="37" codasip:value="MI3x_0IH1_13default_start9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="16" codasip:value="zero"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="14" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="42" codasip:column="1" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="16" codasip:id="MI11xpr_generalIH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="29" codasip:id="MI3x_0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="34" codasip:id="MI9x_0_aliasIH1_13default_start9_7xpr_all3rs2"/></codasip:set><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="1" codasip:id="MI11xpr_generalIH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:property_register_class codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="19" codasip:value="MI6rf_xpr"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="92" codasip:id="MI3x_1IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="239" codasip:id="MI10x_1_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="92" codasip:id="MI3x_2IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="239" codasip:id="MI10x_2_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="92" codasip:id="MI3x_3IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="239" codasip:id="MI10x_3_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="92" codasip:id="MI3x_4IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="239" codasip:id="MI10x_4_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="92" codasip:id="MI3x_5IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="239" codasip:id="MI10x_5_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="92" codasip:id="MI3x_6IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="239" codasip:id="MI10x_6_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="92" codasip:id="MI3x_7IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="239" codasip:id="MI10x_7_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="92" codasip:id="MI3x_8IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="239" codasip:id="MI10x_8_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="392" codasip:id="MI10x_8_alias1IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="92" codasip:id="MI3x_9IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="239" codasip:id="MI10x_9_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="96" codasip:id="MI4x_10IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="249" codasip:id="MI11x_10_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="96" codasip:id="MI4x_11IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="249" codasip:id="MI11x_11_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="96" codasip:id="MI4x_12IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="249" codasip:id="MI11x_12_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="96" codasip:id="MI4x_13IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="249" codasip:id="MI11x_13_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="96" codasip:id="MI4x_14IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="249" codasip:id="MI11x_14_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="96" codasip:id="MI4x_15IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="249" codasip:id="MI11x_15_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="96" codasip:id="MI4x_16IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="249" codasip:id="MI11x_16_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="96" codasip:id="MI4x_17IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="249" codasip:id="MI11x_17_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="96" codasip:id="MI4x_18IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="249" codasip:id="MI11x_18_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="96" codasip:id="MI4x_19IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="249" codasip:id="MI11x_19_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="96" codasip:id="MI4x_20IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="249" codasip:id="MI11x_20_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="96" codasip:id="MI4x_21IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="249" codasip:id="MI11x_21_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="96" codasip:id="MI4x_22IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="249" codasip:id="MI11x_22_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="96" codasip:id="MI4x_23IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="249" codasip:id="MI11x_23_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="96" codasip:id="MI4x_24IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="249" codasip:id="MI11x_24_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="96" codasip:id="MI4x_25IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="249" codasip:id="MI11x_25_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="96" codasip:id="MI4x_26IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="250" codasip:id="MI11x_26_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="96" codasip:id="MI4x_27IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="250" codasip:id="MI11x_27_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="96" codasip:id="MI4x_28IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="249" codasip:id="MI11x_28_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="96" codasip:id="MI4x_29IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="249" codasip:id="MI11x_29_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="96" codasip:id="MI4x_30IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="249" codasip:id="MI11x_30_alias0IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="96" codasip:id="MI4x_31IH1_13default_start9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="249" codasip:id="MI11x_31_alias0IH1_13default_start9_7xpr_all3rs2"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="1" codasip:id="MI3x_1IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="25" codasip:value="x1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="48" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="98" codasip:id="MI10x_1_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="134" codasip:value="MI3x_1IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="156" codasip:value="MI3x_1IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="174" codasip:value="ra"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="191" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="1" codasip:id="MI3x_2IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="25" codasip:value="x2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="48" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="98" codasip:id="MI10x_2_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="134" codasip:value="MI3x_2IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="156" codasip:value="MI3x_2IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="174" codasip:value="sp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="191" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="1" codasip:id="MI3x_3IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="25" codasip:value="x3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="48" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="98" codasip:id="MI10x_3_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="134" codasip:value="MI3x_3IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="156" codasip:value="MI3x_3IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="174" codasip:value="gp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="191" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="1" codasip:id="MI3x_4IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="25" codasip:value="x4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="48" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="98" codasip:id="MI10x_4_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="134" codasip:value="MI3x_4IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="156" codasip:value="MI3x_4IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="174" codasip:value="tp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="191" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="1" codasip:id="MI3x_5IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="25" codasip:value="x5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="48" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="98" codasip:id="MI10x_5_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="134" codasip:value="MI3x_5IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="156" codasip:value="MI3x_5IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="174" codasip:value="t0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="191" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="1" codasip:id="MI3x_6IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="25" codasip:value="x6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="48" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="98" codasip:id="MI10x_6_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="134" codasip:value="MI3x_6IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="156" codasip:value="MI3x_6IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="174" codasip:value="t1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="191" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="1" codasip:id="MI3x_7IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="25" codasip:value="x7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="48" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="98" codasip:id="MI10x_7_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="134" codasip:value="MI3x_7IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="156" codasip:value="MI3x_7IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="174" codasip:value="t2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="191" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="1" codasip:id="MI3x_8IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="25" codasip:value="x8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="48" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="98" codasip:id="MI10x_8_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="134" codasip:value="MI3x_8IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="156" codasip:value="MI3x_8IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="174" codasip:value="fp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="191" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="251" codasip:id="MI10x_8_alias1IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="272"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="287" codasip:value="MI3x_8IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="293"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="309" codasip:value="MI3x_8IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="316"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="327" codasip:value="s0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="335"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="344" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="356"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="1" codasip:id="MI3x_9IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="25" codasip:value="x9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="48" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="98" codasip:id="MI10x_9_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="134" codasip:value="MI3x_9IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="156" codasip:value="MI3x_9IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="174" codasip:value="s1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="191" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="1" codasip:id="MI4x_10IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="26" codasip:value="x10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="50" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="103" codasip:id="MI11x_10_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="140" codasip:value="MI4x_10IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="163" codasip:value="MI4x_10IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="182" codasip:value="a0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="199" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="1" codasip:id="MI4x_11IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="26" codasip:value="x11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="50" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="103" codasip:id="MI11x_11_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="140" codasip:value="MI4x_11IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="163" codasip:value="MI4x_11IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="182" codasip:value="a1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="199" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="1" codasip:id="MI4x_12IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="26" codasip:value="x12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="50" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="103" codasip:id="MI11x_12_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="140" codasip:value="MI4x_12IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="163" codasip:value="MI4x_12IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="182" codasip:value="a2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="199" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="1" codasip:id="MI4x_13IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="26" codasip:value="x13"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="50" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="103" codasip:id="MI11x_13_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="140" codasip:value="MI4x_13IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="163" codasip:value="MI4x_13IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="182" codasip:value="a3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="199" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="1" codasip:id="MI4x_14IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="26" codasip:value="x14"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="50" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="103" codasip:id="MI11x_14_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="140" codasip:value="MI4x_14IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="163" codasip:value="MI4x_14IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="182" codasip:value="a4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="199" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="1" codasip:id="MI4x_15IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="26" codasip:value="x15"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="50" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="103" codasip:id="MI11x_15_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="140" codasip:value="MI4x_15IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="163" codasip:value="MI4x_15IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="182" codasip:value="a5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="199" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="1" codasip:id="MI4x_16IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="26" codasip:value="x16"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="50" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="103" codasip:id="MI11x_16_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="140" codasip:value="MI4x_16IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="163" codasip:value="MI4x_16IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="182" codasip:value="a6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="199" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="1" codasip:id="MI4x_17IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="26" codasip:value="x17"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="50" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="103" codasip:id="MI11x_17_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="140" codasip:value="MI4x_17IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="163" codasip:value="MI4x_17IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="182" codasip:value="a7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="199" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="1" codasip:id="MI4x_18IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="26" codasip:value="x18"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="50" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="103" codasip:id="MI11x_18_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="140" codasip:value="MI4x_18IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="163" codasip:value="MI4x_18IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="182" codasip:value="s2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="199" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="1" codasip:id="MI4x_19IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="26" codasip:value="x19"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="50" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="103" codasip:id="MI11x_19_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="140" codasip:value="MI4x_19IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="163" codasip:value="MI4x_19IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="182" codasip:value="s3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="199" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="1" codasip:id="MI4x_20IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="26" codasip:value="x20"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="50" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="103" codasip:id="MI11x_20_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="140" codasip:value="MI4x_20IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="163" codasip:value="MI4x_20IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="182" codasip:value="s4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="199" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="1" codasip:id="MI4x_21IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="26" codasip:value="x21"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="50" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="103" codasip:id="MI11x_21_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="140" codasip:value="MI4x_21IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="163" codasip:value="MI4x_21IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="182" codasip:value="s5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="199" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="1" codasip:id="MI4x_22IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="26" codasip:value="x22"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="50" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="103" codasip:id="MI11x_22_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="140" codasip:value="MI4x_22IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="163" codasip:value="MI4x_22IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="182" codasip:value="s6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="199" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="1" codasip:id="MI4x_23IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="26" codasip:value="x23"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="50" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="103" codasip:id="MI11x_23_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="140" codasip:value="MI4x_23IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="163" codasip:value="MI4x_23IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="182" codasip:value="s7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="199" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="1" codasip:id="MI4x_24IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="26" codasip:value="x24"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="50" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="103" codasip:id="MI11x_24_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="140" codasip:value="MI4x_24IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="163" codasip:value="MI4x_24IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="182" codasip:value="s8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="199" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="1" codasip:id="MI4x_25IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="26" codasip:value="x25"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="50" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="103" codasip:id="MI11x_25_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="140" codasip:value="MI4x_25IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="163" codasip:value="MI4x_25IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="182" codasip:value="s9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="199" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="1" codasip:id="MI4x_26IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="26" codasip:value="x26"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="50" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="103" codasip:id="MI11x_26_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="140" codasip:value="MI4x_26IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="163" codasip:value="MI4x_26IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="182" codasip:value="s10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="200" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="1" codasip:id="MI4x_27IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="26" codasip:value="x27"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="50" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="103" codasip:id="MI11x_27_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="140" codasip:value="MI4x_27IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="163" codasip:value="MI4x_27IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="182" codasip:value="s11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="200" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="1" codasip:id="MI4x_28IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="26" codasip:value="x28"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="50" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="103" codasip:id="MI11x_28_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="140" codasip:value="MI4x_28IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="163" codasip:value="MI4x_28IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="182" codasip:value="t3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="199" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="1" codasip:id="MI4x_29IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="26" codasip:value="x29"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="50" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="103" codasip:id="MI11x_29_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="140" codasip:value="MI4x_29IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="163" codasip:value="MI4x_29IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="182" codasip:value="t4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="199" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="1" codasip:id="MI4x_30IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="26" codasip:value="x30"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="50" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="103" codasip:id="MI11x_30_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="140" codasip:value="MI4x_30IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="163" codasip:value="MI4x_30IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="182" codasip:value="t5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="199" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="1" codasip:id="MI4x_31IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="26" codasip:value="x31"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="50" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="103" codasip:id="MI11x_31_alias0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="140" codasip:value="MI4x_31IH1_13default_start9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="163" codasip:value="MI4x_31IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="182" codasip:value="t6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="199" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="44" codasip:column="1" codasip:id="MI3x_0IH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="14" codasip:value="x0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="13" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="5"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="1" codasip:id="MI9x_0_aliasIH1_13default_start9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="21"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="37" codasip:value="MI3x_0IH1_13default_start9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="16" codasip:value="zero"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="14" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="42" codasip:column="1" codasip:id="MI7xpr_allIH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="16" codasip:id="MI11xpr_generalIH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="29" codasip:id="MI3x_0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="34" codasip:id="MI9x_0_aliasIH1_13default_start9_7xpr_all2rd"/></codasip:set><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="1" codasip:id="MI11xpr_generalIH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:property_register_class codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="19" codasip:value="MI6rf_xpr"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="92" codasip:id="MI3x_1IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="239" codasip:id="MI10x_1_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="92" codasip:id="MI3x_2IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="239" codasip:id="MI10x_2_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="92" codasip:id="MI3x_3IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="239" codasip:id="MI10x_3_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="92" codasip:id="MI3x_4IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="239" codasip:id="MI10x_4_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="92" codasip:id="MI3x_5IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="239" codasip:id="MI10x_5_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="92" codasip:id="MI3x_6IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="239" codasip:id="MI10x_6_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="92" codasip:id="MI3x_7IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="239" codasip:id="MI10x_7_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="92" codasip:id="MI3x_8IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="239" codasip:id="MI10x_8_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="392" codasip:id="MI10x_8_alias1IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="92" codasip:id="MI3x_9IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="239" codasip:id="MI10x_9_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="96" codasip:id="MI4x_10IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="249" codasip:id="MI11x_10_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="96" codasip:id="MI4x_11IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="249" codasip:id="MI11x_11_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="96" codasip:id="MI4x_12IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="249" codasip:id="MI11x_12_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="96" codasip:id="MI4x_13IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="249" codasip:id="MI11x_13_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="96" codasip:id="MI4x_14IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="249" codasip:id="MI11x_14_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="96" codasip:id="MI4x_15IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="249" codasip:id="MI11x_15_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="96" codasip:id="MI4x_16IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="249" codasip:id="MI11x_16_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="96" codasip:id="MI4x_17IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="249" codasip:id="MI11x_17_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="96" codasip:id="MI4x_18IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="249" codasip:id="MI11x_18_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="96" codasip:id="MI4x_19IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="249" codasip:id="MI11x_19_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="96" codasip:id="MI4x_20IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="249" codasip:id="MI11x_20_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="96" codasip:id="MI4x_21IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="249" codasip:id="MI11x_21_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="96" codasip:id="MI4x_22IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="249" codasip:id="MI11x_22_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="96" codasip:id="MI4x_23IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="249" codasip:id="MI11x_23_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="96" codasip:id="MI4x_24IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="249" codasip:id="MI11x_24_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="96" codasip:id="MI4x_25IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="249" codasip:id="MI11x_25_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="96" codasip:id="MI4x_26IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="250" codasip:id="MI11x_26_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="96" codasip:id="MI4x_27IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="250" codasip:id="MI11x_27_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="96" codasip:id="MI4x_28IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="249" codasip:id="MI11x_28_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="96" codasip:id="MI4x_29IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="249" codasip:id="MI11x_29_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="96" codasip:id="MI4x_30IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="249" codasip:id="MI11x_30_alias0IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="96" codasip:id="MI4x_31IH1_13default_start9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="249" codasip:id="MI11x_31_alias0IH1_13default_start9_7xpr_all2rd"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="1" codasip:id="MI3x_1IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="25" codasip:value="x1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="48" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="98" codasip:id="MI10x_1_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="134" codasip:value="MI3x_1IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="156" codasip:value="MI3x_1IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="174" codasip:value="ra"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="191" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="1" codasip:id="MI3x_2IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="25" codasip:value="x2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="48" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="98" codasip:id="MI10x_2_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="134" codasip:value="MI3x_2IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="156" codasip:value="MI3x_2IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="174" codasip:value="sp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="191" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="1" codasip:id="MI3x_3IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="25" codasip:value="x3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="48" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="98" codasip:id="MI10x_3_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="134" codasip:value="MI3x_3IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="156" codasip:value="MI3x_3IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="174" codasip:value="gp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="191" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="1" codasip:id="MI3x_4IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="25" codasip:value="x4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="48" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="98" codasip:id="MI10x_4_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="134" codasip:value="MI3x_4IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="156" codasip:value="MI3x_4IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="174" codasip:value="tp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="191" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="1" codasip:id="MI3x_5IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="25" codasip:value="x5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="48" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="98" codasip:id="MI10x_5_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="134" codasip:value="MI3x_5IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="156" codasip:value="MI3x_5IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="174" codasip:value="t0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="191" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="1" codasip:id="MI3x_6IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="25" codasip:value="x6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="48" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="98" codasip:id="MI10x_6_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="134" codasip:value="MI3x_6IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="156" codasip:value="MI3x_6IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="174" codasip:value="t1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="191" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="1" codasip:id="MI3x_7IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="25" codasip:value="x7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="48" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="98" codasip:id="MI10x_7_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="134" codasip:value="MI3x_7IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="156" codasip:value="MI3x_7IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="174" codasip:value="t2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="191" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="1" codasip:id="MI3x_8IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="25" codasip:value="x8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="48" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="98" codasip:id="MI10x_8_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="134" codasip:value="MI3x_8IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="156" codasip:value="MI3x_8IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="174" codasip:value="fp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="191" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="251" codasip:id="MI10x_8_alias1IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="272"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="287" codasip:value="MI3x_8IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="293"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="309" codasip:value="MI3x_8IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="316"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="327" codasip:value="s0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="335"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="344" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="356"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="1" codasip:id="MI3x_9IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="25" codasip:value="x9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="48" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="98" codasip:id="MI10x_9_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="134" codasip:value="MI3x_9IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="156" codasip:value="MI3x_9IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="174" codasip:value="s1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="191" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="1" codasip:id="MI4x_10IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="26" codasip:value="x10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="50" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="103" codasip:id="MI11x_10_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="140" codasip:value="MI4x_10IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="163" codasip:value="MI4x_10IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="182" codasip:value="a0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="199" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="1" codasip:id="MI4x_11IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="26" codasip:value="x11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="50" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="103" codasip:id="MI11x_11_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="140" codasip:value="MI4x_11IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="163" codasip:value="MI4x_11IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="182" codasip:value="a1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="199" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="1" codasip:id="MI4x_12IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="26" codasip:value="x12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="50" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="103" codasip:id="MI11x_12_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="140" codasip:value="MI4x_12IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="163" codasip:value="MI4x_12IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="182" codasip:value="a2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="199" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="1" codasip:id="MI4x_13IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="26" codasip:value="x13"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="50" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="103" codasip:id="MI11x_13_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="140" codasip:value="MI4x_13IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="163" codasip:value="MI4x_13IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="182" codasip:value="a3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="199" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="1" codasip:id="MI4x_14IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="26" codasip:value="x14"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="50" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="103" codasip:id="MI11x_14_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="140" codasip:value="MI4x_14IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="163" codasip:value="MI4x_14IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="182" codasip:value="a4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="199" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="1" codasip:id="MI4x_15IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="26" codasip:value="x15"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="50" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="103" codasip:id="MI11x_15_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="140" codasip:value="MI4x_15IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="163" codasip:value="MI4x_15IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="182" codasip:value="a5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="199" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="1" codasip:id="MI4x_16IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="26" codasip:value="x16"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="50" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="103" codasip:id="MI11x_16_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="140" codasip:value="MI4x_16IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="163" codasip:value="MI4x_16IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="182" codasip:value="a6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="199" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="1" codasip:id="MI4x_17IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="26" codasip:value="x17"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="50" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="103" codasip:id="MI11x_17_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="140" codasip:value="MI4x_17IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="163" codasip:value="MI4x_17IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="182" codasip:value="a7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="199" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="1" codasip:id="MI4x_18IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="26" codasip:value="x18"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="50" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="103" codasip:id="MI11x_18_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="140" codasip:value="MI4x_18IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="163" codasip:value="MI4x_18IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="182" codasip:value="s2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="199" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="1" codasip:id="MI4x_19IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="26" codasip:value="x19"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="50" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="103" codasip:id="MI11x_19_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="140" codasip:value="MI4x_19IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="163" codasip:value="MI4x_19IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="182" codasip:value="s3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="199" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="1" codasip:id="MI4x_20IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="26" codasip:value="x20"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="50" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="103" codasip:id="MI11x_20_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="140" codasip:value="MI4x_20IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="163" codasip:value="MI4x_20IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="182" codasip:value="s4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="199" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="1" codasip:id="MI4x_21IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="26" codasip:value="x21"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="50" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="103" codasip:id="MI11x_21_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="140" codasip:value="MI4x_21IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="163" codasip:value="MI4x_21IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="182" codasip:value="s5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="199" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="1" codasip:id="MI4x_22IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="26" codasip:value="x22"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="50" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="103" codasip:id="MI11x_22_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="140" codasip:value="MI4x_22IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="163" codasip:value="MI4x_22IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="182" codasip:value="s6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="199" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="1" codasip:id="MI4x_23IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="26" codasip:value="x23"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="50" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="103" codasip:id="MI11x_23_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="140" codasip:value="MI4x_23IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="163" codasip:value="MI4x_23IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="182" codasip:value="s7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="199" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="1" codasip:id="MI4x_24IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="26" codasip:value="x24"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="50" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="103" codasip:id="MI11x_24_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="140" codasip:value="MI4x_24IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="163" codasip:value="MI4x_24IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="182" codasip:value="s8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="199" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="1" codasip:id="MI4x_25IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="26" codasip:value="x25"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="50" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="103" codasip:id="MI11x_25_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="140" codasip:value="MI4x_25IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="163" codasip:value="MI4x_25IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="182" codasip:value="s9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="199" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="1" codasip:id="MI4x_26IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="26" codasip:value="x26"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="50" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="103" codasip:id="MI11x_26_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="140" codasip:value="MI4x_26IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="163" codasip:value="MI4x_26IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="182" codasip:value="s10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="200" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="1" codasip:id="MI4x_27IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="26" codasip:value="x27"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="50" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="103" codasip:id="MI11x_27_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="140" codasip:value="MI4x_27IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="163" codasip:value="MI4x_27IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="182" codasip:value="s11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="200" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="1" codasip:id="MI4x_28IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="26" codasip:value="x28"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="50" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="103" codasip:id="MI11x_28_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="140" codasip:value="MI4x_28IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="163" codasip:value="MI4x_28IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="182" codasip:value="t3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="199" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="1" codasip:id="MI4x_29IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="26" codasip:value="x29"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="50" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="103" codasip:id="MI11x_29_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="140" codasip:value="MI4x_29IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="163" codasip:value="MI4x_29IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="182" codasip:value="t4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="199" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="1" codasip:id="MI4x_30IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="26" codasip:value="x30"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="50" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="103" codasip:id="MI11x_30_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="140" codasip:value="MI4x_30IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="163" codasip:value="MI4x_30IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="182" codasip:value="t5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="199" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="1" codasip:id="MI4x_31IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="26" codasip:value="x31"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="50" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="103" codasip:id="MI11x_31_alias0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="140" codasip:value="MI4x_31IH1_13default_start9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="163" codasip:value="MI4x_31IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="182" codasip:value="t6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="199" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="44" codasip:column="1" codasip:id="MI3x_0IH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="14" codasip:value="x0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="13" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="5"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="1" codasip:id="MI9x_0_aliasIH1_13default_start9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="21"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="37" codasip:value="MI3x_0IH1_13default_start9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="16" codasip:value="zero"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="14" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="126" codasip:column="1" codasip:id="MI5uimm5IH1_13default_start7_5uimm53imm"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="128" codasip:column="5" codasip:id="MI5valueIH1_13default_start7_5uimm53imm1_5uimm5" codasip:signed="0" codasip:label="0" codasip:symbol="1" codasip:bit_width="5"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="130" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="130" codasip:column="15" codasip:id="MI5valueIH1_13default_start7_5uimm53imm1_5uimm5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="131" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="131" codasip:column="13" codasip:id="MI5valueIH1_13default_start7_5uimm53imm1_5uimm5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="133" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="133" codasip:column="13" codasip:value="MI5valueIH1_13default_start7_5uimm53imm1_5uimm5"/></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="138" codasip:column="1" codasip:id="MI6simm12IH1_13default_start8_6simm124simm"><codasip:coding_sizes><codasip:coding_size codasip:value="12"/></codasip:coding_sizes><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="140" codasip:column="5" codasip:id="MI5valueIH1_13default_start8_6simm124simm1_6simm12" codasip:signed="1" codasip:label="0" codasip:symbol="1" codasip:bit_width="12"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="142" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="142" codasip:column="15" codasip:id="MI5valueIH1_13default_start8_6simm124simm1_6simm12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="143" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="143" codasip:column="13" codasip:id="MI5valueIH1_13default_start8_6simm124simm1_6simm12"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="145" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="145" codasip:column="13" codasip:value="MI5valueIH1_13default_start8_6simm124simm1_6simm12"/></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="160" codasip:column="1" codasip:id="MI6uimm20IH1_13default_start8_6uimm203imm"><codasip:coding_sizes><codasip:coding_size codasip:value="20"/></codasip:coding_sizes><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="162" codasip:column="5" codasip:id="MI5valueIH1_13default_start8_6uimm203imm1_6uimm20" codasip:signed="0" codasip:label="0" codasip:symbol="1" codasip:bit_width="20"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="164" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="164" codasip:column="15" codasip:id="MI5valueIH1_13default_start8_6uimm203imm1_6uimm20"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="165" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="165" codasip:column="13" codasip:id="MI5valueIH1_13default_start8_6uimm203imm1_6uimm20"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="167" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="167" codasip:column="13" codasip:value="MI5valueIH1_13default_start8_6uimm203imm1_6uimm20"/></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="187" codasip:column="1" codasip:id="MI15relative_addr20IH1_13default_start18_15relative_addr204simm"><codasip:coding_sizes><codasip:coding_size codasip:value="20"/></codasip:coding_sizes><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="189" codasip:column="5" codasip:id="MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20" codasip:signed="1" codasip:label="1" codasip:symbol="1" codasip:bit_width="20"><codasip:encoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="47" codasip:type="&gt;&gt;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="28" codasip:type="-"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="21" codasip:value="MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="50"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="50"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="50" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="50" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:encoding><codasip:decoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="41" codasip:type="+"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="35" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="21" codasip:type="int" codasip:value="int21"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="28" codasip:value="MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="38"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="38"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="38" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="38" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:decoding></codasip:attribute><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="196" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="196" codasip:column="15" codasip:id="MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="197" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="197" codasip:column="13" codasip:id="MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="5"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="27" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="13"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="13"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="13" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="20" codasip:value="MI6addr20IH1_13default_start18_15relative_addr204simm1_15relative_addr20"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="30" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="30" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="174" codasip:column="1" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr123imm"><codasip:coding_sizes><codasip:coding_size codasip:value="12"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="176" codasip:column="5" codasip:id="MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12" codasip:signed="1" codasip:label="1" codasip:symbol="1" codasip:bit_width="12"><codasip:encoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="47" codasip:type="&gt;&gt;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="28" codasip:type="-"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="21" codasip:value="MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:encoding><codasip:decoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="41" codasip:type="+"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="35" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21" codasip:type="int" codasip:value="int13"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="28" codasip:value="MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:decoding></codasip:attribute><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="182" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="182" codasip:column="15" codasip:id="MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="183" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="183" codasip:column="12" codasip:id="MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="5"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="27" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="20" codasip:value="MI6addr12IH1_13default_start18_15relative_addr123imm1_15relative_addr12"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="174" codasip:column="1" codasip:id="MI15relative_addr12IH1_13default_start18_15relative_addr124simm"><codasip:coding_sizes><codasip:coding_size codasip:value="12"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="176" codasip:column="5" codasip:id="MI6addr12IH1_13default_start18_15relative_addr124simm1_15relative_addr12" codasip:signed="1" codasip:label="1" codasip:symbol="1" codasip:bit_width="12"><codasip:encoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="47" codasip:type="&gt;&gt;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="28" codasip:type="-"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="21" codasip:value="MI6addr12IH1_13default_start18_15relative_addr124simm1_15relative_addr12"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:encoding><codasip:decoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="41" codasip:type="+"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="35" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21" codasip:type="int" codasip:value="int13"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="28" codasip:value="MI6addr12IH1_13default_start18_15relative_addr124simm1_15relative_addr12"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:decoding></codasip:attribute><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="182" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="182" codasip:column="15" codasip:id="MI6addr12IH1_13default_start18_15relative_addr124simm1_15relative_addr12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="183" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="183" codasip:column="12" codasip:id="MI6addr12IH1_13default_start18_15relative_addr124simm1_15relative_addr12"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="5"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="27" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="20" codasip:value="MI6addr12IH1_13default_start18_15relative_addr124simm1_15relative_addr12"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:return></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="42" codasip:column="1" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="16" codasip:id="MI11xpr_generalIH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="29" codasip:id="MI3x_0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="34" codasip:id="MI9x_0_aliasIH5_3isa3isa9_7xpr_all3rs1"/></codasip:set><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="1" codasip:id="MI11xpr_generalIH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:property_register_class codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="19" codasip:value="MI6rf_xpr"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="92" codasip:id="MI3x_1IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="239" codasip:id="MI10x_1_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="92" codasip:id="MI3x_2IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="239" codasip:id="MI10x_2_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="92" codasip:id="MI3x_3IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="239" codasip:id="MI10x_3_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="92" codasip:id="MI3x_4IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="239" codasip:id="MI10x_4_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="92" codasip:id="MI3x_5IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="239" codasip:id="MI10x_5_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="92" codasip:id="MI3x_6IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="239" codasip:id="MI10x_6_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="92" codasip:id="MI3x_7IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="239" codasip:id="MI10x_7_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="92" codasip:id="MI3x_8IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="239" codasip:id="MI10x_8_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="392" codasip:id="MI10x_8_alias1IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="92" codasip:id="MI3x_9IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="239" codasip:id="MI10x_9_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="96" codasip:id="MI4x_10IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="249" codasip:id="MI11x_10_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="96" codasip:id="MI4x_11IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="249" codasip:id="MI11x_11_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="96" codasip:id="MI4x_12IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="249" codasip:id="MI11x_12_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="96" codasip:id="MI4x_13IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="249" codasip:id="MI11x_13_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="96" codasip:id="MI4x_14IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="249" codasip:id="MI11x_14_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="96" codasip:id="MI4x_15IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="249" codasip:id="MI11x_15_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="96" codasip:id="MI4x_16IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="249" codasip:id="MI11x_16_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="96" codasip:id="MI4x_17IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="249" codasip:id="MI11x_17_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="96" codasip:id="MI4x_18IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="249" codasip:id="MI11x_18_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="96" codasip:id="MI4x_19IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="249" codasip:id="MI11x_19_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="96" codasip:id="MI4x_20IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="249" codasip:id="MI11x_20_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="96" codasip:id="MI4x_21IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="249" codasip:id="MI11x_21_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="96" codasip:id="MI4x_22IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="249" codasip:id="MI11x_22_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="96" codasip:id="MI4x_23IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="249" codasip:id="MI11x_23_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="96" codasip:id="MI4x_24IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="249" codasip:id="MI11x_24_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="96" codasip:id="MI4x_25IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="249" codasip:id="MI11x_25_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="96" codasip:id="MI4x_26IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="250" codasip:id="MI11x_26_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="96" codasip:id="MI4x_27IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="250" codasip:id="MI11x_27_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="96" codasip:id="MI4x_28IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="249" codasip:id="MI11x_28_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="96" codasip:id="MI4x_29IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="249" codasip:id="MI11x_29_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="96" codasip:id="MI4x_30IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="249" codasip:id="MI11x_30_alias0IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="96" codasip:id="MI4x_31IH5_3isa3isa9_7xpr_all3rs1"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="249" codasip:id="MI11x_31_alias0IH5_3isa3isa9_7xpr_all3rs1"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="1" codasip:id="MI3x_1IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="25" codasip:value="x1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="48" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="98" codasip:id="MI10x_1_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="134" codasip:value="MI3x_1IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="156" codasip:value="MI3x_1IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="174" codasip:value="ra"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="191" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="1" codasip:id="MI3x_2IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="25" codasip:value="x2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="48" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="98" codasip:id="MI10x_2_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="134" codasip:value="MI3x_2IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="156" codasip:value="MI3x_2IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="174" codasip:value="sp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="191" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="1" codasip:id="MI3x_3IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="25" codasip:value="x3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="48" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="98" codasip:id="MI10x_3_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="134" codasip:value="MI3x_3IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="156" codasip:value="MI3x_3IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="174" codasip:value="gp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="191" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="1" codasip:id="MI3x_4IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="25" codasip:value="x4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="48" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="98" codasip:id="MI10x_4_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="134" codasip:value="MI3x_4IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="156" codasip:value="MI3x_4IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="174" codasip:value="tp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="191" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="1" codasip:id="MI3x_5IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="25" codasip:value="x5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="48" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="98" codasip:id="MI10x_5_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="134" codasip:value="MI3x_5IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="156" codasip:value="MI3x_5IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="174" codasip:value="t0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="191" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="1" codasip:id="MI3x_6IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="25" codasip:value="x6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="48" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="98" codasip:id="MI10x_6_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="134" codasip:value="MI3x_6IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="156" codasip:value="MI3x_6IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="174" codasip:value="t1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="191" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="1" codasip:id="MI3x_7IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="25" codasip:value="x7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="48" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="98" codasip:id="MI10x_7_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="134" codasip:value="MI3x_7IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="156" codasip:value="MI3x_7IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="174" codasip:value="t2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="191" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="1" codasip:id="MI3x_8IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="25" codasip:value="x8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="48" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="98" codasip:id="MI10x_8_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="134" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="156" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="174" codasip:value="fp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="191" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="251" codasip:id="MI10x_8_alias1IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="272"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="287" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="293"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="309" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="316"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="327" codasip:value="s0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="335"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="344" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="356"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="1" codasip:id="MI3x_9IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="25" codasip:value="x9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="48" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="98" codasip:id="MI10x_9_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="134" codasip:value="MI3x_9IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="156" codasip:value="MI3x_9IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="174" codasip:value="s1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="191" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="1" codasip:id="MI4x_10IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="26" codasip:value="x10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="50" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="103" codasip:id="MI11x_10_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="140" codasip:value="MI4x_10IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="163" codasip:value="MI4x_10IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="182" codasip:value="a0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="199" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="1" codasip:id="MI4x_11IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="26" codasip:value="x11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="50" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="103" codasip:id="MI11x_11_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="140" codasip:value="MI4x_11IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="163" codasip:value="MI4x_11IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="182" codasip:value="a1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="199" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="1" codasip:id="MI4x_12IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="26" codasip:value="x12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="50" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="103" codasip:id="MI11x_12_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="140" codasip:value="MI4x_12IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="163" codasip:value="MI4x_12IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="182" codasip:value="a2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="199" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="1" codasip:id="MI4x_13IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="26" codasip:value="x13"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="50" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="103" codasip:id="MI11x_13_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="140" codasip:value="MI4x_13IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="163" codasip:value="MI4x_13IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="182" codasip:value="a3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="199" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="1" codasip:id="MI4x_14IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="26" codasip:value="x14"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="50" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="103" codasip:id="MI11x_14_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="140" codasip:value="MI4x_14IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="163" codasip:value="MI4x_14IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="182" codasip:value="a4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="199" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="1" codasip:id="MI4x_15IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="26" codasip:value="x15"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="50" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="103" codasip:id="MI11x_15_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="140" codasip:value="MI4x_15IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="163" codasip:value="MI4x_15IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="182" codasip:value="a5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="199" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="1" codasip:id="MI4x_16IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="26" codasip:value="x16"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="50" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="103" codasip:id="MI11x_16_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="140" codasip:value="MI4x_16IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="163" codasip:value="MI4x_16IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="182" codasip:value="a6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="199" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="1" codasip:id="MI4x_17IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="26" codasip:value="x17"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="50" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="103" codasip:id="MI11x_17_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="140" codasip:value="MI4x_17IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="163" codasip:value="MI4x_17IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="182" codasip:value="a7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="199" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="1" codasip:id="MI4x_18IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="26" codasip:value="x18"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="50" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="103" codasip:id="MI11x_18_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="140" codasip:value="MI4x_18IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="163" codasip:value="MI4x_18IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="182" codasip:value="s2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="199" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="1" codasip:id="MI4x_19IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="26" codasip:value="x19"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="50" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="103" codasip:id="MI11x_19_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="140" codasip:value="MI4x_19IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="163" codasip:value="MI4x_19IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="182" codasip:value="s3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="199" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="1" codasip:id="MI4x_20IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="26" codasip:value="x20"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="50" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="103" codasip:id="MI11x_20_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="140" codasip:value="MI4x_20IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="163" codasip:value="MI4x_20IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="182" codasip:value="s4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="199" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="1" codasip:id="MI4x_21IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="26" codasip:value="x21"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="50" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="103" codasip:id="MI11x_21_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="140" codasip:value="MI4x_21IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="163" codasip:value="MI4x_21IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="182" codasip:value="s5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="199" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="1" codasip:id="MI4x_22IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="26" codasip:value="x22"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="50" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="103" codasip:id="MI11x_22_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="140" codasip:value="MI4x_22IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="163" codasip:value="MI4x_22IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="182" codasip:value="s6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="199" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="1" codasip:id="MI4x_23IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="26" codasip:value="x23"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="50" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="103" codasip:id="MI11x_23_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="140" codasip:value="MI4x_23IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="163" codasip:value="MI4x_23IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="182" codasip:value="s7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="199" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="1" codasip:id="MI4x_24IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="26" codasip:value="x24"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="50" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="103" codasip:id="MI11x_24_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="140" codasip:value="MI4x_24IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="163" codasip:value="MI4x_24IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="182" codasip:value="s8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="199" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="1" codasip:id="MI4x_25IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="26" codasip:value="x25"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="50" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="103" codasip:id="MI11x_25_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="140" codasip:value="MI4x_25IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="163" codasip:value="MI4x_25IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="182" codasip:value="s9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="199" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="1" codasip:id="MI4x_26IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="26" codasip:value="x26"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="50" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="103" codasip:id="MI11x_26_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="140" codasip:value="MI4x_26IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="163" codasip:value="MI4x_26IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="182" codasip:value="s10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="200" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="1" codasip:id="MI4x_27IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="26" codasip:value="x27"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="50" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="103" codasip:id="MI11x_27_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="140" codasip:value="MI4x_27IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="163" codasip:value="MI4x_27IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="182" codasip:value="s11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="200" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="1" codasip:id="MI4x_28IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="26" codasip:value="x28"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="50" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="103" codasip:id="MI11x_28_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="140" codasip:value="MI4x_28IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="163" codasip:value="MI4x_28IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="182" codasip:value="t3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="199" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="1" codasip:id="MI4x_29IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="26" codasip:value="x29"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="50" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="103" codasip:id="MI11x_29_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="140" codasip:value="MI4x_29IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="163" codasip:value="MI4x_29IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="182" codasip:value="t4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="199" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="1" codasip:id="MI4x_30IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="26" codasip:value="x30"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="50" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="103" codasip:id="MI11x_30_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="140" codasip:value="MI4x_30IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="163" codasip:value="MI4x_30IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="182" codasip:value="t5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="199" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="1" codasip:id="MI4x_31IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="26" codasip:value="x31"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="50" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="103" codasip:id="MI11x_31_alias0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="140" codasip:value="MI4x_31IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="163" codasip:value="MI4x_31IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="182" codasip:value="t6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="199" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="44" codasip:column="1" codasip:id="MI3x_0IH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="14" codasip:value="x0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="13" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="5"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="1" codasip:id="MI9x_0_aliasIH5_3isa3isa9_7xpr_all3rs1"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="21"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="37" codasip:value="MI3x_0IH5_3isa3isa9_7xpr_all3rs1"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="16" codasip:value="zero"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="14" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="42" codasip:column="1" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="16" codasip:id="MI11xpr_generalIH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="29" codasip:id="MI3x_0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="34" codasip:id="MI9x_0_aliasIH5_3isa3isa9_7xpr_all3rs2"/></codasip:set><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="1" codasip:id="MI11xpr_generalIH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:property_register_class codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="19" codasip:value="MI6rf_xpr"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="92" codasip:id="MI3x_1IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="239" codasip:id="MI10x_1_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="92" codasip:id="MI3x_2IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="239" codasip:id="MI10x_2_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="92" codasip:id="MI3x_3IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="239" codasip:id="MI10x_3_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="92" codasip:id="MI3x_4IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="239" codasip:id="MI10x_4_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="92" codasip:id="MI3x_5IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="239" codasip:id="MI10x_5_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="92" codasip:id="MI3x_6IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="239" codasip:id="MI10x_6_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="92" codasip:id="MI3x_7IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="239" codasip:id="MI10x_7_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="92" codasip:id="MI3x_8IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="239" codasip:id="MI10x_8_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="392" codasip:id="MI10x_8_alias1IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="92" codasip:id="MI3x_9IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="239" codasip:id="MI10x_9_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="96" codasip:id="MI4x_10IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="249" codasip:id="MI11x_10_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="96" codasip:id="MI4x_11IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="249" codasip:id="MI11x_11_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="96" codasip:id="MI4x_12IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="249" codasip:id="MI11x_12_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="96" codasip:id="MI4x_13IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="249" codasip:id="MI11x_13_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="96" codasip:id="MI4x_14IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="249" codasip:id="MI11x_14_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="96" codasip:id="MI4x_15IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="249" codasip:id="MI11x_15_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="96" codasip:id="MI4x_16IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="249" codasip:id="MI11x_16_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="96" codasip:id="MI4x_17IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="249" codasip:id="MI11x_17_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="96" codasip:id="MI4x_18IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="249" codasip:id="MI11x_18_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="96" codasip:id="MI4x_19IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="249" codasip:id="MI11x_19_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="96" codasip:id="MI4x_20IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="249" codasip:id="MI11x_20_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="96" codasip:id="MI4x_21IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="249" codasip:id="MI11x_21_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="96" codasip:id="MI4x_22IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="249" codasip:id="MI11x_22_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="96" codasip:id="MI4x_23IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="249" codasip:id="MI11x_23_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="96" codasip:id="MI4x_24IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="249" codasip:id="MI11x_24_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="96" codasip:id="MI4x_25IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="249" codasip:id="MI11x_25_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="96" codasip:id="MI4x_26IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="250" codasip:id="MI11x_26_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="96" codasip:id="MI4x_27IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="250" codasip:id="MI11x_27_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="96" codasip:id="MI4x_28IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="249" codasip:id="MI11x_28_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="96" codasip:id="MI4x_29IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="249" codasip:id="MI11x_29_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="96" codasip:id="MI4x_30IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="249" codasip:id="MI11x_30_alias0IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="96" codasip:id="MI4x_31IH5_3isa3isa9_7xpr_all3rs2"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="249" codasip:id="MI11x_31_alias0IH5_3isa3isa9_7xpr_all3rs2"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="1" codasip:id="MI3x_1IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="25" codasip:value="x1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="48" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="98" codasip:id="MI10x_1_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="134" codasip:value="MI3x_1IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="156" codasip:value="MI3x_1IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="174" codasip:value="ra"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="191" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="1" codasip:id="MI3x_2IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="25" codasip:value="x2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="48" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="98" codasip:id="MI10x_2_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="134" codasip:value="MI3x_2IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="156" codasip:value="MI3x_2IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="174" codasip:value="sp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="191" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="1" codasip:id="MI3x_3IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="25" codasip:value="x3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="48" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="98" codasip:id="MI10x_3_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="134" codasip:value="MI3x_3IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="156" codasip:value="MI3x_3IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="174" codasip:value="gp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="191" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="1" codasip:id="MI3x_4IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="25" codasip:value="x4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="48" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="98" codasip:id="MI10x_4_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="134" codasip:value="MI3x_4IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="156" codasip:value="MI3x_4IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="174" codasip:value="tp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="191" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="1" codasip:id="MI3x_5IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="25" codasip:value="x5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="48" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="98" codasip:id="MI10x_5_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="134" codasip:value="MI3x_5IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="156" codasip:value="MI3x_5IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="174" codasip:value="t0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="191" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="1" codasip:id="MI3x_6IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="25" codasip:value="x6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="48" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="98" codasip:id="MI10x_6_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="134" codasip:value="MI3x_6IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="156" codasip:value="MI3x_6IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="174" codasip:value="t1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="191" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="1" codasip:id="MI3x_7IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="25" codasip:value="x7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="48" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="98" codasip:id="MI10x_7_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="134" codasip:value="MI3x_7IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="156" codasip:value="MI3x_7IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="174" codasip:value="t2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="191" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="1" codasip:id="MI3x_8IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="25" codasip:value="x8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="48" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="98" codasip:id="MI10x_8_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="134" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="156" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="174" codasip:value="fp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="191" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="251" codasip:id="MI10x_8_alias1IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="272"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="287" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="293"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="309" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="316"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="327" codasip:value="s0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="335"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="344" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="356"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="1" codasip:id="MI3x_9IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="25" codasip:value="x9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="48" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="98" codasip:id="MI10x_9_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="134" codasip:value="MI3x_9IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="156" codasip:value="MI3x_9IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="174" codasip:value="s1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="191" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="1" codasip:id="MI4x_10IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="26" codasip:value="x10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="50" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="103" codasip:id="MI11x_10_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="140" codasip:value="MI4x_10IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="163" codasip:value="MI4x_10IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="182" codasip:value="a0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="199" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="1" codasip:id="MI4x_11IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="26" codasip:value="x11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="50" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="103" codasip:id="MI11x_11_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="140" codasip:value="MI4x_11IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="163" codasip:value="MI4x_11IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="182" codasip:value="a1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="199" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="1" codasip:id="MI4x_12IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="26" codasip:value="x12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="50" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="103" codasip:id="MI11x_12_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="140" codasip:value="MI4x_12IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="163" codasip:value="MI4x_12IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="182" codasip:value="a2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="199" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="1" codasip:id="MI4x_13IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="26" codasip:value="x13"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="50" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="103" codasip:id="MI11x_13_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="140" codasip:value="MI4x_13IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="163" codasip:value="MI4x_13IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="182" codasip:value="a3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="199" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="1" codasip:id="MI4x_14IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="26" codasip:value="x14"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="50" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="103" codasip:id="MI11x_14_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="140" codasip:value="MI4x_14IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="163" codasip:value="MI4x_14IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="182" codasip:value="a4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="199" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="1" codasip:id="MI4x_15IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="26" codasip:value="x15"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="50" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="103" codasip:id="MI11x_15_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="140" codasip:value="MI4x_15IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="163" codasip:value="MI4x_15IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="182" codasip:value="a5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="199" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="1" codasip:id="MI4x_16IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="26" codasip:value="x16"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="50" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="103" codasip:id="MI11x_16_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="140" codasip:value="MI4x_16IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="163" codasip:value="MI4x_16IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="182" codasip:value="a6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="199" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="1" codasip:id="MI4x_17IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="26" codasip:value="x17"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="50" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="103" codasip:id="MI11x_17_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="140" codasip:value="MI4x_17IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="163" codasip:value="MI4x_17IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="182" codasip:value="a7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="199" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="1" codasip:id="MI4x_18IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="26" codasip:value="x18"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="50" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="103" codasip:id="MI11x_18_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="140" codasip:value="MI4x_18IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="163" codasip:value="MI4x_18IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="182" codasip:value="s2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="199" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="1" codasip:id="MI4x_19IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="26" codasip:value="x19"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="50" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="103" codasip:id="MI11x_19_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="140" codasip:value="MI4x_19IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="163" codasip:value="MI4x_19IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="182" codasip:value="s3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="199" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="1" codasip:id="MI4x_20IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="26" codasip:value="x20"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="50" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="103" codasip:id="MI11x_20_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="140" codasip:value="MI4x_20IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="163" codasip:value="MI4x_20IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="182" codasip:value="s4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="199" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="1" codasip:id="MI4x_21IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="26" codasip:value="x21"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="50" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="103" codasip:id="MI11x_21_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="140" codasip:value="MI4x_21IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="163" codasip:value="MI4x_21IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="182" codasip:value="s5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="199" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="1" codasip:id="MI4x_22IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="26" codasip:value="x22"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="50" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="103" codasip:id="MI11x_22_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="140" codasip:value="MI4x_22IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="163" codasip:value="MI4x_22IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="182" codasip:value="s6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="199" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="1" codasip:id="MI4x_23IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="26" codasip:value="x23"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="50" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="103" codasip:id="MI11x_23_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="140" codasip:value="MI4x_23IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="163" codasip:value="MI4x_23IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="182" codasip:value="s7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="199" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="1" codasip:id="MI4x_24IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="26" codasip:value="x24"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="50" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="103" codasip:id="MI11x_24_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="140" codasip:value="MI4x_24IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="163" codasip:value="MI4x_24IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="182" codasip:value="s8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="199" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="1" codasip:id="MI4x_25IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="26" codasip:value="x25"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="50" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="103" codasip:id="MI11x_25_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="140" codasip:value="MI4x_25IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="163" codasip:value="MI4x_25IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="182" codasip:value="s9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="199" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="1" codasip:id="MI4x_26IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="26" codasip:value="x26"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="50" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="103" codasip:id="MI11x_26_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="140" codasip:value="MI4x_26IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="163" codasip:value="MI4x_26IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="182" codasip:value="s10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="200" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="1" codasip:id="MI4x_27IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="26" codasip:value="x27"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="50" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="103" codasip:id="MI11x_27_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="140" codasip:value="MI4x_27IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="163" codasip:value="MI4x_27IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="182" codasip:value="s11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="200" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="1" codasip:id="MI4x_28IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="26" codasip:value="x28"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="50" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="103" codasip:id="MI11x_28_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="140" codasip:value="MI4x_28IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="163" codasip:value="MI4x_28IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="182" codasip:value="t3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="199" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="1" codasip:id="MI4x_29IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="26" codasip:value="x29"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="50" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="103" codasip:id="MI11x_29_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="140" codasip:value="MI4x_29IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="163" codasip:value="MI4x_29IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="182" codasip:value="t4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="199" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="1" codasip:id="MI4x_30IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="26" codasip:value="x30"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="50" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="103" codasip:id="MI11x_30_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="140" codasip:value="MI4x_30IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="163" codasip:value="MI4x_30IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="182" codasip:value="t5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="199" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="1" codasip:id="MI4x_31IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="26" codasip:value="x31"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="50" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="103" codasip:id="MI11x_31_alias0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="140" codasip:value="MI4x_31IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="163" codasip:value="MI4x_31IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="182" codasip:value="t6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="199" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="44" codasip:column="1" codasip:id="MI3x_0IH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="14" codasip:value="x0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="13" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="5"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="1" codasip:id="MI9x_0_aliasIH5_3isa3isa9_7xpr_all3rs2"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="21"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="37" codasip:value="MI3x_0IH5_3isa3isa9_7xpr_all3rs2"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="16" codasip:value="zero"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="14" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary></codasip:element><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="42" codasip:column="1" codasip:id="MI7xpr_allIH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="16" codasip:id="MI11xpr_generalIH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="29" codasip:id="MI3x_0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="96" codasip:column="34" codasip:id="MI9x_0_aliasIH5_3isa3isa9_7xpr_all2rd"/></codasip:set><codasip:set codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="1" codasip:id="MI11xpr_generalIH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:property_register_class codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="41" codasip:column="19" codasip:value="MI6rf_xpr"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="92" codasip:id="MI3x_1IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="239" codasip:id="MI10x_1_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="92" codasip:id="MI3x_2IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="239" codasip:id="MI10x_2_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="92" codasip:id="MI3x_3IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="239" codasip:id="MI10x_3_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="92" codasip:id="MI3x_4IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="239" codasip:id="MI10x_4_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="92" codasip:id="MI3x_5IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="239" codasip:id="MI10x_5_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="92" codasip:id="MI3x_6IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="239" codasip:id="MI10x_6_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="92" codasip:id="MI3x_7IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="239" codasip:id="MI10x_7_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="92" codasip:id="MI3x_8IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="239" codasip:id="MI10x_8_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="392" codasip:id="MI10x_8_alias1IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="92" codasip:id="MI3x_9IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="239" codasip:id="MI10x_9_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="96" codasip:id="MI4x_10IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="249" codasip:id="MI11x_10_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="96" codasip:id="MI4x_11IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="249" codasip:id="MI11x_11_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="96" codasip:id="MI4x_12IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="249" codasip:id="MI11x_12_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="96" codasip:id="MI4x_13IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="249" codasip:id="MI11x_13_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="96" codasip:id="MI4x_14IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="249" codasip:id="MI11x_14_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="96" codasip:id="MI4x_15IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="249" codasip:id="MI11x_15_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="96" codasip:id="MI4x_16IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="249" codasip:id="MI11x_16_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="96" codasip:id="MI4x_17IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="249" codasip:id="MI11x_17_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="96" codasip:id="MI4x_18IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="249" codasip:id="MI11x_18_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="96" codasip:id="MI4x_19IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="249" codasip:id="MI11x_19_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="96" codasip:id="MI4x_20IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="249" codasip:id="MI11x_20_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="96" codasip:id="MI4x_21IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="249" codasip:id="MI11x_21_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="96" codasip:id="MI4x_22IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="249" codasip:id="MI11x_22_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="96" codasip:id="MI4x_23IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="249" codasip:id="MI11x_23_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="96" codasip:id="MI4x_24IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="249" codasip:id="MI11x_24_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="96" codasip:id="MI4x_25IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="249" codasip:id="MI11x_25_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="96" codasip:id="MI4x_26IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="250" codasip:id="MI11x_26_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="96" codasip:id="MI4x_27IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="250" codasip:id="MI11x_27_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="96" codasip:id="MI4x_28IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="249" codasip:id="MI11x_28_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="96" codasip:id="MI4x_29IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="249" codasip:id="MI11x_29_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="96" codasip:id="MI4x_30IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="249" codasip:id="MI11x_30_alias0IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="96" codasip:id="MI4x_31IH5_3isa3isa9_7xpr_all2rd"/><codasip:member codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="249" codasip:id="MI11x_31_alias0IH5_3isa3isa9_7xpr_all2rd"/></codasip:set><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="1" codasip:id="MI3x_1IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="25" codasip:value="x1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="48" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="66" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="98" codasip:id="MI10x_1_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="134" codasip:value="MI3x_1IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="156" codasip:value="MI3x_1IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="174" codasip:value="ra"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="191" codasip:value="0x1" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="57" codasip:column="212" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="1" codasip:id="MI3x_2IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="25" codasip:value="x2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="48" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="66" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="98" codasip:id="MI10x_2_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="134" codasip:value="MI3x_2IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="156" codasip:value="MI3x_2IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="174" codasip:value="sp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="191" codasip:value="0x2" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="59" codasip:column="212" codasip:type="integer" codasip:value="0x2"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="1" codasip:id="MI3x_3IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="25" codasip:value="x3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="48" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="66" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="98" codasip:id="MI10x_3_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="134" codasip:value="MI3x_3IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="156" codasip:value="MI3x_3IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="174" codasip:value="gp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="191" codasip:value="0x3" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="61" codasip:column="212" codasip:type="integer" codasip:value="0x3"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="1" codasip:id="MI3x_4IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="25" codasip:value="x4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="48" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="66" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="98" codasip:id="MI10x_4_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="134" codasip:value="MI3x_4IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="156" codasip:value="MI3x_4IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="174" codasip:value="tp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="191" codasip:value="0x4" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="62" codasip:column="212" codasip:type="integer" codasip:value="0x4"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="1" codasip:id="MI3x_5IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="25" codasip:value="x5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="48" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="66" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="98" codasip:id="MI10x_5_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="134" codasip:value="MI3x_5IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="156" codasip:value="MI3x_5IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="174" codasip:value="t0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="191" codasip:value="0x5" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="63" codasip:column="212" codasip:type="integer" codasip:value="0x5"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="1" codasip:id="MI3x_6IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="25" codasip:value="x6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="48" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="66" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="98" codasip:id="MI10x_6_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="134" codasip:value="MI3x_6IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="156" codasip:value="MI3x_6IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="174" codasip:value="t1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="191" codasip:value="0x6" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="64" codasip:column="212" codasip:type="integer" codasip:value="0x6"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="1" codasip:id="MI3x_7IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="25" codasip:value="x7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="48" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="66" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="98" codasip:id="MI10x_7_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="134" codasip:value="MI3x_7IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="156" codasip:value="MI3x_7IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="174" codasip:value="t2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="191" codasip:value="0x7" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="65" codasip:column="212" codasip:type="integer" codasip:value="0x7"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="1" codasip:id="MI3x_8IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="25" codasip:value="x8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="48" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="66" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="98" codasip:id="MI10x_8_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="134" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="156" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="174" codasip:value="fp"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="191" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="212" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="251" codasip:id="MI10x_8_alias1IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="272"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="287" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="293"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="309" codasip:value="MI3x_8IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="316"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="327" codasip:value="s0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="335"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="344" codasip:value="0x8" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="356"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="66" codasip:column="365" codasip:type="integer" codasip:value="0x8"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="1" codasip:id="MI3x_9IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="15"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="25" codasip:value="x9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="41"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="48" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="59"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="66" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="98" codasip:id="MI10x_9_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="119"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="134" codasip:value="MI3x_9IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="140"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="156" codasip:value="MI3x_9IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="163"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="174" codasip:value="s1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="182"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="191" codasip:value="0x9" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="203"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="67" codasip:column="212" codasip:type="integer" codasip:value="0x9"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="1" codasip:id="MI4x_10IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="26" codasip:value="x10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="50" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="69" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="103" codasip:id="MI11x_10_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="140" codasip:value="MI4x_10IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="163" codasip:value="MI4x_10IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="182" codasip:value="a0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="199" codasip:value="0xa" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="68" codasip:column="221" codasip:type="integer" codasip:value="0xa"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="1" codasip:id="MI4x_11IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="26" codasip:value="x11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="50" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="69" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="103" codasip:id="MI11x_11_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="140" codasip:value="MI4x_11IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="163" codasip:value="MI4x_11IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="182" codasip:value="a1"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="199" codasip:value="0xb" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="69" codasip:column="221" codasip:type="integer" codasip:value="0xb"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="1" codasip:id="MI4x_12IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="26" codasip:value="x12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="50" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="69" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="103" codasip:id="MI11x_12_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="140" codasip:value="MI4x_12IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="163" codasip:value="MI4x_12IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="182" codasip:value="a2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="199" codasip:value="0xc" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="70" codasip:column="221" codasip:type="integer" codasip:value="0xc"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="1" codasip:id="MI4x_13IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="26" codasip:value="x13"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="50" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="69" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="103" codasip:id="MI11x_13_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="140" codasip:value="MI4x_13IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="163" codasip:value="MI4x_13IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="182" codasip:value="a3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="199" codasip:value="0xd" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="71" codasip:column="221" codasip:type="integer" codasip:value="0xd"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="1" codasip:id="MI4x_14IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="26" codasip:value="x14"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="50" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="69" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="103" codasip:id="MI11x_14_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="140" codasip:value="MI4x_14IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="163" codasip:value="MI4x_14IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="182" codasip:value="a4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="199" codasip:value="0xe" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="72" codasip:column="221" codasip:type="integer" codasip:value="0xe"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="1" codasip:id="MI4x_15IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="26" codasip:value="x15"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="50" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="69" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="103" codasip:id="MI11x_15_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="140" codasip:value="MI4x_15IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="163" codasip:value="MI4x_15IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="182" codasip:value="a5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="199" codasip:value="0xf" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="73" codasip:column="221" codasip:type="integer" codasip:value="0xf"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="1" codasip:id="MI4x_16IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="26" codasip:value="x16"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="50" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="69" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="103" codasip:id="MI11x_16_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="140" codasip:value="MI4x_16IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="163" codasip:value="MI4x_16IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="182" codasip:value="a6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="199" codasip:value="0x10" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="76" codasip:column="221" codasip:type="integer" codasip:value="0x10"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="1" codasip:id="MI4x_17IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="26" codasip:value="x17"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="50" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="69" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="103" codasip:id="MI11x_17_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="140" codasip:value="MI4x_17IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="163" codasip:value="MI4x_17IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="182" codasip:value="a7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="199" codasip:value="0x11" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="77" codasip:column="221" codasip:type="integer" codasip:value="0x11"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="1" codasip:id="MI4x_18IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="26" codasip:value="x18"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="50" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="69" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="103" codasip:id="MI11x_18_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="140" codasip:value="MI4x_18IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="163" codasip:value="MI4x_18IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="182" codasip:value="s2"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="199" codasip:value="0x12" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="78" codasip:column="221" codasip:type="integer" codasip:value="0x12"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="1" codasip:id="MI4x_19IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="26" codasip:value="x19"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="50" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="69" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="103" codasip:id="MI11x_19_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="140" codasip:value="MI4x_19IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="163" codasip:value="MI4x_19IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="182" codasip:value="s3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="199" codasip:value="0x13" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="79" codasip:column="221" codasip:type="integer" codasip:value="0x13"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="1" codasip:id="MI4x_20IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="26" codasip:value="x20"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="50" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="69" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="103" codasip:id="MI11x_20_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="140" codasip:value="MI4x_20IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="163" codasip:value="MI4x_20IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="182" codasip:value="s4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="199" codasip:value="0x14" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="80" codasip:column="221" codasip:type="integer" codasip:value="0x14"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="1" codasip:id="MI4x_21IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="26" codasip:value="x21"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="50" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="69" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="103" codasip:id="MI11x_21_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="140" codasip:value="MI4x_21IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="163" codasip:value="MI4x_21IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="182" codasip:value="s5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="199" codasip:value="0x15" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="81" codasip:column="221" codasip:type="integer" codasip:value="0x15"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="1" codasip:id="MI4x_22IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="26" codasip:value="x22"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="50" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="69" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="103" codasip:id="MI11x_22_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="140" codasip:value="MI4x_22IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="163" codasip:value="MI4x_22IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="182" codasip:value="s6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="199" codasip:value="0x16" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="82" codasip:column="221" codasip:type="integer" codasip:value="0x16"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="1" codasip:id="MI4x_23IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="26" codasip:value="x23"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="50" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="69" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="103" codasip:id="MI11x_23_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="140" codasip:value="MI4x_23IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="163" codasip:value="MI4x_23IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="182" codasip:value="s7"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="199" codasip:value="0x17" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="83" codasip:column="221" codasip:type="integer" codasip:value="0x17"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="1" codasip:id="MI4x_24IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="26" codasip:value="x24"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="50" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="69" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="103" codasip:id="MI11x_24_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="140" codasip:value="MI4x_24IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="163" codasip:value="MI4x_24IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="182" codasip:value="s8"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="199" codasip:value="0x18" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="84" codasip:column="221" codasip:type="integer" codasip:value="0x18"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="1" codasip:id="MI4x_25IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="26" codasip:value="x25"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="50" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="69" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="103" codasip:id="MI11x_25_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="140" codasip:value="MI4x_25IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="163" codasip:value="MI4x_25IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="182" codasip:value="s9"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="199" codasip:value="0x19" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="85" codasip:column="221" codasip:type="integer" codasip:value="0x19"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="1" codasip:id="MI4x_26IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="26" codasip:value="x26"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="50" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="69" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="103" codasip:id="MI11x_26_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="140" codasip:value="MI4x_26IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="163" codasip:value="MI4x_26IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="182" codasip:value="s10"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="200" codasip:value="0x1a" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="86" codasip:column="222" codasip:type="integer" codasip:value="0x1a"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="1" codasip:id="MI4x_27IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="26" codasip:value="x27"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="50" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="69" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="103" codasip:id="MI11x_27_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="140" codasip:value="MI4x_27IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="163" codasip:value="MI4x_27IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="182" codasip:value="s11"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="191"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="200" codasip:value="0x1b" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="213"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="87" codasip:column="222" codasip:type="integer" codasip:value="0x1b"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="1" codasip:id="MI4x_28IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="26" codasip:value="x28"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="50" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="69" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="103" codasip:id="MI11x_28_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="140" codasip:value="MI4x_28IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="163" codasip:value="MI4x_28IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="182" codasip:value="t3"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="199" codasip:value="0x1c" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="88" codasip:column="221" codasip:type="integer" codasip:value="0x1c"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="1" codasip:id="MI4x_29IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="26" codasip:value="x29"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="50" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="69" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="103" codasip:id="MI11x_29_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="140" codasip:value="MI4x_29IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="163" codasip:value="MI4x_29IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="182" codasip:value="t4"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="199" codasip:value="0x1d" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="89" codasip:column="221" codasip:type="integer" codasip:value="0x1d"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="1" codasip:id="MI4x_30IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="26" codasip:value="x30"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="50" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="69" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="103" codasip:id="MI11x_30_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="140" codasip:value="MI4x_30IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="163" codasip:value="MI4x_30IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="182" codasip:value="t5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="199" codasip:value="0x1e" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="90" codasip:column="221" codasip:type="integer" codasip:value="0x1e"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="1" codasip:id="MI4x_31IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="16"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="26" codasip:value="x31"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="43"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="50" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="62"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="69" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="103" codasip:id="MI11x_31_alias0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_compiler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="125"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="140" codasip:value="MI4x_31IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_compiler_alias><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="147"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="163" codasip:value="MI4x_31IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="171"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="182" codasip:value="t6"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="190"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="199" codasip:value="0x1f" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="212"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="91" codasip:column="221" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="44" codasip:column="1" codasip:id="MI3x_0IH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="46" codasip:column="14" codasip:value="x0"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="47" codasip:column="13" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="5"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="48" codasip:column="12" codasip:type="integer" codasip:value="0x0"/></codasip:ansi_cast></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="1" codasip:id="MI9x_0_aliasIH5_3isa3isa9_7xpr_all2rd"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:property_assembler_alias codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="21"><codasip:id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="51" codasip:column="37" codasip:value="MI3x_0IH5_3isa3isa9_7xpr_all2rd"/></codasip:property_assembler_alias><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="5"><codasip:text codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="53" codasip:column="16" codasip:value="zero"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="5"><codasip:constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="54" codasip:column="14" codasip:value="0x0" codasip:bit_width="5"/></codasip:binary></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="126" codasip:column="1" codasip:id="MI5uimm5IH5_3isa3isa7_5uimm53imm"><codasip:coding_sizes><codasip:coding_size codasip:value="5"/></codasip:coding_sizes><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="128" codasip:column="5" codasip:id="MI5valueIH5_3isa3isa7_5uimm53imm1_5uimm5" codasip:signed="0" codasip:label="0" codasip:symbol="1" codasip:bit_width="5"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="130" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="130" codasip:column="15" codasip:id="MI5valueIH5_3isa3isa7_5uimm53imm1_5uimm5"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="131" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="131" codasip:column="13" codasip:id="MI5valueIH5_3isa3isa7_5uimm53imm1_5uimm5"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="133" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="133" codasip:column="13" codasip:value="MI5valueIH5_3isa3isa7_5uimm53imm1_5uimm5"/></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="138" codasip:column="1" codasip:id="MI6simm12IH5_3isa3isa8_6simm124simm"><codasip:coding_sizes><codasip:coding_size codasip:value="12"/></codasip:coding_sizes><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="140" codasip:column="5" codasip:id="MI5valueIH5_3isa3isa8_6simm124simm1_6simm12" codasip:signed="1" codasip:label="0" codasip:symbol="1" codasip:bit_width="12"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="142" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="142" codasip:column="15" codasip:id="MI5valueIH5_3isa3isa8_6simm124simm1_6simm12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="143" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="143" codasip:column="13" codasip:id="MI5valueIH5_3isa3isa8_6simm124simm1_6simm12"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="145" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="145" codasip:column="13" codasip:value="MI5valueIH5_3isa3isa8_6simm124simm1_6simm12"/></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="160" codasip:column="1" codasip:id="MI6uimm20IH5_3isa3isa8_6uimm203imm"><codasip:coding_sizes><codasip:coding_size codasip:value="20"/></codasip:coding_sizes><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="162" codasip:column="5" codasip:id="MI5valueIH5_3isa3isa8_6uimm203imm1_6uimm20" codasip:signed="0" codasip:label="0" codasip:symbol="1" codasip:bit_width="20"/><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="164" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="164" codasip:column="15" codasip:id="MI5valueIH5_3isa3isa8_6uimm203imm1_6uimm20"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="165" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="165" codasip:column="13" codasip:id="MI5valueIH5_3isa3isa8_6uimm203imm1_6uimm20"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="167" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="167" codasip:column="13" codasip:value="MI5valueIH5_3isa3isa8_6uimm203imm1_6uimm20"/></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="187" codasip:column="1" codasip:id="MI15relative_addr20IH5_3isa3isa18_15relative_addr204simm"><codasip:coding_sizes><codasip:coding_size codasip:value="20"/></codasip:coding_sizes><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="189" codasip:column="5" codasip:id="MI6addr20IH5_3isa3isa18_15relative_addr204simm1_15relative_addr20" codasip:signed="1" codasip:label="1" codasip:symbol="1" codasip:bit_width="20"><codasip:encoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="47" codasip:type="&gt;&gt;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="28" codasip:type="-"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="21" codasip:value="MI6addr20IH5_3isa3isa18_15relative_addr204simm1_15relative_addr20"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="30" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="50"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="50"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="50" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="192" codasip:column="50" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:encoding><codasip:decoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="41" codasip:type="+"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="35" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="21" codasip:type="int" codasip:value="int21"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="28" codasip:value="MI6addr20IH5_3isa3isa18_15relative_addr204simm1_15relative_addr20"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="38"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="38"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="38" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="38" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="193" codasip:column="43" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:decoding></codasip:attribute><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="196" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="196" codasip:column="15" codasip:id="MI6addr20IH5_3isa3isa18_15relative_addr204simm1_15relative_addr20"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="197" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="197" codasip:column="13" codasip:id="MI6addr20IH5_3isa3isa18_15relative_addr204simm1_15relative_addr20"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="5"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="27" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="13"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="13"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="13" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="20" codasip:value="MI6addr20IH5_3isa3isa18_15relative_addr204simm1_15relative_addr20"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="30" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="198" codasip:column="30" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="174" codasip:column="1" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr123imm"><codasip:coding_sizes><codasip:coding_size codasip:value="12"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="176" codasip:column="5" codasip:id="MI6addr12IH5_3isa3isa18_15relative_addr123imm1_15relative_addr12" codasip:signed="1" codasip:label="1" codasip:symbol="1" codasip:bit_width="12"><codasip:encoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="47" codasip:type="&gt;&gt;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="28" codasip:type="-"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="21" codasip:value="MI6addr12IH5_3isa3isa18_15relative_addr123imm1_15relative_addr12"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:encoding><codasip:decoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="41" codasip:type="+"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="35" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21" codasip:type="int" codasip:value="int13"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="28" codasip:value="MI6addr12IH5_3isa3isa18_15relative_addr123imm1_15relative_addr12"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:decoding></codasip:attribute><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="182" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="182" codasip:column="15" codasip:id="MI6addr12IH5_3isa3isa18_15relative_addr123imm1_15relative_addr12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="183" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="183" codasip:column="12" codasip:id="MI6addr12IH5_3isa3isa18_15relative_addr123imm1_15relative_addr12"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="5"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="27" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="20" codasip:value="MI6addr12IH5_3isa3isa18_15relative_addr123imm1_15relative_addr12"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:return></codasip:element><codasip:element codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="174" codasip:column="1" codasip:id="MI15relative_addr12IH5_3isa3isa18_15relative_addr124simm"><codasip:coding_sizes><codasip:coding_size codasip:value="12"/></codasip:coding_sizes><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:attribute codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="176" codasip:column="5" codasip:id="MI6addr12IH5_3isa3isa18_15relative_addr124simm1_15relative_addr12" codasip:signed="1" codasip:label="1" codasip:symbol="1" codasip:bit_width="12"><codasip:encoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="47" codasip:type="&gt;&gt;"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="28" codasip:type="-"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="21" codasip:value="MI6addr12IH5_3isa3isa18_15relative_addr124simm1_15relative_addr12"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="30" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="179" codasip:column="50" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:encoding><codasip:decoding codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="9"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="41" codasip:type="+"><codasip:ansi_encapsulation codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="20"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="35" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="21" codasip:type="int" codasip:value="int13"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="28" codasip:value="MI6addr12IH5_3isa3isa18_15relative_addr124simm1_15relative_addr12"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="38" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:ansi_encapsulation><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:type="int" codasip:value="int64"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="180" codasip:column="43" codasip:value="MI15current_address"/></codasip:ansi_cast></codasip:ansi_cast></codasip:ansi_binary></codasip:decoding></codasip:attribute><codasip:assembly codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="182" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="182" codasip:column="15" codasip:id="MI6addr12IH5_3isa3isa18_15relative_addr124simm1_15relative_addr12"/></codasip:assembly><codasip:binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="183" codasip:column="5"><codasip:attribute_reference codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="183" codasip:column="12" codasip:id="MI6addr12IH5_3isa3isa18_15relative_addr124simm1_15relative_addr12"/></codasip:binary><codasip:return codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="5"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="27" codasip:type="&lt;&lt;"><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="12" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="20" codasip:value="MI6addr12IH5_3isa3isa18_15relative_addr124simm1_15relative_addr12"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:5" codasip:line="184" codasip:column="30" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary></codasip:return></codasip:element><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="6" codasip:value="MI13UTYPE_OPCODESB4"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5" codasip:value="MI9UTYPE_LUIB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="17" codasip:type="integer" codasip:value="0b0110111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5" codasip:value="MI11UTYPE_AUIPCB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="19" codasip:type="integer" codasip:value="0b0010111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="6" codasip:value="MI13JTYPE_OPCODESB4"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5" codasip:value="MI9JTYPE_JALB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="17" codasip:type="integer" codasip:value="0b1101111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="6" codasip:value="MI13BTYPE_OPCODESB4"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5" codasip:value="MI9BTYPE_BEQB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="17" codasip:type="integer" codasip:value="0b0001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5" codasip:value="MI9BTYPE_BNEB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="17" codasip:type="integer" codasip:value="0b0011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5" codasip:value="MI9BTYPE_BLTB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="17" codasip:type="integer" codasip:value="0b1001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5" codasip:value="MI9BTYPE_BGEB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="17" codasip:type="integer" codasip:value="0b1011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5" codasip:value="MI10BTYPE_BLTUB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="18" codasip:type="integer" codasip:value="0b1101100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5" codasip:value="MI10BTYPE_BGEUB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="18" codasip:type="integer" codasip:value="0b1111100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="6" codasip:value="MI13RTYPE_OPCODESB4"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5" codasip:value="MI9RTYPE_ADDB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="17" codasip:type="integer" codasip:value="0b00000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5" codasip:value="MI9RTYPE_SUBB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="17" codasip:type="integer" codasip:value="0b01000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5" codasip:value="MI9RTYPE_SLLB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="17" codasip:type="integer" codasip:value="0b00000000010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5" codasip:value="MI9RTYPE_SLTB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="17" codasip:type="integer" codasip:value="0b00000000100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5" codasip:value="MI10RTYPE_SLTUB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="18" codasip:type="integer" codasip:value="0b00000000110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5" codasip:value="MI9RTYPE_XORB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="17" codasip:type="integer" codasip:value="0b00000001000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5" codasip:value="MI9RTYPE_SRLB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="17" codasip:type="integer" codasip:value="0b00000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5" codasip:value="MI9RTYPE_SRAB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="17" codasip:type="integer" codasip:value="0b01000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5" codasip:value="MI8RTYPE_ORB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="16" codasip:type="integer" codasip:value="0b00000001100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5" codasip:value="MI9RTYPE_ANDB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="17" codasip:type="integer" codasip:value="0b00000001110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5" codasip:value="MI10RTYPE_SLLIB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="18" codasip:type="integer" codasip:value="0b00000000010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5" codasip:value="MI10RTYPE_SRLIB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="18" codasip:type="integer" codasip:value="0b00000001010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5" codasip:value="MI10RTYPE_SRAIB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="18" codasip:type="integer" codasip:value="0b01000001010010011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="6" codasip:value="MI13ITYPE_OPCODESB4"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5" codasip:value="MI10ITYPE_ADDIB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="18" codasip:type="integer" codasip:value="0b0000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5" codasip:value="MI10ITYPE_SLTIB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="18" codasip:type="integer" codasip:value="0b0100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5" codasip:value="MI11ITYPE_SLTIUB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="19" codasip:type="integer" codasip:value="0b0110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5" codasip:value="MI10ITYPE_XORIB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="18" codasip:type="integer" codasip:value="0b1000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5" codasip:value="MI9ITYPE_ORIB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="17" codasip:type="integer" codasip:value="0b1100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5" codasip:value="MI10ITYPE_ANDIB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="18" codasip:type="integer" codasip:value="0b1110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5" codasip:value="MI10ITYPE_JALRB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="18" codasip:type="integer" codasip:value="0b0001100111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5" codasip:value="MI8ITYPE_LBB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="16" codasip:type="integer" codasip:value="0b0000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5" codasip:value="MI8ITYPE_LHB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="16" codasip:type="integer" codasip:value="0b0010000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5" codasip:value="MI8ITYPE_LWB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="16" codasip:type="integer" codasip:value="0b0100000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5" codasip:value="MI9ITYPE_LBUB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="17" codasip:type="integer" codasip:value="0b1000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5" codasip:value="MI9ITYPE_LHUB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="17" codasip:type="integer" codasip:value="0b1010000011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="6" codasip:value="MI13STYPE_OPCODESB4"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5" codasip:value="MI8STYPE_SBB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="16" codasip:type="integer" codasip:value="0b0000100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5" codasip:value="MI8STYPE_SHB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="16" codasip:type="integer" codasip:value="0b0010100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5" codasip:value="MI8STYPE_SWB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="16" codasip:type="integer" codasip:value="0b0100100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="6" codasip:value="MI14MISC10_OPCODESB4"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5" codasip:value="MI17MISC_OPCODE_FENCEB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="25" codasip:type="integer" codasip:value="0b0000001111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="6" codasip:value="MI14MISC32_OPCODESB4"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5" codasip:value="MI17MISC_OPCODE_ECALLB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="25" codasip:type="integer" codasip:value="0b00000000000000000000000001110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5" codasip:value="MI18MISC_OPCODE_EBREAKB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="26" codasip:type="integer" codasip:value="0b00000000001000000000000001110011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="6" codasip:value="MI18SIMULATION_OPCODESB4"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5" codasip:value="MI10JTYPE_HALTB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="18" codasip:type="integer" codasip:value="0b0111111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5" codasip:value="MI13JTYPE_SYSCALLB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="21" codasip:type="integer" codasip:value="0b1011111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="6" codasip:value="MI11info_levelsB4"/><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5" codasip:value="MI12INFO_GENERALB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="20" codasip:type="integer" codasip:value="2"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5" codasip:value="MI13INFO_RF_WRITEB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="21" codasip:type="integer" codasip:value="3"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5" codasip:value="MI13INFO_PC_WRITEB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="21" codasip:type="integer" codasip:value="4"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5" codasip:value="MI14INFO_INTERFACEB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="22" codasip:type="integer" codasip:value="5"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5" codasip:value="MI9INFO_PIPEB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="17" codasip:type="integer" codasip:value="6"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5" codasip:value="MI8INFO_ALUB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="16" codasip:type="integer" codasip:value="7"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5" codasip:value="MI9INFO_ADDRB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="17" codasip:type="integer" codasip:value="8"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5" codasip:value="MI11INFO_MEMDATB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="19" codasip:type="integer" codasip:value="9"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5" codasip:value="MI7INFO_BRB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="15" codasip:type="integer" codasip:value="11"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5" codasip:value="MI9ALU_ERRORB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="17" codasip:type="integer" codasip:value="12"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5" codasip:value="MI10INFO_LEVELB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="18" codasip:type="integer" codasip:value="22"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5" codasip:value="MI11TRACE_LEVELB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="19" codasip:type="integer" codasip:value="23"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5" codasip:value="MI13WARNING_LEVELB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="21" codasip:type="integer" codasip:value="24"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5" codasip:value="MI11DEBUG_LEVELB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="19" codasip:type="integer" codasip:value="25"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5" codasip:value="MI17FATAL_ERROR_LEVELB4"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="25" codasip:type="integer" codasip:value="128"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:compiler_settings codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="30" codasip:column="5"><codasip:pointer_size codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="32" codasip:column="9" codasip:value="32"/><codasip:interrupt_handler_alignment codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="33" codasip:column="9" codasip:value="4"/><codasip:stack_pointer codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="34" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="2" codasip:to="MI6as_all"/><codasip:base_pointer codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="35" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="8" codasip:to="MI6as_all"/><codasip:return_address codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="36" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="1"/><codasip:function_result codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="37" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="10"/><codasip:function_result codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="37" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="11"/><codasip:function_result codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="37" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="12"/><codasip:function_result codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="37" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="13"/><codasip:function_result codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="37" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="14"/><codasip:function_result codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="37" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="15"/><codasip:function_result codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="37" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="16"/><codasip:function_result codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="37" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="17"/><codasip:function_params codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="47" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="10"/><codasip:function_params codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="47" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="11"/><codasip:function_params codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="47" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="12"/><codasip:function_params codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="47" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="13"/><codasip:function_params codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="47" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="14"/><codasip:function_params codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="47" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="15"/><codasip:function_params codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="47" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="16"/><codasip:function_params codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="47" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="17"/><codasip:unused_registers codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="58" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="3"/><codasip:unused_registers codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="58" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="4"/><codasip:unused_registers codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="58" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="30"/><codasip:unused_registers codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="58" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="31"/><codasip:legal_types codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="66" codasip:column="9" codasip:value="int32"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9"><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI11xpr_generalIH1_13default_start9_7xpr_all3rs2"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="true"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="8"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="9"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="15"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="14"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="13"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="12"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="11"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="10"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="1"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="3"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="4"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="5"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="6"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="7"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="16"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="17"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="18"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="19"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="20"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="21"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="22"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="23"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="24"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="25"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="26"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="27"/><codasip:reg_alloc_order codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="68" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="29"/></codasip:reg_alloc_order><codasip:callee_saved codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="98" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="9"/><codasip:callee_saved codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="98" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="18"/><codasip:callee_saved codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="98" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="19"/><codasip:callee_saved codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="98" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="20"/><codasip:callee_saved codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="98" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="21"/><codasip:callee_saved codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="98" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="22"/><codasip:callee_saved codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="98" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="23"/><codasip:callee_saved codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="98" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="24"/><codasip:callee_saved codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="98" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="25"/><codasip:callee_saved codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="98" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="26"/><codasip:callee_saved codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="98" codasip:column="9" codasip:value="MI6rf_xpr" codasip:index="27"/></codasip:compiler_settings><codasip:assembler_configuration codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="114" codasip:column="5"><codasip:new_line_delimiter codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="116" codasip:column="9" codasip:value=";"/><codasip:comment_prefix codasip:file="cu_riscv32i_cycle_accurate:6" codasip:line="117" codasip:column="9" codasip:value="#"/></codasip:assembler_configuration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="6" codasip:value="MI13UTYPE_OPCODESB5"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5" codasip:value="MI9UTYPE_LUIB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="17" codasip:type="integer" codasip:value="0b0110111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5" codasip:value="MI11UTYPE_AUIPCB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="19" codasip:type="integer" codasip:value="0b0010111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="6" codasip:value="MI13JTYPE_OPCODESB5"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5" codasip:value="MI9JTYPE_JALB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="17" codasip:type="integer" codasip:value="0b1101111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="6" codasip:value="MI13BTYPE_OPCODESB5"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5" codasip:value="MI9BTYPE_BEQB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="17" codasip:type="integer" codasip:value="0b0001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5" codasip:value="MI9BTYPE_BNEB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="17" codasip:type="integer" codasip:value="0b0011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5" codasip:value="MI9BTYPE_BLTB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="17" codasip:type="integer" codasip:value="0b1001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5" codasip:value="MI9BTYPE_BGEB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="17" codasip:type="integer" codasip:value="0b1011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5" codasip:value="MI10BTYPE_BLTUB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="18" codasip:type="integer" codasip:value="0b1101100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5" codasip:value="MI10BTYPE_BGEUB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="18" codasip:type="integer" codasip:value="0b1111100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="6" codasip:value="MI13RTYPE_OPCODESB5"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5" codasip:value="MI9RTYPE_ADDB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="17" codasip:type="integer" codasip:value="0b00000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5" codasip:value="MI9RTYPE_SUBB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="17" codasip:type="integer" codasip:value="0b01000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5" codasip:value="MI9RTYPE_SLLB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="17" codasip:type="integer" codasip:value="0b00000000010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5" codasip:value="MI9RTYPE_SLTB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="17" codasip:type="integer" codasip:value="0b00000000100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5" codasip:value="MI10RTYPE_SLTUB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="18" codasip:type="integer" codasip:value="0b00000000110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5" codasip:value="MI9RTYPE_XORB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="17" codasip:type="integer" codasip:value="0b00000001000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5" codasip:value="MI9RTYPE_SRLB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="17" codasip:type="integer" codasip:value="0b00000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5" codasip:value="MI9RTYPE_SRAB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="17" codasip:type="integer" codasip:value="0b01000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5" codasip:value="MI8RTYPE_ORB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="16" codasip:type="integer" codasip:value="0b00000001100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5" codasip:value="MI9RTYPE_ANDB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="17" codasip:type="integer" codasip:value="0b00000001110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5" codasip:value="MI10RTYPE_SLLIB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="18" codasip:type="integer" codasip:value="0b00000000010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5" codasip:value="MI10RTYPE_SRLIB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="18" codasip:type="integer" codasip:value="0b00000001010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5" codasip:value="MI10RTYPE_SRAIB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="18" codasip:type="integer" codasip:value="0b01000001010010011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="6" codasip:value="MI13ITYPE_OPCODESB5"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5" codasip:value="MI10ITYPE_ADDIB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="18" codasip:type="integer" codasip:value="0b0000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5" codasip:value="MI10ITYPE_SLTIB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="18" codasip:type="integer" codasip:value="0b0100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5" codasip:value="MI11ITYPE_SLTIUB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="19" codasip:type="integer" codasip:value="0b0110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5" codasip:value="MI10ITYPE_XORIB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="18" codasip:type="integer" codasip:value="0b1000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5" codasip:value="MI9ITYPE_ORIB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="17" codasip:type="integer" codasip:value="0b1100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5" codasip:value="MI10ITYPE_ANDIB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="18" codasip:type="integer" codasip:value="0b1110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5" codasip:value="MI10ITYPE_JALRB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="18" codasip:type="integer" codasip:value="0b0001100111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5" codasip:value="MI8ITYPE_LBB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="16" codasip:type="integer" codasip:value="0b0000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5" codasip:value="MI8ITYPE_LHB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="16" codasip:type="integer" codasip:value="0b0010000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5" codasip:value="MI8ITYPE_LWB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="16" codasip:type="integer" codasip:value="0b0100000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5" codasip:value="MI9ITYPE_LBUB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="17" codasip:type="integer" codasip:value="0b1000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5" codasip:value="MI9ITYPE_LHUB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="17" codasip:type="integer" codasip:value="0b1010000011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="6" codasip:value="MI13STYPE_OPCODESB5"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5" codasip:value="MI8STYPE_SBB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="16" codasip:type="integer" codasip:value="0b0000100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5" codasip:value="MI8STYPE_SHB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="16" codasip:type="integer" codasip:value="0b0010100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5" codasip:value="MI8STYPE_SWB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="16" codasip:type="integer" codasip:value="0b0100100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="6" codasip:value="MI14MISC10_OPCODESB5"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5" codasip:value="MI17MISC_OPCODE_FENCEB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="25" codasip:type="integer" codasip:value="0b0000001111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="6" codasip:value="MI14MISC32_OPCODESB5"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5" codasip:value="MI17MISC_OPCODE_ECALLB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="25" codasip:type="integer" codasip:value="0b00000000000000000000000001110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5" codasip:value="MI18MISC_OPCODE_EBREAKB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="26" codasip:type="integer" codasip:value="0b00000000001000000000000001110011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="6" codasip:value="MI18SIMULATION_OPCODESB5"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5" codasip:value="MI10JTYPE_HALTB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="18" codasip:type="integer" codasip:value="0b0111111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5" codasip:value="MI13JTYPE_SYSCALLB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="21" codasip:type="integer" codasip:value="0b1011111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="6" codasip:value="MI11info_levelsB5"/><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5" codasip:value="MI12INFO_GENERALB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="20" codasip:type="integer" codasip:value="2"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5" codasip:value="MI13INFO_RF_WRITEB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="21" codasip:type="integer" codasip:value="3"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5" codasip:value="MI13INFO_PC_WRITEB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="21" codasip:type="integer" codasip:value="4"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5" codasip:value="MI14INFO_INTERFACEB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="22" codasip:type="integer" codasip:value="5"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5" codasip:value="MI9INFO_PIPEB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="17" codasip:type="integer" codasip:value="6"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5" codasip:value="MI8INFO_ALUB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="16" codasip:type="integer" codasip:value="7"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5" codasip:value="MI9INFO_ADDRB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="17" codasip:type="integer" codasip:value="8"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5" codasip:value="MI11INFO_MEMDATB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="19" codasip:type="integer" codasip:value="9"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5" codasip:value="MI7INFO_BRB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="15" codasip:type="integer" codasip:value="11"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5" codasip:value="MI9ALU_ERRORB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="17" codasip:type="integer" codasip:value="12"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5" codasip:value="MI10INFO_LEVELB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="18" codasip:type="integer" codasip:value="22"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5" codasip:value="MI11TRACE_LEVELB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="19" codasip:type="integer" codasip:value="23"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5" codasip:value="MI13WARNING_LEVELB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="21" codasip:type="integer" codasip:value="24"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5" codasip:value="MI11DEBUG_LEVELB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="19" codasip:type="integer" codasip:value="25"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5" codasip:value="MI17FATAL_ERROR_LEVELB5"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="25" codasip:type="integer" codasip:value="128"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:function codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="1"><codasip:ansi_function_definition codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="1"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="1" codasip:value="inline"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="1" codasip:type="int" codasip:value="uint4"/></codasip:ansi_specifier_list><codasip:ansi_function_declarator codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="14"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="14" codasip:value="MI9pma_hprot"/><codasip:ansi_parameter_declaration_list codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="24"><codasip:ansi_parameter_declaration codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="24"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="24"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="24" codasip:value="const"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="24" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="24"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="37" codasip:value="MI7addressIH1_9pma_hprot"/></codasip:ansi_variable_declarator></codasip:ansi_parameter_declaration><codasip:ansi_parameter_declaration codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="46"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="46"><codasip:ansi_qualifier codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="46" codasip:value="const"/><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="46" codasip:type="int" codasip:value="uint1"/></codasip:ansi_specifier_list><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="46"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="58" codasip:value="MI6hprot0IH1_9pma_hprot"/></codasip:ansi_variable_declarator></codasip:ansi_parameter_declaration></codasip:ansi_parameter_declaration_list></codasip:ansi_function_declarator><codasip:ansi_compound_statement codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="48" codasip:column="64"><codasip:ansi_declaration_list codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="50" codasip:column="5"><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="50" codasip:column="5"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="50" codasip:column="5"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="50" codasip:column="5" codasip:type="int" codasip:value="uint1"/></codasip:ansi_specifier_list><codasip:ansi_declarator_list codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="50" codasip:column="11"><codasip:ansi_variable_declarator codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="50" codasip:column="11"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="50" codasip:column="11" codasip:value="MI23is_cacheable_bufferableIH1_9pma_hprotB0"/></codasip:ansi_variable_declarator></codasip:ansi_declarator_list></codasip:ansi_declaration></codasip:ansi_declaration_list><codasip:ansi_statement_list codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="5"><codasip:ansi_expression_statement codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="5"><codasip:ansi_assignment codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="29" codasip:type="="><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="5" codasip:value="MI23is_cacheable_bufferableIH1_9pma_hprotB0"/><codasip:ansi_unary codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="31" codasip:type="~"><codasip:ansi_bit_select codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="39"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="32" codasip:value="MI7addressIH1_9pma_hprot"/><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="43"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="43"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="43" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="43" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="52"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="52"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="52" codasip:type="int" codasip:value="int32"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="51" codasip:column="52" codasip:type="integer" codasip:value="0x1f"/></codasip:ansi_cast></codasip:ansi_bit_select></codasip:ansi_unary></codasip:ansi_assignment></codasip:ansi_expression_statement><codasip:ansi_jump codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="52" codasip:column="5" codasip:type="return"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="52" codasip:column="79" codasip:type="::"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="52" codasip:column="63" codasip:type="::"><codasip:ansi_binary codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="52" codasip:column="36" codasip:type="::"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="52" codasip:column="12" codasip:value="MI23is_cacheable_bufferableIH1_9pma_hprotB0"/><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="52" codasip:column="39" codasip:value="MI23is_cacheable_bufferableIH1_9pma_hprotB0"/></codasip:ansi_binary><codasip:ansi_cast codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="52" codasip:column="66"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="52" codasip:column="66"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="52" codasip:column="66" codasip:type="int" codasip:value="uint1"/></codasip:ansi_specifier_list><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="52" codasip:column="66" codasip:type="integer" codasip:value="0x1"/></codasip:ansi_cast></codasip:ansi_binary><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:7" codasip:line="52" codasip:column="82" codasip:value="MI6hprot0IH1_9pma_hprot"/></codasip:ansi_binary></codasip:ansi_jump></codasip:ansi_statement_list></codasip:ansi_compound_statement></codasip:ansi_function_definition></codasip:function><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="6" codasip:value="MI13UTYPE_OPCODESB6"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5" codasip:value="MI9UTYPE_LUIB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="17" codasip:type="integer" codasip:value="0b0110111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5" codasip:value="MI11UTYPE_AUIPCB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="19" codasip:type="integer" codasip:value="0b0010111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="6" codasip:value="MI13JTYPE_OPCODESB6"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5" codasip:value="MI9JTYPE_JALB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="17" codasip:type="integer" codasip:value="0b1101111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="6" codasip:value="MI13BTYPE_OPCODESB6"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5" codasip:value="MI9BTYPE_BEQB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="17" codasip:type="integer" codasip:value="0b0001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5" codasip:value="MI9BTYPE_BNEB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="17" codasip:type="integer" codasip:value="0b0011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5" codasip:value="MI9BTYPE_BLTB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="17" codasip:type="integer" codasip:value="0b1001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5" codasip:value="MI9BTYPE_BGEB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="17" codasip:type="integer" codasip:value="0b1011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5" codasip:value="MI10BTYPE_BLTUB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="18" codasip:type="integer" codasip:value="0b1101100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5" codasip:value="MI10BTYPE_BGEUB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="18" codasip:type="integer" codasip:value="0b1111100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="6" codasip:value="MI13RTYPE_OPCODESB6"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5" codasip:value="MI9RTYPE_ADDB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="17" codasip:type="integer" codasip:value="0b00000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5" codasip:value="MI9RTYPE_SUBB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="17" codasip:type="integer" codasip:value="0b01000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5" codasip:value="MI9RTYPE_SLLB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="17" codasip:type="integer" codasip:value="0b00000000010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5" codasip:value="MI9RTYPE_SLTB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="17" codasip:type="integer" codasip:value="0b00000000100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5" codasip:value="MI10RTYPE_SLTUB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="18" codasip:type="integer" codasip:value="0b00000000110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5" codasip:value="MI9RTYPE_XORB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="17" codasip:type="integer" codasip:value="0b00000001000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5" codasip:value="MI9RTYPE_SRLB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="17" codasip:type="integer" codasip:value="0b00000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5" codasip:value="MI9RTYPE_SRAB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="17" codasip:type="integer" codasip:value="0b01000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5" codasip:value="MI8RTYPE_ORB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="16" codasip:type="integer" codasip:value="0b00000001100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5" codasip:value="MI9RTYPE_ANDB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="17" codasip:type="integer" codasip:value="0b00000001110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5" codasip:value="MI10RTYPE_SLLIB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="18" codasip:type="integer" codasip:value="0b00000000010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5" codasip:value="MI10RTYPE_SRLIB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="18" codasip:type="integer" codasip:value="0b00000001010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5" codasip:value="MI10RTYPE_SRAIB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="18" codasip:type="integer" codasip:value="0b01000001010010011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="6" codasip:value="MI13ITYPE_OPCODESB6"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5" codasip:value="MI10ITYPE_ADDIB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="18" codasip:type="integer" codasip:value="0b0000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5" codasip:value="MI10ITYPE_SLTIB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="18" codasip:type="integer" codasip:value="0b0100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5" codasip:value="MI11ITYPE_SLTIUB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="19" codasip:type="integer" codasip:value="0b0110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5" codasip:value="MI10ITYPE_XORIB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="18" codasip:type="integer" codasip:value="0b1000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5" codasip:value="MI9ITYPE_ORIB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="17" codasip:type="integer" codasip:value="0b1100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5" codasip:value="MI10ITYPE_ANDIB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="18" codasip:type="integer" codasip:value="0b1110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5" codasip:value="MI10ITYPE_JALRB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="18" codasip:type="integer" codasip:value="0b0001100111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5" codasip:value="MI8ITYPE_LBB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="16" codasip:type="integer" codasip:value="0b0000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5" codasip:value="MI8ITYPE_LHB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="16" codasip:type="integer" codasip:value="0b0010000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5" codasip:value="MI8ITYPE_LWB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="16" codasip:type="integer" codasip:value="0b0100000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5" codasip:value="MI9ITYPE_LBUB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="17" codasip:type="integer" codasip:value="0b1000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5" codasip:value="MI9ITYPE_LHUB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="17" codasip:type="integer" codasip:value="0b1010000011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="6" codasip:value="MI13STYPE_OPCODESB6"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5" codasip:value="MI8STYPE_SBB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="16" codasip:type="integer" codasip:value="0b0000100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5" codasip:value="MI8STYPE_SHB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="16" codasip:type="integer" codasip:value="0b0010100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5" codasip:value="MI8STYPE_SWB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="16" codasip:type="integer" codasip:value="0b0100100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="6" codasip:value="MI14MISC10_OPCODESB6"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5" codasip:value="MI17MISC_OPCODE_FENCEB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="25" codasip:type="integer" codasip:value="0b0000001111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="6" codasip:value="MI14MISC32_OPCODESB6"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5" codasip:value="MI17MISC_OPCODE_ECALLB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="25" codasip:type="integer" codasip:value="0b00000000000000000000000001110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5" codasip:value="MI18MISC_OPCODE_EBREAKB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="26" codasip:type="integer" codasip:value="0b00000000001000000000000001110011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="6" codasip:value="MI18SIMULATION_OPCODESB6"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5" codasip:value="MI10JTYPE_HALTB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="18" codasip:type="integer" codasip:value="0b0111111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5" codasip:value="MI13JTYPE_SYSCALLB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="21" codasip:type="integer" codasip:value="0b1011111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="6" codasip:value="MI11info_levelsB6"/><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5" codasip:value="MI12INFO_GENERALB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="20" codasip:type="integer" codasip:value="2"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5" codasip:value="MI13INFO_RF_WRITEB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="21" codasip:type="integer" codasip:value="3"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5" codasip:value="MI13INFO_PC_WRITEB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="21" codasip:type="integer" codasip:value="4"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5" codasip:value="MI14INFO_INTERFACEB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="22" codasip:type="integer" codasip:value="5"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5" codasip:value="MI9INFO_PIPEB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="17" codasip:type="integer" codasip:value="6"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5" codasip:value="MI8INFO_ALUB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="16" codasip:type="integer" codasip:value="7"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5" codasip:value="MI9INFO_ADDRB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="17" codasip:type="integer" codasip:value="8"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5" codasip:value="MI11INFO_MEMDATB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="19" codasip:type="integer" codasip:value="9"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5" codasip:value="MI7INFO_BRB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="15" codasip:type="integer" codasip:value="11"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5" codasip:value="MI9ALU_ERRORB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="17" codasip:type="integer" codasip:value="12"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5" codasip:value="MI10INFO_LEVELB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="18" codasip:type="integer" codasip:value="22"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5" codasip:value="MI11TRACE_LEVELB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="19" codasip:type="integer" codasip:value="23"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5" codasip:value="MI13WARNING_LEVELB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="21" codasip:type="integer" codasip:value="24"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5" codasip:value="MI11DEBUG_LEVELB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="19" codasip:type="integer" codasip:value="25"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5" codasip:value="MI17FATAL_ERROR_LEVELB6"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="25" codasip:type="integer" codasip:value="128"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:register codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="36" codasip:column="4" codasip:id="MI4r_pc" codasip:bit_width="32" codasip:specifier="pc" codasip:dwarf_index="33"><codasip:doxygen>/**
 * Codasip s.r.o.
 *
 * CONFIDENTIAL
 *
 * Copyright 2022 Codasip s.r.o.
 *
 * All Rights Reserved.
 *
 * NOTICE: All information contained in this file, is and shall remain the property of
 * Codasip s.r.o. and its suppliers, if any.
 *
 * The intellectual and technical concepts contained herein are confidential and proprietary to
 * Codasip s.r.o. and are protected by trade secret and copyright law.  In addition, elements of the
 * technical concepts may be patent pending.
 *
 * This file is part of the Codasip Studio product. No part of the Studio product, including this
 * file, may be use, copied, modified, or distributed except in accordance with the terms contained
 * in Codasip license agreement under which you obtained this file.
 *
 *  \file
 *  \author Codasip
 *  \date   15.04.2019
 *  \brief  definition of constants
 */
</codasip:doxygen><codasip:default codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="38" codasip:column="15" codasip:value="4096"/></codasip:register><codasip:register_file codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="43" codasip:column="6" codasip:id="MI6rf_xpr" codasip:bit_width="32" codasip:specifier="arch" codasip:dwarf_index="0"><codasip:size codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="47" codasip:column="12" codasip:value="32"/><codasip:reset codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="48" codasip:column="5" codasip:value="1"/><codasip:default codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="49" codasip:column="15" codasip:value="0"/><codasip:dataports codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="43" codasip:column="6"><codasip:dataport codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="45" codasip:column="5" codasip:id="MI4src1"><codasip:flag codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="45" codasip:column="26" codasip:value="R"/></codasip:dataport><codasip:dataport codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="45" codasip:column="5" codasip:id="MI4src2"><codasip:flag codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="45" codasip:column="26" codasip:value="R"/></codasip:dataport><codasip:dataport codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="46" codasip:column="5" codasip:id="MI4wrt0"><codasip:flag codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="46" codasip:column="20" codasip:value="W"/></codasip:dataport></codasip:dataports></codasip:register_file><codasip:address_space codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="61" codasip:column="1" codasip:dwarf_index="0" codasip:id="MI6as_all"><codasip:bits codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="64" codasip:column="5" codasip:address_bit_width="32" codasip:word_bit_width="32" codasip:lau_bit_width="8"/><codasip:binded_interface codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="72" codasip:column="9" codasip:id="MI8if_fetch" codasip:type="PROGRAM"/><codasip:binded_interface codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="73" codasip:column="9" codasip:id="MI4ldst" codasip:type="DATA"/><codasip:type codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="79" codasip:column="5" codasip:value="ALL"/><codasip:endianness codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="82" codasip:column="5" codasip:value="LITTLE"/></codasip:address_space><codasip:schedule_class codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="97" codasip:column="1" codasip:id="MI7sc_load"><codasip:latency codasip:file="cu_riscv32i_cycle_accurate:8" codasip:line="99" codasip:column="5" codasip:value="1"/></codasip:schedule_class><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="6" codasip:value="MI13UTYPE_OPCODESB7"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5" codasip:value="MI9UTYPE_LUIB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="17" codasip:type="integer" codasip:value="0b0110111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5" codasip:value="MI11UTYPE_AUIPCB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="19" codasip:type="integer" codasip:value="0b0010111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="6" codasip:value="MI13JTYPE_OPCODESB7"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5" codasip:value="MI9JTYPE_JALB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="17" codasip:type="integer" codasip:value="0b1101111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="6" codasip:value="MI13BTYPE_OPCODESB7"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5" codasip:value="MI9BTYPE_BEQB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="17" codasip:type="integer" codasip:value="0b0001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5" codasip:value="MI9BTYPE_BNEB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="17" codasip:type="integer" codasip:value="0b0011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5" codasip:value="MI9BTYPE_BLTB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="17" codasip:type="integer" codasip:value="0b1001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5" codasip:value="MI9BTYPE_BGEB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="17" codasip:type="integer" codasip:value="0b1011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5" codasip:value="MI10BTYPE_BLTUB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="18" codasip:type="integer" codasip:value="0b1101100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5" codasip:value="MI10BTYPE_BGEUB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="18" codasip:type="integer" codasip:value="0b1111100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="6" codasip:value="MI13RTYPE_OPCODESB7"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5" codasip:value="MI9RTYPE_ADDB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="17" codasip:type="integer" codasip:value="0b00000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5" codasip:value="MI9RTYPE_SUBB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="17" codasip:type="integer" codasip:value="0b01000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5" codasip:value="MI9RTYPE_SLLB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="17" codasip:type="integer" codasip:value="0b00000000010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5" codasip:value="MI9RTYPE_SLTB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="17" codasip:type="integer" codasip:value="0b00000000100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5" codasip:value="MI10RTYPE_SLTUB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="18" codasip:type="integer" codasip:value="0b00000000110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5" codasip:value="MI9RTYPE_XORB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="17" codasip:type="integer" codasip:value="0b00000001000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5" codasip:value="MI9RTYPE_SRLB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="17" codasip:type="integer" codasip:value="0b00000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5" codasip:value="MI9RTYPE_SRAB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="17" codasip:type="integer" codasip:value="0b01000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5" codasip:value="MI8RTYPE_ORB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="16" codasip:type="integer" codasip:value="0b00000001100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5" codasip:value="MI9RTYPE_ANDB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="17" codasip:type="integer" codasip:value="0b00000001110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5" codasip:value="MI10RTYPE_SLLIB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="18" codasip:type="integer" codasip:value="0b00000000010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5" codasip:value="MI10RTYPE_SRLIB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="18" codasip:type="integer" codasip:value="0b00000001010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5" codasip:value="MI10RTYPE_SRAIB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="18" codasip:type="integer" codasip:value="0b01000001010010011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="6" codasip:value="MI13ITYPE_OPCODESB7"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5" codasip:value="MI10ITYPE_ADDIB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="18" codasip:type="integer" codasip:value="0b0000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5" codasip:value="MI10ITYPE_SLTIB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="18" codasip:type="integer" codasip:value="0b0100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5" codasip:value="MI11ITYPE_SLTIUB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="19" codasip:type="integer" codasip:value="0b0110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5" codasip:value="MI10ITYPE_XORIB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="18" codasip:type="integer" codasip:value="0b1000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5" codasip:value="MI9ITYPE_ORIB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="17" codasip:type="integer" codasip:value="0b1100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5" codasip:value="MI10ITYPE_ANDIB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="18" codasip:type="integer" codasip:value="0b1110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5" codasip:value="MI10ITYPE_JALRB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="18" codasip:type="integer" codasip:value="0b0001100111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5" codasip:value="MI8ITYPE_LBB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="16" codasip:type="integer" codasip:value="0b0000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5" codasip:value="MI8ITYPE_LHB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="16" codasip:type="integer" codasip:value="0b0010000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5" codasip:value="MI8ITYPE_LWB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="16" codasip:type="integer" codasip:value="0b0100000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5" codasip:value="MI9ITYPE_LBUB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="17" codasip:type="integer" codasip:value="0b1000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5" codasip:value="MI9ITYPE_LHUB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="17" codasip:type="integer" codasip:value="0b1010000011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="6" codasip:value="MI13STYPE_OPCODESB7"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5" codasip:value="MI8STYPE_SBB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="16" codasip:type="integer" codasip:value="0b0000100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5" codasip:value="MI8STYPE_SHB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="16" codasip:type="integer" codasip:value="0b0010100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5" codasip:value="MI8STYPE_SWB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="16" codasip:type="integer" codasip:value="0b0100100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="6" codasip:value="MI14MISC10_OPCODESB7"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5" codasip:value="MI17MISC_OPCODE_FENCEB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="25" codasip:type="integer" codasip:value="0b0000001111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="6" codasip:value="MI14MISC32_OPCODESB7"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5" codasip:value="MI17MISC_OPCODE_ECALLB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="25" codasip:type="integer" codasip:value="0b00000000000000000000000001110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5" codasip:value="MI18MISC_OPCODE_EBREAKB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="26" codasip:type="integer" codasip:value="0b00000000001000000000000001110011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="6" codasip:value="MI18SIMULATION_OPCODESB7"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5" codasip:value="MI10JTYPE_HALTB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="18" codasip:type="integer" codasip:value="0b0111111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5" codasip:value="MI13JTYPE_SYSCALLB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="21" codasip:type="integer" codasip:value="0b1011111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="6" codasip:value="MI11info_levelsB7"/><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5" codasip:value="MI12INFO_GENERALB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="20" codasip:type="integer" codasip:value="2"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5" codasip:value="MI13INFO_RF_WRITEB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="21" codasip:type="integer" codasip:value="3"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5" codasip:value="MI13INFO_PC_WRITEB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="21" codasip:type="integer" codasip:value="4"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5" codasip:value="MI14INFO_INTERFACEB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="22" codasip:type="integer" codasip:value="5"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5" codasip:value="MI9INFO_PIPEB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="17" codasip:type="integer" codasip:value="6"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5" codasip:value="MI8INFO_ALUB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="16" codasip:type="integer" codasip:value="7"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5" codasip:value="MI9INFO_ADDRB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="17" codasip:type="integer" codasip:value="8"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5" codasip:value="MI11INFO_MEMDATB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="19" codasip:type="integer" codasip:value="9"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5" codasip:value="MI7INFO_BRB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="15" codasip:type="integer" codasip:value="11"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5" codasip:value="MI9ALU_ERRORB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="17" codasip:type="integer" codasip:value="12"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5" codasip:value="MI10INFO_LEVELB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="18" codasip:type="integer" codasip:value="22"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5" codasip:value="MI11TRACE_LEVELB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="19" codasip:type="integer" codasip:value="23"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5" codasip:value="MI13WARNING_LEVELB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="21" codasip:type="integer" codasip:value="24"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5" codasip:value="MI11DEBUG_LEVELB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="19" codasip:type="integer" codasip:value="25"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5" codasip:value="MI17FATAL_ERROR_LEVELB7"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="25" codasip:type="integer" codasip:value="128"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="6" codasip:value="MI13UTYPE_OPCODESB8"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5" codasip:value="MI9UTYPE_LUIB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="17" codasip:type="integer" codasip:value="0b0110111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5" codasip:value="MI11UTYPE_AUIPCB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="19" codasip:type="integer" codasip:value="0b0010111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="6" codasip:value="MI13JTYPE_OPCODESB8"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5" codasip:value="MI9JTYPE_JALB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="17" codasip:type="integer" codasip:value="0b1101111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="6" codasip:value="MI13BTYPE_OPCODESB8"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5" codasip:value="MI9BTYPE_BEQB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="17" codasip:type="integer" codasip:value="0b0001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5" codasip:value="MI9BTYPE_BNEB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="17" codasip:type="integer" codasip:value="0b0011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5" codasip:value="MI9BTYPE_BLTB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="17" codasip:type="integer" codasip:value="0b1001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5" codasip:value="MI9BTYPE_BGEB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="17" codasip:type="integer" codasip:value="0b1011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5" codasip:value="MI10BTYPE_BLTUB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="18" codasip:type="integer" codasip:value="0b1101100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5" codasip:value="MI10BTYPE_BGEUB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="18" codasip:type="integer" codasip:value="0b1111100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="6" codasip:value="MI13RTYPE_OPCODESB8"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5" codasip:value="MI9RTYPE_ADDB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="17" codasip:type="integer" codasip:value="0b00000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5" codasip:value="MI9RTYPE_SUBB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="17" codasip:type="integer" codasip:value="0b01000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5" codasip:value="MI9RTYPE_SLLB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="17" codasip:type="integer" codasip:value="0b00000000010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5" codasip:value="MI9RTYPE_SLTB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="17" codasip:type="integer" codasip:value="0b00000000100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5" codasip:value="MI10RTYPE_SLTUB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="18" codasip:type="integer" codasip:value="0b00000000110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5" codasip:value="MI9RTYPE_XORB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="17" codasip:type="integer" codasip:value="0b00000001000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5" codasip:value="MI9RTYPE_SRLB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="17" codasip:type="integer" codasip:value="0b00000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5" codasip:value="MI9RTYPE_SRAB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="17" codasip:type="integer" codasip:value="0b01000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5" codasip:value="MI8RTYPE_ORB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="16" codasip:type="integer" codasip:value="0b00000001100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5" codasip:value="MI9RTYPE_ANDB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="17" codasip:type="integer" codasip:value="0b00000001110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5" codasip:value="MI10RTYPE_SLLIB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="18" codasip:type="integer" codasip:value="0b00000000010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5" codasip:value="MI10RTYPE_SRLIB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="18" codasip:type="integer" codasip:value="0b00000001010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5" codasip:value="MI10RTYPE_SRAIB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="18" codasip:type="integer" codasip:value="0b01000001010010011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="6" codasip:value="MI13ITYPE_OPCODESB8"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5" codasip:value="MI10ITYPE_ADDIB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="18" codasip:type="integer" codasip:value="0b0000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5" codasip:value="MI10ITYPE_SLTIB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="18" codasip:type="integer" codasip:value="0b0100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5" codasip:value="MI11ITYPE_SLTIUB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="19" codasip:type="integer" codasip:value="0b0110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5" codasip:value="MI10ITYPE_XORIB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="18" codasip:type="integer" codasip:value="0b1000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5" codasip:value="MI9ITYPE_ORIB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="17" codasip:type="integer" codasip:value="0b1100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5" codasip:value="MI10ITYPE_ANDIB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="18" codasip:type="integer" codasip:value="0b1110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5" codasip:value="MI10ITYPE_JALRB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="18" codasip:type="integer" codasip:value="0b0001100111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5" codasip:value="MI8ITYPE_LBB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="16" codasip:type="integer" codasip:value="0b0000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5" codasip:value="MI8ITYPE_LHB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="16" codasip:type="integer" codasip:value="0b0010000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5" codasip:value="MI8ITYPE_LWB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="16" codasip:type="integer" codasip:value="0b0100000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5" codasip:value="MI9ITYPE_LBUB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="17" codasip:type="integer" codasip:value="0b1000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5" codasip:value="MI9ITYPE_LHUB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="17" codasip:type="integer" codasip:value="0b1010000011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="6" codasip:value="MI13STYPE_OPCODESB8"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5" codasip:value="MI8STYPE_SBB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="16" codasip:type="integer" codasip:value="0b0000100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5" codasip:value="MI8STYPE_SHB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="16" codasip:type="integer" codasip:value="0b0010100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5" codasip:value="MI8STYPE_SWB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="16" codasip:type="integer" codasip:value="0b0100100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="6" codasip:value="MI14MISC10_OPCODESB8"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5" codasip:value="MI17MISC_OPCODE_FENCEB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="25" codasip:type="integer" codasip:value="0b0000001111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="6" codasip:value="MI14MISC32_OPCODESB8"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5" codasip:value="MI17MISC_OPCODE_ECALLB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="25" codasip:type="integer" codasip:value="0b00000000000000000000000001110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5" codasip:value="MI18MISC_OPCODE_EBREAKB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="26" codasip:type="integer" codasip:value="0b00000000001000000000000001110011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="6" codasip:value="MI18SIMULATION_OPCODESB8"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5" codasip:value="MI10JTYPE_HALTB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="18" codasip:type="integer" codasip:value="0b0111111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5" codasip:value="MI13JTYPE_SYSCALLB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="21" codasip:type="integer" codasip:value="0b1011111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="6" codasip:value="MI11info_levelsB8"/><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5" codasip:value="MI12INFO_GENERALB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="20" codasip:type="integer" codasip:value="2"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5" codasip:value="MI13INFO_RF_WRITEB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="21" codasip:type="integer" codasip:value="3"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5" codasip:value="MI13INFO_PC_WRITEB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="21" codasip:type="integer" codasip:value="4"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5" codasip:value="MI14INFO_INTERFACEB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="22" codasip:type="integer" codasip:value="5"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5" codasip:value="MI9INFO_PIPEB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="17" codasip:type="integer" codasip:value="6"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5" codasip:value="MI8INFO_ALUB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="16" codasip:type="integer" codasip:value="7"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5" codasip:value="MI9INFO_ADDRB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="17" codasip:type="integer" codasip:value="8"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5" codasip:value="MI11INFO_MEMDATB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="19" codasip:type="integer" codasip:value="9"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5" codasip:value="MI7INFO_BRB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="15" codasip:type="integer" codasip:value="11"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5" codasip:value="MI9ALU_ERRORB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="17" codasip:type="integer" codasip:value="12"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5" codasip:value="MI10INFO_LEVELB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="18" codasip:type="integer" codasip:value="22"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5" codasip:value="MI11TRACE_LEVELB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="19" codasip:type="integer" codasip:value="23"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5" codasip:value="MI13WARNING_LEVELB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="21" codasip:type="integer" codasip:value="24"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5" codasip:value="MI11DEBUG_LEVELB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="19" codasip:type="integer" codasip:value="25"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5" codasip:value="MI17FATAL_ERROR_LEVELB8"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="25" codasip:type="integer" codasip:value="128"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:interface codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="36" codasip:column="1" codasip:id="MI8if_fetch" codasip:dwarf_index="1"><codasip:doxygen>/////////////////////////////////////////////////////////////////////////////
</codasip:doxygen><codasip:bits codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="42" codasip:column="5" codasip:address_bit_width="32" codasip:word_bit_width="32" codasip:lau_bit_width="8"/><codasip:type codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="47" codasip:column="5" codasip:value="AHB3_LITE:MASTER"/><codasip:flag codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="51" codasip:column="5" codasip:value="R"/><codasip:endianness codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="55" codasip:column="5" codasip:value="LITTLE"/><codasip:alignment codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="59" codasip:column="5"><codasip:data_alignment codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="65" codasip:column="17" codasip:alignment_bit_width="32"/><codasip:address_alignment codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="61" codasip:column="19" codasip:alignment_bit_width="32"/></codasip:alignment></codasip:interface><codasip:interface codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="71" codasip:column="1" codasip:id="MI4ldst" codasip:dwarf_index="2"><codasip:bits codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="77" codasip:column="5" codasip:address_bit_width="32" codasip:word_bit_width="32" codasip:lau_bit_width="8"/><codasip:type codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="82" codasip:column="5" codasip:value="AHB3_LITE:MASTER"/><codasip:flag codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="86" codasip:column="5" codasip:value="RW"/><codasip:endianness codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="90" codasip:column="5" codasip:value="LITTLE"/><codasip:alignment codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="94" codasip:column="5"><codasip:data_alignment codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="100" codasip:column="17" codasip:alignment_bit_width="8"/><codasip:data_alignment codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="100" codasip:column="20" codasip:alignment_bit_width="16"/><codasip:data_alignment codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="100" codasip:column="25" codasip:alignment_bit_width="32"/><codasip:address_alignment codasip:file="cu_riscv32i_cycle_accurate:9" codasip:line="96" codasip:column="19" codasip:alignment_bit_width="32"/></codasip:alignment></codasip:interface><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="6" codasip:value="MI13UTYPE_OPCODESB9"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="34" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="5" codasip:value="MI9UTYPE_LUIB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="35" codasip:column="17" codasip:type="integer" codasip:value="0b0110111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="5" codasip:value="MI11UTYPE_AUIPCB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="36" codasip:column="19" codasip:type="integer" codasip:value="0b0010111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="6" codasip:value="MI13JTYPE_OPCODESB9"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="41" codasip:column="22" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="5" codasip:value="MI9JTYPE_JALB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="42" codasip:column="17" codasip:type="integer" codasip:value="0b1101111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="6" codasip:value="MI13BTYPE_OPCODESB9"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="47" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="5" codasip:value="MI9BTYPE_BEQB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="48" codasip:column="17" codasip:type="integer" codasip:value="0b0001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="5" codasip:value="MI9BTYPE_BNEB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="49" codasip:column="17" codasip:type="integer" codasip:value="0b0011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="5" codasip:value="MI9BTYPE_BLTB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="50" codasip:column="17" codasip:type="integer" codasip:value="0b1001100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="5" codasip:value="MI9BTYPE_BGEB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="51" codasip:column="17" codasip:type="integer" codasip:value="0b1011100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="5" codasip:value="MI10BTYPE_BLTUB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="52" codasip:column="18" codasip:type="integer" codasip:value="0b1101100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="5" codasip:value="MI10BTYPE_BGEUB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="53" codasip:column="18" codasip:type="integer" codasip:value="0b1111100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="6" codasip:value="MI13RTYPE_OPCODESB9"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="58" codasip:column="22" codasip:type="int" codasip:value="uint17"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="5" codasip:value="MI9RTYPE_ADDB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="59" codasip:column="17" codasip:type="integer" codasip:value="0b00000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="5" codasip:value="MI9RTYPE_SUBB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="60" codasip:column="17" codasip:type="integer" codasip:value="0b01000000000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="5" codasip:value="MI9RTYPE_SLLB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="61" codasip:column="17" codasip:type="integer" codasip:value="0b00000000010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="5" codasip:value="MI9RTYPE_SLTB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="62" codasip:column="17" codasip:type="integer" codasip:value="0b00000000100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="5" codasip:value="MI10RTYPE_SLTUB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="63" codasip:column="18" codasip:type="integer" codasip:value="0b00000000110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="5" codasip:value="MI9RTYPE_XORB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="64" codasip:column="17" codasip:type="integer" codasip:value="0b00000001000110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="5" codasip:value="MI9RTYPE_SRLB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="65" codasip:column="17" codasip:type="integer" codasip:value="0b00000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="5" codasip:value="MI9RTYPE_SRAB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="66" codasip:column="17" codasip:type="integer" codasip:value="0b01000001010110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="5" codasip:value="MI8RTYPE_ORB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="67" codasip:column="16" codasip:type="integer" codasip:value="0b00000001100110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="5" codasip:value="MI9RTYPE_ANDB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="68" codasip:column="17" codasip:type="integer" codasip:value="0b00000001110110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="5" codasip:value="MI10RTYPE_SLLIB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="69" codasip:column="18" codasip:type="integer" codasip:value="0b00000000010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="5" codasip:value="MI10RTYPE_SRLIB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="70" codasip:column="18" codasip:type="integer" codasip:value="0b00000001010010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="5" codasip:value="MI10RTYPE_SRAIB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="71" codasip:column="18" codasip:type="integer" codasip:value="0b01000001010010011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="6" codasip:value="MI13ITYPE_OPCODESB9"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="76" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="5" codasip:value="MI10ITYPE_ADDIB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="77" codasip:column="18" codasip:type="integer" codasip:value="0b0000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="5" codasip:value="MI10ITYPE_SLTIB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="78" codasip:column="18" codasip:type="integer" codasip:value="0b0100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="5" codasip:value="MI11ITYPE_SLTIUB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="79" codasip:column="19" codasip:type="integer" codasip:value="0b0110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="5" codasip:value="MI10ITYPE_XORIB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="80" codasip:column="18" codasip:type="integer" codasip:value="0b1000010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="5" codasip:value="MI9ITYPE_ORIB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="81" codasip:column="17" codasip:type="integer" codasip:value="0b1100010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="5" codasip:value="MI10ITYPE_ANDIB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="82" codasip:column="18" codasip:type="integer" codasip:value="0b1110010011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="5" codasip:value="MI10ITYPE_JALRB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="85" codasip:column="18" codasip:type="integer" codasip:value="0b0001100111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="5" codasip:value="MI8ITYPE_LBB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="86" codasip:column="16" codasip:type="integer" codasip:value="0b0000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="5" codasip:value="MI8ITYPE_LHB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="87" codasip:column="16" codasip:type="integer" codasip:value="0b0010000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="5" codasip:value="MI8ITYPE_LWB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="88" codasip:column="16" codasip:type="integer" codasip:value="0b0100000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="5" codasip:value="MI9ITYPE_LBUB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="89" codasip:column="17" codasip:type="integer" codasip:value="0b1000000011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="5" codasip:value="MI9ITYPE_LHUB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="90" codasip:column="17" codasip:type="integer" codasip:value="0b1010000011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="6" codasip:value="MI13STYPE_OPCODESB9"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="96" codasip:column="22" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="5" codasip:value="MI8STYPE_SBB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="97" codasip:column="16" codasip:type="integer" codasip:value="0b0000100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="5" codasip:value="MI8STYPE_SHB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="98" codasip:column="16" codasip:type="integer" codasip:value="0b0010100011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="5" codasip:value="MI8STYPE_SWB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="99" codasip:column="16" codasip:type="integer" codasip:value="0b0100100011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="6" codasip:value="MI14MISC10_OPCODESB9"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="103" codasip:column="23" codasip:type="int" codasip:value="uint10"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="5" codasip:value="MI17MISC_OPCODE_FENCEB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="104" codasip:column="25" codasip:type="integer" codasip:value="0b0000001111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="6" codasip:value="MI14MISC32_OPCODESB9"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="107" codasip:column="23" codasip:type="int" codasip:value="uint32"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="5" codasip:value="MI17MISC_OPCODE_ECALLB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="108" codasip:column="25" codasip:type="integer" codasip:value="0b00000000000000000000000001110011"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="5" codasip:value="MI18MISC_OPCODE_EBREAKB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="109" codasip:column="26" codasip:type="integer" codasip:value="0b00000000001000000000000001110011"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="6" codasip:value="MI18SIMULATION_OPCODESB9"/><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="127" codasip:column="27" codasip:type="int" codasip:value="uint7"/></codasip:ansi_specifier_list><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="5" codasip:value="MI10JTYPE_HALTB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="128" codasip:column="18" codasip:type="integer" codasip:value="0b0111111"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="5" codasip:value="MI13JTYPE_SYSCALLB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:0" codasip:line="129" codasip:column="21" codasip:type="integer" codasip:value="0b1011111"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration><codasip:ansi_declaration codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_specifier codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1" codasip:type="enum" codasip:value="enum"><codasip:ansi_enum codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="1"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="33" codasip:column="6" codasip:value="MI11info_levelsB9"/><codasip:ansi_enumerator_list codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="5" codasip:value="MI12INFO_GENERALB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="35" codasip:column="20" codasip:type="integer" codasip:value="2"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="5" codasip:value="MI13INFO_RF_WRITEB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="36" codasip:column="21" codasip:type="integer" codasip:value="3"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="5" codasip:value="MI13INFO_PC_WRITEB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="37" codasip:column="21" codasip:type="integer" codasip:value="4"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="5" codasip:value="MI14INFO_INTERFACEB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="38" codasip:column="22" codasip:type="integer" codasip:value="5"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="5" codasip:value="MI9INFO_PIPEB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="39" codasip:column="17" codasip:type="integer" codasip:value="6"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="5" codasip:value="MI8INFO_ALUB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="40" codasip:column="16" codasip:type="integer" codasip:value="7"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="5" codasip:value="MI9INFO_ADDRB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="41" codasip:column="17" codasip:type="integer" codasip:value="8"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="5" codasip:value="MI11INFO_MEMDATB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="42" codasip:column="19" codasip:type="integer" codasip:value="9"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="5" codasip:value="MI7INFO_BRB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="43" codasip:column="15" codasip:type="integer" codasip:value="11"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="5" codasip:value="MI9ALU_ERRORB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="44" codasip:column="17" codasip:type="integer" codasip:value="12"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="5" codasip:value="MI10INFO_LEVELB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="45" codasip:column="18" codasip:type="integer" codasip:value="22"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="5" codasip:value="MI11TRACE_LEVELB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="46" codasip:column="19" codasip:type="integer" codasip:value="23"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="5" codasip:value="MI13WARNING_LEVELB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="47" codasip:column="21" codasip:type="integer" codasip:value="24"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="5" codasip:value="MI11DEBUG_LEVELB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="48" codasip:column="19" codasip:type="integer" codasip:value="25"/></codasip:ansi_enumerator><codasip:ansi_enumerator codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5"><codasip:ansi_id codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="5" codasip:value="MI17FATAL_ERROR_LEVELB9"/><codasip:ansi_constant codasip:file="cu_riscv32i_cycle_accurate:1" codasip:line="49" codasip:column="25" codasip:type="integer" codasip:value="128"/></codasip:ansi_enumerator></codasip:ansi_enumerator_list></codasip:ansi_enum></codasip:ansi_specifier></codasip:ansi_specifier_list></codasip:ansi_declaration></codasip:asip></codasip:root>