OK ğŸ‘ mÃ¬nh mÃ´ táº£ láº¡i **cáº¥u trÃºc thÆ° má»¥c + vai trÃ² tá»«ng thÃ nh pháº§n**, vá»›i **`riscv_core_axi.v` lÃ  top module**, Ä‘Ãºng theo hÃ¬nh báº¡n gá»­i.

---

## ğŸ§  Tá»•ng quan kiáº¿n trÃºc CPU trong SoC

ThÆ° má»¥c `cpu/` chá»©a **toÃ n bá»™ IP RISC-V CPU**, Ä‘Æ°á»£c thiáº¿t káº¿ Ä‘á»ƒ **káº¿t ná»‘i vá»›i SoC thÃ´ng qua bus AXI**.
Module trung tÃ¢m (top) lÃ :

ğŸ‘‰ **`riscv_core_axi.v`**
â†’ Ä‘Ã¢y lÃ  **Ä‘iá»ƒm vÃ o duy nháº¥t** cá»§a CPU khi tÃ­ch há»£p vÃ o SoC.

---

## ğŸ§© PhÃ¢n tÃ­ch cáº¥u trÃºc thÆ° má»¥c

```
cpu/
â”œâ”€â”€ core/
â”œâ”€â”€ interface/
â”œâ”€â”€ memory/
â”œâ”€â”€ riscv5stagedemo/
â”œâ”€â”€ riscv_core_axi.v        â­ TOP MODULE
â”œâ”€â”€ datapath.v              â­ TOP CPU
â”œâ”€â”€ tb_riscv_core_axi.v
â”œâ”€â”€ tb_riscv_core_axi_hex.v
â”œâ”€â”€ *.vcd / *.log
â”œâ”€â”€ program.hex
â”œâ”€â”€ example.c / example.s
â”œâ”€â”€ build.sh / run.sh
â””â”€â”€ README.md
```

---

## â­ `riscv_core_axi.v` â€” TOP MODULE (QUAN TRá»ŒNG NHáº¤T)

### Vai trÃ²

* LÃ  **wrapper top-level** cá»§a CPU
* Káº¿t ná»‘i:

  * **Core RISC-V ná»™i bá»™**
  * **AXI interface**
  * **Instruction / Data memory**
* LÃ  module mÃ :

  * SoC top
  * AXI interconnect
  * hoáº·c testbench
    sáº½ **instantiate trá»±c tiáº¿p**

ğŸ‘‰ Trong SoC:

```verilog
riscv_core_axi u_cpu (
    .aclk       (...),
    .aresetn    (...),
    .m_axi_*    (...)
);
```

---

## ğŸ“‚ `core/` â€” RISC-V CORE LOGIC

Chá»©a **pháº§n â€œnÃ£oâ€ cá»§a CPU**:

* FSM Ä‘iá»u khiá»ƒn pipeline
* Instruction Decode
* Register File
* ALU / Branch / Control logic
* CÃ¡c stage pipeline (5-stage)

ğŸ‘‰ KhÃ´ng biáº¿t AXI lÃ  gÃ¬
ğŸ‘‰ KhÃ´ng giao tiáº¿p trá»±c tiáº¿p vá»›i SoC

ğŸ“Œ **Core = thuáº§n CPU**

---

## ğŸ“‚ `datapath.v`

* MÃ´ táº£ **datapath tá»•ng thá»ƒ**:

  * PC
  * ALU input/output
  * mux chá»n nguá»“n
* Káº¿t ná»‘i giá»¯a:

  * register file
  * ALU
  * control

ğŸ‘‰ CÃ³ thá»ƒ xem nhÆ° **xÆ°Æ¡ng sá»‘ng cá»§a core**

---

## ğŸ“‚ `interface/` â€” AXI / BUS INTERFACE

Chá»©a logic:

* AXI Master interface
* Chuyá»ƒn Ä‘á»•i:

  * Load / Store instruction
  * â†” AXI Read / Write transaction

ğŸ‘‰ ÄÃ¢y lÃ  cáº§u ná»‘i:

```
CORE  <---->  AXI BUS (SoC)
```

ğŸ“Œ Ráº¥t quan trá»ng khi tÃ­ch há»£p ASCON / UART / SRAM sau nÃ y

---

## ğŸ“‚ `memory/`

* Instruction Memory
* Data Memory
* ROM / RAM model cho simulation
* Load file `.hex`

ğŸ‘‰ DÃ¹ng cho:

* Simulation
* FPGA demo
* ChÆ°a pháº£i SRAM/DRAM tháº­t cá»§a SoC

---

## ğŸ“‚ `riscv5stagedemo/`

* Demo chÆ°Æ¡ng trÃ¬nh
* Test pipeline 5-stage
* VÃ­ dá»¥:

  * hazard
  * branch
  * load/store

ğŸ“Œ DÃ¹ng Ä‘á»ƒ **verify CPU hoáº¡t Ä‘á»™ng Ä‘Ãºng**

---

## ğŸ§ª Testbench

### `tb_riscv_core_axi.v`

* Testbench chÃ­nh
* Instantiate:

  * `riscv_core_axi`
* Clock / reset
* Monitor AXI transaction

### `tb_riscv_core_axi_hex.v`

* Testbench cháº¡y chÆ°Æ¡ng trÃ¬nh tá»« `program.hex`
* PhÃ¹ há»£p Ä‘á»ƒ:

  * So sÃ¡nh vá»›i ISS
  * Debug instruction

---

## ğŸ“„ File pháº§n má»m / toolchain

| File                  | Vai trÃ²                    |
| --------------------- | -------------------------- |
| `example.c`           | ChÆ°Æ¡ng trÃ¬nh C test        |
| `example.s`           | Assembly sau compile       |
| `example.dump`        | Disassembly                |
| `program.hex`         | Náº¡p vÃ o instruction memory |
| `compile_c_to_hex.sh` | C â†’ HEX                    |
| `run.sh`, `build.sh`  | Script automate            |

ğŸ‘‰ ÄÃ¢y lÃ  **flow pháº§n má»m â†’ pháº§n cá»©ng** chuáº©n cá»§a CPU

---

## ğŸ§  NhÃ¬n dÆ°á»›i gÃ³c Ä‘á»™ SoC

Trong kiáº¿n trÃºc SoC cá»§a báº¡n:

```
SoC TOP
 â”œâ”€â”€ AXI Interconnect
 â”‚    â”œâ”€â”€ riscv_core_axi   â­
 â”‚    â”œâ”€â”€ ASCON
 â”‚    â”œâ”€â”€ UART
 â”‚    â””â”€â”€ SRAM
```

ğŸ‘‰ `riscv_core_axi.v` lÃ  **AXI Master**
ğŸ‘‰ ASCON / UART / SRAM lÃ  **AXI Slave**

---

