
Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000529c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  0800543c  0800543c  0001543c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005558  08005558  00015558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800555c  0800555c  0001555c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08005560  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          00001b24  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001b38  20001b38  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   00017fe9  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002d58  00000000  00000000  0003802d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001048  00000000  00000000  0003ad88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f20  00000000  00000000  0003bdd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007eac  00000000  00000000  0003ccf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000055b4  00000000  00000000  00044b9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0004a150  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004348  00000000  00000000  0004a1cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000014 	.word	0x20000014
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005424 	.word	0x08005424

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000018 	.word	0x20000018
 80001dc:	08005424 	.word	0x08005424

080001e0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001e4:	4a08      	ldr	r2, [pc, #32]	; (8000208 <HAL_Init+0x28>)
 80001e6:	4b08      	ldr	r3, [pc, #32]	; (8000208 <HAL_Init+0x28>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	f043 0310 	orr.w	r3, r3, #16
 80001ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001f0:	2003      	movs	r0, #3
 80001f2:	f000 f8d2 	bl	800039a <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001f6:	2000      	movs	r0, #0
 80001f8:	f004 fffa 	bl	80051f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001fc:	f004 fefa 	bl	8004ff4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000200:	2300      	movs	r3, #0
}
 8000202:	4618      	mov	r0, r3
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	40022000 	.word	0x40022000

0800020c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800020c:	b480      	push	{r7}
 800020e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000210:	4b06      	ldr	r3, [pc, #24]	; (800022c <HAL_IncTick+0x20>)
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	461a      	mov	r2, r3
 8000216:	4b06      	ldr	r3, [pc, #24]	; (8000230 <HAL_IncTick+0x24>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	4413      	add	r3, r2
 800021c:	4a04      	ldr	r2, [pc, #16]	; (8000230 <HAL_IncTick+0x24>)
 800021e:	6013      	str	r3, [r2, #0]
}
 8000220:	bf00      	nop
 8000222:	46bd      	mov	sp, r7
 8000224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop
 800022c:	20000000 	.word	0x20000000
 8000230:	200019e8 	.word	0x200019e8

08000234 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000234:	b480      	push	{r7}
 8000236:	af00      	add	r7, sp, #0
  return uwTick;  
 8000238:	4b03      	ldr	r3, [pc, #12]	; (8000248 <HAL_GetTick+0x14>)
 800023a:	681b      	ldr	r3, [r3, #0]
}
 800023c:	4618      	mov	r0, r3
 800023e:	46bd      	mov	sp, r7
 8000240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000244:	4770      	bx	lr
 8000246:	bf00      	nop
 8000248:	200019e8 	.word	0x200019e8

0800024c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800024c:	b480      	push	{r7}
 800024e:	b085      	sub	sp, #20
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f003 0307 	and.w	r3, r3, #7
 800025a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800025c:	4b0c      	ldr	r3, [pc, #48]	; (8000290 <NVIC_SetPriorityGrouping+0x44>)
 800025e:	68db      	ldr	r3, [r3, #12]
 8000260:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000262:	68ba      	ldr	r2, [r7, #8]
 8000264:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000268:	4013      	ands	r3, r2
 800026a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800026c:	68fb      	ldr	r3, [r7, #12]
 800026e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000270:	68bb      	ldr	r3, [r7, #8]
 8000272:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000274:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000278:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800027c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800027e:	4a04      	ldr	r2, [pc, #16]	; (8000290 <NVIC_SetPriorityGrouping+0x44>)
 8000280:	68bb      	ldr	r3, [r7, #8]
 8000282:	60d3      	str	r3, [r2, #12]
}
 8000284:	bf00      	nop
 8000286:	3714      	adds	r7, #20
 8000288:	46bd      	mov	sp, r7
 800028a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028e:	4770      	bx	lr
 8000290:	e000ed00 	.word	0xe000ed00

08000294 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000294:	b480      	push	{r7}
 8000296:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000298:	4b04      	ldr	r3, [pc, #16]	; (80002ac <NVIC_GetPriorityGrouping+0x18>)
 800029a:	68db      	ldr	r3, [r3, #12]
 800029c:	0a1b      	lsrs	r3, r3, #8
 800029e:	f003 0307 	and.w	r3, r3, #7
}
 80002a2:	4618      	mov	r0, r3
 80002a4:	46bd      	mov	sp, r7
 80002a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002aa:	4770      	bx	lr
 80002ac:	e000ed00 	.word	0xe000ed00

080002b0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002b0:	b480      	push	{r7}
 80002b2:	b083      	sub	sp, #12
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	4603      	mov	r3, r0
 80002b8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80002ba:	4909      	ldr	r1, [pc, #36]	; (80002e0 <NVIC_EnableIRQ+0x30>)
 80002bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002c0:	095b      	lsrs	r3, r3, #5
 80002c2:	79fa      	ldrb	r2, [r7, #7]
 80002c4:	f002 021f 	and.w	r2, r2, #31
 80002c8:	2001      	movs	r0, #1
 80002ca:	fa00 f202 	lsl.w	r2, r0, r2
 80002ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80002d2:	bf00      	nop
 80002d4:	370c      	adds	r7, #12
 80002d6:	46bd      	mov	sp, r7
 80002d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop
 80002e0:	e000e100 	.word	0xe000e100

080002e4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	4603      	mov	r3, r0
 80002ec:	6039      	str	r1, [r7, #0]
 80002ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	da0b      	bge.n	8000310 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002f8:	490d      	ldr	r1, [pc, #52]	; (8000330 <NVIC_SetPriority+0x4c>)
 80002fa:	79fb      	ldrb	r3, [r7, #7]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	3b04      	subs	r3, #4
 8000302:	683a      	ldr	r2, [r7, #0]
 8000304:	b2d2      	uxtb	r2, r2
 8000306:	0112      	lsls	r2, r2, #4
 8000308:	b2d2      	uxtb	r2, r2
 800030a:	440b      	add	r3, r1
 800030c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800030e:	e009      	b.n	8000324 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000310:	4908      	ldr	r1, [pc, #32]	; (8000334 <NVIC_SetPriority+0x50>)
 8000312:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000316:	683a      	ldr	r2, [r7, #0]
 8000318:	b2d2      	uxtb	r2, r2
 800031a:	0112      	lsls	r2, r2, #4
 800031c:	b2d2      	uxtb	r2, r2
 800031e:	440b      	add	r3, r1
 8000320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000324:	bf00      	nop
 8000326:	370c      	adds	r7, #12
 8000328:	46bd      	mov	sp, r7
 800032a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032e:	4770      	bx	lr
 8000330:	e000ed00 	.word	0xe000ed00
 8000334:	e000e100 	.word	0xe000e100

08000338 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000338:	b480      	push	{r7}
 800033a:	b089      	sub	sp, #36	; 0x24
 800033c:	af00      	add	r7, sp, #0
 800033e:	60f8      	str	r0, [r7, #12]
 8000340:	60b9      	str	r1, [r7, #8]
 8000342:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000344:	68fb      	ldr	r3, [r7, #12]
 8000346:	f003 0307 	and.w	r3, r3, #7
 800034a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800034c:	69fb      	ldr	r3, [r7, #28]
 800034e:	f1c3 0307 	rsb	r3, r3, #7
 8000352:	2b04      	cmp	r3, #4
 8000354:	bf28      	it	cs
 8000356:	2304      	movcs	r3, #4
 8000358:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800035a:	69fb      	ldr	r3, [r7, #28]
 800035c:	3304      	adds	r3, #4
 800035e:	2b06      	cmp	r3, #6
 8000360:	d902      	bls.n	8000368 <NVIC_EncodePriority+0x30>
 8000362:	69fb      	ldr	r3, [r7, #28]
 8000364:	3b03      	subs	r3, #3
 8000366:	e000      	b.n	800036a <NVIC_EncodePriority+0x32>
 8000368:	2300      	movs	r3, #0
 800036a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800036c:	2201      	movs	r2, #1
 800036e:	69bb      	ldr	r3, [r7, #24]
 8000370:	fa02 f303 	lsl.w	r3, r2, r3
 8000374:	1e5a      	subs	r2, r3, #1
 8000376:	68bb      	ldr	r3, [r7, #8]
 8000378:	401a      	ands	r2, r3
 800037a:	697b      	ldr	r3, [r7, #20]
 800037c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800037e:	2101      	movs	r1, #1
 8000380:	697b      	ldr	r3, [r7, #20]
 8000382:	fa01 f303 	lsl.w	r3, r1, r3
 8000386:	1e59      	subs	r1, r3, #1
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800038c:	4313      	orrs	r3, r2
         );
}
 800038e:	4618      	mov	r0, r3
 8000390:	3724      	adds	r7, #36	; 0x24
 8000392:	46bd      	mov	sp, r7
 8000394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000398:	4770      	bx	lr

0800039a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800039a:	b580      	push	{r7, lr}
 800039c:	b082      	sub	sp, #8
 800039e:	af00      	add	r7, sp, #0
 80003a0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003a2:	6878      	ldr	r0, [r7, #4]
 80003a4:	f7ff ff52 	bl	800024c <NVIC_SetPriorityGrouping>
}
 80003a8:	bf00      	nop
 80003aa:	3708      	adds	r7, #8
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}

080003b0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b086      	sub	sp, #24
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	4603      	mov	r3, r0
 80003b8:	60b9      	str	r1, [r7, #8]
 80003ba:	607a      	str	r2, [r7, #4]
 80003bc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003be:	2300      	movs	r3, #0
 80003c0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003c2:	f7ff ff67 	bl	8000294 <NVIC_GetPriorityGrouping>
 80003c6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003c8:	687a      	ldr	r2, [r7, #4]
 80003ca:	68b9      	ldr	r1, [r7, #8]
 80003cc:	6978      	ldr	r0, [r7, #20]
 80003ce:	f7ff ffb3 	bl	8000338 <NVIC_EncodePriority>
 80003d2:	4602      	mov	r2, r0
 80003d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003d8:	4611      	mov	r1, r2
 80003da:	4618      	mov	r0, r3
 80003dc:	f7ff ff82 	bl	80002e4 <NVIC_SetPriority>
}
 80003e0:	bf00      	nop
 80003e2:	3718      	adds	r7, #24
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}

080003e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	4603      	mov	r3, r0
 80003f0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80003f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003f6:	4618      	mov	r0, r3
 80003f8:	f7ff ff5a 	bl	80002b0 <NVIC_EnableIRQ>
}
 80003fc:	bf00      	nop
 80003fe:	3708      	adds	r7, #8
 8000400:	46bd      	mov	sp, r7
 8000402:	bd80      	pop	{r7, pc}

08000404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000404:	b480      	push	{r7}
 8000406:	b087      	sub	sp, #28
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
 800040c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800040e:	2300      	movs	r3, #0
 8000410:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000412:	2300      	movs	r3, #0
 8000414:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000416:	2300      	movs	r3, #0
 8000418:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800041a:	e160      	b.n	80006de <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800041c:	683b      	ldr	r3, [r7, #0]
 800041e:	681a      	ldr	r2, [r3, #0]
 8000420:	2101      	movs	r1, #1
 8000422:	697b      	ldr	r3, [r7, #20]
 8000424:	fa01 f303 	lsl.w	r3, r1, r3
 8000428:	4013      	ands	r3, r2
 800042a:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 800042c:	68fb      	ldr	r3, [r7, #12]
 800042e:	2b00      	cmp	r3, #0
 8000430:	f000 8152 	beq.w	80006d8 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000434:	683b      	ldr	r3, [r7, #0]
 8000436:	685b      	ldr	r3, [r3, #4]
 8000438:	2b02      	cmp	r3, #2
 800043a:	d003      	beq.n	8000444 <HAL_GPIO_Init+0x40>
 800043c:	683b      	ldr	r3, [r7, #0]
 800043e:	685b      	ldr	r3, [r3, #4]
 8000440:	2b12      	cmp	r3, #18
 8000442:	d123      	bne.n	800048c <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000444:	697b      	ldr	r3, [r7, #20]
 8000446:	08da      	lsrs	r2, r3, #3
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	3208      	adds	r2, #8
 800044c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000450:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000452:	697b      	ldr	r3, [r7, #20]
 8000454:	f003 0307 	and.w	r3, r3, #7
 8000458:	009b      	lsls	r3, r3, #2
 800045a:	220f      	movs	r2, #15
 800045c:	fa02 f303 	lsl.w	r3, r2, r3
 8000460:	43db      	mvns	r3, r3
 8000462:	693a      	ldr	r2, [r7, #16]
 8000464:	4013      	ands	r3, r2
 8000466:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	691a      	ldr	r2, [r3, #16]
 800046c:	697b      	ldr	r3, [r7, #20]
 800046e:	f003 0307 	and.w	r3, r3, #7
 8000472:	009b      	lsls	r3, r3, #2
 8000474:	fa02 f303 	lsl.w	r3, r2, r3
 8000478:	693a      	ldr	r2, [r7, #16]
 800047a:	4313      	orrs	r3, r2
 800047c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800047e:	697b      	ldr	r3, [r7, #20]
 8000480:	08da      	lsrs	r2, r3, #3
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	3208      	adds	r2, #8
 8000486:	6939      	ldr	r1, [r7, #16]
 8000488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000492:	697b      	ldr	r3, [r7, #20]
 8000494:	005b      	lsls	r3, r3, #1
 8000496:	2203      	movs	r2, #3
 8000498:	fa02 f303 	lsl.w	r3, r2, r3
 800049c:	43db      	mvns	r3, r3
 800049e:	693a      	ldr	r2, [r7, #16]
 80004a0:	4013      	ands	r3, r2
 80004a2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	685b      	ldr	r3, [r3, #4]
 80004a8:	f003 0203 	and.w	r2, r3, #3
 80004ac:	697b      	ldr	r3, [r7, #20]
 80004ae:	005b      	lsls	r3, r3, #1
 80004b0:	fa02 f303 	lsl.w	r3, r2, r3
 80004b4:	693a      	ldr	r2, [r7, #16]
 80004b6:	4313      	orrs	r3, r2
 80004b8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	693a      	ldr	r2, [r7, #16]
 80004be:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	685b      	ldr	r3, [r3, #4]
 80004c4:	2b01      	cmp	r3, #1
 80004c6:	d00b      	beq.n	80004e0 <HAL_GPIO_Init+0xdc>
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	685b      	ldr	r3, [r3, #4]
 80004cc:	2b02      	cmp	r3, #2
 80004ce:	d007      	beq.n	80004e0 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80004d4:	2b11      	cmp	r3, #17
 80004d6:	d003      	beq.n	80004e0 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	685b      	ldr	r3, [r3, #4]
 80004dc:	2b12      	cmp	r3, #18
 80004de:	d130      	bne.n	8000542 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	689b      	ldr	r3, [r3, #8]
 80004e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80004e6:	697b      	ldr	r3, [r7, #20]
 80004e8:	005b      	lsls	r3, r3, #1
 80004ea:	2203      	movs	r2, #3
 80004ec:	fa02 f303 	lsl.w	r3, r2, r3
 80004f0:	43db      	mvns	r3, r3
 80004f2:	693a      	ldr	r2, [r7, #16]
 80004f4:	4013      	ands	r3, r2
 80004f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	68da      	ldr	r2, [r3, #12]
 80004fc:	697b      	ldr	r3, [r7, #20]
 80004fe:	005b      	lsls	r3, r3, #1
 8000500:	fa02 f303 	lsl.w	r3, r2, r3
 8000504:	693a      	ldr	r2, [r7, #16]
 8000506:	4313      	orrs	r3, r2
 8000508:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	693a      	ldr	r2, [r7, #16]
 800050e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	685b      	ldr	r3, [r3, #4]
 8000514:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000516:	2201      	movs	r2, #1
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	fa02 f303 	lsl.w	r3, r2, r3
 800051e:	43db      	mvns	r3, r3
 8000520:	693a      	ldr	r2, [r7, #16]
 8000522:	4013      	ands	r3, r2
 8000524:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000526:	683b      	ldr	r3, [r7, #0]
 8000528:	685b      	ldr	r3, [r3, #4]
 800052a:	091b      	lsrs	r3, r3, #4
 800052c:	f003 0201 	and.w	r2, r3, #1
 8000530:	697b      	ldr	r3, [r7, #20]
 8000532:	fa02 f303 	lsl.w	r3, r2, r3
 8000536:	693a      	ldr	r2, [r7, #16]
 8000538:	4313      	orrs	r3, r2
 800053a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	693a      	ldr	r2, [r7, #16]
 8000540:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	68db      	ldr	r3, [r3, #12]
 8000546:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000548:	697b      	ldr	r3, [r7, #20]
 800054a:	005b      	lsls	r3, r3, #1
 800054c:	2203      	movs	r2, #3
 800054e:	fa02 f303 	lsl.w	r3, r2, r3
 8000552:	43db      	mvns	r3, r3
 8000554:	693a      	ldr	r2, [r7, #16]
 8000556:	4013      	ands	r3, r2
 8000558:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	689a      	ldr	r2, [r3, #8]
 800055e:	697b      	ldr	r3, [r7, #20]
 8000560:	005b      	lsls	r3, r3, #1
 8000562:	fa02 f303 	lsl.w	r3, r2, r3
 8000566:	693a      	ldr	r2, [r7, #16]
 8000568:	4313      	orrs	r3, r2
 800056a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	693a      	ldr	r2, [r7, #16]
 8000570:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000572:	683b      	ldr	r3, [r7, #0]
 8000574:	685b      	ldr	r3, [r3, #4]
 8000576:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800057a:	2b00      	cmp	r3, #0
 800057c:	f000 80ac 	beq.w	80006d8 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000580:	4a5e      	ldr	r2, [pc, #376]	; (80006fc <HAL_GPIO_Init+0x2f8>)
 8000582:	4b5e      	ldr	r3, [pc, #376]	; (80006fc <HAL_GPIO_Init+0x2f8>)
 8000584:	699b      	ldr	r3, [r3, #24]
 8000586:	f043 0301 	orr.w	r3, r3, #1
 800058a:	6193      	str	r3, [r2, #24]
 800058c:	4b5b      	ldr	r3, [pc, #364]	; (80006fc <HAL_GPIO_Init+0x2f8>)
 800058e:	699b      	ldr	r3, [r3, #24]
 8000590:	f003 0301 	and.w	r3, r3, #1
 8000594:	60bb      	str	r3, [r7, #8]
 8000596:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000598:	4a59      	ldr	r2, [pc, #356]	; (8000700 <HAL_GPIO_Init+0x2fc>)
 800059a:	697b      	ldr	r3, [r7, #20]
 800059c:	089b      	lsrs	r3, r3, #2
 800059e:	3302      	adds	r3, #2
 80005a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005a4:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	f003 0303 	and.w	r3, r3, #3
 80005ac:	009b      	lsls	r3, r3, #2
 80005ae:	220f      	movs	r2, #15
 80005b0:	fa02 f303 	lsl.w	r3, r2, r3
 80005b4:	43db      	mvns	r3, r3
 80005b6:	693a      	ldr	r2, [r7, #16]
 80005b8:	4013      	ands	r3, r2
 80005ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80005c2:	d025      	beq.n	8000610 <HAL_GPIO_Init+0x20c>
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	4a4f      	ldr	r2, [pc, #316]	; (8000704 <HAL_GPIO_Init+0x300>)
 80005c8:	4293      	cmp	r3, r2
 80005ca:	d01f      	beq.n	800060c <HAL_GPIO_Init+0x208>
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	4a4e      	ldr	r2, [pc, #312]	; (8000708 <HAL_GPIO_Init+0x304>)
 80005d0:	4293      	cmp	r3, r2
 80005d2:	d019      	beq.n	8000608 <HAL_GPIO_Init+0x204>
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	4a4d      	ldr	r2, [pc, #308]	; (800070c <HAL_GPIO_Init+0x308>)
 80005d8:	4293      	cmp	r3, r2
 80005da:	d013      	beq.n	8000604 <HAL_GPIO_Init+0x200>
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	4a4c      	ldr	r2, [pc, #304]	; (8000710 <HAL_GPIO_Init+0x30c>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d00d      	beq.n	8000600 <HAL_GPIO_Init+0x1fc>
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	4a4b      	ldr	r2, [pc, #300]	; (8000714 <HAL_GPIO_Init+0x310>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d007      	beq.n	80005fc <HAL_GPIO_Init+0x1f8>
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	4a4a      	ldr	r2, [pc, #296]	; (8000718 <HAL_GPIO_Init+0x314>)
 80005f0:	4293      	cmp	r3, r2
 80005f2:	d101      	bne.n	80005f8 <HAL_GPIO_Init+0x1f4>
 80005f4:	2306      	movs	r3, #6
 80005f6:	e00c      	b.n	8000612 <HAL_GPIO_Init+0x20e>
 80005f8:	2307      	movs	r3, #7
 80005fa:	e00a      	b.n	8000612 <HAL_GPIO_Init+0x20e>
 80005fc:	2305      	movs	r3, #5
 80005fe:	e008      	b.n	8000612 <HAL_GPIO_Init+0x20e>
 8000600:	2304      	movs	r3, #4
 8000602:	e006      	b.n	8000612 <HAL_GPIO_Init+0x20e>
 8000604:	2303      	movs	r3, #3
 8000606:	e004      	b.n	8000612 <HAL_GPIO_Init+0x20e>
 8000608:	2302      	movs	r3, #2
 800060a:	e002      	b.n	8000612 <HAL_GPIO_Init+0x20e>
 800060c:	2301      	movs	r3, #1
 800060e:	e000      	b.n	8000612 <HAL_GPIO_Init+0x20e>
 8000610:	2300      	movs	r3, #0
 8000612:	697a      	ldr	r2, [r7, #20]
 8000614:	f002 0203 	and.w	r2, r2, #3
 8000618:	0092      	lsls	r2, r2, #2
 800061a:	4093      	lsls	r3, r2
 800061c:	693a      	ldr	r2, [r7, #16]
 800061e:	4313      	orrs	r3, r2
 8000620:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000622:	4937      	ldr	r1, [pc, #220]	; (8000700 <HAL_GPIO_Init+0x2fc>)
 8000624:	697b      	ldr	r3, [r7, #20]
 8000626:	089b      	lsrs	r3, r3, #2
 8000628:	3302      	adds	r3, #2
 800062a:	693a      	ldr	r2, [r7, #16]
 800062c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000630:	4b3a      	ldr	r3, [pc, #232]	; (800071c <HAL_GPIO_Init+0x318>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	43db      	mvns	r3, r3
 800063a:	693a      	ldr	r2, [r7, #16]
 800063c:	4013      	ands	r3, r2
 800063e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000640:	683b      	ldr	r3, [r7, #0]
 8000642:	685b      	ldr	r3, [r3, #4]
 8000644:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000648:	2b00      	cmp	r3, #0
 800064a:	d003      	beq.n	8000654 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800064c:	693a      	ldr	r2, [r7, #16]
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	4313      	orrs	r3, r2
 8000652:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000654:	4a31      	ldr	r2, [pc, #196]	; (800071c <HAL_GPIO_Init+0x318>)
 8000656:	693b      	ldr	r3, [r7, #16]
 8000658:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800065a:	4b30      	ldr	r3, [pc, #192]	; (800071c <HAL_GPIO_Init+0x318>)
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	43db      	mvns	r3, r3
 8000664:	693a      	ldr	r2, [r7, #16]
 8000666:	4013      	ands	r3, r2
 8000668:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	685b      	ldr	r3, [r3, #4]
 800066e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000672:	2b00      	cmp	r3, #0
 8000674:	d003      	beq.n	800067e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000676:	693a      	ldr	r2, [r7, #16]
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	4313      	orrs	r3, r2
 800067c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800067e:	4a27      	ldr	r2, [pc, #156]	; (800071c <HAL_GPIO_Init+0x318>)
 8000680:	693b      	ldr	r3, [r7, #16]
 8000682:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000684:	4b25      	ldr	r3, [pc, #148]	; (800071c <HAL_GPIO_Init+0x318>)
 8000686:	689b      	ldr	r3, [r3, #8]
 8000688:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800068a:	68fb      	ldr	r3, [r7, #12]
 800068c:	43db      	mvns	r3, r3
 800068e:	693a      	ldr	r2, [r7, #16]
 8000690:	4013      	ands	r3, r2
 8000692:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000694:	683b      	ldr	r3, [r7, #0]
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800069c:	2b00      	cmp	r3, #0
 800069e:	d003      	beq.n	80006a8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80006a0:	693a      	ldr	r2, [r7, #16]
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	4313      	orrs	r3, r2
 80006a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80006a8:	4a1c      	ldr	r2, [pc, #112]	; (800071c <HAL_GPIO_Init+0x318>)
 80006aa:	693b      	ldr	r3, [r7, #16]
 80006ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80006ae:	4b1b      	ldr	r3, [pc, #108]	; (800071c <HAL_GPIO_Init+0x318>)
 80006b0:	68db      	ldr	r3, [r3, #12]
 80006b2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	43db      	mvns	r3, r3
 80006b8:	693a      	ldr	r2, [r7, #16]
 80006ba:	4013      	ands	r3, r2
 80006bc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	685b      	ldr	r3, [r3, #4]
 80006c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d003      	beq.n	80006d2 <HAL_GPIO_Init+0x2ce>
        {
          temp |= iocurrent;
 80006ca:	693a      	ldr	r2, [r7, #16]
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	4313      	orrs	r3, r2
 80006d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80006d2:	4a12      	ldr	r2, [pc, #72]	; (800071c <HAL_GPIO_Init+0x318>)
 80006d4:	693b      	ldr	r3, [r7, #16]
 80006d6:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	3301      	adds	r3, #1
 80006dc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	fa22 f303 	lsr.w	r3, r2, r3
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	f47f ae97 	bne.w	800041c <HAL_GPIO_Init+0x18>
  }
}
 80006ee:	bf00      	nop
 80006f0:	371c      	adds	r7, #28
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	40021000 	.word	0x40021000
 8000700:	40010000 	.word	0x40010000
 8000704:	48000400 	.word	0x48000400
 8000708:	48000800 	.word	0x48000800
 800070c:	48000c00 	.word	0x48000c00
 8000710:	48001000 	.word	0x48001000
 8000714:	48001400 	.word	0x48001400
 8000718:	48001800 	.word	0x48001800
 800071c:	40010400 	.word	0x40010400

08000720 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
 8000728:	460b      	mov	r3, r1
 800072a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	691a      	ldr	r2, [r3, #16]
 8000730:	887b      	ldrh	r3, [r7, #2]
 8000732:	4013      	ands	r3, r2
 8000734:	2b00      	cmp	r3, #0
 8000736:	d002      	beq.n	800073e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000738:	2301      	movs	r3, #1
 800073a:	73fb      	strb	r3, [r7, #15]
 800073c:	e001      	b.n	8000742 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800073e:	2300      	movs	r3, #0
 8000740:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000742:	7bfb      	ldrb	r3, [r7, #15]
}
 8000744:	4618      	mov	r0, r3
 8000746:	3714      	adds	r7, #20
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr

08000750 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000750:	b480      	push	{r7}
 8000752:	b083      	sub	sp, #12
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
 8000758:	460b      	mov	r3, r1
 800075a:	807b      	strh	r3, [r7, #2]
 800075c:	4613      	mov	r3, r2
 800075e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000760:	787b      	ldrb	r3, [r7, #1]
 8000762:	2b00      	cmp	r3, #0
 8000764:	d003      	beq.n	800076e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000766:	887a      	ldrh	r2, [r7, #2]
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800076c:	e002      	b.n	8000774 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800076e:	887a      	ldrh	r2, [r7, #2]
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000774:	bf00      	nop
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr

08000780 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000786:	af00      	add	r7, sp, #0
 8000788:	1d3b      	adds	r3, r7, #4
 800078a:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800078c:	1d3b      	adds	r3, r7, #4
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d102      	bne.n	800079a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000794:	2301      	movs	r3, #1
 8000796:	f000 beda 	b.w	800154e <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800079a:	1d3b      	adds	r3, r7, #4
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	f003 0301 	and.w	r3, r3, #1
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	f000 8164 	beq.w	8000a72 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80007aa:	4bb0      	ldr	r3, [pc, #704]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80007ac:	685b      	ldr	r3, [r3, #4]
 80007ae:	f003 030c 	and.w	r3, r3, #12
 80007b2:	2b04      	cmp	r3, #4
 80007b4:	d00c      	beq.n	80007d0 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007b6:	4bad      	ldr	r3, [pc, #692]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80007b8:	685b      	ldr	r3, [r3, #4]
 80007ba:	f003 030c 	and.w	r3, r3, #12
 80007be:	2b08      	cmp	r3, #8
 80007c0:	d15a      	bne.n	8000878 <HAL_RCC_OscConfig+0xf8>
 80007c2:	4baa      	ldr	r3, [pc, #680]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80007c4:	685b      	ldr	r3, [r3, #4]
 80007c6:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80007ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007ce:	d153      	bne.n	8000878 <HAL_RCC_OscConfig+0xf8>
 80007d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80007d4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007d8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80007dc:	fa93 f3a3 	rbit	r3, r3
 80007e0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80007e4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007e8:	fab3 f383 	clz	r3, r3
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	095b      	lsrs	r3, r3, #5
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	f043 0301 	orr.w	r3, r3, #1
 80007f6:	b2db      	uxtb	r3, r3
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d102      	bne.n	8000802 <HAL_RCC_OscConfig+0x82>
 80007fc:	4b9b      	ldr	r3, [pc, #620]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	e015      	b.n	800082e <HAL_RCC_OscConfig+0xae>
 8000802:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000806:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800080a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800080e:	fa93 f3a3 	rbit	r3, r3
 8000812:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000816:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800081a:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800081e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000822:	fa93 f3a3 	rbit	r3, r3
 8000826:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800082a:	4b90      	ldr	r3, [pc, #576]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 800082c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800082e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000832:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000836:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800083a:	fa92 f2a2 	rbit	r2, r2
 800083e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8000842:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000846:	fab2 f282 	clz	r2, r2
 800084a:	b252      	sxtb	r2, r2
 800084c:	f042 0220 	orr.w	r2, r2, #32
 8000850:	b252      	sxtb	r2, r2
 8000852:	b2d2      	uxtb	r2, r2
 8000854:	f002 021f 	and.w	r2, r2, #31
 8000858:	2101      	movs	r1, #1
 800085a:	fa01 f202 	lsl.w	r2, r1, r2
 800085e:	4013      	ands	r3, r2
 8000860:	2b00      	cmp	r3, #0
 8000862:	f000 8105 	beq.w	8000a70 <HAL_RCC_OscConfig+0x2f0>
 8000866:	1d3b      	adds	r3, r7, #4
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	2b00      	cmp	r3, #0
 800086e:	f040 80ff 	bne.w	8000a70 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000872:	2301      	movs	r3, #1
 8000874:	f000 be6b 	b.w	800154e <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000882:	d106      	bne.n	8000892 <HAL_RCC_OscConfig+0x112>
 8000884:	4a79      	ldr	r2, [pc, #484]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 8000886:	4b79      	ldr	r3, [pc, #484]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800088e:	6013      	str	r3, [r2, #0]
 8000890:	e030      	b.n	80008f4 <HAL_RCC_OscConfig+0x174>
 8000892:	1d3b      	adds	r3, r7, #4
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	685b      	ldr	r3, [r3, #4]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d10c      	bne.n	80008b6 <HAL_RCC_OscConfig+0x136>
 800089c:	4a73      	ldr	r2, [pc, #460]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 800089e:	4b73      	ldr	r3, [pc, #460]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008a6:	6013      	str	r3, [r2, #0]
 80008a8:	4a70      	ldr	r2, [pc, #448]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80008aa:	4b70      	ldr	r3, [pc, #448]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008b2:	6013      	str	r3, [r2, #0]
 80008b4:	e01e      	b.n	80008f4 <HAL_RCC_OscConfig+0x174>
 80008b6:	1d3b      	adds	r3, r7, #4
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80008c0:	d10c      	bne.n	80008dc <HAL_RCC_OscConfig+0x15c>
 80008c2:	4a6a      	ldr	r2, [pc, #424]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80008c4:	4b69      	ldr	r3, [pc, #420]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80008cc:	6013      	str	r3, [r2, #0]
 80008ce:	4a67      	ldr	r2, [pc, #412]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80008d0:	4b66      	ldr	r3, [pc, #408]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008d8:	6013      	str	r3, [r2, #0]
 80008da:	e00b      	b.n	80008f4 <HAL_RCC_OscConfig+0x174>
 80008dc:	4a63      	ldr	r2, [pc, #396]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80008de:	4b63      	ldr	r3, [pc, #396]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80008e6:	6013      	str	r3, [r2, #0]
 80008e8:	4a60      	ldr	r2, [pc, #384]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80008ea:	4b60      	ldr	r3, [pc, #384]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008f2:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d05a      	beq.n	80009b4 <HAL_RCC_OscConfig+0x234>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008fe:	f7ff fc99 	bl	8000234 <HAL_GetTick>
 8000902:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000906:	e00a      	b.n	800091e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000908:	f7ff fc94 	bl	8000234 <HAL_GetTick>
 800090c:	4602      	mov	r2, r0
 800090e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000912:	1ad3      	subs	r3, r2, r3
 8000914:	2b64      	cmp	r3, #100	; 0x64
 8000916:	d902      	bls.n	800091e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8000918:	2303      	movs	r3, #3
 800091a:	f000 be18 	b.w	800154e <HAL_RCC_OscConfig+0xdce>
 800091e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000922:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000926:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800092a:	fa93 f3a3 	rbit	r3, r3
 800092e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8000932:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000936:	fab3 f383 	clz	r3, r3
 800093a:	b2db      	uxtb	r3, r3
 800093c:	095b      	lsrs	r3, r3, #5
 800093e:	b2db      	uxtb	r3, r3
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	b2db      	uxtb	r3, r3
 8000946:	2b01      	cmp	r3, #1
 8000948:	d102      	bne.n	8000950 <HAL_RCC_OscConfig+0x1d0>
 800094a:	4b48      	ldr	r3, [pc, #288]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	e015      	b.n	800097c <HAL_RCC_OscConfig+0x1fc>
 8000950:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000954:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000958:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800095c:	fa93 f3a3 	rbit	r3, r3
 8000960:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000964:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000968:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800096c:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000970:	fa93 f3a3 	rbit	r3, r3
 8000974:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000978:	4b3c      	ldr	r3, [pc, #240]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 800097a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800097c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000980:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000984:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000988:	fa92 f2a2 	rbit	r2, r2
 800098c:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8000990:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000994:	fab2 f282 	clz	r2, r2
 8000998:	b252      	sxtb	r2, r2
 800099a:	f042 0220 	orr.w	r2, r2, #32
 800099e:	b252      	sxtb	r2, r2
 80009a0:	b2d2      	uxtb	r2, r2
 80009a2:	f002 021f 	and.w	r2, r2, #31
 80009a6:	2101      	movs	r1, #1
 80009a8:	fa01 f202 	lsl.w	r2, r1, r2
 80009ac:	4013      	ands	r3, r2
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d0aa      	beq.n	8000908 <HAL_RCC_OscConfig+0x188>
 80009b2:	e05e      	b.n	8000a72 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009b4:	f7ff fc3e 	bl	8000234 <HAL_GetTick>
 80009b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009bc:	e00a      	b.n	80009d4 <HAL_RCC_OscConfig+0x254>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009be:	f7ff fc39 	bl	8000234 <HAL_GetTick>
 80009c2:	4602      	mov	r2, r0
 80009c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80009c8:	1ad3      	subs	r3, r2, r3
 80009ca:	2b64      	cmp	r3, #100	; 0x64
 80009cc:	d902      	bls.n	80009d4 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 80009ce:	2303      	movs	r3, #3
 80009d0:	f000 bdbd 	b.w	800154e <HAL_RCC_OscConfig+0xdce>
 80009d4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009d8:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009dc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80009e0:	fa93 f3a3 	rbit	r3, r3
 80009e4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 80009e8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80009ec:	fab3 f383 	clz	r3, r3
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	095b      	lsrs	r3, r3, #5
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	f043 0301 	orr.w	r3, r3, #1
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	2b01      	cmp	r3, #1
 80009fe:	d102      	bne.n	8000a06 <HAL_RCC_OscConfig+0x286>
 8000a00:	4b1a      	ldr	r3, [pc, #104]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	e015      	b.n	8000a32 <HAL_RCC_OscConfig+0x2b2>
 8000a06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a0a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a0e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000a12:	fa93 f3a3 	rbit	r3, r3
 8000a16:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000a1a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a1e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000a22:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000a26:	fa93 f3a3 	rbit	r3, r3
 8000a2a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	; (8000a6c <HAL_RCC_OscConfig+0x2ec>)
 8000a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a32:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a36:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000a3a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000a3e:	fa92 f2a2 	rbit	r2, r2
 8000a42:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000a46:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000a4a:	fab2 f282 	clz	r2, r2
 8000a4e:	b252      	sxtb	r2, r2
 8000a50:	f042 0220 	orr.w	r2, r2, #32
 8000a54:	b252      	sxtb	r2, r2
 8000a56:	b2d2      	uxtb	r2, r2
 8000a58:	f002 021f 	and.w	r2, r2, #31
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	fa01 f202 	lsl.w	r2, r1, r2
 8000a62:	4013      	ands	r3, r2
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d1aa      	bne.n	80009be <HAL_RCC_OscConfig+0x23e>
 8000a68:	e003      	b.n	8000a72 <HAL_RCC_OscConfig+0x2f2>
 8000a6a:	bf00      	nop
 8000a6c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a72:	1d3b      	adds	r3, r7, #4
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f003 0302 	and.w	r3, r3, #2
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	f000 8171 	beq.w	8000d64 <HAL_RCC_OscConfig+0x5e4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a82:	4bd0      	ldr	r3, [pc, #832]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	f003 030c 	and.w	r3, r3, #12
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d00c      	beq.n	8000aa8 <HAL_RCC_OscConfig+0x328>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000a8e:	4bcd      	ldr	r3, [pc, #820]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	f003 030c 	and.w	r3, r3, #12
 8000a96:	2b08      	cmp	r3, #8
 8000a98:	d16e      	bne.n	8000b78 <HAL_RCC_OscConfig+0x3f8>
 8000a9a:	4bca      	ldr	r3, [pc, #808]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000aa2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000aa6:	d167      	bne.n	8000b78 <HAL_RCC_OscConfig+0x3f8>
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000aae:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000ab2:	fa93 f3a3 	rbit	r3, r3
 8000ab6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000aba:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000abe:	fab3 f383 	clz	r3, r3
 8000ac2:	b2db      	uxtb	r3, r3
 8000ac4:	095b      	lsrs	r3, r3, #5
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	f043 0301 	orr.w	r3, r3, #1
 8000acc:	b2db      	uxtb	r3, r3
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d102      	bne.n	8000ad8 <HAL_RCC_OscConfig+0x358>
 8000ad2:	4bbc      	ldr	r3, [pc, #752]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	e013      	b.n	8000b00 <HAL_RCC_OscConfig+0x380>
 8000ad8:	2302      	movs	r3, #2
 8000ada:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ade:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000ae2:	fa93 f3a3 	rbit	r3, r3
 8000ae6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000aea:	2302      	movs	r3, #2
 8000aec:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000af0:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000af4:	fa93 f3a3 	rbit	r3, r3
 8000af8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000afc:	4bb1      	ldr	r3, [pc, #708]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b00:	2202      	movs	r2, #2
 8000b02:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000b06:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000b0a:	fa92 f2a2 	rbit	r2, r2
 8000b0e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000b12:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000b16:	fab2 f282 	clz	r2, r2
 8000b1a:	b252      	sxtb	r2, r2
 8000b1c:	f042 0220 	orr.w	r2, r2, #32
 8000b20:	b252      	sxtb	r2, r2
 8000b22:	b2d2      	uxtb	r2, r2
 8000b24:	f002 021f 	and.w	r2, r2, #31
 8000b28:	2101      	movs	r1, #1
 8000b2a:	fa01 f202 	lsl.w	r2, r1, r2
 8000b2e:	4013      	ands	r3, r2
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d007      	beq.n	8000b44 <HAL_RCC_OscConfig+0x3c4>
 8000b34:	1d3b      	adds	r3, r7, #4
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	68db      	ldr	r3, [r3, #12]
 8000b3a:	2b01      	cmp	r3, #1
 8000b3c:	d002      	beq.n	8000b44 <HAL_RCC_OscConfig+0x3c4>
      {
        return HAL_ERROR;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	f000 bd05 	b.w	800154e <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b44:	489f      	ldr	r0, [pc, #636]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000b46:	4b9f      	ldr	r3, [pc, #636]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	6919      	ldr	r1, [r3, #16]
 8000b54:	23f8      	movs	r3, #248	; 0xf8
 8000b56:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b5a:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000b5e:	fa93 f3a3 	rbit	r3, r3
 8000b62:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000b66:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000b6a:	fab3 f383 	clz	r3, r3
 8000b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b72:	4313      	orrs	r3, r2
 8000b74:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b76:	e0f5      	b.n	8000d64 <HAL_RCC_OscConfig+0x5e4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b78:	1d3b      	adds	r3, r7, #4
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	68db      	ldr	r3, [r3, #12]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	f000 8085 	beq.w	8000c8e <HAL_RCC_OscConfig+0x50e>
 8000b84:	2301      	movs	r3, #1
 8000b86:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b8a:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000b8e:	fa93 f3a3 	rbit	r3, r3
 8000b92:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8000b96:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b9a:	fab3 f383 	clz	r3, r3
 8000b9e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000ba2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	461a      	mov	r2, r3
 8000baa:	2301      	movs	r3, #1
 8000bac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bae:	f7ff fb41 	bl	8000234 <HAL_GetTick>
 8000bb2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bb6:	e00a      	b.n	8000bce <HAL_RCC_OscConfig+0x44e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bb8:	f7ff fb3c 	bl	8000234 <HAL_GetTick>
 8000bbc:	4602      	mov	r2, r0
 8000bbe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000bc2:	1ad3      	subs	r3, r2, r3
 8000bc4:	2b02      	cmp	r3, #2
 8000bc6:	d902      	bls.n	8000bce <HAL_RCC_OscConfig+0x44e>
          {
            return HAL_TIMEOUT;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	f000 bcc0 	b.w	800154e <HAL_RCC_OscConfig+0xdce>
 8000bce:	2302      	movs	r3, #2
 8000bd0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bd4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000bd8:	fa93 f3a3 	rbit	r3, r3
 8000bdc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8000be0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000be4:	fab3 f383 	clz	r3, r3
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	095b      	lsrs	r3, r3, #5
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	f043 0301 	orr.w	r3, r3, #1
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	d102      	bne.n	8000bfe <HAL_RCC_OscConfig+0x47e>
 8000bf8:	4b72      	ldr	r3, [pc, #456]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	e013      	b.n	8000c26 <HAL_RCC_OscConfig+0x4a6>
 8000bfe:	2302      	movs	r3, #2
 8000c00:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c04:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000c08:	fa93 f3a3 	rbit	r3, r3
 8000c0c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000c10:	2302      	movs	r3, #2
 8000c12:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000c16:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000c1a:	fa93 f3a3 	rbit	r3, r3
 8000c1e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000c22:	4b68      	ldr	r3, [pc, #416]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c26:	2202      	movs	r2, #2
 8000c28:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000c2c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000c30:	fa92 f2a2 	rbit	r2, r2
 8000c34:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8000c38:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b252      	sxtb	r2, r2
 8000c42:	f042 0220 	orr.w	r2, r2, #32
 8000c46:	b252      	sxtb	r2, r2
 8000c48:	b2d2      	uxtb	r2, r2
 8000c4a:	f002 021f 	and.w	r2, r2, #31
 8000c4e:	2101      	movs	r1, #1
 8000c50:	fa01 f202 	lsl.w	r2, r1, r2
 8000c54:	4013      	ands	r3, r2
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d0ae      	beq.n	8000bb8 <HAL_RCC_OscConfig+0x438>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c5a:	485a      	ldr	r0, [pc, #360]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000c5c:	4b59      	ldr	r3, [pc, #356]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	6919      	ldr	r1, [r3, #16]
 8000c6a:	23f8      	movs	r3, #248	; 0xf8
 8000c6c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c70:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000c74:	fa93 f3a3 	rbit	r3, r3
 8000c78:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8000c7c:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000c80:	fab3 f383 	clz	r3, r3
 8000c84:	fa01 f303 	lsl.w	r3, r1, r3
 8000c88:	4313      	orrs	r3, r2
 8000c8a:	6003      	str	r3, [r0, #0]
 8000c8c:	e06a      	b.n	8000d64 <HAL_RCC_OscConfig+0x5e4>
 8000c8e:	2301      	movs	r3, #1
 8000c90:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c94:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000c98:	fa93 f3a3 	rbit	r3, r3
 8000c9c:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8000ca0:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ca4:	fab3 f383 	clz	r3, r3
 8000ca8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000cac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb8:	f7ff fabc 	bl	8000234 <HAL_GetTick>
 8000cbc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cc0:	e00a      	b.n	8000cd8 <HAL_RCC_OscConfig+0x558>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cc2:	f7ff fab7 	bl	8000234 <HAL_GetTick>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ccc:	1ad3      	subs	r3, r2, r3
 8000cce:	2b02      	cmp	r3, #2
 8000cd0:	d902      	bls.n	8000cd8 <HAL_RCC_OscConfig+0x558>
          {
            return HAL_TIMEOUT;
 8000cd2:	2303      	movs	r3, #3
 8000cd4:	f000 bc3b 	b.w	800154e <HAL_RCC_OscConfig+0xdce>
 8000cd8:	2302      	movs	r3, #2
 8000cda:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cde:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000ce2:	fa93 f3a3 	rbit	r3, r3
 8000ce6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8000cea:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cee:	fab3 f383 	clz	r3, r3
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	095b      	lsrs	r3, r3, #5
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	f043 0301 	orr.w	r3, r3, #1
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d102      	bne.n	8000d08 <HAL_RCC_OscConfig+0x588>
 8000d02:	4b30      	ldr	r3, [pc, #192]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	e013      	b.n	8000d30 <HAL_RCC_OscConfig+0x5b0>
 8000d08:	2302      	movs	r3, #2
 8000d0a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000d12:	fa93 f3a3 	rbit	r3, r3
 8000d16:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000d20:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000d24:	fa93 f3a3 	rbit	r3, r3
 8000d28:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000d2c:	4b25      	ldr	r3, [pc, #148]	; (8000dc4 <HAL_RCC_OscConfig+0x644>)
 8000d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d30:	2202      	movs	r2, #2
 8000d32:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000d36:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000d3a:	fa92 f2a2 	rbit	r2, r2
 8000d3e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8000d42:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000d46:	fab2 f282 	clz	r2, r2
 8000d4a:	b252      	sxtb	r2, r2
 8000d4c:	f042 0220 	orr.w	r2, r2, #32
 8000d50:	b252      	sxtb	r2, r2
 8000d52:	b2d2      	uxtb	r2, r2
 8000d54:	f002 021f 	and.w	r2, r2, #31
 8000d58:	2101      	movs	r1, #1
 8000d5a:	fa01 f202 	lsl.w	r2, r1, r2
 8000d5e:	4013      	ands	r3, r2
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d1ae      	bne.n	8000cc2 <HAL_RCC_OscConfig+0x542>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000d64:	1d3b      	adds	r3, r7, #4
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f003 0308 	and.w	r3, r3, #8
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f000 80d7 	beq.w	8000f22 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	695b      	ldr	r3, [r3, #20]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d066      	beq.n	8000e4c <HAL_RCC_OscConfig+0x6cc>
 8000d7e:	2301      	movs	r3, #1
 8000d80:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000d88:	fa93 f3a3 	rbit	r3, r3
 8000d8c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8000d90:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d94:	fab3 f383 	clz	r3, r3
 8000d98:	461a      	mov	r2, r3
 8000d9a:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <HAL_RCC_OscConfig+0x648>)
 8000d9c:	4413      	add	r3, r2
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	461a      	mov	r2, r3
 8000da2:	2301      	movs	r3, #1
 8000da4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000da6:	f7ff fa45 	bl	8000234 <HAL_GetTick>
 8000daa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dae:	e00d      	b.n	8000dcc <HAL_RCC_OscConfig+0x64c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000db0:	f7ff fa40 	bl	8000234 <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000dba:	1ad3      	subs	r3, r2, r3
 8000dbc:	2b02      	cmp	r3, #2
 8000dbe:	d905      	bls.n	8000dcc <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_TIMEOUT;
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	e3c4      	b.n	800154e <HAL_RCC_OscConfig+0xdce>
 8000dc4:	40021000 	.word	0x40021000
 8000dc8:	10908120 	.word	0x10908120
 8000dcc:	2302      	movs	r3, #2
 8000dce:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000dd6:	fa93 f3a3 	rbit	r3, r3
 8000dda:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000dde:	2302      	movs	r3, #2
 8000de0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000de4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000de8:	fa93 f2a3 	rbit	r2, r3
 8000dec:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000df0:	601a      	str	r2, [r3, #0]
 8000df2:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000df6:	2202      	movs	r2, #2
 8000df8:	601a      	str	r2, [r3, #0]
 8000dfa:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	fa93 f2a3 	rbit	r2, r3
 8000e04:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000e08:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e0a:	4ba5      	ldr	r3, [pc, #660]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000e0c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e0e:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000e12:	2102      	movs	r1, #2
 8000e14:	6019      	str	r1, [r3, #0]
 8000e16:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	fa93 f1a3 	rbit	r1, r3
 8000e20:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000e24:	6019      	str	r1, [r3, #0]
  return(result);
 8000e26:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	fab3 f383 	clz	r3, r3
 8000e30:	b25b      	sxtb	r3, r3
 8000e32:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000e36:	b25b      	sxtb	r3, r3
 8000e38:	b2db      	uxtb	r3, r3
 8000e3a:	f003 031f 	and.w	r3, r3, #31
 8000e3e:	2101      	movs	r1, #1
 8000e40:	fa01 f303 	lsl.w	r3, r1, r3
 8000e44:	4013      	ands	r3, r2
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d0b2      	beq.n	8000db0 <HAL_RCC_OscConfig+0x630>
 8000e4a:	e06a      	b.n	8000f22 <HAL_RCC_OscConfig+0x7a2>
 8000e4c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000e50:	2201      	movs	r2, #1
 8000e52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e54:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	fa93 f2a3 	rbit	r2, r3
 8000e5e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000e62:	601a      	str	r2, [r3, #0]
  return(result);
 8000e64:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000e68:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e6a:	fab3 f383 	clz	r3, r3
 8000e6e:	461a      	mov	r2, r3
 8000e70:	4b8c      	ldr	r3, [pc, #560]	; (80010a4 <HAL_RCC_OscConfig+0x924>)
 8000e72:	4413      	add	r3, r2
 8000e74:	009b      	lsls	r3, r3, #2
 8000e76:	461a      	mov	r2, r3
 8000e78:	2300      	movs	r3, #0
 8000e7a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e7c:	f7ff f9da 	bl	8000234 <HAL_GetTick>
 8000e80:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e84:	e009      	b.n	8000e9a <HAL_RCC_OscConfig+0x71a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e86:	f7ff f9d5 	bl	8000234 <HAL_GetTick>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e90:	1ad3      	subs	r3, r2, r3
 8000e92:	2b02      	cmp	r3, #2
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e359      	b.n	800154e <HAL_RCC_OscConfig+0xdce>
 8000e9a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000e9e:	2202      	movs	r2, #2
 8000ea0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	fa93 f2a3 	rbit	r2, r3
 8000eac:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000eb6:	2202      	movs	r2, #2
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	fa93 f2a3 	rbit	r2, r3
 8000ec4:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000ece:	2202      	movs	r2, #2
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	fa93 f2a3 	rbit	r2, r3
 8000edc:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000ee0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000ee2:	4b6f      	ldr	r3, [pc, #444]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000ee4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ee6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000eea:	2102      	movs	r1, #2
 8000eec:	6019      	str	r1, [r3, #0]
 8000eee:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	fa93 f1a3 	rbit	r1, r3
 8000ef8:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000efc:	6019      	str	r1, [r3, #0]
  return(result);
 8000efe:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	fab3 f383 	clz	r3, r3
 8000f08:	b25b      	sxtb	r3, r3
 8000f0a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000f0e:	b25b      	sxtb	r3, r3
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	f003 031f 	and.w	r3, r3, #31
 8000f16:	2101      	movs	r1, #1
 8000f18:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d1b1      	bne.n	8000e86 <HAL_RCC_OscConfig+0x706>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f003 0304 	and.w	r3, r3, #4
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	f000 8159 	beq.w	80011e4 <HAL_RCC_OscConfig+0xa64>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f32:	2300      	movs	r3, #0
 8000f34:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f38:	4b59      	ldr	r3, [pc, #356]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000f3a:	69db      	ldr	r3, [r3, #28]
 8000f3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d112      	bne.n	8000f6a <HAL_RCC_OscConfig+0x7ea>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f44:	4a56      	ldr	r2, [pc, #344]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000f46:	4b56      	ldr	r3, [pc, #344]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000f48:	69db      	ldr	r3, [r3, #28]
 8000f4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f4e:	61d3      	str	r3, [r2, #28]
 8000f50:	4b53      	ldr	r3, [pc, #332]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000f52:	69db      	ldr	r3, [r3, #28]
 8000f54:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8000f58:	f107 030c 	add.w	r3, r7, #12
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	f107 030c 	add.w	r3, r7, #12
 8000f62:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8000f64:	2301      	movs	r3, #1
 8000f66:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f6a:	4b4f      	ldr	r3, [pc, #316]	; (80010a8 <HAL_RCC_OscConfig+0x928>)
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d11a      	bne.n	8000fac <HAL_RCC_OscConfig+0x82c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f76:	4a4c      	ldr	r2, [pc, #304]	; (80010a8 <HAL_RCC_OscConfig+0x928>)
 8000f78:	4b4b      	ldr	r3, [pc, #300]	; (80010a8 <HAL_RCC_OscConfig+0x928>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f80:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f82:	f7ff f957 	bl	8000234 <HAL_GetTick>
 8000f86:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f8a:	e009      	b.n	8000fa0 <HAL_RCC_OscConfig+0x820>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f8c:	f7ff f952 	bl	8000234 <HAL_GetTick>
 8000f90:	4602      	mov	r2, r0
 8000f92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f96:	1ad3      	subs	r3, r2, r3
 8000f98:	2b64      	cmp	r3, #100	; 0x64
 8000f9a:	d901      	bls.n	8000fa0 <HAL_RCC_OscConfig+0x820>
        {
          return HAL_TIMEOUT;
 8000f9c:	2303      	movs	r3, #3
 8000f9e:	e2d6      	b.n	800154e <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fa0:	4b41      	ldr	r3, [pc, #260]	; (80010a8 <HAL_RCC_OscConfig+0x928>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d0ef      	beq.n	8000f8c <HAL_RCC_OscConfig+0x80c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	689b      	ldr	r3, [r3, #8]
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d106      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x844>
 8000fb6:	4a3a      	ldr	r2, [pc, #232]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000fb8:	4b39      	ldr	r3, [pc, #228]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000fba:	6a1b      	ldr	r3, [r3, #32]
 8000fbc:	f043 0301 	orr.w	r3, r3, #1
 8000fc0:	6213      	str	r3, [r2, #32]
 8000fc2:	e02f      	b.n	8001024 <HAL_RCC_OscConfig+0x8a4>
 8000fc4:	1d3b      	adds	r3, r7, #4
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	689b      	ldr	r3, [r3, #8]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d10c      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x868>
 8000fce:	4a34      	ldr	r2, [pc, #208]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000fd0:	4b33      	ldr	r3, [pc, #204]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000fd2:	6a1b      	ldr	r3, [r3, #32]
 8000fd4:	f023 0301 	bic.w	r3, r3, #1
 8000fd8:	6213      	str	r3, [r2, #32]
 8000fda:	4a31      	ldr	r2, [pc, #196]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000fdc:	4b30      	ldr	r3, [pc, #192]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000fde:	6a1b      	ldr	r3, [r3, #32]
 8000fe0:	f023 0304 	bic.w	r3, r3, #4
 8000fe4:	6213      	str	r3, [r2, #32]
 8000fe6:	e01d      	b.n	8001024 <HAL_RCC_OscConfig+0x8a4>
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	689b      	ldr	r3, [r3, #8]
 8000fee:	2b05      	cmp	r3, #5
 8000ff0:	d10c      	bne.n	800100c <HAL_RCC_OscConfig+0x88c>
 8000ff2:	4a2b      	ldr	r2, [pc, #172]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000ff4:	4b2a      	ldr	r3, [pc, #168]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8000ff6:	6a1b      	ldr	r3, [r3, #32]
 8000ff8:	f043 0304 	orr.w	r3, r3, #4
 8000ffc:	6213      	str	r3, [r2, #32]
 8000ffe:	4a28      	ldr	r2, [pc, #160]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8001000:	4b27      	ldr	r3, [pc, #156]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8001002:	6a1b      	ldr	r3, [r3, #32]
 8001004:	f043 0301 	orr.w	r3, r3, #1
 8001008:	6213      	str	r3, [r2, #32]
 800100a:	e00b      	b.n	8001024 <HAL_RCC_OscConfig+0x8a4>
 800100c:	4a24      	ldr	r2, [pc, #144]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 800100e:	4b24      	ldr	r3, [pc, #144]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 8001010:	6a1b      	ldr	r3, [r3, #32]
 8001012:	f023 0301 	bic.w	r3, r3, #1
 8001016:	6213      	str	r3, [r2, #32]
 8001018:	4a21      	ldr	r2, [pc, #132]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 800101a:	4b21      	ldr	r3, [pc, #132]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 800101c:	6a1b      	ldr	r3, [r3, #32]
 800101e:	f023 0304 	bic.w	r3, r3, #4
 8001022:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001024:	1d3b      	adds	r3, r7, #4
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d06b      	beq.n	8001106 <HAL_RCC_OscConfig+0x986>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800102e:	f7ff f901 	bl	8000234 <HAL_GetTick>
 8001032:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001036:	e00b      	b.n	8001050 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001038:	f7ff f8fc 	bl	8000234 <HAL_GetTick>
 800103c:	4602      	mov	r2, r0
 800103e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001042:	1ad3      	subs	r3, r2, r3
 8001044:	f241 3288 	movw	r2, #5000	; 0x1388
 8001048:	4293      	cmp	r3, r2
 800104a:	d901      	bls.n	8001050 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 800104c:	2303      	movs	r3, #3
 800104e:	e27e      	b.n	800154e <HAL_RCC_OscConfig+0xdce>
 8001050:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001054:	2202      	movs	r2, #2
 8001056:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001058:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	fa93 f2a3 	rbit	r2, r3
 8001062:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800106c:	2202      	movs	r2, #2
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	fa93 f2a3 	rbit	r2, r3
 800107a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800107e:	601a      	str	r2, [r3, #0]
  return(result);
 8001080:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001084:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001086:	fab3 f383 	clz	r3, r3
 800108a:	b2db      	uxtb	r3, r3
 800108c:	095b      	lsrs	r3, r3, #5
 800108e:	b2db      	uxtb	r3, r3
 8001090:	f043 0302 	orr.w	r3, r3, #2
 8001094:	b2db      	uxtb	r3, r3
 8001096:	2b02      	cmp	r3, #2
 8001098:	d108      	bne.n	80010ac <HAL_RCC_OscConfig+0x92c>
 800109a:	4b01      	ldr	r3, [pc, #4]	; (80010a0 <HAL_RCC_OscConfig+0x920>)
 800109c:	6a1b      	ldr	r3, [r3, #32]
 800109e:	e013      	b.n	80010c8 <HAL_RCC_OscConfig+0x948>
 80010a0:	40021000 	.word	0x40021000
 80010a4:	10908120 	.word	0x10908120
 80010a8:	40007000 	.word	0x40007000
 80010ac:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80010b0:	2202      	movs	r2, #2
 80010b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010b4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	fa93 f2a3 	rbit	r2, r3
 80010be:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	4bc0      	ldr	r3, [pc, #768]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 80010c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010c8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80010cc:	2102      	movs	r1, #2
 80010ce:	6011      	str	r1, [r2, #0]
 80010d0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80010d4:	6812      	ldr	r2, [r2, #0]
 80010d6:	fa92 f1a2 	rbit	r1, r2
 80010da:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80010de:	6011      	str	r1, [r2, #0]
  return(result);
 80010e0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80010e4:	6812      	ldr	r2, [r2, #0]
 80010e6:	fab2 f282 	clz	r2, r2
 80010ea:	b252      	sxtb	r2, r2
 80010ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80010f0:	b252      	sxtb	r2, r2
 80010f2:	b2d2      	uxtb	r2, r2
 80010f4:	f002 021f 	and.w	r2, r2, #31
 80010f8:	2101      	movs	r1, #1
 80010fa:	fa01 f202 	lsl.w	r2, r1, r2
 80010fe:	4013      	ands	r3, r2
 8001100:	2b00      	cmp	r3, #0
 8001102:	d099      	beq.n	8001038 <HAL_RCC_OscConfig+0x8b8>
 8001104:	e064      	b.n	80011d0 <HAL_RCC_OscConfig+0xa50>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001106:	f7ff f895 	bl	8000234 <HAL_GetTick>
 800110a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800110e:	e00b      	b.n	8001128 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001110:	f7ff f890 	bl	8000234 <HAL_GetTick>
 8001114:	4602      	mov	r2, r0
 8001116:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800111a:	1ad3      	subs	r3, r2, r3
 800111c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001120:	4293      	cmp	r3, r2
 8001122:	d901      	bls.n	8001128 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8001124:	2303      	movs	r3, #3
 8001126:	e212      	b.n	800154e <HAL_RCC_OscConfig+0xdce>
 8001128:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800112c:	2202      	movs	r2, #2
 800112e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001130:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	fa93 f2a3 	rbit	r2, r3
 800113a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001144:	2202      	movs	r2, #2
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	fa93 f2a3 	rbit	r2, r3
 8001152:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001156:	601a      	str	r2, [r3, #0]
  return(result);
 8001158:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800115c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800115e:	fab3 f383 	clz	r3, r3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	095b      	lsrs	r3, r3, #5
 8001166:	b2db      	uxtb	r3, r3
 8001168:	f043 0302 	orr.w	r3, r3, #2
 800116c:	b2db      	uxtb	r3, r3
 800116e:	2b02      	cmp	r3, #2
 8001170:	d102      	bne.n	8001178 <HAL_RCC_OscConfig+0x9f8>
 8001172:	4b95      	ldr	r3, [pc, #596]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 8001174:	6a1b      	ldr	r3, [r3, #32]
 8001176:	e00d      	b.n	8001194 <HAL_RCC_OscConfig+0xa14>
 8001178:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800117c:	2202      	movs	r2, #2
 800117e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001180:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	fa93 f2a3 	rbit	r2, r3
 800118a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	4b8d      	ldr	r3, [pc, #564]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 8001192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001194:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001198:	2102      	movs	r1, #2
 800119a:	6011      	str	r1, [r2, #0]
 800119c:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80011a0:	6812      	ldr	r2, [r2, #0]
 80011a2:	fa92 f1a2 	rbit	r1, r2
 80011a6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80011aa:	6011      	str	r1, [r2, #0]
  return(result);
 80011ac:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80011b0:	6812      	ldr	r2, [r2, #0]
 80011b2:	fab2 f282 	clz	r2, r2
 80011b6:	b252      	sxtb	r2, r2
 80011b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011bc:	b252      	sxtb	r2, r2
 80011be:	b2d2      	uxtb	r2, r2
 80011c0:	f002 021f 	and.w	r2, r2, #31
 80011c4:	2101      	movs	r1, #1
 80011c6:	fa01 f202 	lsl.w	r2, r1, r2
 80011ca:	4013      	ands	r3, r2
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d19f      	bne.n	8001110 <HAL_RCC_OscConfig+0x990>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80011d0:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80011d4:	2b01      	cmp	r3, #1
 80011d6:	d105      	bne.n	80011e4 <HAL_RCC_OscConfig+0xa64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011d8:	4a7b      	ldr	r2, [pc, #492]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 80011da:	4b7b      	ldr	r3, [pc, #492]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 80011dc:	69db      	ldr	r3, [r3, #28]
 80011de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011e2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011e4:	1d3b      	adds	r3, r7, #4
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 81ae 	beq.w	800154c <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011f0:	4b75      	ldr	r3, [pc, #468]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f003 030c 	and.w	r3, r3, #12
 80011f8:	2b08      	cmp	r3, #8
 80011fa:	f000 81a5 	beq.w	8001548 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011fe:	1d3b      	adds	r3, r7, #4
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	699b      	ldr	r3, [r3, #24]
 8001204:	2b02      	cmp	r3, #2
 8001206:	f040 811d 	bne.w	8001444 <HAL_RCC_OscConfig+0xcc4>
 800120a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800120e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001212:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001214:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	fa93 f2a3 	rbit	r2, r3
 800121e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001222:	601a      	str	r2, [r3, #0]
  return(result);
 8001224:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001228:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800122a:	fab3 f383 	clz	r3, r3
 800122e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001232:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	461a      	mov	r2, r3
 800123a:	2300      	movs	r3, #0
 800123c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800123e:	f7fe fff9 	bl	8000234 <HAL_GetTick>
 8001242:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001246:	e009      	b.n	800125c <HAL_RCC_OscConfig+0xadc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001248:	f7fe fff4 	bl	8000234 <HAL_GetTick>
 800124c:	4602      	mov	r2, r0
 800124e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	2b02      	cmp	r3, #2
 8001256:	d901      	bls.n	800125c <HAL_RCC_OscConfig+0xadc>
          {
            return HAL_TIMEOUT;
 8001258:	2303      	movs	r3, #3
 800125a:	e178      	b.n	800154e <HAL_RCC_OscConfig+0xdce>
 800125c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001260:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001264:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001266:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	fa93 f2a3 	rbit	r2, r3
 8001270:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001274:	601a      	str	r2, [r3, #0]
  return(result);
 8001276:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800127a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800127c:	fab3 f383 	clz	r3, r3
 8001280:	b2db      	uxtb	r3, r3
 8001282:	095b      	lsrs	r3, r3, #5
 8001284:	b2db      	uxtb	r3, r3
 8001286:	f043 0301 	orr.w	r3, r3, #1
 800128a:	b2db      	uxtb	r3, r3
 800128c:	2b01      	cmp	r3, #1
 800128e:	d102      	bne.n	8001296 <HAL_RCC_OscConfig+0xb16>
 8001290:	4b4d      	ldr	r3, [pc, #308]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	e01b      	b.n	80012ce <HAL_RCC_OscConfig+0xb4e>
 8001296:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800129a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800129e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012a0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	fa93 f2a3 	rbit	r2, r3
 80012aa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80012b4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	fa93 f2a3 	rbit	r2, r3
 80012c4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	4b3f      	ldr	r3, [pc, #252]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 80012cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ce:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80012d2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80012d6:	6011      	str	r1, [r2, #0]
 80012d8:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80012dc:	6812      	ldr	r2, [r2, #0]
 80012de:	fa92 f1a2 	rbit	r1, r2
 80012e2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80012e6:	6011      	str	r1, [r2, #0]
  return(result);
 80012e8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80012ec:	6812      	ldr	r2, [r2, #0]
 80012ee:	fab2 f282 	clz	r2, r2
 80012f2:	b252      	sxtb	r2, r2
 80012f4:	f042 0220 	orr.w	r2, r2, #32
 80012f8:	b252      	sxtb	r2, r2
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	f002 021f 	and.w	r2, r2, #31
 8001300:	2101      	movs	r1, #1
 8001302:	fa01 f202 	lsl.w	r2, r1, r2
 8001306:	4013      	ands	r3, r2
 8001308:	2b00      	cmp	r3, #0
 800130a:	d19d      	bne.n	8001248 <HAL_RCC_OscConfig+0xac8>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800130c:	492e      	ldr	r1, [pc, #184]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 800130e:	4b2e      	ldr	r3, [pc, #184]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 8001310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001312:	f023 020f 	bic.w	r2, r3, #15
 8001316:	1d3b      	adds	r3, r7, #4
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800131c:	4313      	orrs	r3, r2
 800131e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001320:	4829      	ldr	r0, [pc, #164]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 8001322:	4b29      	ldr	r3, [pc, #164]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	6a19      	ldr	r1, [r3, #32]
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	69db      	ldr	r3, [r3, #28]
 8001336:	430b      	orrs	r3, r1
 8001338:	4313      	orrs	r3, r2
 800133a:	6043      	str	r3, [r0, #4]
 800133c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001340:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001344:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001346:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	fa93 f2a3 	rbit	r2, r3
 8001350:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001354:	601a      	str	r2, [r3, #0]
  return(result);
 8001356:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800135a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800135c:	fab3 f383 	clz	r3, r3
 8001360:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001364:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	461a      	mov	r2, r3
 800136c:	2301      	movs	r3, #1
 800136e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001370:	f7fe ff60 	bl	8000234 <HAL_GetTick>
 8001374:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001378:	e009      	b.n	800138e <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800137a:	f7fe ff5b 	bl	8000234 <HAL_GetTick>
 800137e:	4602      	mov	r2, r0
 8001380:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	2b02      	cmp	r3, #2
 8001388:	d901      	bls.n	800138e <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e0df      	b.n	800154e <HAL_RCC_OscConfig+0xdce>
 800138e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001392:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001396:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001398:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	fa93 f2a3 	rbit	r2, r3
 80013a2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013a6:	601a      	str	r2, [r3, #0]
  return(result);
 80013a8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013ac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ae:	fab3 f383 	clz	r3, r3
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	095b      	lsrs	r3, r3, #5
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	f043 0301 	orr.w	r3, r3, #1
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d104      	bne.n	80013cc <HAL_RCC_OscConfig+0xc4c>
 80013c2:	4b01      	ldr	r3, [pc, #4]	; (80013c8 <HAL_RCC_OscConfig+0xc48>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	e01d      	b.n	8001404 <HAL_RCC_OscConfig+0xc84>
 80013c8:	40021000 	.word	0x40021000
 80013cc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013d6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	fa93 f2a3 	rbit	r2, r3
 80013e0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80013ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	fa93 f2a3 	rbit	r2, r3
 80013fa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	4b55      	ldr	r3, [pc, #340]	; (8001558 <HAL_RCC_OscConfig+0xdd8>)
 8001402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001404:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001408:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800140c:	6011      	str	r1, [r2, #0]
 800140e:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001412:	6812      	ldr	r2, [r2, #0]
 8001414:	fa92 f1a2 	rbit	r1, r2
 8001418:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800141c:	6011      	str	r1, [r2, #0]
  return(result);
 800141e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001422:	6812      	ldr	r2, [r2, #0]
 8001424:	fab2 f282 	clz	r2, r2
 8001428:	b252      	sxtb	r2, r2
 800142a:	f042 0220 	orr.w	r2, r2, #32
 800142e:	b252      	sxtb	r2, r2
 8001430:	b2d2      	uxtb	r2, r2
 8001432:	f002 021f 	and.w	r2, r2, #31
 8001436:	2101      	movs	r1, #1
 8001438:	fa01 f202 	lsl.w	r2, r1, r2
 800143c:	4013      	ands	r3, r2
 800143e:	2b00      	cmp	r3, #0
 8001440:	d09b      	beq.n	800137a <HAL_RCC_OscConfig+0xbfa>
 8001442:	e083      	b.n	800154c <HAL_RCC_OscConfig+0xdcc>
 8001444:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001448:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800144c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800144e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	fa93 f2a3 	rbit	r2, r3
 8001458:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800145c:	601a      	str	r2, [r3, #0]
  return(result);
 800145e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001462:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001464:	fab3 f383 	clz	r3, r3
 8001468:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800146c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	461a      	mov	r2, r3
 8001474:	2300      	movs	r3, #0
 8001476:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001478:	f7fe fedc 	bl	8000234 <HAL_GetTick>
 800147c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001480:	e009      	b.n	8001496 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001482:	f7fe fed7 	bl	8000234 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b02      	cmp	r3, #2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e05b      	b.n	800154e <HAL_RCC_OscConfig+0xdce>
 8001496:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800149a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800149e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	fa93 f2a3 	rbit	r2, r3
 80014aa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ae:	601a      	str	r2, [r3, #0]
  return(result);
 80014b0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014b4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014b6:	fab3 f383 	clz	r3, r3
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	095b      	lsrs	r3, r3, #5
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d102      	bne.n	80014d0 <HAL_RCC_OscConfig+0xd50>
 80014ca:	4b23      	ldr	r3, [pc, #140]	; (8001558 <HAL_RCC_OscConfig+0xdd8>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	e01b      	b.n	8001508 <HAL_RCC_OscConfig+0xd88>
 80014d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	fa93 f2a3 	rbit	r2, r3
 80014e4:	f107 0320 	add.w	r3, r7, #32
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	f107 031c 	add.w	r3, r7, #28
 80014ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	f107 031c 	add.w	r3, r7, #28
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	fa93 f2a3 	rbit	r2, r3
 80014fe:	f107 0318 	add.w	r3, r7, #24
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	4b14      	ldr	r3, [pc, #80]	; (8001558 <HAL_RCC_OscConfig+0xdd8>)
 8001506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001508:	f107 0214 	add.w	r2, r7, #20
 800150c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001510:	6011      	str	r1, [r2, #0]
 8001512:	f107 0214 	add.w	r2, r7, #20
 8001516:	6812      	ldr	r2, [r2, #0]
 8001518:	fa92 f1a2 	rbit	r1, r2
 800151c:	f107 0210 	add.w	r2, r7, #16
 8001520:	6011      	str	r1, [r2, #0]
  return(result);
 8001522:	f107 0210 	add.w	r2, r7, #16
 8001526:	6812      	ldr	r2, [r2, #0]
 8001528:	fab2 f282 	clz	r2, r2
 800152c:	b252      	sxtb	r2, r2
 800152e:	f042 0220 	orr.w	r2, r2, #32
 8001532:	b252      	sxtb	r2, r2
 8001534:	b2d2      	uxtb	r2, r2
 8001536:	f002 021f 	and.w	r2, r2, #31
 800153a:	2101      	movs	r1, #1
 800153c:	fa01 f202 	lsl.w	r2, r1, r2
 8001540:	4013      	ands	r3, r2
 8001542:	2b00      	cmp	r3, #0
 8001544:	d19d      	bne.n	8001482 <HAL_RCC_OscConfig+0xd02>
 8001546:	e001      	b.n	800154c <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e000      	b.n	800154e <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	40021000 	.word	0x40021000

0800155c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b09e      	sub	sp, #120	; 0x78
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001566:	2300      	movs	r3, #0
 8001568:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d101      	bne.n	8001574 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e164      	b.n	800183e <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001574:	4b92      	ldr	r3, [pc, #584]	; (80017c0 <HAL_RCC_ClockConfig+0x264>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 0207 	and.w	r2, r3, #7
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	429a      	cmp	r2, r3
 8001580:	d210      	bcs.n	80015a4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001582:	498f      	ldr	r1, [pc, #572]	; (80017c0 <HAL_RCC_ClockConfig+0x264>)
 8001584:	4b8e      	ldr	r3, [pc, #568]	; (80017c0 <HAL_RCC_ClockConfig+0x264>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f023 0207 	bic.w	r2, r3, #7
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	4313      	orrs	r3, r2
 8001590:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001592:	4b8b      	ldr	r3, [pc, #556]	; (80017c0 <HAL_RCC_ClockConfig+0x264>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0207 	and.w	r2, r3, #7
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	429a      	cmp	r2, r3
 800159e:	d001      	beq.n	80015a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
 80015a2:	e14c      	b.n	800183e <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0302 	and.w	r3, r3, #2
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d008      	beq.n	80015c2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015b0:	4984      	ldr	r1, [pc, #528]	; (80017c4 <HAL_RCC_ClockConfig+0x268>)
 80015b2:	4b84      	ldr	r3, [pc, #528]	; (80017c4 <HAL_RCC_ClockConfig+0x268>)
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	4313      	orrs	r3, r2
 80015c0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	f000 80df 	beq.w	800178e <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d13d      	bne.n	8001654 <HAL_RCC_ClockConfig+0xf8>
 80015d8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015dc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80015e0:	fa93 f3a3 	rbit	r3, r3
 80015e4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 80015e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015e8:	fab3 f383 	clz	r3, r3
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	095b      	lsrs	r3, r3, #5
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	f043 0301 	orr.w	r3, r3, #1
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d102      	bne.n	8001602 <HAL_RCC_ClockConfig+0xa6>
 80015fc:	4b71      	ldr	r3, [pc, #452]	; (80017c4 <HAL_RCC_ClockConfig+0x268>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	e00f      	b.n	8001622 <HAL_RCC_ClockConfig+0xc6>
 8001602:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001606:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001608:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800160a:	fa93 f3a3 	rbit	r3, r3
 800160e:	667b      	str	r3, [r7, #100]	; 0x64
 8001610:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001614:	663b      	str	r3, [r7, #96]	; 0x60
 8001616:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001618:	fa93 f3a3 	rbit	r3, r3
 800161c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800161e:	4b69      	ldr	r3, [pc, #420]	; (80017c4 <HAL_RCC_ClockConfig+0x268>)
 8001620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001622:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001626:	65ba      	str	r2, [r7, #88]	; 0x58
 8001628:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800162a:	fa92 f2a2 	rbit	r2, r2
 800162e:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8001630:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001632:	fab2 f282 	clz	r2, r2
 8001636:	b252      	sxtb	r2, r2
 8001638:	f042 0220 	orr.w	r2, r2, #32
 800163c:	b252      	sxtb	r2, r2
 800163e:	b2d2      	uxtb	r2, r2
 8001640:	f002 021f 	and.w	r2, r2, #31
 8001644:	2101      	movs	r1, #1
 8001646:	fa01 f202 	lsl.w	r2, r1, r2
 800164a:	4013      	ands	r3, r2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d17d      	bne.n	800174c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001650:	2301      	movs	r3, #1
 8001652:	e0f4      	b.n	800183e <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	2b02      	cmp	r3, #2
 800165a:	d13d      	bne.n	80016d8 <HAL_RCC_ClockConfig+0x17c>
 800165c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001660:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001662:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001664:	fa93 f3a3 	rbit	r3, r3
 8001668:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 800166a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800166c:	fab3 f383 	clz	r3, r3
 8001670:	b2db      	uxtb	r3, r3
 8001672:	095b      	lsrs	r3, r3, #5
 8001674:	b2db      	uxtb	r3, r3
 8001676:	f043 0301 	orr.w	r3, r3, #1
 800167a:	b2db      	uxtb	r3, r3
 800167c:	2b01      	cmp	r3, #1
 800167e:	d102      	bne.n	8001686 <HAL_RCC_ClockConfig+0x12a>
 8001680:	4b50      	ldr	r3, [pc, #320]	; (80017c4 <HAL_RCC_ClockConfig+0x268>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	e00f      	b.n	80016a6 <HAL_RCC_ClockConfig+0x14a>
 8001686:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800168a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800168e:	fa93 f3a3 	rbit	r3, r3
 8001692:	647b      	str	r3, [r7, #68]	; 0x44
 8001694:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001698:	643b      	str	r3, [r7, #64]	; 0x40
 800169a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800169c:	fa93 f3a3 	rbit	r3, r3
 80016a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016a2:	4b48      	ldr	r3, [pc, #288]	; (80017c4 <HAL_RCC_ClockConfig+0x268>)
 80016a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016aa:	63ba      	str	r2, [r7, #56]	; 0x38
 80016ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80016ae:	fa92 f2a2 	rbit	r2, r2
 80016b2:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80016b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80016b6:	fab2 f282 	clz	r2, r2
 80016ba:	b252      	sxtb	r2, r2
 80016bc:	f042 0220 	orr.w	r2, r2, #32
 80016c0:	b252      	sxtb	r2, r2
 80016c2:	b2d2      	uxtb	r2, r2
 80016c4:	f002 021f 	and.w	r2, r2, #31
 80016c8:	2101      	movs	r1, #1
 80016ca:	fa01 f202 	lsl.w	r2, r1, r2
 80016ce:	4013      	ands	r3, r2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d13b      	bne.n	800174c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e0b2      	b.n	800183e <HAL_RCC_ClockConfig+0x2e2>
 80016d8:	2302      	movs	r3, #2
 80016da:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016de:	fa93 f3a3 	rbit	r3, r3
 80016e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80016e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016e6:	fab3 f383 	clz	r3, r3
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	095b      	lsrs	r3, r3, #5
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	2b01      	cmp	r3, #1
 80016f8:	d102      	bne.n	8001700 <HAL_RCC_ClockConfig+0x1a4>
 80016fa:	4b32      	ldr	r3, [pc, #200]	; (80017c4 <HAL_RCC_ClockConfig+0x268>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	e00d      	b.n	800171c <HAL_RCC_ClockConfig+0x1c0>
 8001700:	2302      	movs	r3, #2
 8001702:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001706:	fa93 f3a3 	rbit	r3, r3
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
 800170c:	2302      	movs	r3, #2
 800170e:	623b      	str	r3, [r7, #32]
 8001710:	6a3b      	ldr	r3, [r7, #32]
 8001712:	fa93 f3a3 	rbit	r3, r3
 8001716:	61fb      	str	r3, [r7, #28]
 8001718:	4b2a      	ldr	r3, [pc, #168]	; (80017c4 <HAL_RCC_ClockConfig+0x268>)
 800171a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171c:	2202      	movs	r2, #2
 800171e:	61ba      	str	r2, [r7, #24]
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	fa92 f2a2 	rbit	r2, r2
 8001726:	617a      	str	r2, [r7, #20]
  return(result);
 8001728:	697a      	ldr	r2, [r7, #20]
 800172a:	fab2 f282 	clz	r2, r2
 800172e:	b252      	sxtb	r2, r2
 8001730:	f042 0220 	orr.w	r2, r2, #32
 8001734:	b252      	sxtb	r2, r2
 8001736:	b2d2      	uxtb	r2, r2
 8001738:	f002 021f 	and.w	r2, r2, #31
 800173c:	2101      	movs	r1, #1
 800173e:	fa01 f202 	lsl.w	r2, r1, r2
 8001742:	4013      	ands	r3, r2
 8001744:	2b00      	cmp	r3, #0
 8001746:	d101      	bne.n	800174c <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e078      	b.n	800183e <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800174c:	491d      	ldr	r1, [pc, #116]	; (80017c4 <HAL_RCC_ClockConfig+0x268>)
 800174e:	4b1d      	ldr	r3, [pc, #116]	; (80017c4 <HAL_RCC_ClockConfig+0x268>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f023 0203 	bic.w	r2, r3, #3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	4313      	orrs	r3, r2
 800175c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800175e:	f7fe fd69 	bl	8000234 <HAL_GetTick>
 8001762:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001764:	e00a      	b.n	800177c <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001766:	f7fe fd65 	bl	8000234 <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	f241 3288 	movw	r2, #5000	; 0x1388
 8001774:	4293      	cmp	r3, r2
 8001776:	d901      	bls.n	800177c <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8001778:	2303      	movs	r3, #3
 800177a:	e060      	b.n	800183e <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800177c:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <HAL_RCC_ClockConfig+0x268>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f003 020c 	and.w	r2, r3, #12
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	429a      	cmp	r2, r3
 800178c:	d1eb      	bne.n	8001766 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800178e:	4b0c      	ldr	r3, [pc, #48]	; (80017c0 <HAL_RCC_ClockConfig+0x264>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0207 	and.w	r2, r3, #7
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	429a      	cmp	r2, r3
 800179a:	d915      	bls.n	80017c8 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800179c:	4908      	ldr	r1, [pc, #32]	; (80017c0 <HAL_RCC_ClockConfig+0x264>)
 800179e:	4b08      	ldr	r3, [pc, #32]	; (80017c0 <HAL_RCC_ClockConfig+0x264>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f023 0207 	bic.w	r2, r3, #7
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	4313      	orrs	r3, r2
 80017aa:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ac:	4b04      	ldr	r3, [pc, #16]	; (80017c0 <HAL_RCC_ClockConfig+0x264>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0207 	and.w	r2, r3, #7
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d006      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e03f      	b.n	800183e <HAL_RCC_ClockConfig+0x2e2>
 80017be:	bf00      	nop
 80017c0:	40022000 	.word	0x40022000
 80017c4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0304 	and.w	r3, r3, #4
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d008      	beq.n	80017e6 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017d4:	491c      	ldr	r1, [pc, #112]	; (8001848 <HAL_RCC_ClockConfig+0x2ec>)
 80017d6:	4b1c      	ldr	r3, [pc, #112]	; (8001848 <HAL_RCC_ClockConfig+0x2ec>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	68db      	ldr	r3, [r3, #12]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 0308 	and.w	r3, r3, #8
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d009      	beq.n	8001806 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017f2:	4915      	ldr	r1, [pc, #84]	; (8001848 <HAL_RCC_ClockConfig+0x2ec>)
 80017f4:	4b14      	ldr	r3, [pc, #80]	; (8001848 <HAL_RCC_ClockConfig+0x2ec>)
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	691b      	ldr	r3, [r3, #16]
 8001800:	00db      	lsls	r3, r3, #3
 8001802:	4313      	orrs	r3, r2
 8001804:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001806:	f000 f825 	bl	8001854 <HAL_RCC_GetSysClockFreq>
 800180a:	4601      	mov	r1, r0
 800180c:	4b0e      	ldr	r3, [pc, #56]	; (8001848 <HAL_RCC_ClockConfig+0x2ec>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001814:	23f0      	movs	r3, #240	; 0xf0
 8001816:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	fa93 f3a3 	rbit	r3, r3
 800181e:	60fb      	str	r3, [r7, #12]
  return(result);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	fab3 f383 	clz	r3, r3
 8001826:	fa22 f303 	lsr.w	r3, r2, r3
 800182a:	4a08      	ldr	r2, [pc, #32]	; (800184c <HAL_RCC_ClockConfig+0x2f0>)
 800182c:	5cd3      	ldrb	r3, [r2, r3]
 800182e:	fa21 f303 	lsr.w	r3, r1, r3
 8001832:	4a07      	ldr	r2, [pc, #28]	; (8001850 <HAL_RCC_ClockConfig+0x2f4>)
 8001834:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001836:	2000      	movs	r0, #0
 8001838:	f003 fcda 	bl	80051f0 <HAL_InitTick>
  
  return HAL_OK;
 800183c:	2300      	movs	r3, #0
}
 800183e:	4618      	mov	r0, r3
 8001840:	3778      	adds	r7, #120	; 0x78
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	40021000 	.word	0x40021000
 800184c:	08005540 	.word	0x08005540
 8001850:	20000010 	.word	0x20000010

08001854 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001854:	b480      	push	{r7}
 8001856:	b08b      	sub	sp, #44	; 0x2c
 8001858:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800185a:	2300      	movs	r3, #0
 800185c:	61fb      	str	r3, [r7, #28]
 800185e:	2300      	movs	r3, #0
 8001860:	61bb      	str	r3, [r7, #24]
 8001862:	2300      	movs	r3, #0
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
 8001866:	2300      	movs	r3, #0
 8001868:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800186a:	2300      	movs	r3, #0
 800186c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800186e:	4b2a      	ldr	r3, [pc, #168]	; (8001918 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	f003 030c 	and.w	r3, r3, #12
 800187a:	2b04      	cmp	r3, #4
 800187c:	d002      	beq.n	8001884 <HAL_RCC_GetSysClockFreq+0x30>
 800187e:	2b08      	cmp	r3, #8
 8001880:	d003      	beq.n	800188a <HAL_RCC_GetSysClockFreq+0x36>
 8001882:	e03f      	b.n	8001904 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001884:	4b25      	ldr	r3, [pc, #148]	; (800191c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001886:	623b      	str	r3, [r7, #32]
      break;
 8001888:	e03f      	b.n	800190a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001890:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001894:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	fa93 f3a3 	rbit	r3, r3
 800189c:	607b      	str	r3, [r7, #4]
  return(result);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	fab3 f383 	clz	r3, r3
 80018a4:	fa22 f303 	lsr.w	r3, r2, r3
 80018a8:	4a1d      	ldr	r2, [pc, #116]	; (8001920 <HAL_RCC_GetSysClockFreq+0xcc>)
 80018aa:	5cd3      	ldrb	r3, [r2, r3]
 80018ac:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80018ae:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <HAL_RCC_GetSysClockFreq+0xc4>)
 80018b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b2:	f003 020f 	and.w	r2, r3, #15
 80018b6:	230f      	movs	r3, #15
 80018b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ba:	693b      	ldr	r3, [r7, #16]
 80018bc:	fa93 f3a3 	rbit	r3, r3
 80018c0:	60fb      	str	r3, [r7, #12]
  return(result);
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	fab3 f383 	clz	r3, r3
 80018c8:	fa22 f303 	lsr.w	r3, r2, r3
 80018cc:	4a15      	ldr	r2, [pc, #84]	; (8001924 <HAL_RCC_GetSysClockFreq+0xd0>)
 80018ce:	5cd3      	ldrb	r3, [r2, r3]
 80018d0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80018d2:	69fb      	ldr	r3, [r7, #28]
 80018d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d008      	beq.n	80018ee <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80018dc:	4a0f      	ldr	r2, [pc, #60]	; (800191c <HAL_RCC_GetSysClockFreq+0xc8>)
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80018e4:	697a      	ldr	r2, [r7, #20]
 80018e6:	fb02 f303 	mul.w	r3, r2, r3
 80018ea:	627b      	str	r3, [r7, #36]	; 0x24
 80018ec:	e007      	b.n	80018fe <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 80018ee:	4a0b      	ldr	r2, [pc, #44]	; (800191c <HAL_RCC_GetSysClockFreq+0xc8>)
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018f6:	697a      	ldr	r2, [r7, #20]
 80018f8:	fb02 f303 	mul.w	r3, r2, r3
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80018fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001900:	623b      	str	r3, [r7, #32]
      break;
 8001902:	e002      	b.n	800190a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001904:	4b05      	ldr	r3, [pc, #20]	; (800191c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001906:	623b      	str	r3, [r7, #32]
      break;
 8001908:	bf00      	nop
    }
  }
  return sysclockfreq;
 800190a:	6a3b      	ldr	r3, [r7, #32]
}
 800190c:	4618      	mov	r0, r3
 800190e:	372c      	adds	r7, #44	; 0x2c
 8001910:	46bd      	mov	sp, r7
 8001912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001916:	4770      	bx	lr
 8001918:	40021000 	.word	0x40021000
 800191c:	007a1200 	.word	0x007a1200
 8001920:	08005520 	.word	0x08005520
 8001924:	08005530 	.word	0x08005530

08001928 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800192c:	4b03      	ldr	r3, [pc, #12]	; (800193c <HAL_RCC_GetHCLKFreq+0x14>)
 800192e:	681b      	ldr	r3, [r3, #0]
}
 8001930:	4618      	mov	r0, r3
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	20000010 	.word	0x20000010

08001940 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001946:	f7ff ffef 	bl	8001928 <HAL_RCC_GetHCLKFreq>
 800194a:	4601      	mov	r1, r0
 800194c:	4b0b      	ldr	r3, [pc, #44]	; (800197c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001954:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001958:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	fa93 f3a3 	rbit	r3, r3
 8001960:	603b      	str	r3, [r7, #0]
  return(result);
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	fab3 f383 	clz	r3, r3
 8001968:	fa22 f303 	lsr.w	r3, r2, r3
 800196c:	4a04      	ldr	r2, [pc, #16]	; (8001980 <HAL_RCC_GetPCLK1Freq+0x40>)
 800196e:	5cd3      	ldrb	r3, [r2, r3]
 8001970:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001974:	4618      	mov	r0, r3
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40021000 	.word	0x40021000
 8001980:	08005550 	.word	0x08005550

08001984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800198a:	f7ff ffcd 	bl	8001928 <HAL_RCC_GetHCLKFreq>
 800198e:	4601      	mov	r1, r0
 8001990:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8001998:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800199c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	fa93 f3a3 	rbit	r3, r3
 80019a4:	603b      	str	r3, [r7, #0]
  return(result);
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	fab3 f383 	clz	r3, r3
 80019ac:	fa22 f303 	lsr.w	r3, r2, r3
 80019b0:	4a04      	ldr	r2, [pc, #16]	; (80019c4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80019b2:	5cd3      	ldrb	r3, [r2, r3]
 80019b4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80019b8:	4618      	mov	r0, r3
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}
 80019c0:	40021000 	.word	0x40021000
 80019c4:	08005550 	.word	0x08005550

080019c8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	220f      	movs	r2, #15
 80019d6:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80019d8:	4b12      	ldr	r3, [pc, #72]	; (8001a24 <HAL_RCC_GetClockConfig+0x5c>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 0203 	and.w	r2, r3, #3
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80019e4:	4b0f      	ldr	r3, [pc, #60]	; (8001a24 <HAL_RCC_GetClockConfig+0x5c>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80019f0:	4b0c      	ldr	r3, [pc, #48]	; (8001a24 <HAL_RCC_GetClockConfig+0x5c>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80019fc:	4b09      	ldr	r3, [pc, #36]	; (8001a24 <HAL_RCC_GetClockConfig+0x5c>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	08db      	lsrs	r3, r3, #3
 8001a02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8001a0a:	4b07      	ldr	r3, [pc, #28]	; (8001a28 <HAL_RCC_GetClockConfig+0x60>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0207 	and.w	r2, r3, #7
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	601a      	str	r2, [r3, #0]
}
 8001a16:	bf00      	nop
 8001a18:	370c      	adds	r7, #12
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop
 8001a24:	40021000 	.word	0x40021000
 8001a28:	40022000 	.word	0x40022000

08001a2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b092      	sub	sp, #72	; 0x48
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a34:	2300      	movs	r3, #0
 8001a36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f000 80d6 	beq.w	8001bf6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a50:	4b4d      	ldr	r3, [pc, #308]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001a52:	69db      	ldr	r3, [r3, #28]
 8001a54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d10e      	bne.n	8001a7a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a5c:	4a4a      	ldr	r2, [pc, #296]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001a5e:	4b4a      	ldr	r3, [pc, #296]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a66:	61d3      	str	r3, [r2, #28]
 8001a68:	4b47      	ldr	r3, [pc, #284]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001a6a:	69db      	ldr	r3, [r3, #28]
 8001a6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a70:	60bb      	str	r3, [r7, #8]
 8001a72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a74:	2301      	movs	r3, #1
 8001a76:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a7a:	4b44      	ldr	r3, [pc, #272]	; (8001b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d118      	bne.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a86:	4a41      	ldr	r2, [pc, #260]	; (8001b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a88:	4b40      	ldr	r3, [pc, #256]	; (8001b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a90:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a92:	f7fe fbcf 	bl	8000234 <HAL_GetTick>
 8001a96:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a98:	e008      	b.n	8001aac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a9a:	f7fe fbcb 	bl	8000234 <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b64      	cmp	r3, #100	; 0x64
 8001aa6:	d901      	bls.n	8001aac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e1d4      	b.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aac:	4b37      	ldr	r3, [pc, #220]	; (8001b8c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0f0      	beq.n	8001a9a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ab8:	4b33      	ldr	r3, [pc, #204]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001aba:	6a1b      	ldr	r3, [r3, #32]
 8001abc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ac0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ac2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	f000 8083 	beq.w	8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001ad2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d07b      	beq.n	8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ad8:	4b2b      	ldr	r3, [pc, #172]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001ada:	6a1b      	ldr	r3, [r3, #32]
 8001adc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ae0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ae2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ae6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aea:	fa93 f3a3 	rbit	r3, r3
 8001aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001af2:	fab3 f383 	clz	r3, r3
 8001af6:	461a      	mov	r2, r3
 8001af8:	4b25      	ldr	r3, [pc, #148]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001afa:	4413      	add	r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	461a      	mov	r2, r3
 8001b00:	2301      	movs	r3, #1
 8001b02:	6013      	str	r3, [r2, #0]
 8001b04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b08:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001b0c:	fa93 f3a3 	rbit	r3, r3
 8001b10:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8001b12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b14:	fab3 f383 	clz	r3, r3
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4b1d      	ldr	r3, [pc, #116]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001b1c:	4413      	add	r3, r2
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	461a      	mov	r2, r3
 8001b22:	2300      	movs	r3, #0
 8001b24:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001b26:	4a18      	ldr	r2, [pc, #96]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001b28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b2a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d04c      	beq.n	8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b36:	f7fe fb7d 	bl	8000234 <HAL_GetTick>
 8001b3a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b3c:	e00a      	b.n	8001b54 <HAL_RCCEx_PeriphCLKConfig+0x128>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b3e:	f7fe fb79 	bl	8000234 <HAL_GetTick>
 8001b42:	4602      	mov	r2, r0
 8001b44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d901      	bls.n	8001b54 <HAL_RCCEx_PeriphCLKConfig+0x128>
          {
            return HAL_TIMEOUT;
 8001b50:	2303      	movs	r3, #3
 8001b52:	e180      	b.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8001b54:	2302      	movs	r3, #2
 8001b56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b5a:	fa93 f3a3 	rbit	r3, r3
 8001b5e:	627b      	str	r3, [r7, #36]	; 0x24
 8001b60:	2302      	movs	r3, #2
 8001b62:	623b      	str	r3, [r7, #32]
 8001b64:	6a3b      	ldr	r3, [r7, #32]
 8001b66:	fa93 f3a3 	rbit	r3, r3
 8001b6a:	61fb      	str	r3, [r7, #28]
  return(result);
 8001b6c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b6e:	fab3 f383 	clz	r3, r3
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	095b      	lsrs	r3, r3, #5
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	f043 0302 	orr.w	r3, r3, #2
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	2b02      	cmp	r3, #2
 8001b80:	d108      	bne.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8001b82:	4b01      	ldr	r3, [pc, #4]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001b84:	6a1b      	ldr	r3, [r3, #32]
 8001b86:	e00d      	b.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8001b88:	40021000 	.word	0x40021000
 8001b8c:	40007000 	.word	0x40007000
 8001b90:	10908100 	.word	0x10908100
 8001b94:	2302      	movs	r3, #2
 8001b96:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	fa93 f3a3 	rbit	r3, r3
 8001b9e:	617b      	str	r3, [r7, #20]
 8001ba0:	4b9c      	ldr	r3, [pc, #624]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba4:	2202      	movs	r2, #2
 8001ba6:	613a      	str	r2, [r7, #16]
 8001ba8:	693a      	ldr	r2, [r7, #16]
 8001baa:	fa92 f2a2 	rbit	r2, r2
 8001bae:	60fa      	str	r2, [r7, #12]
  return(result);
 8001bb0:	68fa      	ldr	r2, [r7, #12]
 8001bb2:	fab2 f282 	clz	r2, r2
 8001bb6:	b252      	sxtb	r2, r2
 8001bb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001bbc:	b252      	sxtb	r2, r2
 8001bbe:	b2d2      	uxtb	r2, r2
 8001bc0:	f002 021f 	and.w	r2, r2, #31
 8001bc4:	2101      	movs	r1, #1
 8001bc6:	fa01 f202 	lsl.w	r2, r1, r2
 8001bca:	4013      	ands	r3, r2
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d0b6      	beq.n	8001b3e <HAL_RCCEx_PeriphCLKConfig+0x112>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001bd0:	4990      	ldr	r1, [pc, #576]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001bd2:	4b90      	ldr	r3, [pc, #576]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001bd4:	6a1b      	ldr	r3, [r3, #32]
 8001bd6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001be2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d105      	bne.n	8001bf6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bea:	4a8a      	ldr	r2, [pc, #552]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001bec:	4b89      	ldr	r3, [pc, #548]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001bee:	69db      	ldr	r3, [r3, #28]
 8001bf0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bf4:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0301 	and.w	r3, r3, #1
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d008      	beq.n	8001c14 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c02:	4984      	ldr	r1, [pc, #528]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c04:	4b83      	ldr	r3, [pc, #524]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c08:	f023 0203 	bic.w	r2, r3, #3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d008      	beq.n	8001c32 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c20:	497c      	ldr	r1, [pc, #496]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c22:	4b7c      	ldr	r3, [pc, #496]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c26:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 0304 	and.w	r3, r3, #4
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d008      	beq.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001c3e:	4975      	ldr	r1, [pc, #468]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c40:	4b74      	ldr	r3, [pc, #464]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c44:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691b      	ldr	r3, [r3, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0320 	and.w	r3, r3, #32
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d008      	beq.n	8001c6e <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001c5c:	496d      	ldr	r1, [pc, #436]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c5e:	4b6d      	ldr	r3, [pc, #436]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c62:	f023 0210 	bic.w	r2, r3, #16
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	69db      	ldr	r3, [r3, #28]
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d008      	beq.n	8001c8c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8001c7a:	4966      	ldr	r1, [pc, #408]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c7c:	4b65      	ldr	r3, [pc, #404]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d008      	beq.n	8001caa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001c98:	495e      	ldr	r1, [pc, #376]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c9a:	4b5e      	ldr	r3, [pc, #376]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	f023 0220 	bic.w	r2, r3, #32
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6a1b      	ldr	r3, [r3, #32]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d008      	beq.n	8001cc8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001cb6:	4957      	ldr	r1, [pc, #348]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001cb8:	4b56      	ldr	r3, [pc, #344]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 0308 	and.w	r3, r3, #8
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d008      	beq.n	8001ce6 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001cd4:	494f      	ldr	r1, [pc, #316]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001cd6:	4b4f      	ldr	r3, [pc, #316]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	695b      	ldr	r3, [r3, #20]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0310 	and.w	r3, r3, #16
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d008      	beq.n	8001d04 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001cf2:	4948      	ldr	r1, [pc, #288]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001cf4:	4b47      	ldr	r3, [pc, #284]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	4313      	orrs	r3, r2
 8001d02:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d008      	beq.n	8001d22 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001d10:	4940      	ldr	r1, [pc, #256]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d12:	4b40      	ldr	r3, [pc, #256]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d008      	beq.n	8001d40 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8001d2e:	4939      	ldr	r1, [pc, #228]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d30:	4b38      	ldr	r3, [pc, #224]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d34:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d008      	beq.n	8001d5e <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8001d4c:	4931      	ldr	r1, [pc, #196]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d4e:	4b31      	ldr	r3, [pc, #196]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d52:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d008      	beq.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001d6a:	492a      	ldr	r1, [pc, #168]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d6c:	4b29      	ldr	r3, [pc, #164]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d70:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d008      	beq.n	8001d9a <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8001d88:	4922      	ldr	r1, [pc, #136]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d8a:	4b22      	ldr	r3, [pc, #136]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	4313      	orrs	r3, r2
 8001d98:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d008      	beq.n	8001db8 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8001da6:	491b      	ldr	r1, [pc, #108]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001da8:	4b1a      	ldr	r3, [pc, #104]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dac:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001db4:	4313      	orrs	r3, r2
 8001db6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d008      	beq.n	8001dd6 <HAL_RCCEx_PeriphCLKConfig+0x3aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8001dc4:	4913      	ldr	r1, [pc, #76]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001dc6:	4b13      	ldr	r3, [pc, #76]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d008      	beq.n	8001df4 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001de2:	490c      	ldr	r1, [pc, #48]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001de4:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001df0:	4313      	orrs	r3, r2
 8001df2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d00b      	beq.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8001e00:	4904      	ldr	r1, [pc, #16]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001e02:	4b04      	ldr	r3, [pc, #16]	; (8001e14 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	630b      	str	r3, [r1, #48]	; 0x30
 8001e12:	e001      	b.n	8001e18 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8001e14:	40021000 	.word	0x40021000
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d008      	beq.n	8001e36 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8001e24:	490e      	ldr	r1, [pc, #56]	; (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001e26:	4b0e      	ldr	r3, [pc, #56]	; (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2a:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e32:	4313      	orrs	r3, r2
 8001e34:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d008      	beq.n	8001e54 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8001e42:	4907      	ldr	r1, [pc, #28]	; (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001e44:	4b06      	ldr	r3, [pc, #24]	; (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8001e46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e48:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e50:	4313      	orrs	r3, r2
 8001e52:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3748      	adds	r7, #72	; 0x48
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40021000 	.word	0x40021000

08001e64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d101      	bne.n	8001e76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e01d      	b.n	8001eb2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d106      	bne.n	8001e90 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2200      	movs	r2, #0
 8001e86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f003 f8fa 	bl	8005084 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2202      	movs	r2, #2
 8001e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	3304      	adds	r3, #4
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	4610      	mov	r0, r2
 8001ea4:	f000 fa2e 	bl	8002304 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8001eba:	b480      	push	{r7}
 8001ebc:	b083      	sub	sp, #12
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	6812      	ldr	r2, [r2, #0]
 8001ed2:	6812      	ldr	r2, [r2, #0]
 8001ed4:	f042 0201 	orr.w	r2, r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2201      	movs	r2, #1
 8001ede:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Return function status */
  return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	370c      	adds	r7, #12
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2202      	movs	r2, #2
 8001efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	6a1a      	ldr	r2, [r3, #32]
 8001f06:	f241 1311 	movw	r3, #4369	; 0x1111
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d10f      	bne.n	8001f30 <HAL_TIM_Base_Stop+0x40>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	6a1a      	ldr	r2, [r3, #32]
 8001f16:	f240 4344 	movw	r3, #1092	; 0x444
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d107      	bne.n	8001f30 <HAL_TIM_Base_Stop+0x40>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6812      	ldr	r2, [r2, #0]
 8001f28:	6812      	ldr	r2, [r2, #0]
 8001f2a:	f022 0201 	bic.w	r2, r2, #1
 8001f2e:	601a      	str	r2, [r3, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Return function status */
  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	370c      	adds	r7, #12
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr

08001f46 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	6812      	ldr	r2, [r2, #0]
 8001f56:	68d2      	ldr	r2, [r2, #12]
 8001f58:	f042 0201 	orr.w	r2, r2, #1
 8001f5c:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	687a      	ldr	r2, [r7, #4]
 8001f64:	6812      	ldr	r2, [r2, #0]
 8001f66:	6812      	ldr	r2, [r2, #0]
 8001f68:	f042 0201 	orr.w	r2, r2, #1
 8001f6c:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8001f6e:	2300      	movs	r3, #0
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e01d      	b.n	8001fca <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d106      	bne.n	8001fa8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f003 f84e 	bl	8005044 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2202      	movs	r2, #2
 8001fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	3304      	adds	r3, #4
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4610      	mov	r0, r2
 8001fbc:	f000 f9a2 	bl	8002304 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
	...

08001fd4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	6839      	ldr	r1, [r7, #0]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f000 fc74 	bl	80028d4 <TIM_CCxChannelCmd>
  
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a1a      	ldr	r2, [pc, #104]	; (800205c <HAL_TIM_PWM_Start+0x88>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d018      	beq.n	8002028 <HAL_TIM_PWM_Start+0x54>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a19      	ldr	r2, [pc, #100]	; (8002060 <HAL_TIM_PWM_Start+0x8c>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d013      	beq.n	8002028 <HAL_TIM_PWM_Start+0x54>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a17      	ldr	r2, [pc, #92]	; (8002064 <HAL_TIM_PWM_Start+0x90>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d00e      	beq.n	8002028 <HAL_TIM_PWM_Start+0x54>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a16      	ldr	r2, [pc, #88]	; (8002068 <HAL_TIM_PWM_Start+0x94>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d009      	beq.n	8002028 <HAL_TIM_PWM_Start+0x54>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	4a14      	ldr	r2, [pc, #80]	; (800206c <HAL_TIM_PWM_Start+0x98>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d004      	beq.n	8002028 <HAL_TIM_PWM_Start+0x54>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a13      	ldr	r2, [pc, #76]	; (8002070 <HAL_TIM_PWM_Start+0x9c>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d101      	bne.n	800202c <HAL_TIM_PWM_Start+0x58>
 8002028:	2301      	movs	r3, #1
 800202a:	e000      	b.n	800202e <HAL_TIM_PWM_Start+0x5a>
 800202c:	2300      	movs	r3, #0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d007      	beq.n	8002042 <HAL_TIM_PWM_Start+0x6e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	6812      	ldr	r2, [r2, #0]
 800203a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800203c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002040:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	6812      	ldr	r2, [r2, #0]
 800204a:	6812      	ldr	r2, [r2, #0]
 800204c:	f042 0201 	orr.w	r2, r2, #1
 8002050:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8002052:	2300      	movs	r3, #0
} 
 8002054:	4618      	mov	r0, r3
 8002056:	3708      	adds	r7, #8
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40012c00 	.word	0x40012c00
 8002060:	40013400 	.word	0x40013400
 8002064:	40014000 	.word	0x40014000
 8002068:	40014400 	.word	0x40014400
 800206c:	40014800 	.word	0x40014800
 8002070:	40015000 	.word	0x40015000

08002074 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	f003 0302 	and.w	r3, r3, #2
 8002086:	2b02      	cmp	r3, #2
 8002088:	d122      	bne.n	80020d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	f003 0302 	and.w	r3, r3, #2
 8002094:	2b02      	cmp	r3, #2
 8002096:	d11b      	bne.n	80020d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f06f 0202 	mvn.w	r2, #2
 80020a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2201      	movs	r2, #1
 80020a6:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	699b      	ldr	r3, [r3, #24]
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d003      	beq.n	80020be <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f000 f905 	bl	80022c6 <HAL_TIM_IC_CaptureCallback>
 80020bc:	e005      	b.n	80020ca <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 f8f7 	bl	80022b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f000 f908 	bl	80022da <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	f003 0304 	and.w	r3, r3, #4
 80020da:	2b04      	cmp	r3, #4
 80020dc:	d122      	bne.n	8002124 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	f003 0304 	and.w	r3, r3, #4
 80020e8:	2b04      	cmp	r3, #4
 80020ea:	d11b      	bne.n	8002124 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f06f 0204 	mvn.w	r2, #4
 80020f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2202      	movs	r2, #2
 80020fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002106:	2b00      	cmp	r3, #0
 8002108:	d003      	beq.n	8002112 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 f8db 	bl	80022c6 <HAL_TIM_IC_CaptureCallback>
 8002110:	e005      	b.n	800211e <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 f8cd 	bl	80022b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f000 f8de 	bl	80022da <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	2200      	movs	r2, #0
 8002122:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	f003 0308 	and.w	r3, r3, #8
 800212e:	2b08      	cmp	r3, #8
 8002130:	d122      	bne.n	8002178 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	f003 0308 	and.w	r3, r3, #8
 800213c:	2b08      	cmp	r3, #8
 800213e:	d11b      	bne.n	8002178 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f06f 0208 	mvn.w	r2, #8
 8002148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2204      	movs	r2, #4
 800214e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	f003 0303 	and.w	r3, r3, #3
 800215a:	2b00      	cmp	r3, #0
 800215c:	d003      	beq.n	8002166 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f8b1 	bl	80022c6 <HAL_TIM_IC_CaptureCallback>
 8002164:	e005      	b.n	8002172 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f000 f8a3 	bl	80022b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f000 f8b4 	bl	80022da <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	691b      	ldr	r3, [r3, #16]
 800217e:	f003 0310 	and.w	r3, r3, #16
 8002182:	2b10      	cmp	r3, #16
 8002184:	d122      	bne.n	80021cc <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	f003 0310 	and.w	r3, r3, #16
 8002190:	2b10      	cmp	r3, #16
 8002192:	d11b      	bne.n	80021cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f06f 0210 	mvn.w	r2, #16
 800219c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2208      	movs	r2, #8
 80021a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	69db      	ldr	r3, [r3, #28]
 80021aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f887 	bl	80022c6 <HAL_TIM_IC_CaptureCallback>
 80021b8:	e005      	b.n	80021c6 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 f879 	bl	80022b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f000 f88a 	bl	80022da <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2200      	movs	r2, #0
 80021ca:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	f003 0301 	and.w	r3, r3, #1
 80021d6:	2b01      	cmp	r3, #1
 80021d8:	d10e      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d107      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x184>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f06f 0201 	mvn.w	r2, #1
 80021f0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f002 fee4 	bl	8004fc0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002202:	2b80      	cmp	r3, #128	; 0x80
 8002204:	d10e      	bne.n	8002224 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002210:	2b80      	cmp	r3, #128	; 0x80
 8002212:	d107      	bne.n	8002224 <HAL_TIM_IRQHandler+0x1b0>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800221c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f000 fcfa 	bl	8002c18 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800222e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002232:	d10e      	bne.n	8002252 <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800223e:	2b80      	cmp	r3, #128	; 0x80
 8002240:	d107      	bne.n	8002252 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800224a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 fced 	bl	8002c2c <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	691b      	ldr	r3, [r3, #16]
 8002258:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800225c:	2b40      	cmp	r3, #64	; 0x40
 800225e:	d10e      	bne.n	800227e <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800226a:	2b40      	cmp	r3, #64	; 0x40
 800226c:	d107      	bne.n	800227e <HAL_TIM_IRQHandler+0x20a>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002276:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	f000 f838 	bl	80022ee <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	f003 0320 	and.w	r3, r3, #32
 8002288:	2b20      	cmp	r3, #32
 800228a:	d10e      	bne.n	80022aa <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	68db      	ldr	r3, [r3, #12]
 8002292:	f003 0320 	and.w	r3, r3, #32
 8002296:	2b20      	cmp	r3, #32
 8002298:	d107      	bne.n	80022aa <HAL_TIM_IRQHandler+0x236>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f06f 0220 	mvn.w	r2, #32
 80022a2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80022a4:	6878      	ldr	r0, [r7, #4]
 80022a6:	f000 fcad 	bl	8002c04 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80022aa:	bf00      	nop
 80022ac:	3708      	adds	r7, #8
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b083      	sub	sp, #12
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022ce:	bf00      	nop
 80022d0:	370c      	adds	r7, #12
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr

080022da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022da:	b480      	push	{r7}
 80022dc:	b083      	sub	sp, #12
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022e2:	bf00      	nop
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr

080022ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b083      	sub	sp, #12
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
	...

08002304 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800230e:	2300      	movs	r3, #0
 8002310:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a42      	ldr	r2, [pc, #264]	; (8002424 <TIM_Base_SetConfig+0x120>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d013      	beq.n	8002348 <TIM_Base_SetConfig+0x44>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002326:	d00f      	beq.n	8002348 <TIM_Base_SetConfig+0x44>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a3f      	ldr	r2, [pc, #252]	; (8002428 <TIM_Base_SetConfig+0x124>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d00b      	beq.n	8002348 <TIM_Base_SetConfig+0x44>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a3e      	ldr	r2, [pc, #248]	; (800242c <TIM_Base_SetConfig+0x128>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d007      	beq.n	8002348 <TIM_Base_SetConfig+0x44>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a3d      	ldr	r2, [pc, #244]	; (8002430 <TIM_Base_SetConfig+0x12c>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d003      	beq.n	8002348 <TIM_Base_SetConfig+0x44>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4a3c      	ldr	r2, [pc, #240]	; (8002434 <TIM_Base_SetConfig+0x130>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d108      	bne.n	800235a <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800234e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	4313      	orrs	r3, r2
 8002358:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a31      	ldr	r2, [pc, #196]	; (8002424 <TIM_Base_SetConfig+0x120>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d01f      	beq.n	80023a2 <TIM_Base_SetConfig+0x9e>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002368:	d01b      	beq.n	80023a2 <TIM_Base_SetConfig+0x9e>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a2e      	ldr	r2, [pc, #184]	; (8002428 <TIM_Base_SetConfig+0x124>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d017      	beq.n	80023a2 <TIM_Base_SetConfig+0x9e>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a2d      	ldr	r2, [pc, #180]	; (800242c <TIM_Base_SetConfig+0x128>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <TIM_Base_SetConfig+0x9e>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a2c      	ldr	r2, [pc, #176]	; (8002430 <TIM_Base_SetConfig+0x12c>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d00f      	beq.n	80023a2 <TIM_Base_SetConfig+0x9e>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a2c      	ldr	r2, [pc, #176]	; (8002438 <TIM_Base_SetConfig+0x134>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d00b      	beq.n	80023a2 <TIM_Base_SetConfig+0x9e>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a2b      	ldr	r2, [pc, #172]	; (800243c <TIM_Base_SetConfig+0x138>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d007      	beq.n	80023a2 <TIM_Base_SetConfig+0x9e>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a2a      	ldr	r2, [pc, #168]	; (8002440 <TIM_Base_SetConfig+0x13c>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d003      	beq.n	80023a2 <TIM_Base_SetConfig+0x9e>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a25      	ldr	r2, [pc, #148]	; (8002434 <TIM_Base_SetConfig+0x130>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d108      	bne.n	80023b4 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	68db      	ldr	r3, [r3, #12]
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	695b      	ldr	r3, [r3, #20]
 80023be:	4313      	orrs	r3, r2
 80023c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	68fa      	ldr	r2, [r7, #12]
 80023c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	689a      	ldr	r2, [r3, #8]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	4a12      	ldr	r2, [pc, #72]	; (8002424 <TIM_Base_SetConfig+0x120>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d013      	beq.n	8002408 <TIM_Base_SetConfig+0x104>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a13      	ldr	r2, [pc, #76]	; (8002430 <TIM_Base_SetConfig+0x12c>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d00f      	beq.n	8002408 <TIM_Base_SetConfig+0x104>
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a13      	ldr	r2, [pc, #76]	; (8002438 <TIM_Base_SetConfig+0x134>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d00b      	beq.n	8002408 <TIM_Base_SetConfig+0x104>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4a12      	ldr	r2, [pc, #72]	; (800243c <TIM_Base_SetConfig+0x138>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d007      	beq.n	8002408 <TIM_Base_SetConfig+0x104>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	4a11      	ldr	r2, [pc, #68]	; (8002440 <TIM_Base_SetConfig+0x13c>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d003      	beq.n	8002408 <TIM_Base_SetConfig+0x104>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a0c      	ldr	r2, [pc, #48]	; (8002434 <TIM_Base_SetConfig+0x130>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d103      	bne.n	8002410 <TIM_Base_SetConfig+0x10c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	691a      	ldr	r2, [r3, #16]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	615a      	str	r2, [r3, #20]
}
 8002416:	bf00      	nop
 8002418:	3714      	adds	r7, #20
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	40012c00 	.word	0x40012c00
 8002428:	40000400 	.word	0x40000400
 800242c:	40000800 	.word	0x40000800
 8002430:	40013400 	.word	0x40013400
 8002434:	40015000 	.word	0x40015000
 8002438:	40014000 	.word	0x40014000
 800243c:	40014400 	.word	0x40014400
 8002440:	40014800 	.word	0x40014800

08002444 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002444:	b480      	push	{r7}
 8002446:	b087      	sub	sp, #28
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
 800244c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 8002456:	2300      	movs	r3, #0
 8002458:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a1b      	ldr	r3, [r3, #32]
 800245e:	f023 0201 	bic.w	r2, r3, #1
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	699b      	ldr	r3, [r3, #24]
 8002476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800247e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002482:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f023 0303 	bic.w	r3, r3, #3
 800248a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	4313      	orrs	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	f023 0302 	bic.w	r3, r3, #2
 800249c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	689b      	ldr	r3, [r3, #8]
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a30      	ldr	r2, [pc, #192]	; (800256c <TIM_OC1_SetConfig+0x128>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d013      	beq.n	80024d8 <TIM_OC1_SetConfig+0x94>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4a2f      	ldr	r2, [pc, #188]	; (8002570 <TIM_OC1_SetConfig+0x12c>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d00f      	beq.n	80024d8 <TIM_OC1_SetConfig+0x94>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a2e      	ldr	r2, [pc, #184]	; (8002574 <TIM_OC1_SetConfig+0x130>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d00b      	beq.n	80024d8 <TIM_OC1_SetConfig+0x94>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a2d      	ldr	r2, [pc, #180]	; (8002578 <TIM_OC1_SetConfig+0x134>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d007      	beq.n	80024d8 <TIM_OC1_SetConfig+0x94>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a2c      	ldr	r2, [pc, #176]	; (800257c <TIM_OC1_SetConfig+0x138>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d003      	beq.n	80024d8 <TIM_OC1_SetConfig+0x94>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4a2b      	ldr	r2, [pc, #172]	; (8002580 <TIM_OC1_SetConfig+0x13c>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d10c      	bne.n	80024f2 <TIM_OC1_SetConfig+0xae>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	f023 0308 	bic.w	r3, r3, #8
 80024de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	697a      	ldr	r2, [r7, #20]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	f023 0304 	bic.w	r3, r3, #4
 80024f0:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a1d      	ldr	r2, [pc, #116]	; (800256c <TIM_OC1_SetConfig+0x128>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d013      	beq.n	8002522 <TIM_OC1_SetConfig+0xde>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a1c      	ldr	r2, [pc, #112]	; (8002570 <TIM_OC1_SetConfig+0x12c>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d00f      	beq.n	8002522 <TIM_OC1_SetConfig+0xde>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a1b      	ldr	r2, [pc, #108]	; (8002574 <TIM_OC1_SetConfig+0x130>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d00b      	beq.n	8002522 <TIM_OC1_SetConfig+0xde>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a1a      	ldr	r2, [pc, #104]	; (8002578 <TIM_OC1_SetConfig+0x134>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d007      	beq.n	8002522 <TIM_OC1_SetConfig+0xde>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a19      	ldr	r2, [pc, #100]	; (800257c <TIM_OC1_SetConfig+0x138>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d003      	beq.n	8002522 <TIM_OC1_SetConfig+0xde>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a18      	ldr	r2, [pc, #96]	; (8002580 <TIM_OC1_SetConfig+0x13c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d111      	bne.n	8002546 <TIM_OC1_SetConfig+0x102>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002522:	693b      	ldr	r3, [r7, #16]
 8002524:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002528:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002530:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	4313      	orrs	r3, r2
 800253a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	693a      	ldr	r2, [r7, #16]
 8002542:	4313      	orrs	r3, r2
 8002544:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	693a      	ldr	r2, [r7, #16]
 800254a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	68fa      	ldr	r2, [r7, #12]
 8002550:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	685a      	ldr	r2, [r3, #4]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	697a      	ldr	r2, [r7, #20]
 800255e:	621a      	str	r2, [r3, #32]
} 
 8002560:	bf00      	nop
 8002562:	371c      	adds	r7, #28
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr
 800256c:	40012c00 	.word	0x40012c00
 8002570:	40013400 	.word	0x40013400
 8002574:	40014000 	.word	0x40014000
 8002578:	40014400 	.word	0x40014400
 800257c:	40014800 	.word	0x40014800
 8002580:	40015000 	.word	0x40015000

08002584 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002584:	b480      	push	{r7}
 8002586:	b087      	sub	sp, #28
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800258e:	2300      	movs	r3, #0
 8002590:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8002592:	2300      	movs	r3, #0
 8002594:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 8002596:	2300      	movs	r3, #0
 8002598:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6a1b      	ldr	r3, [r3, #32]
 800259e:	f023 0210 	bic.w	r2, r3, #16
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80025be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025ca:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	021b      	lsls	r3, r3, #8
 80025d2:	68fa      	ldr	r2, [r7, #12]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	f023 0320 	bic.w	r3, r3, #32
 80025de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	011b      	lsls	r3, r3, #4
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a2c      	ldr	r2, [pc, #176]	; (80026a0 <TIM_OC2_SetConfig+0x11c>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d007      	beq.n	8002604 <TIM_OC2_SetConfig+0x80>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a2b      	ldr	r2, [pc, #172]	; (80026a4 <TIM_OC2_SetConfig+0x120>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d003      	beq.n	8002604 <TIM_OC2_SetConfig+0x80>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a2a      	ldr	r2, [pc, #168]	; (80026a8 <TIM_OC2_SetConfig+0x124>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d10d      	bne.n	8002620 <TIM_OC2_SetConfig+0x9c>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800260a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	011b      	lsls	r3, r3, #4
 8002612:	697a      	ldr	r2, [r7, #20]
 8002614:	4313      	orrs	r3, r2
 8002616:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800261e:	617b      	str	r3, [r7, #20]
    
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	4a1f      	ldr	r2, [pc, #124]	; (80026a0 <TIM_OC2_SetConfig+0x11c>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d013      	beq.n	8002650 <TIM_OC2_SetConfig+0xcc>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4a1e      	ldr	r2, [pc, #120]	; (80026a4 <TIM_OC2_SetConfig+0x120>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d00f      	beq.n	8002650 <TIM_OC2_SetConfig+0xcc>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a1e      	ldr	r2, [pc, #120]	; (80026ac <TIM_OC2_SetConfig+0x128>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d00b      	beq.n	8002650 <TIM_OC2_SetConfig+0xcc>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a1d      	ldr	r2, [pc, #116]	; (80026b0 <TIM_OC2_SetConfig+0x12c>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d007      	beq.n	8002650 <TIM_OC2_SetConfig+0xcc>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a1c      	ldr	r2, [pc, #112]	; (80026b4 <TIM_OC2_SetConfig+0x130>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d003      	beq.n	8002650 <TIM_OC2_SetConfig+0xcc>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a17      	ldr	r2, [pc, #92]	; (80026a8 <TIM_OC2_SetConfig+0x124>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d113      	bne.n	8002678 <TIM_OC2_SetConfig+0xf4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002656:	613b      	str	r3, [r7, #16]
#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800265e:	613b      	str	r3, [r7, #16]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	695b      	ldr	r3, [r3, #20]
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	693a      	ldr	r2, [r7, #16]
 8002668:	4313      	orrs	r3, r2
 800266a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	699b      	ldr	r3, [r3, #24]
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4313      	orrs	r3, r2
 8002676:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	68fa      	ldr	r2, [r7, #12]
 8002682:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	685a      	ldr	r2, [r3, #4]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	697a      	ldr	r2, [r7, #20]
 8002690:	621a      	str	r2, [r3, #32]
}
 8002692:	bf00      	nop
 8002694:	371c      	adds	r7, #28
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	40012c00 	.word	0x40012c00
 80026a4:	40013400 	.word	0x40013400
 80026a8:	40015000 	.word	0x40015000
 80026ac:	40014000 	.word	0x40014000
 80026b0:	40014400 	.word	0x40014400
 80026b4:	40014800 	.word	0x40014800

080026b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80026c2:	2300      	movs	r3, #0
 80026c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80026c6:	2300      	movs	r3, #0
 80026c8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 80026ca:	2300      	movs	r3, #0
 80026cc:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a1b      	ldr	r3, [r3, #32]
 80026d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6a1b      	ldr	r3, [r3, #32]
 80026de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f023 0303 	bic.w	r3, r3, #3
 80026fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68fa      	ldr	r2, [r7, #12]
 8002706:	4313      	orrs	r3, r2
 8002708:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800270a:	697b      	ldr	r3, [r7, #20]
 800270c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002710:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	021b      	lsls	r3, r3, #8
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	4313      	orrs	r3, r2
 800271c:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a2b      	ldr	r2, [pc, #172]	; (80027d0 <TIM_OC3_SetConfig+0x118>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d007      	beq.n	8002736 <TIM_OC3_SetConfig+0x7e>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4a2a      	ldr	r2, [pc, #168]	; (80027d4 <TIM_OC3_SetConfig+0x11c>)
 800272a:	4293      	cmp	r3, r2
 800272c:	d003      	beq.n	8002736 <TIM_OC3_SetConfig+0x7e>
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a29      	ldr	r2, [pc, #164]	; (80027d8 <TIM_OC3_SetConfig+0x120>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d10d      	bne.n	8002752 <TIM_OC3_SetConfig+0x9a>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800273c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	68db      	ldr	r3, [r3, #12]
 8002742:	021b      	lsls	r3, r3, #8
 8002744:	697a      	ldr	r2, [r7, #20]
 8002746:	4313      	orrs	r3, r2
 8002748:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002750:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a1e      	ldr	r2, [pc, #120]	; (80027d0 <TIM_OC3_SetConfig+0x118>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d013      	beq.n	8002782 <TIM_OC3_SetConfig+0xca>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a1d      	ldr	r2, [pc, #116]	; (80027d4 <TIM_OC3_SetConfig+0x11c>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d00f      	beq.n	8002782 <TIM_OC3_SetConfig+0xca>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a1d      	ldr	r2, [pc, #116]	; (80027dc <TIM_OC3_SetConfig+0x124>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d00b      	beq.n	8002782 <TIM_OC3_SetConfig+0xca>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a1c      	ldr	r2, [pc, #112]	; (80027e0 <TIM_OC3_SetConfig+0x128>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d007      	beq.n	8002782 <TIM_OC3_SetConfig+0xca>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a1b      	ldr	r2, [pc, #108]	; (80027e4 <TIM_OC3_SetConfig+0x12c>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d003      	beq.n	8002782 <TIM_OC3_SetConfig+0xca>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a16      	ldr	r2, [pc, #88]	; (80027d8 <TIM_OC3_SetConfig+0x120>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d113      	bne.n	80027aa <TIM_OC3_SetConfig+0xf2>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002788:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002790:	613b      	str	r3, [r7, #16]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	011b      	lsls	r3, r3, #4
 8002798:	693a      	ldr	r2, [r7, #16]
 800279a:	4313      	orrs	r3, r2
 800279c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	011b      	lsls	r3, r3, #4
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685a      	ldr	r2, [r3, #4]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	697a      	ldr	r2, [r7, #20]
 80027c2:	621a      	str	r2, [r3, #32]
}
 80027c4:	bf00      	nop
 80027c6:	371c      	adds	r7, #28
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr
 80027d0:	40012c00 	.word	0x40012c00
 80027d4:	40013400 	.word	0x40013400
 80027d8:	40015000 	.word	0x40015000
 80027dc:	40014000 	.word	0x40014000
 80027e0:	40014400 	.word	0x40014400
 80027e4:	40014800 	.word	0x40014800

080027e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b087      	sub	sp, #28
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80027f2:	2300      	movs	r3, #0
 80027f4:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80027f6:	2300      	movs	r3, #0
 80027f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 80027fa:	2300      	movs	r3, #0
 80027fc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002822:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002826:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800282e:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	021b      	lsls	r3, r3, #8
 8002836:	693a      	ldr	r2, [r7, #16]
 8002838:	4313      	orrs	r3, r2
 800283a:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002842:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	031b      	lsls	r3, r3, #12
 800284a:	68fa      	ldr	r2, [r7, #12]
 800284c:	4313      	orrs	r3, r2
 800284e:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a1a      	ldr	r2, [pc, #104]	; (80028bc <TIM_OC4_SetConfig+0xd4>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d013      	beq.n	8002880 <TIM_OC4_SetConfig+0x98>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4a19      	ldr	r2, [pc, #100]	; (80028c0 <TIM_OC4_SetConfig+0xd8>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d00f      	beq.n	8002880 <TIM_OC4_SetConfig+0x98>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a18      	ldr	r2, [pc, #96]	; (80028c4 <TIM_OC4_SetConfig+0xdc>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d00b      	beq.n	8002880 <TIM_OC4_SetConfig+0x98>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4a17      	ldr	r2, [pc, #92]	; (80028c8 <TIM_OC4_SetConfig+0xe0>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d007      	beq.n	8002880 <TIM_OC4_SetConfig+0x98>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4a16      	ldr	r2, [pc, #88]	; (80028cc <TIM_OC4_SetConfig+0xe4>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d003      	beq.n	8002880 <TIM_OC4_SetConfig+0x98>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a15      	ldr	r2, [pc, #84]	; (80028d0 <TIM_OC4_SetConfig+0xe8>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d109      	bne.n	8002894 <TIM_OC4_SetConfig+0xac>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002886:	617b      	str	r3, [r7, #20]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	019b      	lsls	r3, r3, #6
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	4313      	orrs	r3, r2
 8002892:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	697a      	ldr	r2, [r7, #20]
 8002898:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	693a      	ldr	r2, [r7, #16]
 800289e:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	68fa      	ldr	r2, [r7, #12]
 80028ac:	621a      	str	r2, [r3, #32]
}
 80028ae:	bf00      	nop
 80028b0:	371c      	adds	r7, #28
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	40012c00 	.word	0x40012c00
 80028c0:	40013400 	.word	0x40013400
 80028c4:	40014000 	.word	0x40014000
 80028c8:	40014400 	.word	0x40014400
 80028cc:	40014800 	.word	0x40014800
 80028d0:	40015000 	.word	0x40015000

080028d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b087      	sub	sp, #28
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80028e0:	2300      	movs	r3, #0
 80028e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80028e4:	2201      	movs	r2, #1
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6a1a      	ldr	r2, [r3, #32]
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	43db      	mvns	r3, r3
 80028f6:	401a      	ands	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6a1a      	ldr	r2, [r3, #32]
 8002900:	6879      	ldr	r1, [r7, #4]
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	fa01 f303 	lsl.w	r3, r1, r3
 8002908:	431a      	orrs	r2, r3
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	621a      	str	r2, [r3, #32]
}
 800290e:	bf00      	nop
 8002910:	371c      	adds	r7, #28
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
	...

0800291c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b084      	sub	sp, #16
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800292e:	2b01      	cmp	r3, #1
 8002930:	d101      	bne.n	8002936 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002932:	2302      	movs	r3, #2
 8002934:	e105      	b.n	8002b42 <HAL_TIM_PWM_ConfigChannel+0x226>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	2201      	movs	r2, #1
 800293a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2202      	movs	r2, #2
 8002942:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  switch (Channel)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2b14      	cmp	r3, #20
 800294a:	f200 80f0 	bhi.w	8002b2e <HAL_TIM_PWM_ConfigChannel+0x212>
 800294e:	a201      	add	r2, pc, #4	; (adr r2, 8002954 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002954:	080029a9 	.word	0x080029a9
 8002958:	08002b2f 	.word	0x08002b2f
 800295c:	08002b2f 	.word	0x08002b2f
 8002960:	08002b2f 	.word	0x08002b2f
 8002964:	080029e9 	.word	0x080029e9
 8002968:	08002b2f 	.word	0x08002b2f
 800296c:	08002b2f 	.word	0x08002b2f
 8002970:	08002b2f 	.word	0x08002b2f
 8002974:	08002a2b 	.word	0x08002a2b
 8002978:	08002b2f 	.word	0x08002b2f
 800297c:	08002b2f 	.word	0x08002b2f
 8002980:	08002b2f 	.word	0x08002b2f
 8002984:	08002a6b 	.word	0x08002a6b
 8002988:	08002b2f 	.word	0x08002b2f
 800298c:	08002b2f 	.word	0x08002b2f
 8002990:	08002b2f 	.word	0x08002b2f
 8002994:	08002aad 	.word	0x08002aad
 8002998:	08002b2f 	.word	0x08002b2f
 800299c:	08002b2f 	.word	0x08002b2f
 80029a0:	08002b2f 	.word	0x08002b2f
 80029a4:	08002aed 	.word	0x08002aed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	68b9      	ldr	r1, [r7, #8]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff fd48 	bl	8002444 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	68fa      	ldr	r2, [r7, #12]
 80029ba:	6812      	ldr	r2, [r2, #0]
 80029bc:	6992      	ldr	r2, [r2, #24]
 80029be:	f042 0208 	orr.w	r2, r2, #8
 80029c2:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	6812      	ldr	r2, [r2, #0]
 80029cc:	6992      	ldr	r2, [r2, #24]
 80029ce:	f022 0204 	bic.w	r2, r2, #4
 80029d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	6812      	ldr	r2, [r2, #0]
 80029dc:	6991      	ldr	r1, [r2, #24]
 80029de:	68ba      	ldr	r2, [r7, #8]
 80029e0:	6912      	ldr	r2, [r2, #16]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	619a      	str	r2, [r3, #24]
    }
    break;
 80029e6:	e0a3      	b.n	8002b30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68b9      	ldr	r1, [r7, #8]
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7ff fdc8 	bl	8002584 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	68fa      	ldr	r2, [r7, #12]
 80029fa:	6812      	ldr	r2, [r2, #0]
 80029fc:	6992      	ldr	r2, [r2, #24]
 80029fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a02:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68fa      	ldr	r2, [r7, #12]
 8002a0a:	6812      	ldr	r2, [r2, #0]
 8002a0c:	6992      	ldr	r2, [r2, #24]
 8002a0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68fa      	ldr	r2, [r7, #12]
 8002a1a:	6812      	ldr	r2, [r2, #0]
 8002a1c:	6991      	ldr	r1, [r2, #24]
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	6912      	ldr	r2, [r2, #16]
 8002a22:	0212      	lsls	r2, r2, #8
 8002a24:	430a      	orrs	r2, r1
 8002a26:	619a      	str	r2, [r3, #24]
    }
    break;
 8002a28:	e082      	b.n	8002b30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68b9      	ldr	r1, [r7, #8]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff fe41 	bl	80026b8 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	6812      	ldr	r2, [r2, #0]
 8002a3e:	69d2      	ldr	r2, [r2, #28]
 8002a40:	f042 0208 	orr.w	r2, r2, #8
 8002a44:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	6812      	ldr	r2, [r2, #0]
 8002a4e:	69d2      	ldr	r2, [r2, #28]
 8002a50:	f022 0204 	bic.w	r2, r2, #4
 8002a54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	68fa      	ldr	r2, [r7, #12]
 8002a5c:	6812      	ldr	r2, [r2, #0]
 8002a5e:	69d1      	ldr	r1, [r2, #28]
 8002a60:	68ba      	ldr	r2, [r7, #8]
 8002a62:	6912      	ldr	r2, [r2, #16]
 8002a64:	430a      	orrs	r2, r1
 8002a66:	61da      	str	r2, [r3, #28]
    }
    break;
 8002a68:	e062      	b.n	8002b30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68b9      	ldr	r1, [r7, #8]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7ff feb9 	bl	80027e8 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	6812      	ldr	r2, [r2, #0]
 8002a7e:	69d2      	ldr	r2, [r2, #28]
 8002a80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a84:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	6812      	ldr	r2, [r2, #0]
 8002a8e:	69d2      	ldr	r2, [r2, #28]
 8002a90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	68fa      	ldr	r2, [r7, #12]
 8002a9c:	6812      	ldr	r2, [r2, #0]
 8002a9e:	69d1      	ldr	r1, [r2, #28]
 8002aa0:	68ba      	ldr	r2, [r7, #8]
 8002aa2:	6912      	ldr	r2, [r2, #16]
 8002aa4:	0212      	lsls	r2, r2, #8
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	61da      	str	r2, [r3, #28]
    }
    break;
 8002aaa:	e041      	b.n	8002b30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68b9      	ldr	r1, [r7, #8]
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f000 f8c4 	bl	8002c40 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68fa      	ldr	r2, [r7, #12]
 8002abe:	6812      	ldr	r2, [r2, #0]
 8002ac0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8002ac2:	f042 0208 	orr.w	r2, r2, #8
 8002ac6:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	6812      	ldr	r2, [r2, #0]
 8002ad0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8002ad2:	f022 0204 	bic.w	r2, r2, #4
 8002ad6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	6812      	ldr	r2, [r2, #0]
 8002ae0:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8002ae2:	68ba      	ldr	r2, [r7, #8]
 8002ae4:	6912      	ldr	r2, [r2, #16]
 8002ae6:	430a      	orrs	r2, r1
 8002ae8:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8002aea:	e021      	b.n	8002b30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68b9      	ldr	r1, [r7, #8]
 8002af2:	4618      	mov	r0, r3
 8002af4:	f000 f914 	bl	8002d20 <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	68fa      	ldr	r2, [r7, #12]
 8002afe:	6812      	ldr	r2, [r2, #0]
 8002b00:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8002b02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b06:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	6812      	ldr	r2, [r2, #0]
 8002b10:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8002b12:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b16:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	6812      	ldr	r2, [r2, #0]
 8002b20:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8002b22:	68ba      	ldr	r2, [r7, #8]
 8002b24:	6912      	ldr	r2, [r2, #16]
 8002b26:	0212      	lsls	r2, r2, #8
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8002b2c:	e000      	b.n	8002b30 <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 8002b2e:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	2201      	movs	r2, #1
 8002b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3710      	adds	r7, #16
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop

08002b4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d101      	bne.n	8002b64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b60:	2302      	movs	r3, #2
 8002b62:	e042      	b.n	8002bea <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a1d      	ldr	r2, [pc, #116]	; (8002bf8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d009      	beq.n	8002b9a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a1c      	ldr	r2, [pc, #112]	; (8002bfc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d004      	beq.n	8002b9a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a1a      	ldr	r2, [pc, #104]	; (8002c00 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d108      	bne.n	8002bac <HAL_TIMEx_MasterConfigSynchronization+0x60>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002ba0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	68fa      	ldr	r2, [r7, #12]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68fa      	ldr	r2, [r7, #12]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bc4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68fa      	ldr	r2, [r7, #12]
 8002bd6:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	68ba      	ldr	r2, [r7, #8]
 8002bde:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8002be8:	2300      	movs	r3, #0
} 
 8002bea:	4618      	mov	r0, r3
 8002bec:	3714      	adds	r7, #20
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	40012c00 	.word	0x40012c00
 8002bfc:	40013400 	.word	0x40013400
 8002c00:	40015000 	.word	0x40015000

08002c04 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr

08002c18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr

08002c40 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b087      	sub	sp, #28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 8002c52:	2300      	movs	r3, #0
 8002c54:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a1b      	ldr	r3, [r3, #32]
 8002c5a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a1b      	ldr	r3, [r3, #32]
 8002c66:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c72:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002c74:	693b      	ldr	r3, [r7, #16]
 8002c76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c7e:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8002c90:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002c92:	683b      	ldr	r3, [r7, #0]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	041b      	lsls	r3, r3, #16
 8002c98:	68fa      	ldr	r2, [r7, #12]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a19      	ldr	r2, [pc, #100]	; (8002d08 <TIM_OC5_SetConfig+0xc8>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d013      	beq.n	8002cce <TIM_OC5_SetConfig+0x8e>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a18      	ldr	r2, [pc, #96]	; (8002d0c <TIM_OC5_SetConfig+0xcc>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d00f      	beq.n	8002cce <TIM_OC5_SetConfig+0x8e>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a17      	ldr	r2, [pc, #92]	; (8002d10 <TIM_OC5_SetConfig+0xd0>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d00b      	beq.n	8002cce <TIM_OC5_SetConfig+0x8e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a16      	ldr	r2, [pc, #88]	; (8002d14 <TIM_OC5_SetConfig+0xd4>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d007      	beq.n	8002cce <TIM_OC5_SetConfig+0x8e>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4a15      	ldr	r2, [pc, #84]	; (8002d18 <TIM_OC5_SetConfig+0xd8>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d003      	beq.n	8002cce <TIM_OC5_SetConfig+0x8e>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a14      	ldr	r2, [pc, #80]	; (8002d1c <TIM_OC5_SetConfig+0xdc>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d109      	bne.n	8002ce2 <TIM_OC5_SetConfig+0xa2>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cd4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	695b      	ldr	r3, [r3, #20]
 8002cda:	021b      	lsls	r3, r3, #8
 8002cdc:	697a      	ldr	r2, [r7, #20]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685a      	ldr	r2, [r3, #4]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	68fa      	ldr	r2, [r7, #12]
 8002cfa:	621a      	str	r2, [r3, #32]
}
 8002cfc:	bf00      	nop
 8002cfe:	371c      	adds	r7, #28
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr
 8002d08:	40012c00 	.word	0x40012c00
 8002d0c:	40013400 	.word	0x40013400
 8002d10:	40014000 	.word	0x40014000
 8002d14:	40014400 	.word	0x40014400
 8002d18:	40014800 	.word	0x40014800
 8002d1c:	40015000 	.word	0x40015000

08002d20 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b087      	sub	sp, #28
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6a1b      	ldr	r3, [r3, #32]
 8002d3a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a1b      	ldr	r3, [r3, #32]
 8002d46:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d52:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d5e:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	021b      	lsls	r3, r3, #8
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002d72:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	051b      	lsls	r3, r3, #20
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	4a1a      	ldr	r2, [pc, #104]	; (8002dec <TIM_OC6_SetConfig+0xcc>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d013      	beq.n	8002db0 <TIM_OC6_SetConfig+0x90>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4a19      	ldr	r2, [pc, #100]	; (8002df0 <TIM_OC6_SetConfig+0xd0>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d00f      	beq.n	8002db0 <TIM_OC6_SetConfig+0x90>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a18      	ldr	r2, [pc, #96]	; (8002df4 <TIM_OC6_SetConfig+0xd4>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d00b      	beq.n	8002db0 <TIM_OC6_SetConfig+0x90>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a17      	ldr	r2, [pc, #92]	; (8002df8 <TIM_OC6_SetConfig+0xd8>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d007      	beq.n	8002db0 <TIM_OC6_SetConfig+0x90>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a16      	ldr	r2, [pc, #88]	; (8002dfc <TIM_OC6_SetConfig+0xdc>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d003      	beq.n	8002db0 <TIM_OC6_SetConfig+0x90>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a15      	ldr	r2, [pc, #84]	; (8002e00 <TIM_OC6_SetConfig+0xe0>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d109      	bne.n	8002dc4 <TIM_OC6_SetConfig+0xa4>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002db6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	695b      	ldr	r3, [r3, #20]
 8002dbc:	029b      	lsls	r3, r3, #10
 8002dbe:	697a      	ldr	r2, [r7, #20]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	685a      	ldr	r2, [r3, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68fa      	ldr	r2, [r7, #12]
 8002ddc:	621a      	str	r2, [r3, #32]
} 
 8002dde:	bf00      	nop
 8002de0:	371c      	adds	r7, #28
 8002de2:	46bd      	mov	sp, r7
 8002de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de8:	4770      	bx	lr
 8002dea:	bf00      	nop
 8002dec:	40012c00 	.word	0x40012c00
 8002df0:	40013400 	.word	0x40013400
 8002df4:	40014000 	.word	0x40014000
 8002df8:	40014400 	.word	0x40014400
 8002dfc:	40014800 	.word	0x40014800
 8002e00:	40015000 	.word	0x40015000

08002e04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e043      	b.n	8002e9e <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d106      	bne.n	8002e30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f002 f99e 	bl	800516c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2224      	movs	r2, #36	; 0x24
 8002e34:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	687a      	ldr	r2, [r7, #4]
 8002e3e:	6812      	ldr	r2, [r2, #0]
 8002e40:	6812      	ldr	r2, [r2, #0]
 8002e42:	f022 0201 	bic.w	r2, r2, #1
 8002e46:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f000 f82d 	bl	8002ea8 <UART_SetConfig>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d101      	bne.n	8002e58 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e022      	b.n	8002e9e <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d002      	beq.n	8002e66 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 fa1f 	bl	80032a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	6812      	ldr	r2, [r2, #0]
 8002e6e:	6852      	ldr	r2, [r2, #4]
 8002e70:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002e74:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	6812      	ldr	r2, [r2, #0]
 8002e7e:	6892      	ldr	r2, [r2, #8]
 8002e80:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002e84:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6812      	ldr	r2, [r2, #0]
 8002e8e:	6812      	ldr	r2, [r2, #0]
 8002e90:	f042 0201 	orr.w	r2, r2, #1
 8002e94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	f000 faa6 	bl	80033e8 <UART_CheckIdleState>
 8002e9c:	4603      	mov	r3, r0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3708      	adds	r7, #8
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
	...

08002ea8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ea8:	b590      	push	{r4, r7, lr}
 8002eaa:	b087      	sub	sp, #28
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002eb4:	2310      	movs	r3, #16
 8002eb6:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	689a      	ldr	r2, [r3, #8]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	691b      	ldr	r3, [r3, #16]
 8002ecc:	431a      	orrs	r2, r3
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	695b      	ldr	r3, [r3, #20]
 8002ed2:	431a      	orrs	r2, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69db      	ldr	r3, [r3, #28]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681a      	ldr	r2, [r3, #0]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	6819      	ldr	r1, [r3, #0]
 8002ee6:	4ba6      	ldr	r3, [pc, #664]	; (8003180 <UART_SetConfig+0x2d8>)
 8002ee8:	400b      	ands	r3, r1
 8002eea:	68f9      	ldr	r1, [r7, #12]
 8002eec:	430b      	orrs	r3, r1
 8002eee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	6812      	ldr	r2, [r2, #0]
 8002ef8:	6852      	ldr	r2, [r2, #4]
 8002efa:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	68d2      	ldr	r2, [r2, #12]
 8002f02:	430a      	orrs	r2, r1
 8002f04:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	699a      	ldr	r2, [r3, #24]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a1b      	ldr	r3, [r3, #32]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	6812      	ldr	r2, [r2, #0]
 8002f1a:	6892      	ldr	r2, [r2, #8]
 8002f1c:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8002f20:	68fa      	ldr	r2, [r7, #12]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4a96      	ldr	r2, [pc, #600]	; (8003184 <UART_SetConfig+0x2dc>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d121      	bne.n	8002f74 <UART_SetConfig+0xcc>
 8002f30:	4b95      	ldr	r3, [pc, #596]	; (8003188 <UART_SetConfig+0x2e0>)
 8002f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f34:	f003 0303 	and.w	r3, r3, #3
 8002f38:	2b03      	cmp	r3, #3
 8002f3a:	d817      	bhi.n	8002f6c <UART_SetConfig+0xc4>
 8002f3c:	a201      	add	r2, pc, #4	; (adr r2, 8002f44 <UART_SetConfig+0x9c>)
 8002f3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f42:	bf00      	nop
 8002f44:	08002f55 	.word	0x08002f55
 8002f48:	08002f61 	.word	0x08002f61
 8002f4c:	08002f67 	.word	0x08002f67
 8002f50:	08002f5b 	.word	0x08002f5b
 8002f54:	2301      	movs	r3, #1
 8002f56:	75fb      	strb	r3, [r7, #23]
 8002f58:	e0b2      	b.n	80030c0 <UART_SetConfig+0x218>
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	75fb      	strb	r3, [r7, #23]
 8002f5e:	e0af      	b.n	80030c0 <UART_SetConfig+0x218>
 8002f60:	2304      	movs	r3, #4
 8002f62:	75fb      	strb	r3, [r7, #23]
 8002f64:	e0ac      	b.n	80030c0 <UART_SetConfig+0x218>
 8002f66:	2308      	movs	r3, #8
 8002f68:	75fb      	strb	r3, [r7, #23]
 8002f6a:	e0a9      	b.n	80030c0 <UART_SetConfig+0x218>
 8002f6c:	2310      	movs	r3, #16
 8002f6e:	75fb      	strb	r3, [r7, #23]
 8002f70:	bf00      	nop
 8002f72:	e0a5      	b.n	80030c0 <UART_SetConfig+0x218>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a84      	ldr	r2, [pc, #528]	; (800318c <UART_SetConfig+0x2e4>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d123      	bne.n	8002fc6 <UART_SetConfig+0x11e>
 8002f7e:	4b82      	ldr	r3, [pc, #520]	; (8003188 <UART_SetConfig+0x2e0>)
 8002f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f82:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f8a:	d012      	beq.n	8002fb2 <UART_SetConfig+0x10a>
 8002f8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f90:	d802      	bhi.n	8002f98 <UART_SetConfig+0xf0>
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d007      	beq.n	8002fa6 <UART_SetConfig+0xfe>
 8002f96:	e012      	b.n	8002fbe <UART_SetConfig+0x116>
 8002f98:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f9c:	d00c      	beq.n	8002fb8 <UART_SetConfig+0x110>
 8002f9e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002fa2:	d003      	beq.n	8002fac <UART_SetConfig+0x104>
 8002fa4:	e00b      	b.n	8002fbe <UART_SetConfig+0x116>
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	75fb      	strb	r3, [r7, #23]
 8002faa:	e089      	b.n	80030c0 <UART_SetConfig+0x218>
 8002fac:	2302      	movs	r3, #2
 8002fae:	75fb      	strb	r3, [r7, #23]
 8002fb0:	e086      	b.n	80030c0 <UART_SetConfig+0x218>
 8002fb2:	2304      	movs	r3, #4
 8002fb4:	75fb      	strb	r3, [r7, #23]
 8002fb6:	e083      	b.n	80030c0 <UART_SetConfig+0x218>
 8002fb8:	2308      	movs	r3, #8
 8002fba:	75fb      	strb	r3, [r7, #23]
 8002fbc:	e080      	b.n	80030c0 <UART_SetConfig+0x218>
 8002fbe:	2310      	movs	r3, #16
 8002fc0:	75fb      	strb	r3, [r7, #23]
 8002fc2:	bf00      	nop
 8002fc4:	e07c      	b.n	80030c0 <UART_SetConfig+0x218>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a71      	ldr	r2, [pc, #452]	; (8003190 <UART_SetConfig+0x2e8>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d123      	bne.n	8003018 <UART_SetConfig+0x170>
 8002fd0:	4b6d      	ldr	r3, [pc, #436]	; (8003188 <UART_SetConfig+0x2e0>)
 8002fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002fd8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002fdc:	d012      	beq.n	8003004 <UART_SetConfig+0x15c>
 8002fde:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002fe2:	d802      	bhi.n	8002fea <UART_SetConfig+0x142>
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d007      	beq.n	8002ff8 <UART_SetConfig+0x150>
 8002fe8:	e012      	b.n	8003010 <UART_SetConfig+0x168>
 8002fea:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002fee:	d00c      	beq.n	800300a <UART_SetConfig+0x162>
 8002ff0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002ff4:	d003      	beq.n	8002ffe <UART_SetConfig+0x156>
 8002ff6:	e00b      	b.n	8003010 <UART_SetConfig+0x168>
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	75fb      	strb	r3, [r7, #23]
 8002ffc:	e060      	b.n	80030c0 <UART_SetConfig+0x218>
 8002ffe:	2302      	movs	r3, #2
 8003000:	75fb      	strb	r3, [r7, #23]
 8003002:	e05d      	b.n	80030c0 <UART_SetConfig+0x218>
 8003004:	2304      	movs	r3, #4
 8003006:	75fb      	strb	r3, [r7, #23]
 8003008:	e05a      	b.n	80030c0 <UART_SetConfig+0x218>
 800300a:	2308      	movs	r3, #8
 800300c:	75fb      	strb	r3, [r7, #23]
 800300e:	e057      	b.n	80030c0 <UART_SetConfig+0x218>
 8003010:	2310      	movs	r3, #16
 8003012:	75fb      	strb	r3, [r7, #23]
 8003014:	bf00      	nop
 8003016:	e053      	b.n	80030c0 <UART_SetConfig+0x218>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a5d      	ldr	r2, [pc, #372]	; (8003194 <UART_SetConfig+0x2ec>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d123      	bne.n	800306a <UART_SetConfig+0x1c2>
 8003022:	4b59      	ldr	r3, [pc, #356]	; (8003188 <UART_SetConfig+0x2e0>)
 8003024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003026:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800302a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800302e:	d012      	beq.n	8003056 <UART_SetConfig+0x1ae>
 8003030:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003034:	d802      	bhi.n	800303c <UART_SetConfig+0x194>
 8003036:	2b00      	cmp	r3, #0
 8003038:	d007      	beq.n	800304a <UART_SetConfig+0x1a2>
 800303a:	e012      	b.n	8003062 <UART_SetConfig+0x1ba>
 800303c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003040:	d00c      	beq.n	800305c <UART_SetConfig+0x1b4>
 8003042:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003046:	d003      	beq.n	8003050 <UART_SetConfig+0x1a8>
 8003048:	e00b      	b.n	8003062 <UART_SetConfig+0x1ba>
 800304a:	2300      	movs	r3, #0
 800304c:	75fb      	strb	r3, [r7, #23]
 800304e:	e037      	b.n	80030c0 <UART_SetConfig+0x218>
 8003050:	2302      	movs	r3, #2
 8003052:	75fb      	strb	r3, [r7, #23]
 8003054:	e034      	b.n	80030c0 <UART_SetConfig+0x218>
 8003056:	2304      	movs	r3, #4
 8003058:	75fb      	strb	r3, [r7, #23]
 800305a:	e031      	b.n	80030c0 <UART_SetConfig+0x218>
 800305c:	2308      	movs	r3, #8
 800305e:	75fb      	strb	r3, [r7, #23]
 8003060:	e02e      	b.n	80030c0 <UART_SetConfig+0x218>
 8003062:	2310      	movs	r3, #16
 8003064:	75fb      	strb	r3, [r7, #23]
 8003066:	bf00      	nop
 8003068:	e02a      	b.n	80030c0 <UART_SetConfig+0x218>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a4a      	ldr	r2, [pc, #296]	; (8003198 <UART_SetConfig+0x2f0>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d123      	bne.n	80030bc <UART_SetConfig+0x214>
 8003074:	4b44      	ldr	r3, [pc, #272]	; (8003188 <UART_SetConfig+0x2e0>)
 8003076:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003078:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800307c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003080:	d012      	beq.n	80030a8 <UART_SetConfig+0x200>
 8003082:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003086:	d802      	bhi.n	800308e <UART_SetConfig+0x1e6>
 8003088:	2b00      	cmp	r3, #0
 800308a:	d007      	beq.n	800309c <UART_SetConfig+0x1f4>
 800308c:	e012      	b.n	80030b4 <UART_SetConfig+0x20c>
 800308e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003092:	d00c      	beq.n	80030ae <UART_SetConfig+0x206>
 8003094:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003098:	d003      	beq.n	80030a2 <UART_SetConfig+0x1fa>
 800309a:	e00b      	b.n	80030b4 <UART_SetConfig+0x20c>
 800309c:	2300      	movs	r3, #0
 800309e:	75fb      	strb	r3, [r7, #23]
 80030a0:	e00e      	b.n	80030c0 <UART_SetConfig+0x218>
 80030a2:	2302      	movs	r3, #2
 80030a4:	75fb      	strb	r3, [r7, #23]
 80030a6:	e00b      	b.n	80030c0 <UART_SetConfig+0x218>
 80030a8:	2304      	movs	r3, #4
 80030aa:	75fb      	strb	r3, [r7, #23]
 80030ac:	e008      	b.n	80030c0 <UART_SetConfig+0x218>
 80030ae:	2308      	movs	r3, #8
 80030b0:	75fb      	strb	r3, [r7, #23]
 80030b2:	e005      	b.n	80030c0 <UART_SetConfig+0x218>
 80030b4:	2310      	movs	r3, #16
 80030b6:	75fb      	strb	r3, [r7, #23]
 80030b8:	bf00      	nop
 80030ba:	e001      	b.n	80030c0 <UART_SetConfig+0x218>
 80030bc:	2310      	movs	r3, #16
 80030be:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	69db      	ldr	r3, [r3, #28]
 80030c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030c8:	d17d      	bne.n	80031c6 <UART_SetConfig+0x31e>
  {
    switch (clocksource)
 80030ca:	7dfb      	ldrb	r3, [r7, #23]
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d865      	bhi.n	800319c <UART_SetConfig+0x2f4>
 80030d0:	a201      	add	r2, pc, #4	; (adr r2, 80030d8 <UART_SetConfig+0x230>)
 80030d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030d6:	bf00      	nop
 80030d8:	080030fd 	.word	0x080030fd
 80030dc:	08003119 	.word	0x08003119
 80030e0:	08003135 	.word	0x08003135
 80030e4:	0800319d 	.word	0x0800319d
 80030e8:	0800314f 	.word	0x0800314f
 80030ec:	0800319d 	.word	0x0800319d
 80030f0:	0800319d 	.word	0x0800319d
 80030f4:	0800319d 	.word	0x0800319d
 80030f8:	0800316b 	.word	0x0800316b
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80030fc:	f7fe fc20 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
 8003100:	4603      	mov	r3, r0
 8003102:	005a      	lsls	r2, r3, #1
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	085b      	lsrs	r3, r3, #1
 800310a:	441a      	add	r2, r3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	fbb2 f3f3 	udiv	r3, r2, r3
 8003114:	82bb      	strh	r3, [r7, #20]
        break;
 8003116:	e044      	b.n	80031a2 <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003118:	f7fe fc34 	bl	8001984 <HAL_RCC_GetPCLK2Freq>
 800311c:	4603      	mov	r3, r0
 800311e:	005a      	lsls	r2, r3, #1
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	085b      	lsrs	r3, r3, #1
 8003126:	441a      	add	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003130:	82bb      	strh	r3, [r7, #20]
        break;
 8003132:	e036      	b.n	80031a2 <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	085b      	lsrs	r3, r3, #1
 800313a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800313e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	6852      	ldr	r2, [r2, #4]
 8003146:	fbb3 f3f2 	udiv	r3, r3, r2
 800314a:	82bb      	strh	r3, [r7, #20]
        break;
 800314c:	e029      	b.n	80031a2 <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800314e:	f7fe fb81 	bl	8001854 <HAL_RCC_GetSysClockFreq>
 8003152:	4603      	mov	r3, r0
 8003154:	005a      	lsls	r2, r3, #1
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	085b      	lsrs	r3, r3, #1
 800315c:	441a      	add	r2, r3
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	fbb2 f3f3 	udiv	r3, r2, r3
 8003166:	82bb      	strh	r3, [r7, #20]
        break;
 8003168:	e01b      	b.n	80031a2 <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	085b      	lsrs	r3, r3, #1
 8003170:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	fbb2 f3f3 	udiv	r3, r2, r3
 800317c:	82bb      	strh	r3, [r7, #20]
        break;
 800317e:	e010      	b.n	80031a2 <UART_SetConfig+0x2fa>
 8003180:	efff69f3 	.word	0xefff69f3
 8003184:	40013800 	.word	0x40013800
 8003188:	40021000 	.word	0x40021000
 800318c:	40004400 	.word	0x40004400
 8003190:	40004800 	.word	0x40004800
 8003194:	40004c00 	.word	0x40004c00
 8003198:	40005000 	.word	0x40005000
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	74fb      	strb	r3, [r7, #19]
        break;
 80031a0:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 80031a2:	8abb      	ldrh	r3, [r7, #20]
 80031a4:	f023 030f 	bic.w	r3, r3, #15
 80031a8:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031aa:	8abb      	ldrh	r3, [r7, #20]
 80031ac:	105b      	asrs	r3, r3, #1
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	897b      	ldrh	r3, [r7, #10]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	897a      	ldrh	r2, [r7, #10]
 80031c2:	60da      	str	r2, [r3, #12]
 80031c4:	e069      	b.n	800329a <UART_SetConfig+0x3f2>
  }
  else
  {
    switch (clocksource)
 80031c6:	7dfb      	ldrb	r3, [r7, #23]
 80031c8:	2b08      	cmp	r3, #8
 80031ca:	d863      	bhi.n	8003294 <UART_SetConfig+0x3ec>
 80031cc:	a201      	add	r2, pc, #4	; (adr r2, 80031d4 <UART_SetConfig+0x32c>)
 80031ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d2:	bf00      	nop
 80031d4:	080031f9 	.word	0x080031f9
 80031d8:	08003219 	.word	0x08003219
 80031dc:	08003239 	.word	0x08003239
 80031e0:	08003295 	.word	0x08003295
 80031e4:	08003259 	.word	0x08003259
 80031e8:	08003295 	.word	0x08003295
 80031ec:	08003295 	.word	0x08003295
 80031f0:	08003295 	.word	0x08003295
 80031f4:	08003279 	.word	0x08003279
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681c      	ldr	r4, [r3, #0]
 80031fc:	f7fe fba0 	bl	8001940 <HAL_RCC_GetPCLK1Freq>
 8003200:	4602      	mov	r2, r0
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	685b      	ldr	r3, [r3, #4]
 8003206:	085b      	lsrs	r3, r3, #1
 8003208:	441a      	add	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003212:	b29b      	uxth	r3, r3
 8003214:	60e3      	str	r3, [r4, #12]
        break;
 8003216:	e040      	b.n	800329a <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681c      	ldr	r4, [r3, #0]
 800321c:	f7fe fbb2 	bl	8001984 <HAL_RCC_GetPCLK2Freq>
 8003220:	4602      	mov	r2, r0
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	085b      	lsrs	r3, r3, #1
 8003228:	441a      	add	r2, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003232:	b29b      	uxth	r3, r3
 8003234:	60e3      	str	r3, [r4, #12]
        break;
 8003236:	e030      	b.n	800329a <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	085b      	lsrs	r3, r3, #1
 8003242:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003246:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	6849      	ldr	r1, [r1, #4]
 800324e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003252:	b29b      	uxth	r3, r3
 8003254:	60d3      	str	r3, [r2, #12]
        break;
 8003256:	e020      	b.n	800329a <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681c      	ldr	r4, [r3, #0]
 800325c:	f7fe fafa 	bl	8001854 <HAL_RCC_GetSysClockFreq>
 8003260:	4602      	mov	r2, r0
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	085b      	lsrs	r3, r3, #1
 8003268:	441a      	add	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003272:	b29b      	uxth	r3, r3
 8003274:	60e3      	str	r3, [r4, #12]
        break;
 8003276:	e010      	b.n	800329a <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	6852      	ldr	r2, [r2, #4]
 8003280:	0852      	lsrs	r2, r2, #1
 8003282:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	6852      	ldr	r2, [r2, #4]
 800328a:	fbb1 f2f2 	udiv	r2, r1, r2
 800328e:	b292      	uxth	r2, r2
 8003290:	60da      	str	r2, [r3, #12]
        break;
 8003292:	e002      	b.n	800329a <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	74fb      	strb	r3, [r7, #19]
        break;
 8003298:	bf00      	nop
    }
  }

  return ret;
 800329a:	7cfb      	ldrb	r3, [r7, #19]

}
 800329c:	4618      	mov	r0, r3
 800329e:	371c      	adds	r7, #28
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd90      	pop	{r4, r7, pc}

080032a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b0:	f003 0301 	and.w	r3, r3, #1
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00a      	beq.n	80032ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	6812      	ldr	r2, [r2, #0]
 80032c0:	6852      	ldr	r2, [r2, #4]
 80032c2:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80032ca:	430a      	orrs	r2, r1
 80032cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d2:	f003 0302 	and.w	r3, r3, #2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00a      	beq.n	80032f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6812      	ldr	r2, [r2, #0]
 80032e2:	6852      	ldr	r2, [r2, #4]
 80032e4:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80032ec:	430a      	orrs	r2, r1
 80032ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f4:	f003 0304 	and.w	r3, r3, #4
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d00a      	beq.n	8003312 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	687a      	ldr	r2, [r7, #4]
 8003302:	6812      	ldr	r2, [r2, #0]
 8003304:	6852      	ldr	r2, [r2, #4]
 8003306:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800330e:	430a      	orrs	r2, r1
 8003310:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003316:	f003 0308 	and.w	r3, r3, #8
 800331a:	2b00      	cmp	r3, #0
 800331c:	d00a      	beq.n	8003334 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	687a      	ldr	r2, [r7, #4]
 8003324:	6812      	ldr	r2, [r2, #0]
 8003326:	6852      	ldr	r2, [r2, #4]
 8003328:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003330:	430a      	orrs	r2, r1
 8003332:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	f003 0310 	and.w	r3, r3, #16
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00a      	beq.n	8003356 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	6812      	ldr	r2, [r2, #0]
 8003348:	6892      	ldr	r2, [r2, #8]
 800334a:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800334e:	687a      	ldr	r2, [r7, #4]
 8003350:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003352:	430a      	orrs	r2, r1
 8003354:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335a:	f003 0320 	and.w	r3, r3, #32
 800335e:	2b00      	cmp	r3, #0
 8003360:	d00a      	beq.n	8003378 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	6812      	ldr	r2, [r2, #0]
 800336a:	6892      	ldr	r2, [r2, #8]
 800336c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003374:	430a      	orrs	r2, r1
 8003376:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800337c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003380:	2b00      	cmp	r3, #0
 8003382:	d01a      	beq.n	80033ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	6812      	ldr	r2, [r2, #0]
 800338c:	6852      	ldr	r2, [r2, #4]
 800338e:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8003392:	687a      	ldr	r2, [r7, #4]
 8003394:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003396:	430a      	orrs	r2, r1
 8003398:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80033a2:	d10a      	bne.n	80033ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	6812      	ldr	r2, [r2, #0]
 80033ac:	6852      	ldr	r2, [r2, #4]
 80033ae:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80033b6:	430a      	orrs	r2, r1
 80033b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00a      	beq.n	80033dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	6812      	ldr	r2, [r2, #0]
 80033ce:	6852      	ldr	r2, [r2, #4]
 80033d0:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80033d8:	430a      	orrs	r2, r1
 80033da:	605a      	str	r2, [r3, #4]
  }
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b086      	sub	sp, #24
 80033ec:	af02      	add	r7, sp, #8
 80033ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80033f0:	2300      	movs	r3, #0
 80033f2:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80033fa:	f7fc ff1b 	bl	8000234 <HAL_GetTick>
 80033fe:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0308 	and.w	r3, r3, #8
 800340a:	2b08      	cmp	r3, #8
 800340c:	d10e      	bne.n	800342c <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800340e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003412:	9300      	str	r3, [sp, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f000 f82c 	bl	800347a <UART_WaitOnFlagUntilTimeout>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d001      	beq.n	800342c <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e022      	b.n	8003472 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0304 	and.w	r3, r3, #4
 8003436:	2b04      	cmp	r3, #4
 8003438:	d10e      	bne.n	8003458 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800343a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800343e:	9300      	str	r3, [sp, #0]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2200      	movs	r2, #0
 8003444:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 f816 	bl	800347a <UART_WaitOnFlagUntilTimeout>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d001      	beq.n	8003458 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8003454:	2303      	movs	r3, #3
 8003456:	e00c      	b.n	8003472 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2220      	movs	r2, #32
 800345c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2220      	movs	r2, #32
 8003464:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b084      	sub	sp, #16
 800347e:	af00      	add	r7, sp, #0
 8003480:	60f8      	str	r0, [r7, #12]
 8003482:	60b9      	str	r1, [r7, #8]
 8003484:	603b      	str	r3, [r7, #0]
 8003486:	4613      	mov	r3, r2
 8003488:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800348a:	e02c      	b.n	80034e6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003492:	d028      	beq.n	80034e6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d007      	beq.n	80034aa <UART_WaitOnFlagUntilTimeout+0x30>
 800349a:	f7fc fecb 	bl	8000234 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	1ad2      	subs	r2, r2, r3
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d91d      	bls.n	80034e6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	68fa      	ldr	r2, [r7, #12]
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	6812      	ldr	r2, [r2, #0]
 80034b4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80034b8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	6812      	ldr	r2, [r2, #0]
 80034c2:	6892      	ldr	r2, [r2, #8]
 80034c4:	f022 0201 	bic.w	r2, r2, #1
 80034c8:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2220      	movs	r2, #32
 80034ce:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2220      	movs	r2, #32
 80034d6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e00f      	b.n	8003506 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	69da      	ldr	r2, [r3, #28]
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	401a      	ands	r2, r3
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	bf0c      	ite	eq
 80034f6:	2301      	moveq	r3, #1
 80034f8:	2300      	movne	r3, #0
 80034fa:	b2db      	uxtb	r3, r3
 80034fc:	461a      	mov	r2, r3
 80034fe:	79fb      	ldrb	r3, [r7, #7]
 8003500:	429a      	cmp	r2, r3
 8003502:	d0c3      	beq.n	800348c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}

0800350e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800350e:	b480      	push	{r7}
 8003510:	b085      	sub	sp, #20
 8003512:	af00      	add	r7, sp, #0
 8003514:	4603      	mov	r3, r0
 8003516:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003518:	2300      	movs	r3, #0
 800351a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800351c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003520:	2b84      	cmp	r3, #132	; 0x84
 8003522:	d005      	beq.n	8003530 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003524:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	4413      	add	r3, r2
 800352c:	3303      	adds	r3, #3
 800352e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003530:	68fb      	ldr	r3, [r7, #12]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr

0800353e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800353e:	b580      	push	{r7, lr}
 8003540:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003542:	f000 fe03 	bl	800414c <vTaskStartScheduler>
  
  return osOK;
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	bd80      	pop	{r7, pc}

0800354c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800354c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800354e:	b087      	sub	sp, #28
 8003550:	af02      	add	r7, sp, #8
 8003552:	6078      	str	r0, [r7, #4]
 8003554:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685c      	ldr	r4, [r3, #4]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003562:	b29e      	uxth	r6, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800356a:	4618      	mov	r0, r3
 800356c:	f7ff ffcf 	bl	800350e <makeFreeRtosPriority>
 8003570:	4602      	mov	r2, r0
 8003572:	f107 030c 	add.w	r3, r7, #12
 8003576:	9301      	str	r3, [sp, #4]
 8003578:	9200      	str	r2, [sp, #0]
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	4632      	mov	r2, r6
 800357e:	4629      	mov	r1, r5
 8003580:	4620      	mov	r0, r4
 8003582:	f000 fc85 	bl	8003e90 <xTaskCreate>
 8003586:	4603      	mov	r3, r0
 8003588:	2b01      	cmp	r3, #1
 800358a:	d001      	beq.n	8003590 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800358c:	2300      	movs	r3, #0
 800358e:	e000      	b.n	8003592 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8003590:	68fb      	ldr	r3, [r7, #12]
}
 8003592:	4618      	mov	r0, r3
 8003594:	3714      	adds	r7, #20
 8003596:	46bd      	mov	sp, r7
 8003598:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800359c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	4a09      	ldr	r2, [pc, #36]	; (80035cc <osDelay+0x30>)
 80035a8:	fba2 2303 	umull	r2, r3, r2, r3
 80035ac:	08db      	lsrs	r3, r3, #3
 80035ae:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d001      	beq.n	80035ba <osDelay+0x1e>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	e000      	b.n	80035bc <osDelay+0x20>
 80035ba:	2301      	movs	r3, #1
 80035bc:	4618      	mov	r0, r3
 80035be:	f000 fd91 	bl	80040e4 <vTaskDelay>
  
  return osOK;
 80035c2:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3710      	adds	r7, #16
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bd80      	pop	{r7, pc}
 80035cc:	cccccccd 	.word	0xcccccccd

080035d0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	f103 0208 	add.w	r2, r3, #8
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035e8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	f103 0208 	add.w	r2, r3, #8
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	f103 0208 	add.w	r2, r3, #8
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr

0800362a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800362a:	b480      	push	{r7}
 800362c:	b085      	sub	sp, #20
 800362e:	af00      	add	r7, sp, #0
 8003630:	6078      	str	r0, [r7, #4]
 8003632:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	68fa      	ldr	r2, [r7, #12]
 800363e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	683a      	ldr	r2, [r7, #0]
 800364e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	683a      	ldr	r2, [r7, #0]
 8003654:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	687a      	ldr	r2, [r7, #4]
 800365a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	1c5a      	adds	r2, r3, #1
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	601a      	str	r2, [r3, #0]
}
 8003666:	bf00      	nop
 8003668:	3714      	adds	r7, #20
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr

08003672 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003672:	b480      	push	{r7}
 8003674:	b085      	sub	sp, #20
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
 800367a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003688:	d103      	bne.n	8003692 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	691b      	ldr	r3, [r3, #16]
 800368e:	60fb      	str	r3, [r7, #12]
 8003690:	e00c      	b.n	80036ac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	3308      	adds	r3, #8
 8003696:	60fb      	str	r3, [r7, #12]
 8003698:	e002      	b.n	80036a0 <vListInsert+0x2e>
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	60fb      	str	r3, [r7, #12]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d9f6      	bls.n	800369a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	683a      	ldr	r2, [r7, #0]
 80036ba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	68fa      	ldr	r2, [r7, #12]
 80036c0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	1c5a      	adds	r2, r3, #1
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	601a      	str	r2, [r3, #0]
}
 80036d8:	bf00      	nop
 80036da:	3714      	adds	r7, #20
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	687a      	ldr	r2, [r7, #4]
 80036f8:	6892      	ldr	r2, [r2, #8]
 80036fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	689b      	ldr	r3, [r3, #8]
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	6852      	ldr	r2, [r2, #4]
 8003704:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	685a      	ldr	r2, [r3, #4]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	429a      	cmp	r2, r3
 800370e:	d103      	bne.n	8003718 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	689a      	ldr	r2, [r3, #8]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	1e5a      	subs	r2, r3, #1
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
}
 800372c:	4618      	mov	r0, r3
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	3b04      	subs	r3, #4
 8003748:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003750:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	3b04      	subs	r3, #4
 8003756:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	f023 0201 	bic.w	r2, r3, #1
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	3b04      	subs	r3, #4
 8003766:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003768:	4a0c      	ldr	r2, [pc, #48]	; (800379c <pxPortInitialiseStack+0x64>)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	3b14      	subs	r3, #20
 8003772:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	3b04      	subs	r3, #4
 800377e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f06f 0202 	mvn.w	r2, #2
 8003786:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	3b20      	subs	r3, #32
 800378c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800378e:	68fb      	ldr	r3, [r7, #12]
}
 8003790:	4618      	mov	r0, r3
 8003792:	3714      	adds	r7, #20
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr
 800379c:	080037a1 	.word	0x080037a1

080037a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80037a6:	4b0c      	ldr	r3, [pc, #48]	; (80037d8 <prvTaskExitError+0x38>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037ae:	d009      	beq.n	80037c4 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80037b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b4:	f383 8811 	msr	BASEPRI, r3
 80037b8:	f3bf 8f6f 	isb	sy
 80037bc:	f3bf 8f4f 	dsb	sy
 80037c0:	607b      	str	r3, [r7, #4]
 80037c2:	e7fe      	b.n	80037c2 <prvTaskExitError+0x22>
 80037c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037c8:	f383 8811 	msr	BASEPRI, r3
 80037cc:	f3bf 8f6f 	isb	sy
 80037d0:	f3bf 8f4f 	dsb	sy
 80037d4:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 80037d6:	e7fe      	b.n	80037d6 <prvTaskExitError+0x36>
 80037d8:	20000004 	.word	0x20000004
 80037dc:	00000000 	.word	0x00000000

080037e0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80037e0:	4b07      	ldr	r3, [pc, #28]	; (8003800 <pxCurrentTCBConst2>)
 80037e2:	6819      	ldr	r1, [r3, #0]
 80037e4:	6808      	ldr	r0, [r1, #0]
 80037e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037ea:	f380 8809 	msr	PSP, r0
 80037ee:	f3bf 8f6f 	isb	sy
 80037f2:	f04f 0000 	mov.w	r0, #0
 80037f6:	f380 8811 	msr	BASEPRI, r0
 80037fa:	4770      	bx	lr
 80037fc:	f3af 8000 	nop.w

08003800 <pxCurrentTCBConst2>:
 8003800:	200018b0 	.word	0x200018b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003804:	bf00      	nop
 8003806:	bf00      	nop

08003808 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003808:	4806      	ldr	r0, [pc, #24]	; (8003824 <prvPortStartFirstTask+0x1c>)
 800380a:	6800      	ldr	r0, [r0, #0]
 800380c:	6800      	ldr	r0, [r0, #0]
 800380e:	f380 8808 	msr	MSP, r0
 8003812:	b662      	cpsie	i
 8003814:	b661      	cpsie	f
 8003816:	f3bf 8f4f 	dsb	sy
 800381a:	f3bf 8f6f 	isb	sy
 800381e:	df00      	svc	0
 8003820:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003822:	bf00      	nop
 8003824:	e000ed08 	.word	0xe000ed08

08003828 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800382e:	4b3b      	ldr	r3, [pc, #236]	; (800391c <xPortStartScheduler+0xf4>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a3b      	ldr	r2, [pc, #236]	; (8003920 <xPortStartScheduler+0xf8>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d109      	bne.n	800384c <xPortStartScheduler+0x24>
 8003838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800383c:	f383 8811 	msr	BASEPRI, r3
 8003840:	f3bf 8f6f 	isb	sy
 8003844:	f3bf 8f4f 	dsb	sy
 8003848:	613b      	str	r3, [r7, #16]
 800384a:	e7fe      	b.n	800384a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800384c:	4b33      	ldr	r3, [pc, #204]	; (800391c <xPortStartScheduler+0xf4>)
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4a34      	ldr	r2, [pc, #208]	; (8003924 <xPortStartScheduler+0xfc>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d109      	bne.n	800386a <xPortStartScheduler+0x42>
 8003856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800385a:	f383 8811 	msr	BASEPRI, r3
 800385e:	f3bf 8f6f 	isb	sy
 8003862:	f3bf 8f4f 	dsb	sy
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	e7fe      	b.n	8003868 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800386a:	4b2f      	ldr	r3, [pc, #188]	; (8003928 <xPortStartScheduler+0x100>)
 800386c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	b2db      	uxtb	r3, r3
 8003874:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	22ff      	movs	r2, #255	; 0xff
 800387a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	b2db      	uxtb	r3, r3
 8003882:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003884:	79fb      	ldrb	r3, [r7, #7]
 8003886:	b2db      	uxtb	r3, r3
 8003888:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800388c:	b2da      	uxtb	r2, r3
 800388e:	4b27      	ldr	r3, [pc, #156]	; (800392c <xPortStartScheduler+0x104>)
 8003890:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003892:	4b27      	ldr	r3, [pc, #156]	; (8003930 <xPortStartScheduler+0x108>)
 8003894:	2207      	movs	r2, #7
 8003896:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003898:	e009      	b.n	80038ae <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800389a:	4b25      	ldr	r3, [pc, #148]	; (8003930 <xPortStartScheduler+0x108>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	3b01      	subs	r3, #1
 80038a0:	4a23      	ldr	r2, [pc, #140]	; (8003930 <xPortStartScheduler+0x108>)
 80038a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80038a4:	79fb      	ldrb	r3, [r7, #7]
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80038ae:	79fb      	ldrb	r3, [r7, #7]
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b6:	2b80      	cmp	r3, #128	; 0x80
 80038b8:	d0ef      	beq.n	800389a <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80038ba:	4b1d      	ldr	r3, [pc, #116]	; (8003930 <xPortStartScheduler+0x108>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	021b      	lsls	r3, r3, #8
 80038c0:	4a1b      	ldr	r2, [pc, #108]	; (8003930 <xPortStartScheduler+0x108>)
 80038c2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80038c4:	4b1a      	ldr	r3, [pc, #104]	; (8003930 <xPortStartScheduler+0x108>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80038cc:	4a18      	ldr	r2, [pc, #96]	; (8003930 <xPortStartScheduler+0x108>)
 80038ce:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80038d0:	68bb      	ldr	r3, [r7, #8]
 80038d2:	b2da      	uxtb	r2, r3
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80038d8:	4a16      	ldr	r2, [pc, #88]	; (8003934 <xPortStartScheduler+0x10c>)
 80038da:	4b16      	ldr	r3, [pc, #88]	; (8003934 <xPortStartScheduler+0x10c>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80038e2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80038e4:	4a13      	ldr	r2, [pc, #76]	; (8003934 <xPortStartScheduler+0x10c>)
 80038e6:	4b13      	ldr	r3, [pc, #76]	; (8003934 <xPortStartScheduler+0x10c>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80038ee:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80038f0:	f000 f8d2 	bl	8003a98 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80038f4:	4b10      	ldr	r3, [pc, #64]	; (8003938 <xPortStartScheduler+0x110>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80038fa:	f000 f8e9 	bl	8003ad0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80038fe:	4a0f      	ldr	r2, [pc, #60]	; (800393c <xPortStartScheduler+0x114>)
 8003900:	4b0e      	ldr	r3, [pc, #56]	; (800393c <xPortStartScheduler+0x114>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003908:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800390a:	f7ff ff7d 	bl	8003808 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800390e:	f7ff ff47 	bl	80037a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003912:	2300      	movs	r3, #0
}
 8003914:	4618      	mov	r0, r3
 8003916:	3718      	adds	r7, #24
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	e000ed00 	.word	0xe000ed00
 8003920:	410fc271 	.word	0x410fc271
 8003924:	410fc270 	.word	0x410fc270
 8003928:	e000e400 	.word	0xe000e400
 800392c:	20000030 	.word	0x20000030
 8003930:	20000034 	.word	0x20000034
 8003934:	e000ed20 	.word	0xe000ed20
 8003938:	20000004 	.word	0x20000004
 800393c:	e000ef34 	.word	0xe000ef34

08003940 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	f04f 0350 	mov.w	r3, #80	; 0x50
 800394a:	f383 8811 	msr	BASEPRI, r3
 800394e:	f3bf 8f6f 	isb	sy
 8003952:	f3bf 8f4f 	dsb	sy
 8003956:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003958:	4b0e      	ldr	r3, [pc, #56]	; (8003994 <vPortEnterCritical+0x54>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3301      	adds	r3, #1
 800395e:	4a0d      	ldr	r2, [pc, #52]	; (8003994 <vPortEnterCritical+0x54>)
 8003960:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003962:	4b0c      	ldr	r3, [pc, #48]	; (8003994 <vPortEnterCritical+0x54>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2b01      	cmp	r3, #1
 8003968:	d10e      	bne.n	8003988 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800396a:	4b0b      	ldr	r3, [pc, #44]	; (8003998 <vPortEnterCritical+0x58>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	b2db      	uxtb	r3, r3
 8003970:	2b00      	cmp	r3, #0
 8003972:	d009      	beq.n	8003988 <vPortEnterCritical+0x48>
 8003974:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003978:	f383 8811 	msr	BASEPRI, r3
 800397c:	f3bf 8f6f 	isb	sy
 8003980:	f3bf 8f4f 	dsb	sy
 8003984:	603b      	str	r3, [r7, #0]
 8003986:	e7fe      	b.n	8003986 <vPortEnterCritical+0x46>
	}
}
 8003988:	bf00      	nop
 800398a:	370c      	adds	r7, #12
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr
 8003994:	20000004 	.word	0x20000004
 8003998:	e000ed04 	.word	0xe000ed04

0800399c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80039a2:	4b11      	ldr	r3, [pc, #68]	; (80039e8 <vPortExitCritical+0x4c>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d109      	bne.n	80039be <vPortExitCritical+0x22>
 80039aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039ae:	f383 8811 	msr	BASEPRI, r3
 80039b2:	f3bf 8f6f 	isb	sy
 80039b6:	f3bf 8f4f 	dsb	sy
 80039ba:	607b      	str	r3, [r7, #4]
 80039bc:	e7fe      	b.n	80039bc <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80039be:	4b0a      	ldr	r3, [pc, #40]	; (80039e8 <vPortExitCritical+0x4c>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	3b01      	subs	r3, #1
 80039c4:	4a08      	ldr	r2, [pc, #32]	; (80039e8 <vPortExitCritical+0x4c>)
 80039c6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80039c8:	4b07      	ldr	r3, [pc, #28]	; (80039e8 <vPortExitCritical+0x4c>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d104      	bne.n	80039da <vPortExitCritical+0x3e>
 80039d0:	2300      	movs	r3, #0
 80039d2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80039da:	bf00      	nop
 80039dc:	370c      	adds	r7, #12
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	20000004 	.word	0x20000004
 80039ec:	00000000 	.word	0x00000000

080039f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80039f0:	f3ef 8009 	mrs	r0, PSP
 80039f4:	f3bf 8f6f 	isb	sy
 80039f8:	4b15      	ldr	r3, [pc, #84]	; (8003a50 <pxCurrentTCBConst>)
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	f01e 0f10 	tst.w	lr, #16
 8003a00:	bf08      	it	eq
 8003a02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003a06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a0a:	6010      	str	r0, [r2, #0]
 8003a0c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8003a10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003a14:	f380 8811 	msr	BASEPRI, r0
 8003a18:	f3bf 8f4f 	dsb	sy
 8003a1c:	f3bf 8f6f 	isb	sy
 8003a20:	f000 fd40 	bl	80044a4 <vTaskSwitchContext>
 8003a24:	f04f 0000 	mov.w	r0, #0
 8003a28:	f380 8811 	msr	BASEPRI, r0
 8003a2c:	bc08      	pop	{r3}
 8003a2e:	6819      	ldr	r1, [r3, #0]
 8003a30:	6808      	ldr	r0, [r1, #0]
 8003a32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a36:	f01e 0f10 	tst.w	lr, #16
 8003a3a:	bf08      	it	eq
 8003a3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003a40:	f380 8809 	msr	PSP, r0
 8003a44:	f3bf 8f6f 	isb	sy
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	f3af 8000 	nop.w

08003a50 <pxCurrentTCBConst>:
 8003a50:	200018b0 	.word	0x200018b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003a54:	bf00      	nop
 8003a56:	bf00      	nop

08003a58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
	__asm volatile
 8003a5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a62:	f383 8811 	msr	BASEPRI, r3
 8003a66:	f3bf 8f6f 	isb	sy
 8003a6a:	f3bf 8f4f 	dsb	sy
 8003a6e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003a70:	f000 fc5c 	bl	800432c <xTaskIncrementTick>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003a7a:	4b06      	ldr	r3, [pc, #24]	; (8003a94 <SysTick_Handler+0x3c>)
 8003a7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	2300      	movs	r3, #0
 8003a84:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8003a8c:	bf00      	nop
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	e000ed04 	.word	0xe000ed04

08003a98 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003a9c:	4a08      	ldr	r2, [pc, #32]	; (8003ac0 <vPortSetupTimerInterrupt+0x28>)
 8003a9e:	4b09      	ldr	r3, [pc, #36]	; (8003ac4 <vPortSetupTimerInterrupt+0x2c>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4909      	ldr	r1, [pc, #36]	; (8003ac8 <vPortSetupTimerInterrupt+0x30>)
 8003aa4:	fba1 1303 	umull	r1, r3, r1, r3
 8003aa8:	095b      	lsrs	r3, r3, #5
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003aae:	4b07      	ldr	r3, [pc, #28]	; (8003acc <vPortSetupTimerInterrupt+0x34>)
 8003ab0:	2207      	movs	r2, #7
 8003ab2:	601a      	str	r2, [r3, #0]
}
 8003ab4:	bf00      	nop
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	e000e014 	.word	0xe000e014
 8003ac4:	20000010 	.word	0x20000010
 8003ac8:	51eb851f 	.word	0x51eb851f
 8003acc:	e000e010 	.word	0xe000e010

08003ad0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003ad0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003ae0 <vPortEnableVFP+0x10>
 8003ad4:	6801      	ldr	r1, [r0, #0]
 8003ad6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003ada:	6001      	str	r1, [r0, #0]
 8003adc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003ade:	bf00      	nop
 8003ae0:	e000ed88 	.word	0xe000ed88

08003ae4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b08a      	sub	sp, #40	; 0x28
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003aec:	2300      	movs	r3, #0
 8003aee:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003af0:	f000 fb72 	bl	80041d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003af4:	4b57      	ldr	r3, [pc, #348]	; (8003c54 <pvPortMalloc+0x170>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d101      	bne.n	8003b00 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003afc:	f000 f90c 	bl	8003d18 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003b00:	4b55      	ldr	r3, [pc, #340]	; (8003c58 <pvPortMalloc+0x174>)
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	4013      	ands	r3, r2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f040 808c 	bne.w	8003c26 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d01c      	beq.n	8003b4e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8003b14:	2208      	movs	r2, #8
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4413      	add	r3, r2
 8003b1a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f003 0307 	and.w	r3, r3, #7
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d013      	beq.n	8003b4e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f023 0307 	bic.w	r3, r3, #7
 8003b2c:	3308      	adds	r3, #8
 8003b2e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f003 0307 	and.w	r3, r3, #7
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d009      	beq.n	8003b4e <pvPortMalloc+0x6a>
	__asm volatile
 8003b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b3e:	f383 8811 	msr	BASEPRI, r3
 8003b42:	f3bf 8f6f 	isb	sy
 8003b46:	f3bf 8f4f 	dsb	sy
 8003b4a:	617b      	str	r3, [r7, #20]
 8003b4c:	e7fe      	b.n	8003b4c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d068      	beq.n	8003c26 <pvPortMalloc+0x142>
 8003b54:	4b41      	ldr	r3, [pc, #260]	; (8003c5c <pvPortMalloc+0x178>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	687a      	ldr	r2, [r7, #4]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d863      	bhi.n	8003c26 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003b5e:	4b40      	ldr	r3, [pc, #256]	; (8003c60 <pvPortMalloc+0x17c>)
 8003b60:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003b62:	4b3f      	ldr	r3, [pc, #252]	; (8003c60 <pvPortMalloc+0x17c>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003b68:	e004      	b.n	8003b74 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8003b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b76:	685a      	ldr	r2, [r3, #4]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d203      	bcs.n	8003b86 <pvPortMalloc+0xa2>
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d1f1      	bne.n	8003b6a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003b86:	4b33      	ldr	r3, [pc, #204]	; (8003c54 <pvPortMalloc+0x170>)
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d04a      	beq.n	8003c26 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003b90:	6a3b      	ldr	r3, [r7, #32]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	2208      	movs	r2, #8
 8003b96:	4413      	add	r3, r2
 8003b98:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	1ad2      	subs	r2, r2, r3
 8003baa:	2308      	movs	r3, #8
 8003bac:	005b      	lsls	r3, r3, #1
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d91e      	bls.n	8003bf0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003bb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d009      	beq.n	8003bd8 <pvPortMalloc+0xf4>
 8003bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bc8:	f383 8811 	msr	BASEPRI, r3
 8003bcc:	f3bf 8f6f 	isb	sy
 8003bd0:	f3bf 8f4f 	dsb	sy
 8003bd4:	613b      	str	r3, [r7, #16]
 8003bd6:	e7fe      	b.n	8003bd6 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bda:	685a      	ldr	r2, [r3, #4]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	1ad2      	subs	r2, r2, r3
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003bea:	69b8      	ldr	r0, [r7, #24]
 8003bec:	f000 f8f6 	bl	8003ddc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003bf0:	4b1a      	ldr	r3, [pc, #104]	; (8003c5c <pvPortMalloc+0x178>)
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	4a18      	ldr	r2, [pc, #96]	; (8003c5c <pvPortMalloc+0x178>)
 8003bfc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003bfe:	4b17      	ldr	r3, [pc, #92]	; (8003c5c <pvPortMalloc+0x178>)
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	4b18      	ldr	r3, [pc, #96]	; (8003c64 <pvPortMalloc+0x180>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	429a      	cmp	r2, r3
 8003c08:	d203      	bcs.n	8003c12 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003c0a:	4b14      	ldr	r3, [pc, #80]	; (8003c5c <pvPortMalloc+0x178>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	4a15      	ldr	r2, [pc, #84]	; (8003c64 <pvPortMalloc+0x180>)
 8003c10:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	4b10      	ldr	r3, [pc, #64]	; (8003c58 <pvPortMalloc+0x174>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	431a      	orrs	r2, r3
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c22:	2200      	movs	r2, #0
 8003c24:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003c26:	f000 fae5 	bl	80041f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003c2a:	69fb      	ldr	r3, [r7, #28]
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d009      	beq.n	8003c48 <pvPortMalloc+0x164>
 8003c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c38:	f383 8811 	msr	BASEPRI, r3
 8003c3c:	f3bf 8f6f 	isb	sy
 8003c40:	f3bf 8f4f 	dsb	sy
 8003c44:	60fb      	str	r3, [r7, #12]
 8003c46:	e7fe      	b.n	8003c46 <pvPortMalloc+0x162>
	return pvReturn;
 8003c48:	69fb      	ldr	r3, [r7, #28]
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3728      	adds	r7, #40	; 0x28
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	200018a0 	.word	0x200018a0
 8003c58:	200018ac 	.word	0x200018ac
 8003c5c:	200018a4 	.word	0x200018a4
 8003c60:	20001898 	.word	0x20001898
 8003c64:	200018a8 	.word	0x200018a8

08003c68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b086      	sub	sp, #24
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d046      	beq.n	8003d08 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003c7a:	2308      	movs	r3, #8
 8003c7c:	425b      	negs	r3, r3
 8003c7e:	697a      	ldr	r2, [r7, #20]
 8003c80:	4413      	add	r3, r2
 8003c82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	685a      	ldr	r2, [r3, #4]
 8003c8c:	4b20      	ldr	r3, [pc, #128]	; (8003d10 <vPortFree+0xa8>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4013      	ands	r3, r2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d109      	bne.n	8003caa <vPortFree+0x42>
 8003c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c9a:	f383 8811 	msr	BASEPRI, r3
 8003c9e:	f3bf 8f6f 	isb	sy
 8003ca2:	f3bf 8f4f 	dsb	sy
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	e7fe      	b.n	8003ca8 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003caa:	693b      	ldr	r3, [r7, #16]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d009      	beq.n	8003cc6 <vPortFree+0x5e>
 8003cb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cb6:	f383 8811 	msr	BASEPRI, r3
 8003cba:	f3bf 8f6f 	isb	sy
 8003cbe:	f3bf 8f4f 	dsb	sy
 8003cc2:	60bb      	str	r3, [r7, #8]
 8003cc4:	e7fe      	b.n	8003cc4 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	685a      	ldr	r2, [r3, #4]
 8003cca:	4b11      	ldr	r3, [pc, #68]	; (8003d10 <vPortFree+0xa8>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d019      	beq.n	8003d08 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003cd4:	693b      	ldr	r3, [r7, #16]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d115      	bne.n	8003d08 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	685a      	ldr	r2, [r3, #4]
 8003ce0:	4b0b      	ldr	r3, [pc, #44]	; (8003d10 <vPortFree+0xa8>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	43db      	mvns	r3, r3
 8003ce6:	401a      	ands	r2, r3
 8003ce8:	693b      	ldr	r3, [r7, #16]
 8003cea:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003cec:	f000 fa74 	bl	80041d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	685a      	ldr	r2, [r3, #4]
 8003cf4:	4b07      	ldr	r3, [pc, #28]	; (8003d14 <vPortFree+0xac>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	4a06      	ldr	r2, [pc, #24]	; (8003d14 <vPortFree+0xac>)
 8003cfc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003cfe:	6938      	ldr	r0, [r7, #16]
 8003d00:	f000 f86c 	bl	8003ddc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003d04:	f000 fa76 	bl	80041f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003d08:	bf00      	nop
 8003d0a:	3718      	adds	r7, #24
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	200018ac 	.word	0x200018ac
 8003d14:	200018a4 	.word	0x200018a4

08003d18 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003d18:	b480      	push	{r7}
 8003d1a:	b085      	sub	sp, #20
 8003d1c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003d1e:	f44f 53c3 	mov.w	r3, #6240	; 0x1860
 8003d22:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003d24:	4b27      	ldr	r3, [pc, #156]	; (8003dc4 <prvHeapInit+0xac>)
 8003d26:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f003 0307 	and.w	r3, r3, #7
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00c      	beq.n	8003d4c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	3307      	adds	r3, #7
 8003d36:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	f023 0307 	bic.w	r3, r3, #7
 8003d3e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003d40:	68ba      	ldr	r2, [r7, #8]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	4a1f      	ldr	r2, [pc, #124]	; (8003dc4 <prvHeapInit+0xac>)
 8003d48:	4413      	add	r3, r2
 8003d4a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003d50:	4a1d      	ldr	r2, [pc, #116]	; (8003dc8 <prvHeapInit+0xb0>)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003d56:	4b1c      	ldr	r3, [pc, #112]	; (8003dc8 <prvHeapInit+0xb0>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	4413      	add	r3, r2
 8003d62:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003d64:	2208      	movs	r2, #8
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	1a9b      	subs	r3, r3, r2
 8003d6a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f023 0307 	bic.w	r3, r3, #7
 8003d72:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	4a15      	ldr	r2, [pc, #84]	; (8003dcc <prvHeapInit+0xb4>)
 8003d78:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003d7a:	4b14      	ldr	r3, [pc, #80]	; (8003dcc <prvHeapInit+0xb4>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003d82:	4b12      	ldr	r3, [pc, #72]	; (8003dcc <prvHeapInit+0xb4>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2200      	movs	r2, #0
 8003d88:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	1ad2      	subs	r2, r2, r3
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003d98:	4b0c      	ldr	r3, [pc, #48]	; (8003dcc <prvHeapInit+0xb4>)
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	4a0a      	ldr	r2, [pc, #40]	; (8003dd0 <prvHeapInit+0xb8>)
 8003da6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	4a09      	ldr	r2, [pc, #36]	; (8003dd4 <prvHeapInit+0xbc>)
 8003dae:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003db0:	4b09      	ldr	r3, [pc, #36]	; (8003dd8 <prvHeapInit+0xc0>)
 8003db2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003db6:	601a      	str	r2, [r3, #0]
}
 8003db8:	bf00      	nop
 8003dba:	3714      	adds	r7, #20
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr
 8003dc4:	20000038 	.word	0x20000038
 8003dc8:	20001898 	.word	0x20001898
 8003dcc:	200018a0 	.word	0x200018a0
 8003dd0:	200018a8 	.word	0x200018a8
 8003dd4:	200018a4 	.word	0x200018a4
 8003dd8:	200018ac 	.word	0x200018ac

08003ddc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b085      	sub	sp, #20
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003de4:	4b28      	ldr	r3, [pc, #160]	; (8003e88 <prvInsertBlockIntoFreeList+0xac>)
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	e002      	b.n	8003df0 <prvInsertBlockIntoFreeList+0x14>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	60fb      	str	r3, [r7, #12]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681a      	ldr	r2, [r3, #0]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	429a      	cmp	r2, r3
 8003df8:	d3f7      	bcc.n	8003dea <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	685b      	ldr	r3, [r3, #4]
 8003e02:	68ba      	ldr	r2, [r7, #8]
 8003e04:	441a      	add	r2, r3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d108      	bne.n	8003e1e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	685a      	ldr	r2, [r3, #4]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	441a      	add	r2, r3
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	68ba      	ldr	r2, [r7, #8]
 8003e28:	441a      	add	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d118      	bne.n	8003e64 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	4b15      	ldr	r3, [pc, #84]	; (8003e8c <prvInsertBlockIntoFreeList+0xb0>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	d00d      	beq.n	8003e5a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685a      	ldr	r2, [r3, #4]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	441a      	add	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	601a      	str	r2, [r3, #0]
 8003e58:	e008      	b.n	8003e6c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003e5a:	4b0c      	ldr	r3, [pc, #48]	; (8003e8c <prvInsertBlockIntoFreeList+0xb0>)
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	601a      	str	r2, [r3, #0]
 8003e62:	e003      	b.n	8003e6c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003e6c:	68fa      	ldr	r2, [r7, #12]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d002      	beq.n	8003e7a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e7a:	bf00      	nop
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	20001898 	.word	0x20001898
 8003e8c:	200018a0 	.word	0x200018a0

08003e90 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b08c      	sub	sp, #48	; 0x30
 8003e94:	af04      	add	r7, sp, #16
 8003e96:	60f8      	str	r0, [r7, #12]
 8003e98:	60b9      	str	r1, [r7, #8]
 8003e9a:	603b      	str	r3, [r7, #0]
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ea0:	88fb      	ldrh	r3, [r7, #6]
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7ff fe1d 	bl	8003ae4 <pvPortMalloc>
 8003eaa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d00e      	beq.n	8003ed0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003eb2:	2054      	movs	r0, #84	; 0x54
 8003eb4:	f7ff fe16 	bl	8003ae4 <pvPortMalloc>
 8003eb8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	697a      	ldr	r2, [r7, #20]
 8003ec4:	631a      	str	r2, [r3, #48]	; 0x30
 8003ec6:	e005      	b.n	8003ed4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003ec8:	6978      	ldr	r0, [r7, #20]
 8003eca:	f7ff fecd 	bl	8003c68 <vPortFree>
 8003ece:	e001      	b.n	8003ed4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d013      	beq.n	8003f02 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003eda:	88fa      	ldrh	r2, [r7, #6]
 8003edc:	2300      	movs	r3, #0
 8003ede:	9303      	str	r3, [sp, #12]
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	9302      	str	r3, [sp, #8]
 8003ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ee6:	9301      	str	r3, [sp, #4]
 8003ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eea:	9300      	str	r3, [sp, #0]
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	68b9      	ldr	r1, [r7, #8]
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f000 f80e 	bl	8003f12 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003ef6:	69f8      	ldr	r0, [r7, #28]
 8003ef8:	f000 f88a 	bl	8004010 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003efc:	2301      	movs	r3, #1
 8003efe:	61bb      	str	r3, [r7, #24]
 8003f00:	e002      	b.n	8003f08 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003f02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f06:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003f08:	69bb      	ldr	r3, [r7, #24]
	}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3720      	adds	r7, #32
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b088      	sub	sp, #32
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	60f8      	str	r0, [r7, #12]
 8003f1a:	60b9      	str	r1, [r7, #8]
 8003f1c:	607a      	str	r2, [r7, #4]
 8003f1e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4413      	add	r3, r2
 8003f30:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	f023 0307 	bic.w	r3, r3, #7
 8003f38:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	f003 0307 	and.w	r3, r3, #7
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d009      	beq.n	8003f58 <prvInitialiseNewTask+0x46>
 8003f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f48:	f383 8811 	msr	BASEPRI, r3
 8003f4c:	f3bf 8f6f 	isb	sy
 8003f50:	f3bf 8f4f 	dsb	sy
 8003f54:	617b      	str	r3, [r7, #20]
 8003f56:	e7fe      	b.n	8003f56 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003f58:	2300      	movs	r3, #0
 8003f5a:	61fb      	str	r3, [r7, #28]
 8003f5c:	e012      	b.n	8003f84 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003f5e:	68ba      	ldr	r2, [r7, #8]
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	4413      	add	r3, r2
 8003f64:	7819      	ldrb	r1, [r3, #0]
 8003f66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	4413      	add	r3, r2
 8003f6c:	3334      	adds	r3, #52	; 0x34
 8003f6e:	460a      	mov	r2, r1
 8003f70:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	4413      	add	r3, r2
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d006      	beq.n	8003f8c <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	3301      	adds	r3, #1
 8003f82:	61fb      	str	r3, [r7, #28]
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	2b0f      	cmp	r3, #15
 8003f88:	d9e9      	bls.n	8003f5e <prvInitialiseNewTask+0x4c>
 8003f8a:	e000      	b.n	8003f8e <prvInitialiseNewTask+0x7c>
		{
			break;
 8003f8c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003f96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f98:	2b06      	cmp	r3, #6
 8003f9a:	d901      	bls.n	8003fa0 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003f9c:	2306      	movs	r3, #6
 8003f9e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fa2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fa4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003fa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fa8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003faa:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fae:	2200      	movs	r2, #0
 8003fb0:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7ff fb2a 	bl	8003610 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fbe:	3318      	adds	r3, #24
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	f7ff fb25 	bl	8003610 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fce:	f1c3 0207 	rsb	r2, r3, #7
 8003fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fda:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fde:	2200      	movs	r2, #0
 8003fe0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	68f9      	ldr	r1, [r7, #12]
 8003fee:	69b8      	ldr	r0, [r7, #24]
 8003ff0:	f7ff fba2 	bl	8003738 <pxPortInitialiseStack>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ff8:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8003ffa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d002      	beq.n	8004006 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004002:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004004:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004006:	bf00      	nop
 8004008:	3720      	adds	r7, #32
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
	...

08004010 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004018:	f7ff fc92 	bl	8003940 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800401c:	4b2a      	ldr	r3, [pc, #168]	; (80040c8 <prvAddNewTaskToReadyList+0xb8>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	3301      	adds	r3, #1
 8004022:	4a29      	ldr	r2, [pc, #164]	; (80040c8 <prvAddNewTaskToReadyList+0xb8>)
 8004024:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004026:	4b29      	ldr	r3, [pc, #164]	; (80040cc <prvAddNewTaskToReadyList+0xbc>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d109      	bne.n	8004042 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800402e:	4a27      	ldr	r2, [pc, #156]	; (80040cc <prvAddNewTaskToReadyList+0xbc>)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004034:	4b24      	ldr	r3, [pc, #144]	; (80040c8 <prvAddNewTaskToReadyList+0xb8>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2b01      	cmp	r3, #1
 800403a:	d110      	bne.n	800405e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800403c:	f000 faa4 	bl	8004588 <prvInitialiseTaskLists>
 8004040:	e00d      	b.n	800405e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004042:	4b23      	ldr	r3, [pc, #140]	; (80040d0 <prvAddNewTaskToReadyList+0xc0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d109      	bne.n	800405e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800404a:	4b20      	ldr	r3, [pc, #128]	; (80040cc <prvAddNewTaskToReadyList+0xbc>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004054:	429a      	cmp	r2, r3
 8004056:	d802      	bhi.n	800405e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004058:	4a1c      	ldr	r2, [pc, #112]	; (80040cc <prvAddNewTaskToReadyList+0xbc>)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800405e:	4b1d      	ldr	r3, [pc, #116]	; (80040d4 <prvAddNewTaskToReadyList+0xc4>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	3301      	adds	r3, #1
 8004064:	4a1b      	ldr	r2, [pc, #108]	; (80040d4 <prvAddNewTaskToReadyList+0xc4>)
 8004066:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406c:	2201      	movs	r2, #1
 800406e:	409a      	lsls	r2, r3
 8004070:	4b19      	ldr	r3, [pc, #100]	; (80040d8 <prvAddNewTaskToReadyList+0xc8>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4313      	orrs	r3, r2
 8004076:	4a18      	ldr	r2, [pc, #96]	; (80040d8 <prvAddNewTaskToReadyList+0xc8>)
 8004078:	6013      	str	r3, [r2, #0]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800407e:	4613      	mov	r3, r2
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	4413      	add	r3, r2
 8004084:	009b      	lsls	r3, r3, #2
 8004086:	4a15      	ldr	r2, [pc, #84]	; (80040dc <prvAddNewTaskToReadyList+0xcc>)
 8004088:	441a      	add	r2, r3
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	3304      	adds	r3, #4
 800408e:	4619      	mov	r1, r3
 8004090:	4610      	mov	r0, r2
 8004092:	f7ff faca 	bl	800362a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004096:	f7ff fc81 	bl	800399c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800409a:	4b0d      	ldr	r3, [pc, #52]	; (80040d0 <prvAddNewTaskToReadyList+0xc0>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00e      	beq.n	80040c0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80040a2:	4b0a      	ldr	r3, [pc, #40]	; (80040cc <prvAddNewTaskToReadyList+0xbc>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d207      	bcs.n	80040c0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80040b0:	4b0b      	ldr	r3, [pc, #44]	; (80040e0 <prvAddNewTaskToReadyList+0xd0>)
 80040b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040b6:	601a      	str	r2, [r3, #0]
 80040b8:	f3bf 8f4f 	dsb	sy
 80040bc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80040c0:	bf00      	nop
 80040c2:	3708      	adds	r7, #8
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	200019b0 	.word	0x200019b0
 80040cc:	200018b0 	.word	0x200018b0
 80040d0:	200019bc 	.word	0x200019bc
 80040d4:	200019cc 	.word	0x200019cc
 80040d8:	200019b8 	.word	0x200019b8
 80040dc:	200018b4 	.word	0x200018b4
 80040e0:	e000ed04 	.word	0xe000ed04

080040e4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80040ec:	2300      	movs	r3, #0
 80040ee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d016      	beq.n	8004124 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80040f6:	4b13      	ldr	r3, [pc, #76]	; (8004144 <vTaskDelay+0x60>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d009      	beq.n	8004112 <vTaskDelay+0x2e>
 80040fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004102:	f383 8811 	msr	BASEPRI, r3
 8004106:	f3bf 8f6f 	isb	sy
 800410a:	f3bf 8f4f 	dsb	sy
 800410e:	60bb      	str	r3, [r7, #8]
 8004110:	e7fe      	b.n	8004110 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004112:	f000 f861 	bl	80041d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004116:	2100      	movs	r1, #0
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 fae7 	bl	80046ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800411e:	f000 f869 	bl	80041f4 <xTaskResumeAll>
 8004122:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d107      	bne.n	800413a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800412a:	4b07      	ldr	r3, [pc, #28]	; (8004148 <vTaskDelay+0x64>)
 800412c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004130:	601a      	str	r2, [r3, #0]
 8004132:	f3bf 8f4f 	dsb	sy
 8004136:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800413a:	bf00      	nop
 800413c:	3710      	adds	r7, #16
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	200019d8 	.word	0x200019d8
 8004148:	e000ed04 	.word	0xe000ed04

0800414c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8004152:	4b1b      	ldr	r3, [pc, #108]	; (80041c0 <vTaskStartScheduler+0x74>)
 8004154:	9301      	str	r3, [sp, #4]
 8004156:	2300      	movs	r3, #0
 8004158:	9300      	str	r3, [sp, #0]
 800415a:	2300      	movs	r3, #0
 800415c:	2280      	movs	r2, #128	; 0x80
 800415e:	4919      	ldr	r1, [pc, #100]	; (80041c4 <vTaskStartScheduler+0x78>)
 8004160:	4819      	ldr	r0, [pc, #100]	; (80041c8 <vTaskStartScheduler+0x7c>)
 8004162:	f7ff fe95 	bl	8003e90 <xTaskCreate>
 8004166:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d115      	bne.n	800419a <vTaskStartScheduler+0x4e>
 800416e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004172:	f383 8811 	msr	BASEPRI, r3
 8004176:	f3bf 8f6f 	isb	sy
 800417a:	f3bf 8f4f 	dsb	sy
 800417e:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004180:	4b12      	ldr	r3, [pc, #72]	; (80041cc <vTaskStartScheduler+0x80>)
 8004182:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004186:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004188:	4b11      	ldr	r3, [pc, #68]	; (80041d0 <vTaskStartScheduler+0x84>)
 800418a:	2201      	movs	r2, #1
 800418c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800418e:	4b11      	ldr	r3, [pc, #68]	; (80041d4 <vTaskStartScheduler+0x88>)
 8004190:	2200      	movs	r2, #0
 8004192:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004194:	f7ff fb48 	bl	8003828 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004198:	e00d      	b.n	80041b6 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80041a0:	d109      	bne.n	80041b6 <vTaskStartScheduler+0x6a>
 80041a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a6:	f383 8811 	msr	BASEPRI, r3
 80041aa:	f3bf 8f6f 	isb	sy
 80041ae:	f3bf 8f4f 	dsb	sy
 80041b2:	607b      	str	r3, [r7, #4]
 80041b4:	e7fe      	b.n	80041b4 <vTaskStartScheduler+0x68>
}
 80041b6:	bf00      	nop
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	200019d4 	.word	0x200019d4
 80041c4:	0800543c 	.word	0x0800543c
 80041c8:	08004559 	.word	0x08004559
 80041cc:	200019d0 	.word	0x200019d0
 80041d0:	200019bc 	.word	0x200019bc
 80041d4:	200019b4 	.word	0x200019b4

080041d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80041d8:	b480      	push	{r7}
 80041da:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80041dc:	4b04      	ldr	r3, [pc, #16]	; (80041f0 <vTaskSuspendAll+0x18>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	3301      	adds	r3, #1
 80041e2:	4a03      	ldr	r2, [pc, #12]	; (80041f0 <vTaskSuspendAll+0x18>)
 80041e4:	6013      	str	r3, [r2, #0]
}
 80041e6:	bf00      	nop
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr
 80041f0:	200019d8 	.word	0x200019d8

080041f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80041fa:	2300      	movs	r3, #0
 80041fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80041fe:	2300      	movs	r3, #0
 8004200:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004202:	4b41      	ldr	r3, [pc, #260]	; (8004308 <xTaskResumeAll+0x114>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d109      	bne.n	800421e <xTaskResumeAll+0x2a>
 800420a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800420e:	f383 8811 	msr	BASEPRI, r3
 8004212:	f3bf 8f6f 	isb	sy
 8004216:	f3bf 8f4f 	dsb	sy
 800421a:	603b      	str	r3, [r7, #0]
 800421c:	e7fe      	b.n	800421c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800421e:	f7ff fb8f 	bl	8003940 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004222:	4b39      	ldr	r3, [pc, #228]	; (8004308 <xTaskResumeAll+0x114>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	3b01      	subs	r3, #1
 8004228:	4a37      	ldr	r2, [pc, #220]	; (8004308 <xTaskResumeAll+0x114>)
 800422a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800422c:	4b36      	ldr	r3, [pc, #216]	; (8004308 <xTaskResumeAll+0x114>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d161      	bne.n	80042f8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004234:	4b35      	ldr	r3, [pc, #212]	; (800430c <xTaskResumeAll+0x118>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d05d      	beq.n	80042f8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800423c:	e02e      	b.n	800429c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800423e:	4b34      	ldr	r3, [pc, #208]	; (8004310 <xTaskResumeAll+0x11c>)
 8004240:	68db      	ldr	r3, [r3, #12]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	3318      	adds	r3, #24
 800424a:	4618      	mov	r0, r3
 800424c:	f7ff fa4a 	bl	80036e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	3304      	adds	r3, #4
 8004254:	4618      	mov	r0, r3
 8004256:	f7ff fa45 	bl	80036e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425e:	2201      	movs	r2, #1
 8004260:	409a      	lsls	r2, r3
 8004262:	4b2c      	ldr	r3, [pc, #176]	; (8004314 <xTaskResumeAll+0x120>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4313      	orrs	r3, r2
 8004268:	4a2a      	ldr	r2, [pc, #168]	; (8004314 <xTaskResumeAll+0x120>)
 800426a:	6013      	str	r3, [r2, #0]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004270:	4613      	mov	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4a27      	ldr	r2, [pc, #156]	; (8004318 <xTaskResumeAll+0x124>)
 800427a:	441a      	add	r2, r3
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	3304      	adds	r3, #4
 8004280:	4619      	mov	r1, r3
 8004282:	4610      	mov	r0, r2
 8004284:	f7ff f9d1 	bl	800362a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800428c:	4b23      	ldr	r3, [pc, #140]	; (800431c <xTaskResumeAll+0x128>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004292:	429a      	cmp	r2, r3
 8004294:	d302      	bcc.n	800429c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8004296:	4b22      	ldr	r3, [pc, #136]	; (8004320 <xTaskResumeAll+0x12c>)
 8004298:	2201      	movs	r2, #1
 800429a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800429c:	4b1c      	ldr	r3, [pc, #112]	; (8004310 <xTaskResumeAll+0x11c>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d1cc      	bne.n	800423e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80042aa:	f000 f9f9 	bl	80046a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80042ae:	4b1d      	ldr	r3, [pc, #116]	; (8004324 <xTaskResumeAll+0x130>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d010      	beq.n	80042dc <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80042ba:	f000 f837 	bl	800432c <xTaskIncrementTick>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d002      	beq.n	80042ca <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80042c4:	4b16      	ldr	r3, [pc, #88]	; (8004320 <xTaskResumeAll+0x12c>)
 80042c6:	2201      	movs	r2, #1
 80042c8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	3b01      	subs	r3, #1
 80042ce:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1f1      	bne.n	80042ba <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80042d6:	4b13      	ldr	r3, [pc, #76]	; (8004324 <xTaskResumeAll+0x130>)
 80042d8:	2200      	movs	r2, #0
 80042da:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80042dc:	4b10      	ldr	r3, [pc, #64]	; (8004320 <xTaskResumeAll+0x12c>)
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d009      	beq.n	80042f8 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80042e4:	2301      	movs	r3, #1
 80042e6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80042e8:	4b0f      	ldr	r3, [pc, #60]	; (8004328 <xTaskResumeAll+0x134>)
 80042ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	f3bf 8f4f 	dsb	sy
 80042f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80042f8:	f7ff fb50 	bl	800399c <vPortExitCritical>

	return xAlreadyYielded;
 80042fc:	68bb      	ldr	r3, [r7, #8]
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3710      	adds	r7, #16
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	200019d8 	.word	0x200019d8
 800430c:	200019b0 	.word	0x200019b0
 8004310:	20001970 	.word	0x20001970
 8004314:	200019b8 	.word	0x200019b8
 8004318:	200018b4 	.word	0x200018b4
 800431c:	200018b0 	.word	0x200018b0
 8004320:	200019c4 	.word	0x200019c4
 8004324:	200019c0 	.word	0x200019c0
 8004328:	e000ed04 	.word	0xe000ed04

0800432c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b086      	sub	sp, #24
 8004330:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004332:	2300      	movs	r3, #0
 8004334:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004336:	4b50      	ldr	r3, [pc, #320]	; (8004478 <xTaskIncrementTick+0x14c>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2b00      	cmp	r3, #0
 800433c:	f040 808c 	bne.w	8004458 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8004340:	4b4e      	ldr	r3, [pc, #312]	; (800447c <xTaskIncrementTick+0x150>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	3301      	adds	r3, #1
 8004346:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004348:	4a4c      	ldr	r2, [pc, #304]	; (800447c <xTaskIncrementTick+0x150>)
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d11f      	bne.n	8004394 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004354:	4b4a      	ldr	r3, [pc, #296]	; (8004480 <xTaskIncrementTick+0x154>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d009      	beq.n	8004372 <xTaskIncrementTick+0x46>
 800435e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004362:	f383 8811 	msr	BASEPRI, r3
 8004366:	f3bf 8f6f 	isb	sy
 800436a:	f3bf 8f4f 	dsb	sy
 800436e:	603b      	str	r3, [r7, #0]
 8004370:	e7fe      	b.n	8004370 <xTaskIncrementTick+0x44>
 8004372:	4b43      	ldr	r3, [pc, #268]	; (8004480 <xTaskIncrementTick+0x154>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	60fb      	str	r3, [r7, #12]
 8004378:	4b42      	ldr	r3, [pc, #264]	; (8004484 <xTaskIncrementTick+0x158>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	4a40      	ldr	r2, [pc, #256]	; (8004480 <xTaskIncrementTick+0x154>)
 800437e:	6013      	str	r3, [r2, #0]
 8004380:	4a40      	ldr	r2, [pc, #256]	; (8004484 <xTaskIncrementTick+0x158>)
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6013      	str	r3, [r2, #0]
 8004386:	4b40      	ldr	r3, [pc, #256]	; (8004488 <xTaskIncrementTick+0x15c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	3301      	adds	r3, #1
 800438c:	4a3e      	ldr	r2, [pc, #248]	; (8004488 <xTaskIncrementTick+0x15c>)
 800438e:	6013      	str	r3, [r2, #0]
 8004390:	f000 f986 	bl	80046a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004394:	4b3d      	ldr	r3, [pc, #244]	; (800448c <xTaskIncrementTick+0x160>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	429a      	cmp	r2, r3
 800439c:	d34d      	bcc.n	800443a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800439e:	4b38      	ldr	r3, [pc, #224]	; (8004480 <xTaskIncrementTick+0x154>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d101      	bne.n	80043ac <xTaskIncrementTick+0x80>
 80043a8:	2301      	movs	r3, #1
 80043aa:	e000      	b.n	80043ae <xTaskIncrementTick+0x82>
 80043ac:	2300      	movs	r3, #0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d004      	beq.n	80043bc <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043b2:	4b36      	ldr	r3, [pc, #216]	; (800448c <xTaskIncrementTick+0x160>)
 80043b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80043b8:	601a      	str	r2, [r3, #0]
					break;
 80043ba:	e03e      	b.n	800443a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80043bc:	4b30      	ldr	r3, [pc, #192]	; (8004480 <xTaskIncrementTick+0x154>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80043c6:	68bb      	ldr	r3, [r7, #8]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80043cc:	693a      	ldr	r2, [r7, #16]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d203      	bcs.n	80043dc <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80043d4:	4a2d      	ldr	r2, [pc, #180]	; (800448c <xTaskIncrementTick+0x160>)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6013      	str	r3, [r2, #0]
						break;
 80043da:	e02e      	b.n	800443a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	3304      	adds	r3, #4
 80043e0:	4618      	mov	r0, r3
 80043e2:	f7ff f97f 	bl	80036e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d004      	beq.n	80043f8 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	3318      	adds	r3, #24
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7ff f976 	bl	80036e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043fc:	2201      	movs	r2, #1
 80043fe:	409a      	lsls	r2, r3
 8004400:	4b23      	ldr	r3, [pc, #140]	; (8004490 <xTaskIncrementTick+0x164>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4313      	orrs	r3, r2
 8004406:	4a22      	ldr	r2, [pc, #136]	; (8004490 <xTaskIncrementTick+0x164>)
 8004408:	6013      	str	r3, [r2, #0]
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800440e:	4613      	mov	r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	4413      	add	r3, r2
 8004414:	009b      	lsls	r3, r3, #2
 8004416:	4a1f      	ldr	r2, [pc, #124]	; (8004494 <xTaskIncrementTick+0x168>)
 8004418:	441a      	add	r2, r3
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	3304      	adds	r3, #4
 800441e:	4619      	mov	r1, r3
 8004420:	4610      	mov	r0, r2
 8004422:	f7ff f902 	bl	800362a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800442a:	4b1b      	ldr	r3, [pc, #108]	; (8004498 <xTaskIncrementTick+0x16c>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004430:	429a      	cmp	r2, r3
 8004432:	d3b4      	bcc.n	800439e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004434:	2301      	movs	r3, #1
 8004436:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004438:	e7b1      	b.n	800439e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800443a:	4b17      	ldr	r3, [pc, #92]	; (8004498 <xTaskIncrementTick+0x16c>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004440:	4914      	ldr	r1, [pc, #80]	; (8004494 <xTaskIncrementTick+0x168>)
 8004442:	4613      	mov	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	4413      	add	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	440b      	add	r3, r1
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d907      	bls.n	8004462 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8004452:	2301      	movs	r3, #1
 8004454:	617b      	str	r3, [r7, #20]
 8004456:	e004      	b.n	8004462 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004458:	4b10      	ldr	r3, [pc, #64]	; (800449c <xTaskIncrementTick+0x170>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	3301      	adds	r3, #1
 800445e:	4a0f      	ldr	r2, [pc, #60]	; (800449c <xTaskIncrementTick+0x170>)
 8004460:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004462:	4b0f      	ldr	r3, [pc, #60]	; (80044a0 <xTaskIncrementTick+0x174>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800446a:	2301      	movs	r3, #1
 800446c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800446e:	697b      	ldr	r3, [r7, #20]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3718      	adds	r7, #24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	200019d8 	.word	0x200019d8
 800447c:	200019b4 	.word	0x200019b4
 8004480:	20001968 	.word	0x20001968
 8004484:	2000196c 	.word	0x2000196c
 8004488:	200019c8 	.word	0x200019c8
 800448c:	200019d0 	.word	0x200019d0
 8004490:	200019b8 	.word	0x200019b8
 8004494:	200018b4 	.word	0x200018b4
 8004498:	200018b0 	.word	0x200018b0
 800449c:	200019c0 	.word	0x200019c0
 80044a0:	200019c4 	.word	0x200019c4

080044a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80044a4:	b480      	push	{r7}
 80044a6:	b087      	sub	sp, #28
 80044a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80044aa:	4b26      	ldr	r3, [pc, #152]	; (8004544 <vTaskSwitchContext+0xa0>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d003      	beq.n	80044ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80044b2:	4b25      	ldr	r3, [pc, #148]	; (8004548 <vTaskSwitchContext+0xa4>)
 80044b4:	2201      	movs	r2, #1
 80044b6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80044b8:	e03e      	b.n	8004538 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80044ba:	4b23      	ldr	r3, [pc, #140]	; (8004548 <vTaskSwitchContext+0xa4>)
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80044c0:	4b22      	ldr	r3, [pc, #136]	; (800454c <vTaskSwitchContext+0xa8>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	fab3 f383 	clz	r3, r3
 80044cc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80044ce:	7afb      	ldrb	r3, [r7, #11]
 80044d0:	f1c3 031f 	rsb	r3, r3, #31
 80044d4:	617b      	str	r3, [r7, #20]
 80044d6:	491e      	ldr	r1, [pc, #120]	; (8004550 <vTaskSwitchContext+0xac>)
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	4613      	mov	r3, r2
 80044dc:	009b      	lsls	r3, r3, #2
 80044de:	4413      	add	r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	440b      	add	r3, r1
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d109      	bne.n	80044fe <vTaskSwitchContext+0x5a>
	__asm volatile
 80044ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044ee:	f383 8811 	msr	BASEPRI, r3
 80044f2:	f3bf 8f6f 	isb	sy
 80044f6:	f3bf 8f4f 	dsb	sy
 80044fa:	607b      	str	r3, [r7, #4]
 80044fc:	e7fe      	b.n	80044fc <vTaskSwitchContext+0x58>
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	4613      	mov	r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	4413      	add	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4a11      	ldr	r2, [pc, #68]	; (8004550 <vTaskSwitchContext+0xac>)
 800450a:	4413      	add	r3, r2
 800450c:	613b      	str	r3, [r7, #16]
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	685a      	ldr	r2, [r3, #4]
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	605a      	str	r2, [r3, #4]
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	685a      	ldr	r2, [r3, #4]
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	3308      	adds	r3, #8
 8004520:	429a      	cmp	r2, r3
 8004522:	d104      	bne.n	800452e <vTaskSwitchContext+0x8a>
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	693b      	ldr	r3, [r7, #16]
 800452c:	605a      	str	r2, [r3, #4]
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	4a07      	ldr	r2, [pc, #28]	; (8004554 <vTaskSwitchContext+0xb0>)
 8004536:	6013      	str	r3, [r2, #0]
}
 8004538:	bf00      	nop
 800453a:	371c      	adds	r7, #28
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr
 8004544:	200019d8 	.word	0x200019d8
 8004548:	200019c4 	.word	0x200019c4
 800454c:	200019b8 	.word	0x200019b8
 8004550:	200018b4 	.word	0x200018b4
 8004554:	200018b0 	.word	0x200018b0

08004558 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b082      	sub	sp, #8
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004560:	f000 f852 	bl	8004608 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004564:	4b06      	ldr	r3, [pc, #24]	; (8004580 <prvIdleTask+0x28>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2b01      	cmp	r3, #1
 800456a:	d9f9      	bls.n	8004560 <prvIdleTask+0x8>
			{
				taskYIELD();
 800456c:	4b05      	ldr	r3, [pc, #20]	; (8004584 <prvIdleTask+0x2c>)
 800456e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004572:	601a      	str	r2, [r3, #0]
 8004574:	f3bf 8f4f 	dsb	sy
 8004578:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800457c:	e7f0      	b.n	8004560 <prvIdleTask+0x8>
 800457e:	bf00      	nop
 8004580:	200018b4 	.word	0x200018b4
 8004584:	e000ed04 	.word	0xe000ed04

08004588 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b082      	sub	sp, #8
 800458c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800458e:	2300      	movs	r3, #0
 8004590:	607b      	str	r3, [r7, #4]
 8004592:	e00c      	b.n	80045ae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	4613      	mov	r3, r2
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	4413      	add	r3, r2
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	4a12      	ldr	r2, [pc, #72]	; (80045e8 <prvInitialiseTaskLists+0x60>)
 80045a0:	4413      	add	r3, r2
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7ff f814 	bl	80035d0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	3301      	adds	r3, #1
 80045ac:	607b      	str	r3, [r7, #4]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2b06      	cmp	r3, #6
 80045b2:	d9ef      	bls.n	8004594 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80045b4:	480d      	ldr	r0, [pc, #52]	; (80045ec <prvInitialiseTaskLists+0x64>)
 80045b6:	f7ff f80b 	bl	80035d0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80045ba:	480d      	ldr	r0, [pc, #52]	; (80045f0 <prvInitialiseTaskLists+0x68>)
 80045bc:	f7ff f808 	bl	80035d0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80045c0:	480c      	ldr	r0, [pc, #48]	; (80045f4 <prvInitialiseTaskLists+0x6c>)
 80045c2:	f7ff f805 	bl	80035d0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80045c6:	480c      	ldr	r0, [pc, #48]	; (80045f8 <prvInitialiseTaskLists+0x70>)
 80045c8:	f7ff f802 	bl	80035d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80045cc:	480b      	ldr	r0, [pc, #44]	; (80045fc <prvInitialiseTaskLists+0x74>)
 80045ce:	f7fe ffff 	bl	80035d0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80045d2:	4b0b      	ldr	r3, [pc, #44]	; (8004600 <prvInitialiseTaskLists+0x78>)
 80045d4:	4a05      	ldr	r2, [pc, #20]	; (80045ec <prvInitialiseTaskLists+0x64>)
 80045d6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80045d8:	4b0a      	ldr	r3, [pc, #40]	; (8004604 <prvInitialiseTaskLists+0x7c>)
 80045da:	4a05      	ldr	r2, [pc, #20]	; (80045f0 <prvInitialiseTaskLists+0x68>)
 80045dc:	601a      	str	r2, [r3, #0]
}
 80045de:	bf00      	nop
 80045e0:	3708      	adds	r7, #8
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	200018b4 	.word	0x200018b4
 80045ec:	20001940 	.word	0x20001940
 80045f0:	20001954 	.word	0x20001954
 80045f4:	20001970 	.word	0x20001970
 80045f8:	20001984 	.word	0x20001984
 80045fc:	2000199c 	.word	0x2000199c
 8004600:	20001968 	.word	0x20001968
 8004604:	2000196c 	.word	0x2000196c

08004608 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800460e:	e028      	b.n	8004662 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8004610:	f7ff fde2 	bl	80041d8 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8004614:	4b17      	ldr	r3, [pc, #92]	; (8004674 <prvCheckTasksWaitingTermination+0x6c>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	2b00      	cmp	r3, #0
 800461a:	bf0c      	ite	eq
 800461c:	2301      	moveq	r3, #1
 800461e:	2300      	movne	r3, #0
 8004620:	b2db      	uxtb	r3, r3
 8004622:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8004624:	f7ff fde6 	bl	80041f4 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d119      	bne.n	8004662 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800462e:	f7ff f987 	bl	8003940 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004632:	4b10      	ldr	r3, [pc, #64]	; (8004674 <prvCheckTasksWaitingTermination+0x6c>)
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	3304      	adds	r3, #4
 800463e:	4618      	mov	r0, r3
 8004640:	f7ff f850 	bl	80036e4 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8004644:	4b0c      	ldr	r3, [pc, #48]	; (8004678 <prvCheckTasksWaitingTermination+0x70>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	3b01      	subs	r3, #1
 800464a:	4a0b      	ldr	r2, [pc, #44]	; (8004678 <prvCheckTasksWaitingTermination+0x70>)
 800464c:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800464e:	4b0b      	ldr	r3, [pc, #44]	; (800467c <prvCheckTasksWaitingTermination+0x74>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	3b01      	subs	r3, #1
 8004654:	4a09      	ldr	r2, [pc, #36]	; (800467c <prvCheckTasksWaitingTermination+0x74>)
 8004656:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8004658:	f7ff f9a0 	bl	800399c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800465c:	6838      	ldr	r0, [r7, #0]
 800465e:	f000 f80f 	bl	8004680 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004662:	4b06      	ldr	r3, [pc, #24]	; (800467c <prvCheckTasksWaitingTermination+0x74>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1d2      	bne.n	8004610 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800466a:	bf00      	nop
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	20001984 	.word	0x20001984
 8004678:	200019b0 	.word	0x200019b0
 800467c:	20001998 	.word	0x20001998

08004680 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800468c:	4618      	mov	r0, r3
 800468e:	f7ff faeb 	bl	8003c68 <vPortFree>
			vPortFree( pxTCB );
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7ff fae8 	bl	8003c68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004698:	bf00      	nop
 800469a:	3708      	adds	r7, #8
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}

080046a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046a6:	4b0f      	ldr	r3, [pc, #60]	; (80046e4 <prvResetNextTaskUnblockTime+0x44>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d101      	bne.n	80046b4 <prvResetNextTaskUnblockTime+0x14>
 80046b0:	2301      	movs	r3, #1
 80046b2:	e000      	b.n	80046b6 <prvResetNextTaskUnblockTime+0x16>
 80046b4:	2300      	movs	r3, #0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d004      	beq.n	80046c4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80046ba:	4b0b      	ldr	r3, [pc, #44]	; (80046e8 <prvResetNextTaskUnblockTime+0x48>)
 80046bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80046c0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80046c2:	e008      	b.n	80046d6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80046c4:	4b07      	ldr	r3, [pc, #28]	; (80046e4 <prvResetNextTaskUnblockTime+0x44>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	4a05      	ldr	r2, [pc, #20]	; (80046e8 <prvResetNextTaskUnblockTime+0x48>)
 80046d4:	6013      	str	r3, [r2, #0]
}
 80046d6:	bf00      	nop
 80046d8:	370c      	adds	r7, #12
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	20001968 	.word	0x20001968
 80046e8:	200019d0 	.word	0x200019d0

080046ec <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b084      	sub	sp, #16
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80046f6:	4b29      	ldr	r3, [pc, #164]	; (800479c <prvAddCurrentTaskToDelayedList+0xb0>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80046fc:	4b28      	ldr	r3, [pc, #160]	; (80047a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	3304      	adds	r3, #4
 8004702:	4618      	mov	r0, r3
 8004704:	f7fe ffee 	bl	80036e4 <uxListRemove>
 8004708:	4603      	mov	r3, r0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10b      	bne.n	8004726 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800470e:	4b24      	ldr	r3, [pc, #144]	; (80047a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004714:	2201      	movs	r2, #1
 8004716:	fa02 f303 	lsl.w	r3, r2, r3
 800471a:	43da      	mvns	r2, r3
 800471c:	4b21      	ldr	r3, [pc, #132]	; (80047a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4013      	ands	r3, r2
 8004722:	4a20      	ldr	r2, [pc, #128]	; (80047a4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004724:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800472c:	d10a      	bne.n	8004744 <prvAddCurrentTaskToDelayedList+0x58>
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d007      	beq.n	8004744 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004734:	4b1a      	ldr	r3, [pc, #104]	; (80047a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	3304      	adds	r3, #4
 800473a:	4619      	mov	r1, r3
 800473c:	481a      	ldr	r0, [pc, #104]	; (80047a8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800473e:	f7fe ff74 	bl	800362a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004742:	e026      	b.n	8004792 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004744:	68fa      	ldr	r2, [r7, #12]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4413      	add	r3, r2
 800474a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800474c:	4b14      	ldr	r3, [pc, #80]	; (80047a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004754:	68ba      	ldr	r2, [r7, #8]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	429a      	cmp	r2, r3
 800475a:	d209      	bcs.n	8004770 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800475c:	4b13      	ldr	r3, [pc, #76]	; (80047ac <prvAddCurrentTaskToDelayedList+0xc0>)
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	4b0f      	ldr	r3, [pc, #60]	; (80047a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	3304      	adds	r3, #4
 8004766:	4619      	mov	r1, r3
 8004768:	4610      	mov	r0, r2
 800476a:	f7fe ff82 	bl	8003672 <vListInsert>
}
 800476e:	e010      	b.n	8004792 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004770:	4b0f      	ldr	r3, [pc, #60]	; (80047b0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	4b0a      	ldr	r3, [pc, #40]	; (80047a0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	3304      	adds	r3, #4
 800477a:	4619      	mov	r1, r3
 800477c:	4610      	mov	r0, r2
 800477e:	f7fe ff78 	bl	8003672 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004782:	4b0c      	ldr	r3, [pc, #48]	; (80047b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	68ba      	ldr	r2, [r7, #8]
 8004788:	429a      	cmp	r2, r3
 800478a:	d202      	bcs.n	8004792 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800478c:	4a09      	ldr	r2, [pc, #36]	; (80047b4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	6013      	str	r3, [r2, #0]
}
 8004792:	bf00      	nop
 8004794:	3710      	adds	r7, #16
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	200019b4 	.word	0x200019b4
 80047a0:	200018b0 	.word	0x200018b0
 80047a4:	200019b8 	.word	0x200019b8
 80047a8:	2000199c 	.word	0x2000199c
 80047ac:	2000196c 	.word	0x2000196c
 80047b0:	20001968 	.word	0x20001968
 80047b4:	200019d0 	.word	0x200019d0

080047b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80047b8:	b5b0      	push	{r4, r5, r7, lr}
 80047ba:	b0a4      	sub	sp, #144	; 0x90
 80047bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80047be:	f7fb fd0f 	bl	80001e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80047c2:	f000 f89d 	bl	8004900 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80047c6:	f000 f9d1 	bl	8004b6c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80047ca:	f000 f99f 	bl	8004b0c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80047ce:	f000 f8fb 	bl	80049c8 <MX_TIM3_Init>
  MX_TIM17_Init();
 80047d2:	f000 f975 	bl	8004ac0 <MX_TIM17_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80047d6:	4b3c      	ldr	r3, [pc, #240]	; (80048c8 <main+0x110>)
 80047d8:	f107 047c 	add.w	r4, r7, #124	; 0x7c
 80047dc:	461d      	mov	r5, r3
 80047de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80047e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80047e2:	682b      	ldr	r3, [r5, #0]
 80047e4:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80047e6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80047ea:	2100      	movs	r1, #0
 80047ec:	4618      	mov	r0, r3
 80047ee:	f7fe fead 	bl	800354c <osThreadCreate>
 80047f2:	4602      	mov	r2, r0
 80047f4:	4b35      	ldr	r3, [pc, #212]	; (80048cc <main+0x114>)
 80047f6:	601a      	str	r2, [r3, #0]

  /* definition and creation of motor0Task */
  osThreadDef(motor0Task, motor0Loop, osPriorityIdle, 0, 128);
 80047f8:	4b35      	ldr	r3, [pc, #212]	; (80048d0 <main+0x118>)
 80047fa:	f107 0468 	add.w	r4, r7, #104	; 0x68
 80047fe:	461d      	mov	r5, r3
 8004800:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004802:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004804:	682b      	ldr	r3, [r5, #0]
 8004806:	6023      	str	r3, [r4, #0]
  motor0TaskHandle = osThreadCreate(osThread(motor0Task), NULL);
 8004808:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800480c:	2100      	movs	r1, #0
 800480e:	4618      	mov	r0, r3
 8004810:	f7fe fe9c 	bl	800354c <osThreadCreate>
 8004814:	4602      	mov	r2, r0
 8004816:	4b2f      	ldr	r3, [pc, #188]	; (80048d4 <main+0x11c>)
 8004818:	601a      	str	r2, [r3, #0]

  /* definition and creation of motor1Task */
  osThreadDef(motor1Task, motor1Loop, osPriorityIdle, 0, 128);
 800481a:	4b2f      	ldr	r3, [pc, #188]	; (80048d8 <main+0x120>)
 800481c:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8004820:	461d      	mov	r5, r3
 8004822:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004824:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004826:	682b      	ldr	r3, [r5, #0]
 8004828:	6023      	str	r3, [r4, #0]
  motor1TaskHandle = osThreadCreate(osThread(motor1Task), NULL);
 800482a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800482e:	2100      	movs	r1, #0
 8004830:	4618      	mov	r0, r3
 8004832:	f7fe fe8b 	bl	800354c <osThreadCreate>
 8004836:	4602      	mov	r2, r0
 8004838:	4b28      	ldr	r3, [pc, #160]	; (80048dc <main+0x124>)
 800483a:	601a      	str	r2, [r3, #0]

  /* definition and creation of controlTask */
  osThreadDef(controlTask, controlLoop, osPriorityIdle, 0, 128);
 800483c:	4b28      	ldr	r3, [pc, #160]	; (80048e0 <main+0x128>)
 800483e:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8004842:	461d      	mov	r5, r3
 8004844:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004846:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004848:	682b      	ldr	r3, [r5, #0]
 800484a:	6023      	str	r3, [r4, #0]
  controlTaskHandle = osThreadCreate(osThread(controlTask), NULL);
 800484c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004850:	2100      	movs	r1, #0
 8004852:	4618      	mov	r0, r3
 8004854:	f7fe fe7a 	bl	800354c <osThreadCreate>
 8004858:	4602      	mov	r2, r0
 800485a:	4b22      	ldr	r3, [pc, #136]	; (80048e4 <main+0x12c>)
 800485c:	601a      	str	r2, [r3, #0]

  /* definition and creation of VzdTask */
  osThreadDef(VzdTask, VzdLoop, osPriorityIdle, 0, 128);
 800485e:	4b22      	ldr	r3, [pc, #136]	; (80048e8 <main+0x130>)
 8004860:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8004864:	461d      	mov	r5, r3
 8004866:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004868:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800486a:	682b      	ldr	r3, [r5, #0]
 800486c:	6023      	str	r3, [r4, #0]
  VzdTaskHandle = osThreadCreate(osThread(VzdTask), NULL);
 800486e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004872:	2100      	movs	r1, #0
 8004874:	4618      	mov	r0, r3
 8004876:	f7fe fe69 	bl	800354c <osThreadCreate>
 800487a:	4602      	mov	r2, r0
 800487c:	4b1b      	ldr	r3, [pc, #108]	; (80048ec <main+0x134>)
 800487e:	601a      	str	r2, [r3, #0]

  /* definition and creation of backupTask1 */
  osThreadDef(backupTask1, backupLoop1, osPriorityIdle, 0, 128);
 8004880:	4b1b      	ldr	r3, [pc, #108]	; (80048f0 <main+0x138>)
 8004882:	f107 0418 	add.w	r4, r7, #24
 8004886:	461d      	mov	r5, r3
 8004888:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800488a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800488c:	682b      	ldr	r3, [r5, #0]
 800488e:	6023      	str	r3, [r4, #0]
  backupTask1Handle = osThreadCreate(osThread(backupTask1), NULL);
 8004890:	f107 0318 	add.w	r3, r7, #24
 8004894:	2100      	movs	r1, #0
 8004896:	4618      	mov	r0, r3
 8004898:	f7fe fe58 	bl	800354c <osThreadCreate>
 800489c:	4602      	mov	r2, r0
 800489e:	4b15      	ldr	r3, [pc, #84]	; (80048f4 <main+0x13c>)
 80048a0:	601a      	str	r2, [r3, #0]

  /* definition and creation of EncoTask */
  osThreadDef(EncoTask, EncoLoop, osPriorityIdle, 0, 128);
 80048a2:	4b15      	ldr	r3, [pc, #84]	; (80048f8 <main+0x140>)
 80048a4:	1d3c      	adds	r4, r7, #4
 80048a6:	461d      	mov	r5, r3
 80048a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048ac:	682b      	ldr	r3, [r5, #0]
 80048ae:	6023      	str	r3, [r4, #0]
  EncoTaskHandle = osThreadCreate(osThread(EncoTask), NULL);
 80048b0:	1d3b      	adds	r3, r7, #4
 80048b2:	2100      	movs	r1, #0
 80048b4:	4618      	mov	r0, r3
 80048b6:	f7fe fe49 	bl	800354c <osThreadCreate>
 80048ba:	4602      	mov	r2, r0
 80048bc:	4b0f      	ldr	r3, [pc, #60]	; (80048fc <main+0x144>)
 80048be:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80048c0:	f7fe fe3d 	bl	800353e <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80048c4:	e7fe      	b.n	80048c4 <main+0x10c>
 80048c6:	bf00      	nop
 80048c8:	08005450 	.word	0x08005450
 80048cc:	200019ec 	.word	0x200019ec
 80048d0:	08005470 	.word	0x08005470
 80048d4:	20001af4 	.word	0x20001af4
 80048d8:	08005490 	.word	0x08005490
 80048dc:	200019f0 	.word	0x200019f0
 80048e0:	080054b0 	.word	0x080054b0
 80048e4:	20001a80 	.word	0x20001a80
 80048e8:	080054cc 	.word	0x080054cc
 80048ec:	200019f4 	.word	0x200019f4
 80048f0:	080054ec 	.word	0x080054ec
 80048f4:	20001a7c 	.word	0x20001a7c
 80048f8:	0800550c 	.word	0x0800550c
 80048fc:	20001a78 	.word	0x20001a78

08004900 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b0a6      	sub	sp, #152	; 0x98
 8004904:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004906:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800490a:	2228      	movs	r2, #40	; 0x28
 800490c:	2100      	movs	r1, #0
 800490e:	4618      	mov	r0, r3
 8004910:	f000 fd80 	bl	8005414 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004914:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004918:	2200      	movs	r2, #0
 800491a:	601a      	str	r2, [r3, #0]
 800491c:	605a      	str	r2, [r3, #4]
 800491e:	609a      	str	r2, [r3, #8]
 8004920:	60da      	str	r2, [r3, #12]
 8004922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004924:	1d3b      	adds	r3, r7, #4
 8004926:	2258      	movs	r2, #88	; 0x58
 8004928:	2100      	movs	r1, #0
 800492a:	4618      	mov	r0, r3
 800492c:	f000 fd72 	bl	8005414 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004930:	2302      	movs	r3, #2
 8004932:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004934:	2301      	movs	r3, #1
 8004936:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004938:	2310      	movs	r3, #16
 800493a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800493e:	2302      	movs	r3, #2
 8004940:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004944:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004948:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800494c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8004950:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8004954:	2300      	movs	r3, #0
 8004956:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800495a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800495e:	4618      	mov	r0, r3
 8004960:	f7fb ff0e 	bl	8000780 <HAL_RCC_OscConfig>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d001      	beq.n	800496e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800496a:	f000 fb3b 	bl	8004fe4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800496e:	230f      	movs	r3, #15
 8004970:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004972:	2302      	movs	r3, #2
 8004974:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004976:	2300      	movs	r3, #0
 8004978:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800497a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800497e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004980:	2300      	movs	r3, #0
 8004982:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004984:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8004988:	2102      	movs	r1, #2
 800498a:	4618      	mov	r0, r3
 800498c:	f7fc fde6 	bl	800155c <HAL_RCC_ClockConfig>
 8004990:	4603      	mov	r3, r0
 8004992:	2b00      	cmp	r3, #0
 8004994:	d001      	beq.n	800499a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8004996:	f000 fb25 	bl	8004fe4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM17
 800499a:	4b0a      	ldr	r3, [pc, #40]	; (80049c4 <SystemClock_Config+0xc4>)
 800499c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800499e:	2300      	movs	r3, #0
 80049a0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim17ClockSelection = RCC_TIM17CLK_HCLK;
 80049a2:	2300      	movs	r3, #0
 80049a4:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80049a6:	2300      	movs	r3, #0
 80049a8:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049aa:	1d3b      	adds	r3, r7, #4
 80049ac:	4618      	mov	r0, r3
 80049ae:	f7fd f83d 	bl	8001a2c <HAL_RCCEx_PeriphCLKConfig>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d001      	beq.n	80049bc <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80049b8:	f000 fb14 	bl	8004fe4 <Error_Handler>
  }
}
 80049bc:	bf00      	nop
 80049be:	3798      	adds	r7, #152	; 0x98
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	01200002 	.word	0x01200002

080049c8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b08a      	sub	sp, #40	; 0x28
 80049cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049ce:	f107 031c 	add.w	r3, r7, #28
 80049d2:	2200      	movs	r2, #0
 80049d4:	601a      	str	r2, [r3, #0]
 80049d6:	605a      	str	r2, [r3, #4]
 80049d8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80049da:	463b      	mov	r3, r7
 80049dc:	2200      	movs	r2, #0
 80049de:	601a      	str	r2, [r3, #0]
 80049e0:	605a      	str	r2, [r3, #4]
 80049e2:	609a      	str	r2, [r3, #8]
 80049e4:	60da      	str	r2, [r3, #12]
 80049e6:	611a      	str	r2, [r3, #16]
 80049e8:	615a      	str	r2, [r3, #20]
 80049ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80049ec:	4b32      	ldr	r3, [pc, #200]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 80049ee:	4a33      	ldr	r2, [pc, #204]	; (8004abc <MX_TIM3_Init+0xf4>)
 80049f0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80049f2:	4b31      	ldr	r3, [pc, #196]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049f8:	4b2f      	ldr	r3, [pc, #188]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80049fe:	4b2e      	ldr	r3, [pc, #184]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 8004a00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a06:	4b2c      	ldr	r3, [pc, #176]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a0c:	4b2a      	ldr	r3, [pc, #168]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 8004a0e:	2200      	movs	r2, #0
 8004a10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004a12:	4829      	ldr	r0, [pc, #164]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 8004a14:	f7fd fab2 	bl	8001f7c <HAL_TIM_PWM_Init>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8004a1e:	f000 fae1 	bl	8004fe4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a22:	2300      	movs	r3, #0
 8004a24:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a26:	2300      	movs	r3, #0
 8004a28:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004a2a:	f107 031c 	add.w	r3, r7, #28
 8004a2e:	4619      	mov	r1, r3
 8004a30:	4821      	ldr	r0, [pc, #132]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 8004a32:	f7fe f88b 	bl	8002b4c <HAL_TIMEx_MasterConfigSynchronization>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8004a3c:	f000 fad2 	bl	8004fe4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004a40:	2360      	movs	r3, #96	; 0x60
 8004a42:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004a44:	2300      	movs	r3, #0
 8004a46:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004a50:	463b      	mov	r3, r7
 8004a52:	2200      	movs	r2, #0
 8004a54:	4619      	mov	r1, r3
 8004a56:	4818      	ldr	r0, [pc, #96]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 8004a58:	f7fd ff60 	bl	800291c <HAL_TIM_PWM_ConfigChannel>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8004a62:	f000 fabf 	bl	8004fe4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004a66:	463b      	mov	r3, r7
 8004a68:	2204      	movs	r2, #4
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	4812      	ldr	r0, [pc, #72]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 8004a6e:	f7fd ff55 	bl	800291c <HAL_TIM_PWM_ConfigChannel>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d001      	beq.n	8004a7c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8004a78:	f000 fab4 	bl	8004fe4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004a7c:	463b      	mov	r3, r7
 8004a7e:	2208      	movs	r2, #8
 8004a80:	4619      	mov	r1, r3
 8004a82:	480d      	ldr	r0, [pc, #52]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 8004a84:	f7fd ff4a 	bl	800291c <HAL_TIM_PWM_ConfigChannel>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d001      	beq.n	8004a92 <MX_TIM3_Init+0xca>
  {
    Error_Handler();
 8004a8e:	f000 faa9 	bl	8004fe4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004a92:	463b      	mov	r3, r7
 8004a94:	220c      	movs	r2, #12
 8004a96:	4619      	mov	r1, r3
 8004a98:	4807      	ldr	r0, [pc, #28]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 8004a9a:	f7fd ff3f 	bl	800291c <HAL_TIM_PWM_ConfigChannel>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d001      	beq.n	8004aa8 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8004aa4:	f000 fa9e 	bl	8004fe4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8004aa8:	4803      	ldr	r0, [pc, #12]	; (8004ab8 <MX_TIM3_Init+0xf0>)
 8004aaa:	f000 fb0b 	bl	80050c4 <HAL_TIM_MspPostInit>

}
 8004aae:	bf00      	nop
 8004ab0:	3728      	adds	r7, #40	; 0x28
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
 8004ab6:	bf00      	nop
 8004ab8:	20001a38 	.word	0x20001a38
 8004abc:	40000400 	.word	0x40000400

08004ac0 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8004ac4:	4b0f      	ldr	r3, [pc, #60]	; (8004b04 <MX_TIM17_Init+0x44>)
 8004ac6:	4a10      	ldr	r2, [pc, #64]	; (8004b08 <MX_TIM17_Init+0x48>)
 8004ac8:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 72;
 8004aca:	4b0e      	ldr	r3, [pc, #56]	; (8004b04 <MX_TIM17_Init+0x44>)
 8004acc:	2248      	movs	r2, #72	; 0x48
 8004ace:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ad0:	4b0c      	ldr	r3, [pc, #48]	; (8004b04 <MX_TIM17_Init+0x44>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8004ad6:	4b0b      	ldr	r3, [pc, #44]	; (8004b04 <MX_TIM17_Init+0x44>)
 8004ad8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004adc:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ade:	4b09      	ldr	r3, [pc, #36]	; (8004b04 <MX_TIM17_Init+0x44>)
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8004ae4:	4b07      	ldr	r3, [pc, #28]	; (8004b04 <MX_TIM17_Init+0x44>)
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004aea:	4b06      	ldr	r3, [pc, #24]	; (8004b04 <MX_TIM17_Init+0x44>)
 8004aec:	2200      	movs	r2, #0
 8004aee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8004af0:	4804      	ldr	r0, [pc, #16]	; (8004b04 <MX_TIM17_Init+0x44>)
 8004af2:	f7fd f9b7 	bl	8001e64 <HAL_TIM_Base_Init>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8004afc:	f000 fa72 	bl	8004fe4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8004b00:	bf00      	nop
 8004b02:	bd80      	pop	{r7, pc}
 8004b04:	200019f8 	.word	0x200019f8
 8004b08:	40014800 	.word	0x40014800

08004b0c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004b10:	4b14      	ldr	r3, [pc, #80]	; (8004b64 <MX_USART2_UART_Init+0x58>)
 8004b12:	4a15      	ldr	r2, [pc, #84]	; (8004b68 <MX_USART2_UART_Init+0x5c>)
 8004b14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8004b16:	4b13      	ldr	r3, [pc, #76]	; (8004b64 <MX_USART2_UART_Init+0x58>)
 8004b18:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8004b1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004b1e:	4b11      	ldr	r3, [pc, #68]	; (8004b64 <MX_USART2_UART_Init+0x58>)
 8004b20:	2200      	movs	r2, #0
 8004b22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004b24:	4b0f      	ldr	r3, [pc, #60]	; (8004b64 <MX_USART2_UART_Init+0x58>)
 8004b26:	2200      	movs	r2, #0
 8004b28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004b2a:	4b0e      	ldr	r3, [pc, #56]	; (8004b64 <MX_USART2_UART_Init+0x58>)
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004b30:	4b0c      	ldr	r3, [pc, #48]	; (8004b64 <MX_USART2_UART_Init+0x58>)
 8004b32:	220c      	movs	r2, #12
 8004b34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b36:	4b0b      	ldr	r3, [pc, #44]	; (8004b64 <MX_USART2_UART_Init+0x58>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b3c:	4b09      	ldr	r3, [pc, #36]	; (8004b64 <MX_USART2_UART_Init+0x58>)
 8004b3e:	2200      	movs	r2, #0
 8004b40:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b42:	4b08      	ldr	r3, [pc, #32]	; (8004b64 <MX_USART2_UART_Init+0x58>)
 8004b44:	2200      	movs	r2, #0
 8004b46:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b48:	4b06      	ldr	r3, [pc, #24]	; (8004b64 <MX_USART2_UART_Init+0x58>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004b4e:	4805      	ldr	r0, [pc, #20]	; (8004b64 <MX_USART2_UART_Init+0x58>)
 8004b50:	f7fe f958 	bl	8002e04 <HAL_UART_Init>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d001      	beq.n	8004b5e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8004b5a:	f000 fa43 	bl	8004fe4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004b5e:	bf00      	nop
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	20001a84 	.word	0x20001a84
 8004b68:	40004400 	.word	0x40004400

08004b6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b08a      	sub	sp, #40	; 0x28
 8004b70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b72:	f107 0314 	add.w	r3, r7, #20
 8004b76:	2200      	movs	r2, #0
 8004b78:	601a      	str	r2, [r3, #0]
 8004b7a:	605a      	str	r2, [r3, #4]
 8004b7c:	609a      	str	r2, [r3, #8]
 8004b7e:	60da      	str	r2, [r3, #12]
 8004b80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b82:	4a52      	ldr	r2, [pc, #328]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004b84:	4b51      	ldr	r3, [pc, #324]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004b86:	695b      	ldr	r3, [r3, #20]
 8004b88:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004b8c:	6153      	str	r3, [r2, #20]
 8004b8e:	4b4f      	ldr	r3, [pc, #316]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004b90:	695b      	ldr	r3, [r3, #20]
 8004b92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b96:	613b      	str	r3, [r7, #16]
 8004b98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004b9a:	4a4c      	ldr	r2, [pc, #304]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004b9c:	4b4b      	ldr	r3, [pc, #300]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004b9e:	695b      	ldr	r3, [r3, #20]
 8004ba0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004ba4:	6153      	str	r3, [r2, #20]
 8004ba6:	4b49      	ldr	r3, [pc, #292]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004ba8:	695b      	ldr	r3, [r3, #20]
 8004baa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bae:	60fb      	str	r3, [r7, #12]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bb2:	4a46      	ldr	r2, [pc, #280]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004bb4:	4b45      	ldr	r3, [pc, #276]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004bb6:	695b      	ldr	r3, [r3, #20]
 8004bb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bbc:	6153      	str	r3, [r2, #20]
 8004bbe:	4b43      	ldr	r3, [pc, #268]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bc6:	60bb      	str	r3, [r7, #8]
 8004bc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bca:	4a40      	ldr	r2, [pc, #256]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004bcc:	4b3f      	ldr	r3, [pc, #252]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004bce:	695b      	ldr	r3, [r3, #20]
 8004bd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bd4:	6153      	str	r3, [r2, #20]
 8004bd6:	4b3d      	ldr	r3, [pc, #244]	; (8004ccc <MX_GPIO_Init+0x160>)
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bde:	607b      	str	r3, [r7, #4]
 8004be0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Motor0Low_Pin|Motor1Low_Pin, GPIO_PIN_RESET);
 8004be2:	2200      	movs	r2, #0
 8004be4:	f44f 51c1 	mov.w	r1, #6176	; 0x1820
 8004be8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004bec:	f7fb fdb0 	bl	8000750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, backupOut1_Pin|Pulse_Pin, GPIO_PIN_RESET);
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8004bf6:	4836      	ldr	r0, [pc, #216]	; (8004cd0 <MX_GPIO_Init+0x164>)
 8004bf8:	f7fb fdaa 	bl	8000750 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004bfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004c02:	4b34      	ldr	r3, [pc, #208]	; (8004cd4 <MX_GPIO_Init+0x168>)
 8004c04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c06:	2300      	movs	r3, #0
 8004c08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004c0a:	f107 0314 	add.w	r3, r7, #20
 8004c0e:	4619      	mov	r1, r3
 8004c10:	482f      	ldr	r0, [pc, #188]	; (8004cd0 <MX_GPIO_Init+0x164>)
 8004c12:	f7fb fbf7 	bl	8000404 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8004c16:	2320      	movs	r3, #32
 8004c18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c22:	2300      	movs	r3, #0
 8004c24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004c26:	f107 0314 	add.w	r3, r7, #20
 8004c2a:	4619      	mov	r1, r3
 8004c2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c30:	f7fb fbe8 	bl	8000404 <HAL_GPIO_Init>

  /*Configure GPIO pin : backupIn1_Pin */
  GPIO_InitStruct.Pin = backupIn1_Pin;
 8004c34:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004c3e:	2302      	movs	r3, #2
 8004c40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(backupIn1_GPIO_Port, &GPIO_InitStruct);
 8004c42:	f107 0314 	add.w	r3, r7, #20
 8004c46:	4619      	mov	r1, r3
 8004c48:	4823      	ldr	r0, [pc, #140]	; (8004cd8 <MX_GPIO_Init+0x16c>)
 8004c4a:	f7fb fbdb 	bl	8000404 <HAL_GPIO_Init>

  /*Configure GPIO pins : EchoIn_Pin ENCO1In_Pin */
  GPIO_InitStruct.Pin = EchoIn_Pin|ENCO1In_Pin;
 8004c4e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8004c52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c54:	2300      	movs	r3, #0
 8004c56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004c58:	2302      	movs	r3, #2
 8004c5a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c5c:	f107 0314 	add.w	r3, r7, #20
 8004c60:	4619      	mov	r1, r3
 8004c62:	481b      	ldr	r0, [pc, #108]	; (8004cd0 <MX_GPIO_Init+0x164>)
 8004c64:	f7fb fbce 	bl	8000404 <HAL_GPIO_Init>

  /*Configure GPIO pins : backupOut1_Pin Pulse_Pin */
  GPIO_InitStruct.Pin = backupOut1_Pin|Pulse_Pin;
 8004c68:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004c6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004c72:	2302      	movs	r3, #2
 8004c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c76:	2303      	movs	r3, #3
 8004c78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c7a:	f107 0314 	add.w	r3, r7, #20
 8004c7e:	4619      	mov	r1, r3
 8004c80:	4813      	ldr	r0, [pc, #76]	; (8004cd0 <MX_GPIO_Init+0x164>)
 8004c82:	f7fb fbbf 	bl	8000404 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCO0In_Pin */
  GPIO_InitStruct.Pin = ENCO0In_Pin;
 8004c86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004c90:	2302      	movs	r3, #2
 8004c92:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCO0In_GPIO_Port, &GPIO_InitStruct);
 8004c94:	f107 0314 	add.w	r3, r7, #20
 8004c98:	4619      	mov	r1, r3
 8004c9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c9e:	f7fb fbb1 	bl	8000404 <HAL_GPIO_Init>

  /*Configure GPIO pins : Motor0Low_Pin Motor1Low_Pin */
  GPIO_InitStruct.Pin = Motor0Low_Pin|Motor1Low_Pin;
 8004ca2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004ca6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004cac:	2302      	movs	r3, #2
 8004cae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cb4:	f107 0314 	add.w	r3, r7, #20
 8004cb8:	4619      	mov	r1, r3
 8004cba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004cbe:	f7fb fba1 	bl	8000404 <HAL_GPIO_Init>

}
 8004cc2:	bf00      	nop
 8004cc4:	3728      	adds	r7, #40	; 0x28
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	40021000 	.word	0x40021000
 8004cd0:	48000800 	.word	0x48000800
 8004cd4:	10210000 	.word	0x10210000
 8004cd8:	48000400 	.word	0x48000400

08004cdc <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b082      	sub	sp, #8
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8004ce4:	2001      	movs	r0, #1
 8004ce6:	f7fe fc59 	bl	800359c <osDelay>
 8004cea:	e7fb      	b.n	8004ce4 <StartDefaultTask+0x8>

08004cec <modifyTimer0PWM>:
  /* USER CODE END 5 */ 
}



void modifyTimer0PWM(uint16_t value){
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b08a      	sub	sp, #40	; 0x28
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	80fb      	strh	r3, [r7, #6]
	TIM_OC_InitTypeDef sConfigOC;

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004cf6:	2360      	movs	r3, #96	; 0x60
 8004cf8:	60fb      	str	r3, [r7, #12]
	sConfigOC.Pulse = value;
 8004cfa:	88fb      	ldrh	r3, [r7, #6]
 8004cfc:	613b      	str	r3, [r7, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	617b      	str	r3, [r7, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d02:	2300      	movs	r3, #0
 8004d04:	61fb      	str	r3, [r7, #28]
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 8004d06:	f107 030c 	add.w	r3, r7, #12
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	4805      	ldr	r0, [pc, #20]	; (8004d24 <modifyTimer0PWM+0x38>)
 8004d10:	f7fd fe04 	bl	800291c <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8004d14:	2100      	movs	r1, #0
 8004d16:	4803      	ldr	r0, [pc, #12]	; (8004d24 <modifyTimer0PWM+0x38>)
 8004d18:	f7fd f95c 	bl	8001fd4 <HAL_TIM_PWM_Start>
}
 8004d1c:	bf00      	nop
 8004d1e:	3728      	adds	r7, #40	; 0x28
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	20001a38 	.word	0x20001a38

08004d28 <modifyTimer1PWM>:

void modifyTimer1PWM(uint16_t value){
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b08a      	sub	sp, #40	; 0x28
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	4603      	mov	r3, r0
 8004d30:	80fb      	strh	r3, [r7, #6]
	TIM_OC_InitTypeDef sConfigOC;

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d32:	2360      	movs	r3, #96	; 0x60
 8004d34:	60fb      	str	r3, [r7, #12]
	sConfigOC.Pulse = value;
 8004d36:	88fb      	ldrh	r3, [r7, #6]
 8004d38:	613b      	str	r3, [r7, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	617b      	str	r3, [r7, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	61fb      	str	r3, [r7, #28]
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2);
 8004d42:	f107 030c 	add.w	r3, r7, #12
 8004d46:	2204      	movs	r2, #4
 8004d48:	4619      	mov	r1, r3
 8004d4a:	4805      	ldr	r0, [pc, #20]	; (8004d60 <modifyTimer1PWM+0x38>)
 8004d4c:	f7fd fde6 	bl	800291c <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8004d50:	2104      	movs	r1, #4
 8004d52:	4803      	ldr	r0, [pc, #12]	; (8004d60 <modifyTimer1PWM+0x38>)
 8004d54:	f7fd f93e 	bl	8001fd4 <HAL_TIM_PWM_Start>
}
 8004d58:	bf00      	nop
 8004d5a:	3728      	adds	r7, #40	; 0x28
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	bd80      	pop	{r7, pc}
 8004d60:	20001a38 	.word	0x20001a38

08004d64 <modifyTimer2PWM>:

void modifyTimer2PWM(uint16_t value){
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b08a      	sub	sp, #40	; 0x28
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	80fb      	strh	r3, [r7, #6]
	TIM_OC_InitTypeDef sConfigOC;

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004d6e:	2360      	movs	r3, #96	; 0x60
 8004d70:	60fb      	str	r3, [r7, #12]
	sConfigOC.Pulse = value;
 8004d72:	88fb      	ldrh	r3, [r7, #6]
 8004d74:	613b      	str	r3, [r7, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004d76:	2300      	movs	r3, #0
 8004d78:	617b      	str	r3, [r7, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	61fb      	str	r3, [r7, #28]
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3);
 8004d7e:	f107 030c 	add.w	r3, r7, #12
 8004d82:	2208      	movs	r2, #8
 8004d84:	4619      	mov	r1, r3
 8004d86:	4805      	ldr	r0, [pc, #20]	; (8004d9c <modifyTimer2PWM+0x38>)
 8004d88:	f7fd fdc8 	bl	800291c <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8004d8c:	2108      	movs	r1, #8
 8004d8e:	4803      	ldr	r0, [pc, #12]	; (8004d9c <modifyTimer2PWM+0x38>)
 8004d90:	f7fd f920 	bl	8001fd4 <HAL_TIM_PWM_Start>
}
 8004d94:	bf00      	nop
 8004d96:	3728      	adds	r7, #40	; 0x28
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	20001a38 	.word	0x20001a38

08004da0 <modifyTimer3PWM>:

void modifyTimer3PWM(uint16_t value){
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b08a      	sub	sp, #40	; 0x28
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	4603      	mov	r3, r0
 8004da8:	80fb      	strh	r3, [r7, #6]
	TIM_OC_InitTypeDef sConfigOC;

	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004daa:	2360      	movs	r3, #96	; 0x60
 8004dac:	60fb      	str	r3, [r7, #12]
	sConfigOC.Pulse = value;
 8004dae:	88fb      	ldrh	r3, [r7, #6]
 8004db0:	613b      	str	r3, [r7, #16]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004db2:	2300      	movs	r3, #0
 8004db4:	617b      	str	r3, [r7, #20]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004db6:	2300      	movs	r3, #0
 8004db8:	61fb      	str	r3, [r7, #28]
	HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4);
 8004dba:	f107 030c 	add.w	r3, r7, #12
 8004dbe:	220c      	movs	r2, #12
 8004dc0:	4619      	mov	r1, r3
 8004dc2:	4805      	ldr	r0, [pc, #20]	; (8004dd8 <modifyTimer3PWM+0x38>)
 8004dc4:	f7fd fdaa 	bl	800291c <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8004dc8:	210c      	movs	r1, #12
 8004dca:	4803      	ldr	r0, [pc, #12]	; (8004dd8 <modifyTimer3PWM+0x38>)
 8004dcc:	f7fd f902 	bl	8001fd4 <HAL_TIM_PWM_Start>
}
 8004dd0:	bf00      	nop
 8004dd2:	3728      	adds	r7, #40	; 0x28
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}
 8004dd8:	20001a38 	.word	0x20001a38

08004ddc <motor0Loop>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor0Loop */
void motor0Loop(void const * argument)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b082      	sub	sp, #8
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor0Loop */
  /* Infinite loop */

  for(;;)
  {
	  if(m1State == On){
 8004de4:	4b19      	ldr	r3, [pc, #100]	; (8004e4c <motor0Loop+0x70>)
 8004de6:	781b      	ldrb	r3, [r3, #0]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d12a      	bne.n	8004e42 <motor0Loop+0x66>
			if(m1Dir == Forw){
 8004dec:	4b18      	ldr	r3, [pc, #96]	; (8004e50 <motor0Loop+0x74>)
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d113      	bne.n	8004e1c <motor0Loop+0x40>
			  modifyTimer0PWM(m1Speed * 65);
 8004df4:	4b17      	ldr	r3, [pc, #92]	; (8004e54 <motor0Loop+0x78>)
 8004df6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	0192      	lsls	r2, r2, #6
 8004e00:	4413      	add	r3, r2
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	4618      	mov	r0, r3
 8004e06:	f7ff ff71 	bl	8004cec <modifyTimer0PWM>
			  lastM1Speed = m1Speed;
 8004e0a:	4b12      	ldr	r3, [pc, #72]	; (8004e54 <motor0Loop+0x78>)
 8004e0c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004e10:	4b11      	ldr	r3, [pc, #68]	; (8004e58 <motor0Loop+0x7c>)
 8004e12:	801a      	strh	r2, [r3, #0]
			  modifyTimer1PWM(0);
 8004e14:	2000      	movs	r0, #0
 8004e16:	f7ff ff87 	bl	8004d28 <modifyTimer1PWM>
 8004e1a:	e012      	b.n	8004e42 <motor0Loop+0x66>
			}
			else{
			  modifyTimer1PWM(m1Speed * 65);
 8004e1c:	4b0d      	ldr	r3, [pc, #52]	; (8004e54 <motor0Loop+0x78>)
 8004e1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	461a      	mov	r2, r3
 8004e26:	0192      	lsls	r2, r2, #6
 8004e28:	4413      	add	r3, r2
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f7ff ff7b 	bl	8004d28 <modifyTimer1PWM>
			  lastM1Speed = m1Speed;
 8004e32:	4b08      	ldr	r3, [pc, #32]	; (8004e54 <motor0Loop+0x78>)
 8004e34:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004e38:	4b07      	ldr	r3, [pc, #28]	; (8004e58 <motor0Loop+0x7c>)
 8004e3a:	801a      	strh	r2, [r3, #0]
			  modifyTimer0PWM(0);
 8004e3c:	2000      	movs	r0, #0
 8004e3e:	f7ff ff55 	bl	8004cec <modifyTimer0PWM>
			}
	  }
	  osDelay(1);
 8004e42:	2001      	movs	r0, #1
 8004e44:	f7fe fbaa 	bl	800359c <osDelay>
	  if(m1State == On){
 8004e48:	e7cc      	b.n	8004de4 <motor0Loop+0x8>
 8004e4a:	bf00      	nop
 8004e4c:	20000008 	.word	0x20000008
 8004e50:	200019dc 	.word	0x200019dc
 8004e54:	2000000a 	.word	0x2000000a
 8004e58:	200019de 	.word	0x200019de

08004e5c <motor1Loop>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor1Loop */
void motor1Loop(void const * argument)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  /* Infinite loop */


  for(;;)
  {
	  if(m2State == On){
 8004e64:	4b19      	ldr	r3, [pc, #100]	; (8004ecc <motor1Loop+0x70>)
 8004e66:	781b      	ldrb	r3, [r3, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d12a      	bne.n	8004ec2 <motor1Loop+0x66>
			if(m2Dir == Forw){
 8004e6c:	4b18      	ldr	r3, [pc, #96]	; (8004ed0 <motor1Loop+0x74>)
 8004e6e:	781b      	ldrb	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d113      	bne.n	8004e9c <motor1Loop+0x40>
			  modifyTimer2PWM(m2Speed * 65);
 8004e74:	4b17      	ldr	r3, [pc, #92]	; (8004ed4 <motor1Loop+0x78>)
 8004e76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004e7a:	b29b      	uxth	r3, r3
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	0192      	lsls	r2, r2, #6
 8004e80:	4413      	add	r3, r2
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	4618      	mov	r0, r3
 8004e86:	f7ff ff6d 	bl	8004d64 <modifyTimer2PWM>
			  lastM2Speed = m2Speed;
 8004e8a:	4b12      	ldr	r3, [pc, #72]	; (8004ed4 <motor1Loop+0x78>)
 8004e8c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004e90:	4b11      	ldr	r3, [pc, #68]	; (8004ed8 <motor1Loop+0x7c>)
 8004e92:	801a      	strh	r2, [r3, #0]
			  modifyTimer3PWM(0);
 8004e94:	2000      	movs	r0, #0
 8004e96:	f7ff ff83 	bl	8004da0 <modifyTimer3PWM>
 8004e9a:	e012      	b.n	8004ec2 <motor1Loop+0x66>
			}
			else{
			  modifyTimer3PWM(m2Speed * 65);
 8004e9c:	4b0d      	ldr	r3, [pc, #52]	; (8004ed4 <motor1Loop+0x78>)
 8004e9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	0192      	lsls	r2, r2, #6
 8004ea8:	4413      	add	r3, r2
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7ff ff77 	bl	8004da0 <modifyTimer3PWM>
			  lastM2Speed = m2Speed;
 8004eb2:	4b08      	ldr	r3, [pc, #32]	; (8004ed4 <motor1Loop+0x78>)
 8004eb4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004eb8:	4b07      	ldr	r3, [pc, #28]	; (8004ed8 <motor1Loop+0x7c>)
 8004eba:	801a      	strh	r2, [r3, #0]
			  modifyTimer2PWM(0);
 8004ebc:	2000      	movs	r0, #0
 8004ebe:	f7ff ff51 	bl	8004d64 <modifyTimer2PWM>
			}
	  }
	  osDelay(1);
 8004ec2:	2001      	movs	r0, #1
 8004ec4:	f7fe fb6a 	bl	800359c <osDelay>
	  if(m2State == On){
 8004ec8:	e7cc      	b.n	8004e64 <motor1Loop+0x8>
 8004eca:	bf00      	nop
 8004ecc:	20000009 	.word	0x20000009
 8004ed0:	200019dd 	.word	0x200019dd
 8004ed4:	2000000c 	.word	0x2000000c
 8004ed8:	200019e0 	.word	0x200019e0

08004edc <controlLoop>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_controlLoop */
void controlLoop(void const * argument)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN controlLoop */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8004ee4:	2001      	movs	r0, #1
 8004ee6:	f7fe fb59 	bl	800359c <osDelay>
 8004eea:	e7fb      	b.n	8004ee4 <controlLoop+0x8>

08004eec <sendPulse>:
* @brief Function implementing the VzdTask thread.
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_VzdLoop */
void sendPulse(void){
 8004eec:	b580      	push	{r7, lr}
 8004eee:	af00      	add	r7, sp, #0
  	TIM17->CNT = 0;
 8004ef0:	4b0f      	ldr	r3, [pc, #60]	; (8004f30 <sendPulse+0x44>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	625a      	str	r2, [r3, #36]	; 0x24
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004efc:	480d      	ldr	r0, [pc, #52]	; (8004f34 <sendPulse+0x48>)
 8004efe:	f7fb fc27 	bl	8000750 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start(&htim17);
 8004f02:	480d      	ldr	r0, [pc, #52]	; (8004f38 <sendPulse+0x4c>)
 8004f04:	f7fc ffd9 	bl	8001eba <HAL_TIM_Base_Start>
	while((TIM17->CNT<50));
 8004f08:	bf00      	nop
 8004f0a:	4b09      	ldr	r3, [pc, #36]	; (8004f30 <sendPulse+0x44>)
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0e:	2b31      	cmp	r3, #49	; 0x31
 8004f10:	d9fb      	bls.n	8004f0a <sendPulse+0x1e>
  	HAL_TIM_Base_Stop(&htim17);
 8004f12:	4809      	ldr	r0, [pc, #36]	; (8004f38 <sendPulse+0x4c>)
 8004f14:	f7fc ffec 	bl	8001ef0 <HAL_TIM_Base_Stop>
   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004f1e:	4805      	ldr	r0, [pc, #20]	; (8004f34 <sendPulse+0x48>)
 8004f20:	f7fb fc16 	bl	8000750 <HAL_GPIO_WritePin>
  	TIM17->CNT = 0;
 8004f24:	4b02      	ldr	r3, [pc, #8]	; (8004f30 <sendPulse+0x44>)
 8004f26:	2200      	movs	r2, #0
 8004f28:	625a      	str	r2, [r3, #36]	; 0x24
	}
 8004f2a:	bf00      	nop
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	40014800 	.word	0x40014800
 8004f34:	48000800 	.word	0x48000800
 8004f38:	200019f8 	.word	0x200019f8

08004f3c <VzdLoop>:
// && ((TIM17->CNT)<9000)
uint32_t pulseDuration = 0;

void VzdLoop(void const * argument)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN VzdLoop */
  /* Infinite loop */
  for(;;)
  {
	  sendPulse();
 8004f44:	f7ff ffd2 	bl	8004eec <sendPulse>
  	  TIM17->CNT = 0;
 8004f48:	4b11      	ldr	r3, [pc, #68]	; (8004f90 <VzdLoop+0x54>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	625a      	str	r2, [r3, #36]	; 0x24
  	  while(!HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_6)); //wait for pulse
 8004f4e:	bf00      	nop
 8004f50:	2140      	movs	r1, #64	; 0x40
 8004f52:	4810      	ldr	r0, [pc, #64]	; (8004f94 <VzdLoop+0x58>)
 8004f54:	f7fb fbe4 	bl	8000720 <HAL_GPIO_ReadPin>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d0f8      	beq.n	8004f50 <VzdLoop+0x14>
	  HAL_TIM_Base_Start(&htim17);
 8004f5e:	480e      	ldr	r0, [pc, #56]	; (8004f98 <VzdLoop+0x5c>)
 8004f60:	f7fc ffab 	bl	8001eba <HAL_TIM_Base_Start>
  	  while(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_6)); //wait for pulse
 8004f64:	bf00      	nop
 8004f66:	2140      	movs	r1, #64	; 0x40
 8004f68:	480a      	ldr	r0, [pc, #40]	; (8004f94 <VzdLoop+0x58>)
 8004f6a:	f7fb fbd9 	bl	8000720 <HAL_GPIO_ReadPin>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d1f8      	bne.n	8004f66 <VzdLoop+0x2a>
  	  HAL_TIM_Base_Stop(&htim17);
 8004f74:	4808      	ldr	r0, [pc, #32]	; (8004f98 <VzdLoop+0x5c>)
 8004f76:	f7fc ffbb 	bl	8001ef0 <HAL_TIM_Base_Stop>
  	  pulseDuration = TIM17->CNT;
 8004f7a:	4b05      	ldr	r3, [pc, #20]	; (8004f90 <VzdLoop+0x54>)
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7e:	4a07      	ldr	r2, [pc, #28]	; (8004f9c <VzdLoop+0x60>)
 8004f80:	6013      	str	r3, [r2, #0]

  	  TIM17->CNT = 0;
 8004f82:	4b03      	ldr	r3, [pc, #12]	; (8004f90 <VzdLoop+0x54>)
 8004f84:	2200      	movs	r2, #0
 8004f86:	625a      	str	r2, [r3, #36]	; 0x24
	  osDelay(1);
 8004f88:	2001      	movs	r0, #1
 8004f8a:	f7fe fb07 	bl	800359c <osDelay>
	  sendPulse();
 8004f8e:	e7d9      	b.n	8004f44 <VzdLoop+0x8>
 8004f90:	40014800 	.word	0x40014800
 8004f94:	48000800 	.word	0x48000800
 8004f98:	200019f8 	.word	0x200019f8
 8004f9c:	200019e4 	.word	0x200019e4

08004fa0 <backupLoop1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_backupLoop1 */
void backupLoop1(void const * argument)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN backupLoop1 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8004fa8:	2001      	movs	r0, #1
 8004faa:	f7fe faf7 	bl	800359c <osDelay>
 8004fae:	e7fb      	b.n	8004fa8 <backupLoop1+0x8>

08004fb0 <EncoLoop>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_EncoLoop */
void EncoLoop(void const * argument)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EncoLoop */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8004fb8:	2001      	movs	r0, #1
 8004fba:	f7fe faef 	bl	800359c <osDelay>
 8004fbe:	e7fb      	b.n	8004fb8 <EncoLoop+0x8>

08004fc0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a04      	ldr	r2, [pc, #16]	; (8004fe0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d101      	bne.n	8004fd6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8004fd2:	f7fb f91b 	bl	800020c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8004fd6:	bf00      	nop
 8004fd8:	3708      	adds	r7, #8
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	40012c00 	.word	0x40012c00

08004fe4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004fe8:	bf00      	nop
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
	...

08004ff4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b082      	sub	sp, #8
 8004ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ffa:	4a11      	ldr	r2, [pc, #68]	; (8005040 <HAL_MspInit+0x4c>)
 8004ffc:	4b10      	ldr	r3, [pc, #64]	; (8005040 <HAL_MspInit+0x4c>)
 8004ffe:	699b      	ldr	r3, [r3, #24]
 8005000:	f043 0301 	orr.w	r3, r3, #1
 8005004:	6193      	str	r3, [r2, #24]
 8005006:	4b0e      	ldr	r3, [pc, #56]	; (8005040 <HAL_MspInit+0x4c>)
 8005008:	699b      	ldr	r3, [r3, #24]
 800500a:	f003 0301 	and.w	r3, r3, #1
 800500e:	607b      	str	r3, [r7, #4]
 8005010:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005012:	4a0b      	ldr	r2, [pc, #44]	; (8005040 <HAL_MspInit+0x4c>)
 8005014:	4b0a      	ldr	r3, [pc, #40]	; (8005040 <HAL_MspInit+0x4c>)
 8005016:	69db      	ldr	r3, [r3, #28]
 8005018:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800501c:	61d3      	str	r3, [r2, #28]
 800501e:	4b08      	ldr	r3, [pc, #32]	; (8005040 <HAL_MspInit+0x4c>)
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005026:	603b      	str	r3, [r7, #0]
 8005028:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800502a:	2200      	movs	r2, #0
 800502c:	210f      	movs	r1, #15
 800502e:	f06f 0001 	mvn.w	r0, #1
 8005032:	f7fb f9bd 	bl	80003b0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005036:	bf00      	nop
 8005038:	3708      	adds	r7, #8
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
 800503e:	bf00      	nop
 8005040:	40021000 	.word	0x40021000

08005044 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8005044:	b480      	push	{r7}
 8005046:	b085      	sub	sp, #20
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a0a      	ldr	r2, [pc, #40]	; (800507c <HAL_TIM_PWM_MspInit+0x38>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d10b      	bne.n	800506e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005056:	4a0a      	ldr	r2, [pc, #40]	; (8005080 <HAL_TIM_PWM_MspInit+0x3c>)
 8005058:	4b09      	ldr	r3, [pc, #36]	; (8005080 <HAL_TIM_PWM_MspInit+0x3c>)
 800505a:	69db      	ldr	r3, [r3, #28]
 800505c:	f043 0302 	orr.w	r3, r3, #2
 8005060:	61d3      	str	r3, [r2, #28]
 8005062:	4b07      	ldr	r3, [pc, #28]	; (8005080 <HAL_TIM_PWM_MspInit+0x3c>)
 8005064:	69db      	ldr	r3, [r3, #28]
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	60fb      	str	r3, [r7, #12]
 800506c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800506e:	bf00      	nop
 8005070:	3714      	adds	r7, #20
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	40000400 	.word	0x40000400
 8005080:	40021000 	.word	0x40021000

08005084 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005084:	b480      	push	{r7}
 8005086:	b085      	sub	sp, #20
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a0a      	ldr	r2, [pc, #40]	; (80050bc <HAL_TIM_Base_MspInit+0x38>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d10b      	bne.n	80050ae <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8005096:	4a0a      	ldr	r2, [pc, #40]	; (80050c0 <HAL_TIM_Base_MspInit+0x3c>)
 8005098:	4b09      	ldr	r3, [pc, #36]	; (80050c0 <HAL_TIM_Base_MspInit+0x3c>)
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050a0:	6193      	str	r3, [r2, #24]
 80050a2:	4b07      	ldr	r3, [pc, #28]	; (80050c0 <HAL_TIM_Base_MspInit+0x3c>)
 80050a4:	699b      	ldr	r3, [r3, #24]
 80050a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050aa:	60fb      	str	r3, [r7, #12]
 80050ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 80050ae:	bf00      	nop
 80050b0:	3714      	adds	r7, #20
 80050b2:	46bd      	mov	sp, r7
 80050b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	40014800 	.word	0x40014800
 80050c0:	40021000 	.word	0x40021000

080050c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b08a      	sub	sp, #40	; 0x28
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050cc:	f107 0314 	add.w	r3, r7, #20
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]
 80050d4:	605a      	str	r2, [r3, #4]
 80050d6:	609a      	str	r2, [r3, #8]
 80050d8:	60da      	str	r2, [r3, #12]
 80050da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a1f      	ldr	r2, [pc, #124]	; (8005160 <HAL_TIM_MspPostInit+0x9c>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d138      	bne.n	8005158 <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050e6:	4a1f      	ldr	r2, [pc, #124]	; (8005164 <HAL_TIM_MspPostInit+0xa0>)
 80050e8:	4b1e      	ldr	r3, [pc, #120]	; (8005164 <HAL_TIM_MspPostInit+0xa0>)
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050f0:	6153      	str	r3, [r2, #20]
 80050f2:	4b1c      	ldr	r3, [pc, #112]	; (8005164 <HAL_TIM_MspPostInit+0xa0>)
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050fa:	613b      	str	r3, [r7, #16]
 80050fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80050fe:	4a19      	ldr	r2, [pc, #100]	; (8005164 <HAL_TIM_MspPostInit+0xa0>)
 8005100:	4b18      	ldr	r3, [pc, #96]	; (8005164 <HAL_TIM_MspPostInit+0xa0>)
 8005102:	695b      	ldr	r3, [r3, #20]
 8005104:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005108:	6153      	str	r3, [r2, #20]
 800510a:	4b16      	ldr	r3, [pc, #88]	; (8005164 <HAL_TIM_MspPostInit+0xa0>)
 800510c:	695b      	ldr	r3, [r3, #20]
 800510e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005112:	60fb      	str	r3, [r7, #12]
 8005114:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8005116:	2350      	movs	r3, #80	; 0x50
 8005118:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800511a:	2302      	movs	r3, #2
 800511c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800511e:	2300      	movs	r3, #0
 8005120:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005122:	2303      	movs	r3, #3
 8005124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005126:	2302      	movs	r3, #2
 8005128:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800512a:	f107 0314 	add.w	r3, r7, #20
 800512e:	4619      	mov	r1, r3
 8005130:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005134:	f7fb f966 	bl	8000404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005138:	2303      	movs	r3, #3
 800513a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800513c:	2302      	movs	r3, #2
 800513e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005140:	2300      	movs	r3, #0
 8005142:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005144:	2300      	movs	r3, #0
 8005146:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005148:	2302      	movs	r3, #2
 800514a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800514c:	f107 0314 	add.w	r3, r7, #20
 8005150:	4619      	mov	r1, r3
 8005152:	4805      	ldr	r0, [pc, #20]	; (8005168 <HAL_TIM_MspPostInit+0xa4>)
 8005154:	f7fb f956 	bl	8000404 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005158:	bf00      	nop
 800515a:	3728      	adds	r7, #40	; 0x28
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	40000400 	.word	0x40000400
 8005164:	40021000 	.word	0x40021000
 8005168:	48000400 	.word	0x48000400

0800516c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b08a      	sub	sp, #40	; 0x28
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005174:	f107 0314 	add.w	r3, r7, #20
 8005178:	2200      	movs	r2, #0
 800517a:	601a      	str	r2, [r3, #0]
 800517c:	605a      	str	r2, [r3, #4]
 800517e:	609a      	str	r2, [r3, #8]
 8005180:	60da      	str	r2, [r3, #12]
 8005182:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a17      	ldr	r2, [pc, #92]	; (80051e8 <HAL_UART_MspInit+0x7c>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d128      	bne.n	80051e0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800518e:	4a17      	ldr	r2, [pc, #92]	; (80051ec <HAL_UART_MspInit+0x80>)
 8005190:	4b16      	ldr	r3, [pc, #88]	; (80051ec <HAL_UART_MspInit+0x80>)
 8005192:	69db      	ldr	r3, [r3, #28]
 8005194:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005198:	61d3      	str	r3, [r2, #28]
 800519a:	4b14      	ldr	r3, [pc, #80]	; (80051ec <HAL_UART_MspInit+0x80>)
 800519c:	69db      	ldr	r3, [r3, #28]
 800519e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051a2:	613b      	str	r3, [r7, #16]
 80051a4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051a6:	4a11      	ldr	r2, [pc, #68]	; (80051ec <HAL_UART_MspInit+0x80>)
 80051a8:	4b10      	ldr	r3, [pc, #64]	; (80051ec <HAL_UART_MspInit+0x80>)
 80051aa:	695b      	ldr	r3, [r3, #20]
 80051ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80051b0:	6153      	str	r3, [r2, #20]
 80051b2:	4b0e      	ldr	r3, [pc, #56]	; (80051ec <HAL_UART_MspInit+0x80>)
 80051b4:	695b      	ldr	r3, [r3, #20]
 80051b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051ba:	60fb      	str	r3, [r7, #12]
 80051bc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80051be:	230c      	movs	r3, #12
 80051c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051c2:	2302      	movs	r3, #2
 80051c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051c6:	2300      	movs	r3, #0
 80051c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051ca:	2300      	movs	r3, #0
 80051cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80051ce:	2307      	movs	r3, #7
 80051d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051d2:	f107 0314 	add.w	r3, r7, #20
 80051d6:	4619      	mov	r1, r3
 80051d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80051dc:	f7fb f912 	bl	8000404 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80051e0:	bf00      	nop
 80051e2:	3728      	adds	r7, #40	; 0x28
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	40004400 	.word	0x40004400
 80051ec:	40021000 	.word	0x40021000

080051f0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	b08c      	sub	sp, #48	; 0x30
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80051f8:	2300      	movs	r3, #0
 80051fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80051fc:	2300      	movs	r3, #0
 80051fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 8005200:	2200      	movs	r2, #0
 8005202:	6879      	ldr	r1, [r7, #4]
 8005204:	2019      	movs	r0, #25
 8005206:	f7fb f8d3 	bl	80003b0 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 800520a:	2019      	movs	r0, #25
 800520c:	f7fb f8ec 	bl	80003e8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8005210:	4a1e      	ldr	r2, [pc, #120]	; (800528c <HAL_InitTick+0x9c>)
 8005212:	4b1e      	ldr	r3, [pc, #120]	; (800528c <HAL_InitTick+0x9c>)
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800521a:	6193      	str	r3, [r2, #24]
 800521c:	4b1b      	ldr	r3, [pc, #108]	; (800528c <HAL_InitTick+0x9c>)
 800521e:	699b      	ldr	r3, [r3, #24]
 8005220:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005224:	60fb      	str	r3, [r7, #12]
 8005226:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005228:	f107 0210 	add.w	r2, r7, #16
 800522c:	f107 0314 	add.w	r3, r7, #20
 8005230:	4611      	mov	r1, r2
 8005232:	4618      	mov	r0, r3
 8005234:	f7fc fbc8 	bl	80019c8 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8005238:	f7fc fba4 	bl	8001984 <HAL_RCC_GetPCLK2Freq>
 800523c:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800523e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005240:	4a13      	ldr	r2, [pc, #76]	; (8005290 <HAL_InitTick+0xa0>)
 8005242:	fba2 2303 	umull	r2, r3, r2, r3
 8005246:	0c9b      	lsrs	r3, r3, #18
 8005248:	3b01      	subs	r3, #1
 800524a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800524c:	4b11      	ldr	r3, [pc, #68]	; (8005294 <HAL_InitTick+0xa4>)
 800524e:	4a12      	ldr	r2, [pc, #72]	; (8005298 <HAL_InitTick+0xa8>)
 8005250:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8005252:	4b10      	ldr	r3, [pc, #64]	; (8005294 <HAL_InitTick+0xa4>)
 8005254:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005258:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800525a:	4a0e      	ldr	r2, [pc, #56]	; (8005294 <HAL_InitTick+0xa4>)
 800525c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800525e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8005260:	4b0c      	ldr	r3, [pc, #48]	; (8005294 <HAL_InitTick+0xa4>)
 8005262:	2200      	movs	r2, #0
 8005264:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005266:	4b0b      	ldr	r3, [pc, #44]	; (8005294 <HAL_InitTick+0xa4>)
 8005268:	2200      	movs	r2, #0
 800526a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800526c:	4809      	ldr	r0, [pc, #36]	; (8005294 <HAL_InitTick+0xa4>)
 800526e:	f7fc fdf9 	bl	8001e64 <HAL_TIM_Base_Init>
 8005272:	4603      	mov	r3, r0
 8005274:	2b00      	cmp	r3, #0
 8005276:	d104      	bne.n	8005282 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8005278:	4806      	ldr	r0, [pc, #24]	; (8005294 <HAL_InitTick+0xa4>)
 800527a:	f7fc fe64 	bl	8001f46 <HAL_TIM_Base_Start_IT>
 800527e:	4603      	mov	r3, r0
 8005280:	e000      	b.n	8005284 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8005282:	2301      	movs	r3, #1
}
 8005284:	4618      	mov	r0, r3
 8005286:	3730      	adds	r7, #48	; 0x30
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40021000 	.word	0x40021000
 8005290:	431bde83 	.word	0x431bde83
 8005294:	20001af8 	.word	0x20001af8
 8005298:	40012c00 	.word	0x40012c00

0800529c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800529c:	b480      	push	{r7}
 800529e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80052a0:	bf00      	nop
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr

080052aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80052aa:	b480      	push	{r7}
 80052ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80052ae:	e7fe      	b.n	80052ae <HardFault_Handler+0x4>

080052b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80052b0:	b480      	push	{r7}
 80052b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80052b4:	e7fe      	b.n	80052b4 <MemManage_Handler+0x4>

080052b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80052b6:	b480      	push	{r7}
 80052b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80052ba:	e7fe      	b.n	80052ba <BusFault_Handler+0x4>

080052bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80052bc:	b480      	push	{r7}
 80052be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80052c0:	e7fe      	b.n	80052c0 <UsageFault_Handler+0x4>

080052c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80052c2:	b480      	push	{r7}
 80052c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80052c6:	bf00      	nop
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80052d4:	4802      	ldr	r0, [pc, #8]	; (80052e0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80052d6:	f7fc fecd 	bl	8002074 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80052da:	bf00      	nop
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	20001af8 	.word	0x20001af8

080052e4 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80052e4:	b480      	push	{r7}
 80052e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80052e8:	4a1f      	ldr	r2, [pc, #124]	; (8005368 <SystemInit+0x84>)
 80052ea:	4b1f      	ldr	r3, [pc, #124]	; (8005368 <SystemInit+0x84>)
 80052ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80052f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80052f8:	4a1c      	ldr	r2, [pc, #112]	; (800536c <SystemInit+0x88>)
 80052fa:	4b1c      	ldr	r3, [pc, #112]	; (800536c <SystemInit+0x88>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f043 0301 	orr.w	r3, r3, #1
 8005302:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8005304:	4919      	ldr	r1, [pc, #100]	; (800536c <SystemInit+0x88>)
 8005306:	4b19      	ldr	r3, [pc, #100]	; (800536c <SystemInit+0x88>)
 8005308:	685a      	ldr	r2, [r3, #4]
 800530a:	4b19      	ldr	r3, [pc, #100]	; (8005370 <SystemInit+0x8c>)
 800530c:	4013      	ands	r3, r2
 800530e:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8005310:	4a16      	ldr	r2, [pc, #88]	; (800536c <SystemInit+0x88>)
 8005312:	4b16      	ldr	r3, [pc, #88]	; (800536c <SystemInit+0x88>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800531a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800531e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005320:	4a12      	ldr	r2, [pc, #72]	; (800536c <SystemInit+0x88>)
 8005322:	4b12      	ldr	r3, [pc, #72]	; (800536c <SystemInit+0x88>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800532a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800532c:	4a0f      	ldr	r2, [pc, #60]	; (800536c <SystemInit+0x88>)
 800532e:	4b0f      	ldr	r3, [pc, #60]	; (800536c <SystemInit+0x88>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8005336:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8005338:	4a0c      	ldr	r2, [pc, #48]	; (800536c <SystemInit+0x88>)
 800533a:	4b0c      	ldr	r3, [pc, #48]	; (800536c <SystemInit+0x88>)
 800533c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800533e:	f023 030f 	bic.w	r3, r3, #15
 8005342:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8005344:	4909      	ldr	r1, [pc, #36]	; (800536c <SystemInit+0x88>)
 8005346:	4b09      	ldr	r3, [pc, #36]	; (800536c <SystemInit+0x88>)
 8005348:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800534a:	4b0a      	ldr	r3, [pc, #40]	; (8005374 <SystemInit+0x90>)
 800534c:	4013      	ands	r3, r2
 800534e:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8005350:	4b06      	ldr	r3, [pc, #24]	; (800536c <SystemInit+0x88>)
 8005352:	2200      	movs	r2, #0
 8005354:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005356:	4b04      	ldr	r3, [pc, #16]	; (8005368 <SystemInit+0x84>)
 8005358:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800535c:	609a      	str	r2, [r3, #8]
#endif
}
 800535e:	bf00      	nop
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr
 8005368:	e000ed00 	.word	0xe000ed00
 800536c:	40021000 	.word	0x40021000
 8005370:	f87fc00c 	.word	0xf87fc00c
 8005374:	ff00fccc 	.word	0xff00fccc

08005378 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005378:	f8df d034 	ldr.w	sp, [pc, #52]	; 80053b0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800537c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800537e:	e003      	b.n	8005388 <LoopCopyDataInit>

08005380 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005380:	4b0c      	ldr	r3, [pc, #48]	; (80053b4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005382:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005384:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005386:	3104      	adds	r1, #4

08005388 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005388:	480b      	ldr	r0, [pc, #44]	; (80053b8 <LoopForever+0xa>)
	ldr	r3, =_edata
 800538a:	4b0c      	ldr	r3, [pc, #48]	; (80053bc <LoopForever+0xe>)
	adds	r2, r0, r1
 800538c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800538e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005390:	d3f6      	bcc.n	8005380 <CopyDataInit>
	ldr	r2, =_sbss
 8005392:	4a0b      	ldr	r2, [pc, #44]	; (80053c0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005394:	e002      	b.n	800539c <LoopFillZerobss>

08005396 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005396:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005398:	f842 3b04 	str.w	r3, [r2], #4

0800539c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800539c:	4b09      	ldr	r3, [pc, #36]	; (80053c4 <LoopForever+0x16>)
	cmp	r2, r3
 800539e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80053a0:	d3f9      	bcc.n	8005396 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80053a2:	f7ff ff9f 	bl	80052e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80053a6:	f000 f811 	bl	80053cc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80053aa:	f7ff fa05 	bl	80047b8 <main>

080053ae <LoopForever>:

LoopForever:
    b LoopForever
 80053ae:	e7fe      	b.n	80053ae <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80053b0:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80053b4:	08005560 	.word	0x08005560
	ldr	r0, =_sdata
 80053b8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80053bc:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 80053c0:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 80053c4:	20001b38 	.word	0x20001b38

080053c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80053c8:	e7fe      	b.n	80053c8 <ADC1_2_IRQHandler>
	...

080053cc <__libc_init_array>:
 80053cc:	b570      	push	{r4, r5, r6, lr}
 80053ce:	4e0d      	ldr	r6, [pc, #52]	; (8005404 <__libc_init_array+0x38>)
 80053d0:	4c0d      	ldr	r4, [pc, #52]	; (8005408 <__libc_init_array+0x3c>)
 80053d2:	1ba4      	subs	r4, r4, r6
 80053d4:	10a4      	asrs	r4, r4, #2
 80053d6:	2500      	movs	r5, #0
 80053d8:	42a5      	cmp	r5, r4
 80053da:	d109      	bne.n	80053f0 <__libc_init_array+0x24>
 80053dc:	4e0b      	ldr	r6, [pc, #44]	; (800540c <__libc_init_array+0x40>)
 80053de:	4c0c      	ldr	r4, [pc, #48]	; (8005410 <__libc_init_array+0x44>)
 80053e0:	f000 f820 	bl	8005424 <_init>
 80053e4:	1ba4      	subs	r4, r4, r6
 80053e6:	10a4      	asrs	r4, r4, #2
 80053e8:	2500      	movs	r5, #0
 80053ea:	42a5      	cmp	r5, r4
 80053ec:	d105      	bne.n	80053fa <__libc_init_array+0x2e>
 80053ee:	bd70      	pop	{r4, r5, r6, pc}
 80053f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80053f4:	4798      	blx	r3
 80053f6:	3501      	adds	r5, #1
 80053f8:	e7ee      	b.n	80053d8 <__libc_init_array+0xc>
 80053fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80053fe:	4798      	blx	r3
 8005400:	3501      	adds	r5, #1
 8005402:	e7f2      	b.n	80053ea <__libc_init_array+0x1e>
 8005404:	08005558 	.word	0x08005558
 8005408:	08005558 	.word	0x08005558
 800540c:	08005558 	.word	0x08005558
 8005410:	0800555c 	.word	0x0800555c

08005414 <memset>:
 8005414:	4402      	add	r2, r0
 8005416:	4603      	mov	r3, r0
 8005418:	4293      	cmp	r3, r2
 800541a:	d100      	bne.n	800541e <memset+0xa>
 800541c:	4770      	bx	lr
 800541e:	f803 1b01 	strb.w	r1, [r3], #1
 8005422:	e7f9      	b.n	8005418 <memset+0x4>

08005424 <_init>:
 8005424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005426:	bf00      	nop
 8005428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800542a:	bc08      	pop	{r3}
 800542c:	469e      	mov	lr, r3
 800542e:	4770      	bx	lr

08005430 <_fini>:
 8005430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005432:	bf00      	nop
 8005434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005436:	bc08      	pop	{r3}
 8005438:	469e      	mov	lr, r3
 800543a:	4770      	bx	lr
