URL: http://www.cs.virginia.edu/~robins/papers/elmore_journal_final.ps
Refering-URL: http://www.cs.virginia.edu/~robins/publications.html
Root-URL: http://www.cs.virginia.edu
Title: "A New Class of Iterative Steiner Tree Heuristics with Good Performance", "Balancing Minimum Spanning and
Author: [] A. B. Kahng and G. Robins, S. Khuller, B. Raghavachari and N. Young, S. Kim, R. M. Owens and M. J. Irwin, [] I. Lin and D. H. C. Du, M. Marek-Sadowska and S. Lin, 
Note: IEEE Transactions on CAD 11(7), July 1992, pp. 893-902. [23]  Proc. ACM/SIAM Symp. on Discrete Algorithms, January 1993, to appear. [24]  Proc. ACM/IEEE Design Automation Conf., 1992, pp. 687-690. [25] T. Lengauer,  Proc. ACM/IEEE Design Automation Conf., 1990, pp. 103-106. [27]  Proc. IEEE Intl. Conf. on Computer 43  
Abstract: Aided Design, 1989, pp. 94-97. [28] S. Prasitjutrakul and W. J. Kubitz, "A Timing-Driven Global Router for Custom Chip Design", Proc. IEEE Intl. Conf. on Computer-Aided Design, 1990, pp. 48-51. [29] A. Prim, "Shortest Connecting Networks and Some Generalizations", Bell System Tech. J. 36 (1957), pp. 1389-1401. [30] S. K. Rao, P. Sadayappan, F. K. Hwang and P. W. Shor, "The Rectilinear Steiner Arborescence Prob lem", Algorithmica 7 (1992), pp. 277-288. [31] G. Robins, "On Optimal Interconnections", Ph.D. thesis (technical report CSD TR-920024), CS De partment, University of California, Los Angeles, June 1992. [32] J. Rubinstein, P. Penfield, and M. A. Horowitz, "Signal Delay in RC Tree Networks", IEEE Trans. on CAD 2(3) (1983), pp. 202-211. [33] A. Srinivasan, K. Chaudhary and E. S. Kuh, "RITUAL: A Performance Driven Placement Algorithm for Small-Cell ICs", Proc. IEEE Intl. Conf. on Computer-Aided Design, 1991, pp. 48-51. [34] S. Sutanthavibul and E. Shragowitz, "Adaptive Timing-Driven Layout for High Speed VLSI", Proc. ACM/IEEE Design Automation Conf., 1990, pp. 90-95. [35] S. Teig, R. L. Smith and J. Seaton, "Timing Driven Layout of Cell-Based ICs", VLSI Systems Design, May 1986, pp. 63-73. [36] R. S. Tsay, "Exact Zero Skew", Proc. IEEE Intl. Conference on Computer-Aided Design, 1991, pp. 336-339. [37] D. Zhou, F. P. Preparata and S. M. Kang, "Interconnection Delay in Very High-speed VLSI", IEEE Trans. on Circuits and Systems 38(7), 1991. [38] D. Zhou, S. Su, F. Tsui, D. S. Gao and J. Cong, "Analysis of Trees of Transmission Lines", technical report UCLA CSD-920010. 
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> C. J. Alpert, T. C. Hu, J. H. Huang and A. B. Kahng, </author> <title> "A Direct Combination of the Prim and Dijkstra Constructions for Improved Performance-Driven Global Routing", </title> <type> technical report CSD-920051, </type> <institution> UCLA Department of Computer Science, </institution> <year> 1992. </year>
Reference: [2] <author> T. G. Andrews, ed., </author> <title> Methods of Psychology, </title> <address> New York, </address> <publisher> John Wiley, </publisher> <year> 1948. </year>
Reference: [3] <author> B. Awerbuch, A. Baratz and D. Peleg, </author> <title> "Cost-Sensitive Analysis of Communication Protocols", </title> <booktitle> Proc. ACM Symp. on Principles of Distributed Computing, </booktitle> <year> 1990, </year> <pages> pp. 177-187. </pages>
Reference: [4] <author> Barrera, T., J. Griffith, G. Robins and T. Zhang, </author> <title> "Narrowing the Gap: Near-Optimal Steiner Trees in Polynomial Time", </title> <booktitle> Proc. IEEE Intl. ASIC Conf., </booktitle> <address> Rochester, </address> <month> Sept. </month> <year> 1993, </year> <pages> pp. 87-90. </pages>
Reference: [5] <author> K. D. Boese, J. Cong, A. B. Kahng, K. S. Leung and D. Zhou, </author> <title> "On High-Speed VLSI Interconnects: </title> <booktitle> Analysis and Design" Proc. Asia-Pacific Conf. on Circuits and Systems, </booktitle> <month> Sept. </month> <year> 1992, </year> <pages> pp. 35-40. </pages>
Reference: [6] <author> K.D. Boese, A. B. Kahng and G. Robins, </author> <title> "High-Performance Routing Trees with Identified Critical Sinks", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <month> June </month> <year> 1993, </year> <pages> pp. 182-187. </pages>
Reference: [7] <author> K. D. Boese, A. B. Kahng, B. A. McCoy and G. Robins, </author> <title> "Fidelity and Near-Optimality of Elmore-Based Routing Constructions", </title> <booktitle> Proc. IEEE Intl. Conf. on Computer Design, </booktitle> <month> October </month> <year> 1993, </year> <pages> pp. 81-84. </pages>
Reference: [8] <author> D.-S. Chen and M. Sarrafzadeh, </author> <title> "A Wire-Length Minimization Algorithm for Single-Layer Layouts", </title> <booktitle> Proc. IEEE Intl. Conference on Computer-Aided Design, </booktitle> <year> 1992, </year> <pages> pp. 390-393. </pages>
Reference: [9] <author> J. P. Cohoon and L. J. Randall, </author> <title> "Critical Net Routing", </title> <booktitle> Proc. IEEE Intl. Conf. on Computer Design, </booktitle> <year> 1991, </year> <pages> pp. 174-177. </pages>
Reference: [10] <author> J. Cong, A. B. Kahng, G. Robins, M. Sarrafzadeh, and C. K. Wong, </author> <title> "Provably Good Performance-Driven Global Routing", </title> <journal> IEEE Trans. on CAD 11(6), </journal> <month> June </month> <year> 1992, </year> <pages> pp. 739-752. </pages>
Reference: [11] <author> J. Cong, K.-S. Leung and D. Zhou, </author> <title> "Performance-Driven Interconnect Design Based on Distributed RC Delay Model", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1993, </year> <pages> pp. 606-611. </pages>
Reference: [12] <author> E. W. Dijkstra, </author> <title> "A Note on Two Problems in Connection With Graphs", </title> <journal> Numerische Mathematik 1(1959), </journal> <pages> pp. 269-271. </pages>
Reference: [13] <author> W. E. Donath, R. J. Norman, B. K. Agrawal, S. E. Bello, S. Y. Han, J. M. Kurtzberg, P. Lowy and R. I. McMillan, </author> <title> "Timing Driven Placement Using Complete Path Delays", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1990, </year> <pages> pp. 84-89. </pages>
Reference: [14] <author> A. E. Dunlop, V. D. Agrawal, D. N. Deutsh, M. F. Jukl, P. Kozak and M. Wiesel, </author> <title> "Chip Layout Optimization Using Critical Path Weighting", </title> <booktitle> Proc. ACM/IEEE Design Automation Conf., </booktitle> <year> 1984, </year> <pages> pp. 133-136. </pages>
Reference: [15] <author> W. C. </author> <title> Elmore, "The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifiers", </title> <editor> J. </editor> <booktitle> Applied Physics 19 (1948), </booktitle> <pages> pp. 55-63. </pages>
Reference: [16] <author> S. </author> <title> Even, Graph Algorithms, </title> <address> Potomac, MD, </address> <publisher> Computer Science Press, </publisher> <year> 1979. </year>
Reference: [17] <author> M. Hanan, </author> <title> "On Steiner's Problem with Rectilinear Distance", </title> <journal> SIAM J. Appl. Math., </journal> <volume> 14 (1966), </volume> <pages> pp. 255-265. </pages>
Reference: [18] <author> P. S. Hauge, R. Nair and E. J. Yoffa, </author> <title> "Circuit Placement for Predictable Performance", </title> <booktitle> Proc. IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <year> 1987, </year> <pages> pp. 88-91. </pages>
Reference: [19] <author> J.-M. Ho, G. Vijayan and C. K. Wong, </author> <title> "New Algorithms for the Rectilinear Steiner Tree Problem", </title> <journal> IEEE Transactions on Computer-Aided Design, </journal> <volume> 9(2), </volume> <year> 1990, </year> <pages> pp. 185-193. </pages>
Reference: [20] <author> M. A. B. Jackson and E. S. Kuh, </author> <title> "Estimating and Optimizing RC Interconnect Delay During Physical Design", </title> <booktitle> Proc. IEEE Intl. Conf. on Circuits and Systems, </booktitle> <year> 1990, </year> <pages> pp. 869-871. </pages>

References-found: 20

