# 16bit-Computer-Structure-Design-VHDL-

#Overview
![alt text](https://github.com/Kvasir8/16bit-Computer-Structure-Design-VHDL-/raw/master/Pics/Diagram/Block%20Diagram.JPG?raw=truetruetrue)

#Result

Load Rx, data : Rx <- Data 
![alt text](https://github.com/Kvasir8/16bit-Computer-Structure-Design-VHDL-/blob/master/Pics/Results/LoadRxdata.JPG?raw=true)
Move Rx, Ry : Rx <- Ry 
![alt text](https://github.com/Kvasir8/16bit-Computer-Structure-Design-VHDL-/blob/master/Pics/Results/MoveRxRy.JPG?raw=true)
Add Rx, Ry : Rx <- Rx+Ry 
![alt text](https://github.com/Kvasir8/16bit-Computer-Structure-Design-VHDL-/blob/master/Pics/Results/Add.JPG?raw=true)
Sub Rx, Ry : Rx <- Rx-Ry 
![alt text](https://github.com/Kvasir8/16bit-Computer-Structure-Design-VHDL-/blob/master/Pics/Results/Sub.JPG?raw=true)
