Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 88d545265fb242caa6b831ec6397f270 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port vga_r [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sim_1/new/sim_1.v:44]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port vga_g [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sim_1/new/sim_1.v:45]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port vga_b [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sim_1/new/sim_1.v:46]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.dcm_25m_clk_wiz
Compiling module xil_defaultlib.dcm_25m
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.smile_rom
Compiling module xil_defaultlib.vga_640x480
Compiling module xil_defaultlib.top_flyinglogo
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
