// Seed: 4020396613
module module_0 #(
    parameter id_3 = 32'd90
) (
    id_1,
    id_2
);
  output wire id_2;
  output uwire id_1;
  assign module_1.id_3 = 0;
  logic _id_3;
  wire [id_3 : -1] id_4;
  id_5 :
  assert property (@(posedge id_3) "")
  else $clog2(10);
  ;
  parameter id_6 = 1;
  assign id_5 = id_3;
  wire id_7;
  assign id_1 = -1;
  assign id_1 = {id_5, 1 - id_7} ? id_4 != id_3 && -1 && -1'h0 : id_7;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wire id_3
);
  wire id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  wire id_6;
  ;
endmodule
