Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 29 20:11:53 2022
| Host         : LAPTOP-RHAK5E3J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LCU_timing_summary_routed.rpt -pb LCU_timing_summary_routed.pb -rpx LCU_timing_summary_routed.rpx -warn_on_violation
| Design       : LCU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: SDU_0/dclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.178        0.000                      0                  153        0.179        0.000                      0                  153        3.750        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.178        0.000                      0                  153        0.179        0.000                      0                  153        3.750        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.178ns  (required time - arrival time)
  Source:                 qdd_1/counter/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qdd_1/counter/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 2.030ns (42.089%)  route 2.793ns (57.911%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  qdd_1/counter/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  qdd_1/counter/cnt_reg[20]/Q
                         net (fo=4, routed)           0.988     6.766    qdd_1/counter/cnt_reg[20]
    SLICE_X6Y60          LUT5 (Prop_lut5_I2_O)        0.124     6.890 r  qdd_1/counter/b_i_11__0/O
                         net (fo=1, routed)           0.798     7.688    qdd_1/counter/b_i_11__0_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.812 r  qdd_1/counter/b_i_5__0/O
                         net (fo=23, routed)          0.684     8.495    qdd_1/counter/b_i_5__0_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124     8.619 r  qdd_1/counter/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.324     8.943    qdd_1/counter/cnt[0]_i_2__0_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.469 r  qdd_1/counter/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.469    qdd_1/counter/cnt_reg[0]_i_1__0_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  qdd_1/counter/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.583    qdd_1/counter/cnt_reg[4]_i_1__0_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  qdd_1/counter/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.697    qdd_1/counter/cnt_reg[8]_i_1__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  qdd_1/counter/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.811    qdd_1/counter/cnt_reg[12]_i_1__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.145 r  qdd_1/counter/cnt_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.145    qdd_1/counter/cnt_reg[16]_i_1__0_n_6
    SLICE_X7Y63          FDRE                                         r  qdd_1/counter/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  qdd_1/counter/cnt_reg[17]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062    15.323    qdd_1/counter/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  5.178    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 qdd_0/counter/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qdd_0/counter/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 2.110ns (43.362%)  route 2.756ns (56.638%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.723     5.326    qdd_0/counter/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  qdd_0/counter/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  qdd_0/counter/cnt_reg[19]/Q
                         net (fo=3, routed)           0.828     6.672    qdd_0/counter/cnt_reg[19]
    SLICE_X7Y57          LUT4 (Prop_lut4_I2_O)        0.124     6.796 r  qdd_0/counter/b_i_8/O
                         net (fo=2, routed)           0.829     7.625    qdd_0/counter/b_i_8_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  qdd_0/counter/b_i_3/O
                         net (fo=23, routed)          1.099     8.848    qdd_0/counter/b_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.124     8.972 r  qdd_0/counter/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.972    qdd_0/counter/cnt[0]_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.505 r  qdd_0/counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    qdd_0/counter/cnt_reg[0]_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  qdd_0/counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    qdd_0/counter/cnt_reg[4]_i_1_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  qdd_0/counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    qdd_0/counter/cnt_reg[8]_i_1_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  qdd_0/counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    qdd_0/counter/cnt_reg[12]_i_1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  qdd_0/counter/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    qdd_0/counter/cnt_reg[16]_i_1_n_0
    SLICE_X6Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.192 r  qdd_0/counter/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.192    qdd_0/counter/cnt_reg[20]_i_1_n_7
    SLICE_X6Y59          FDRE                                         r  qdd_0/counter/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.601    15.024    qdd_0/counter/clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  qdd_0/counter/cnt_reg[20]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.109    15.373    qdd_0/counter/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.373    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 qdd_1/counter/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qdd_1/counter/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 2.009ns (41.835%)  route 2.793ns (58.165%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  qdd_1/counter/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  qdd_1/counter/cnt_reg[20]/Q
                         net (fo=4, routed)           0.988     6.766    qdd_1/counter/cnt_reg[20]
    SLICE_X6Y60          LUT5 (Prop_lut5_I2_O)        0.124     6.890 r  qdd_1/counter/b_i_11__0/O
                         net (fo=1, routed)           0.798     7.688    qdd_1/counter/b_i_11__0_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.812 r  qdd_1/counter/b_i_5__0/O
                         net (fo=23, routed)          0.684     8.495    qdd_1/counter/b_i_5__0_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124     8.619 r  qdd_1/counter/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.324     8.943    qdd_1/counter/cnt[0]_i_2__0_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.469 r  qdd_1/counter/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.469    qdd_1/counter/cnt_reg[0]_i_1__0_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  qdd_1/counter/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.583    qdd_1/counter/cnt_reg[4]_i_1__0_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  qdd_1/counter/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.697    qdd_1/counter/cnt_reg[8]_i_1__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  qdd_1/counter/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.811    qdd_1/counter/cnt_reg[12]_i_1__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.124 r  qdd_1/counter/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.124    qdd_1/counter/cnt_reg[16]_i_1__0_n_4
    SLICE_X7Y63          FDRE                                         r  qdd_1/counter/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  qdd_1/counter/cnt_reg[19]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062    15.323    qdd_1/counter/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 qdd_1/counter/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qdd_1/counter/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 2.033ns (42.125%)  route 2.793ns (57.875%))
  Logic Levels:           9  (CARRY4=6 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  qdd_1/counter/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  qdd_1/counter/cnt_reg[20]/Q
                         net (fo=4, routed)           0.988     6.766    qdd_1/counter/cnt_reg[20]
    SLICE_X6Y60          LUT5 (Prop_lut5_I2_O)        0.124     6.890 r  qdd_1/counter/b_i_11__0/O
                         net (fo=1, routed)           0.798     7.688    qdd_1/counter/b_i_11__0_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.812 r  qdd_1/counter/b_i_5__0/O
                         net (fo=23, routed)          0.684     8.495    qdd_1/counter/b_i_5__0_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124     8.619 r  qdd_1/counter/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.324     8.943    qdd_1/counter/cnt[0]_i_2__0_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.469 r  qdd_1/counter/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.469    qdd_1/counter/cnt_reg[0]_i_1__0_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  qdd_1/counter/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.583    qdd_1/counter/cnt_reg[4]_i_1__0_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  qdd_1/counter/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.697    qdd_1/counter/cnt_reg[8]_i_1__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  qdd_1/counter/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.811    qdd_1/counter/cnt_reg[12]_i_1__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.925 r  qdd_1/counter/cnt_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.925    qdd_1/counter/cnt_reg[16]_i_1__0_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.148 r  qdd_1/counter/cnt_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.148    qdd_1/counter/cnt_reg[20]_i_1__0_n_7
    SLICE_X7Y64          FDRE                                         r  qdd_1/counter/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  qdd_1/counter/cnt_reg[20]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X7Y64          FDRE (Setup_fdre_C_D)        0.062    15.348    qdd_1/counter/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 qdd_0/counter/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qdd_0/counter/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 2.097ns (43.210%)  route 2.756ns (56.790%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.723     5.326    qdd_0/counter/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  qdd_0/counter/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  qdd_0/counter/cnt_reg[19]/Q
                         net (fo=3, routed)           0.828     6.672    qdd_0/counter/cnt_reg[19]
    SLICE_X7Y57          LUT4 (Prop_lut4_I2_O)        0.124     6.796 r  qdd_0/counter/b_i_8/O
                         net (fo=2, routed)           0.829     7.625    qdd_0/counter/b_i_8_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  qdd_0/counter/b_i_3/O
                         net (fo=23, routed)          1.099     8.848    qdd_0/counter/b_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.124     8.972 r  qdd_0/counter/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.972    qdd_0/counter/cnt[0]_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.505 r  qdd_0/counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    qdd_0/counter/cnt_reg[0]_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  qdd_0/counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    qdd_0/counter/cnt_reg[4]_i_1_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  qdd_0/counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    qdd_0/counter/cnt_reg[8]_i_1_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  qdd_0/counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    qdd_0/counter/cnt_reg[12]_i_1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.179 r  qdd_0/counter/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.179    qdd_0/counter/cnt_reg[16]_i_1_n_6
    SLICE_X6Y58          FDRE                                         r  qdd_0/counter/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.602    15.025    qdd_0/counter/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  qdd_0/counter/cnt_reg[17]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.109    15.399    qdd_0/counter/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  5.221    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 qdd_0/counter/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qdd_0/counter/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 2.089ns (43.116%)  route 2.756ns (56.884%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.723     5.326    qdd_0/counter/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  qdd_0/counter/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  qdd_0/counter/cnt_reg[19]/Q
                         net (fo=3, routed)           0.828     6.672    qdd_0/counter/cnt_reg[19]
    SLICE_X7Y57          LUT4 (Prop_lut4_I2_O)        0.124     6.796 r  qdd_0/counter/b_i_8/O
                         net (fo=2, routed)           0.829     7.625    qdd_0/counter/b_i_8_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  qdd_0/counter/b_i_3/O
                         net (fo=23, routed)          1.099     8.848    qdd_0/counter/b_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.124     8.972 r  qdd_0/counter/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.972    qdd_0/counter/cnt[0]_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.505 r  qdd_0/counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    qdd_0/counter/cnt_reg[0]_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  qdd_0/counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    qdd_0/counter/cnt_reg[4]_i_1_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  qdd_0/counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    qdd_0/counter/cnt_reg[8]_i_1_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  qdd_0/counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    qdd_0/counter/cnt_reg[12]_i_1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.171 r  qdd_0/counter/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.171    qdd_0/counter/cnt_reg[16]_i_1_n_4
    SLICE_X6Y58          FDRE                                         r  qdd_0/counter/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.602    15.025    qdd_0/counter/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  qdd_0/counter/cnt_reg[19]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.109    15.399    qdd_0/counter/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 qdd_1/counter/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qdd_1/counter/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.728ns  (logic 1.935ns (40.925%)  route 2.793ns (59.075%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  qdd_1/counter/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  qdd_1/counter/cnt_reg[20]/Q
                         net (fo=4, routed)           0.988     6.766    qdd_1/counter/cnt_reg[20]
    SLICE_X6Y60          LUT5 (Prop_lut5_I2_O)        0.124     6.890 r  qdd_1/counter/b_i_11__0/O
                         net (fo=1, routed)           0.798     7.688    qdd_1/counter/b_i_11__0_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.812 r  qdd_1/counter/b_i_5__0/O
                         net (fo=23, routed)          0.684     8.495    qdd_1/counter/b_i_5__0_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124     8.619 r  qdd_1/counter/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.324     8.943    qdd_1/counter/cnt[0]_i_2__0_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.469 r  qdd_1/counter/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.469    qdd_1/counter/cnt_reg[0]_i_1__0_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  qdd_1/counter/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.583    qdd_1/counter/cnt_reg[4]_i_1__0_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  qdd_1/counter/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.697    qdd_1/counter/cnt_reg[8]_i_1__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  qdd_1/counter/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.811    qdd_1/counter/cnt_reg[12]_i_1__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.050 r  qdd_1/counter/cnt_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.050    qdd_1/counter/cnt_reg[16]_i_1__0_n_5
    SLICE_X7Y63          FDRE                                         r  qdd_1/counter/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  qdd_1/counter/cnt_reg[18]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062    15.323    qdd_1/counter/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 qdd_1/counter/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qdd_1/counter/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.919ns (40.724%)  route 2.793ns (59.276%))
  Logic Levels:           8  (CARRY4=5 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  qdd_1/counter/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  qdd_1/counter/cnt_reg[20]/Q
                         net (fo=4, routed)           0.988     6.766    qdd_1/counter/cnt_reg[20]
    SLICE_X6Y60          LUT5 (Prop_lut5_I2_O)        0.124     6.890 r  qdd_1/counter/b_i_11__0/O
                         net (fo=1, routed)           0.798     7.688    qdd_1/counter/b_i_11__0_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.812 r  qdd_1/counter/b_i_5__0/O
                         net (fo=23, routed)          0.684     8.495    qdd_1/counter/b_i_5__0_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124     8.619 r  qdd_1/counter/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.324     8.943    qdd_1/counter/cnt[0]_i_2__0_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.469 r  qdd_1/counter/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.469    qdd_1/counter/cnt_reg[0]_i_1__0_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  qdd_1/counter/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.583    qdd_1/counter/cnt_reg[4]_i_1__0_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  qdd_1/counter/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.697    qdd_1/counter/cnt_reg[8]_i_1__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.811 r  qdd_1/counter/cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.811    qdd_1/counter/cnt_reg[12]_i_1__0_n_0
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.034 r  qdd_1/counter/cnt_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.034    qdd_1/counter/cnt_reg[16]_i_1__0_n_7
    SLICE_X7Y63          FDRE                                         r  qdd_1/counter/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.598    15.021    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y63          FDRE                                         r  qdd_1/counter/cnt_reg[16]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y63          FDRE (Setup_fdre_C_D)        0.062    15.323    qdd_1/counter/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.034    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 qdd_1/counter/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qdd_1/counter/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.916ns (40.687%)  route 2.793ns (59.313%))
  Logic Levels:           7  (CARRY4=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.719     5.322    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y64          FDRE                                         r  qdd_1/counter/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  qdd_1/counter/cnt_reg[20]/Q
                         net (fo=4, routed)           0.988     6.766    qdd_1/counter/cnt_reg[20]
    SLICE_X6Y60          LUT5 (Prop_lut5_I2_O)        0.124     6.890 r  qdd_1/counter/b_i_11__0/O
                         net (fo=1, routed)           0.798     7.688    qdd_1/counter/b_i_11__0_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.124     7.812 r  qdd_1/counter/b_i_5__0/O
                         net (fo=23, routed)          0.684     8.495    qdd_1/counter/b_i_5__0_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124     8.619 r  qdd_1/counter/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.324     8.943    qdd_1/counter/cnt[0]_i_2__0_n_0
    SLICE_X7Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.469 r  qdd_1/counter/cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.469    qdd_1/counter/cnt_reg[0]_i_1__0_n_0
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.583 r  qdd_1/counter/cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.583    qdd_1/counter/cnt_reg[4]_i_1__0_n_0
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.697 r  qdd_1/counter/cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.697    qdd_1/counter/cnt_reg[8]_i_1__0_n_0
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.031 r  qdd_1/counter/cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.031    qdd_1/counter/cnt_reg[12]_i_1__0_n_6
    SLICE_X7Y62          FDRE                                         r  qdd_1/counter/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.599    15.022    qdd_1/counter/clk_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  qdd_1/counter/cnt_reg[13]/C
                         clock pessimism              0.276    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.062    15.324    qdd_1/counter/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 qdd_0/counter/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            qdd_0/counter/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 2.013ns (42.210%)  route 2.756ns (57.790%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.723     5.326    qdd_0/counter/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  qdd_0/counter/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     5.844 f  qdd_0/counter/cnt_reg[19]/Q
                         net (fo=3, routed)           0.828     6.672    qdd_0/counter/cnt_reg[19]
    SLICE_X7Y57          LUT4 (Prop_lut4_I2_O)        0.124     6.796 r  qdd_0/counter/b_i_8/O
                         net (fo=2, routed)           0.829     7.625    qdd_0/counter/b_i_8_n_0
    SLICE_X7Y56          LUT6 (Prop_lut6_I0_O)        0.124     7.749 r  qdd_0/counter/b_i_3/O
                         net (fo=23, routed)          1.099     8.848    qdd_0/counter/b_i_3_n_0
    SLICE_X6Y54          LUT6 (Prop_lut6_I1_O)        0.124     8.972 r  qdd_0/counter/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000     8.972    qdd_0/counter/cnt[0]_i_5_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.505 r  qdd_0/counter/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    qdd_0/counter/cnt_reg[0]_i_1_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  qdd_0/counter/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    qdd_0/counter/cnt_reg[4]_i_1_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  qdd_0/counter/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    qdd_0/counter/cnt_reg[8]_i_1_n_0
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  qdd_0/counter/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    qdd_0/counter/cnt_reg[12]_i_1_n_0
    SLICE_X6Y58          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.095 r  qdd_0/counter/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.095    qdd_0/counter/cnt_reg[16]_i_1_n_5
    SLICE_X6Y58          FDRE                                         r  qdd_0/counter/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.602    15.025    qdd_0/counter/clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  qdd_0/counter/cnt_reg[18]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X6Y58          FDRE (Setup_fdre_C_D)        0.109    15.399    qdd_0/counter/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 SDU_0/nolabel_line36/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDU_0/dclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.602     1.521    SDU_0/nolabel_line36/clk_IBUF_BUFG
    SLICE_X4Y57          FDRE                                         r  SDU_0/nolabel_line36/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  SDU_0/nolabel_line36/cnt_reg[0]/Q
                         net (fo=2, routed)           0.097     1.759    SDU_0/nolabel_line36/cnt_reg[0]
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  SDU_0/nolabel_line36/dclk_i_1/O
                         net (fo=1, routed)           0.000     1.804    SDU_0/nolabel_line36_n_0
    SLICE_X5Y57          FDRE                                         r  SDU_0/dclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.873     2.038    SDU_0/clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  SDU_0/dclk_reg/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.091     1.625    SDU_0/dclk_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 D1/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_0/cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.602     1.521    D1/clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  D1/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.128     1.649 f  D1/b_reg/Q
                         net (fo=2, routed)           0.070     1.719    D2/en3
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.099     1.818 r  D2/cs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    FSM_0/D[0]
    SLICE_X3Y61          FDRE                                         r  FSM_0/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.875     2.040    FSM_0/clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  FSM_0/cs_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.091     1.612    FSM_0/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 D0/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D1/b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.187%)  route 0.193ns (57.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.602     1.521    D0/clk_IBUF_BUFG
    SLICE_X5Y59          FDRE                                         r  D0/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  D0/b_reg/Q
                         net (fo=3, routed)           0.193     1.856    D1/en2
    SLICE_X3Y61          FDRE                                         r  D1/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.875     2.040    D1/clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  D1/b_reg/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.075     1.635    D1/b_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 D2/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D3/b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.572%)  route 0.190ns (57.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.601     1.520    D2/clk_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  D2/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  D2/b_reg/Q
                         net (fo=2, routed)           0.190     1.852    D3/de2
    SLICE_X3Y61          FDRE                                         r  D3/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.875     2.040    D3/clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  D3/b_reg/C
                         clock pessimism             -0.479     1.560    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.066     1.626    D3/b_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 FSM_0/cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register1_3_1/regfile_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.023%)  route 0.168ns (46.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.602     1.521    FSM_0/clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  FSM_0/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  FSM_0/cs_reg[0]/Q
                         net (fo=12, routed)          0.168     1.831    register1_3_1/regfile_reg[2]_0[0]
    SLICE_X3Y60          LUT5 (Prop_lut5_I2_O)        0.049     1.880 r  register1_3_1/regfile[2]_i_1/O
                         net (fo=1, routed)           0.000     1.880    register1_3_1/regfile[2]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  register1_3_1/regfile_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.875     2.040    register1_3_1/clk_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  register1_3_1/regfile_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.107     1.644    register1_3_1/regfile_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 D1/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_0/cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.821%)  route 0.123ns (35.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.602     1.521    D1/clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  D1/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.128     1.649 r  D1/b_reg/Q
                         net (fo=2, routed)           0.123     1.773    FSM_0/reg_0/en3
    SLICE_X3Y60          LUT4 (Prop_lut4_I2_O)        0.099     1.872 r  FSM_0/reg_0/cs[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    FSM_0/reg_0_n_0
    SLICE_X3Y60          FDRE                                         r  FSM_0/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.875     2.040    FSM_0/clk_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  FSM_0/cs_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.091     1.628    FSM_0/cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 FSM_0/cs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register1_3_1/regfile_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.493%)  route 0.168ns (47.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.602     1.521    FSM_0/clk_IBUF_BUFG
    SLICE_X3Y61          FDRE                                         r  FSM_0/cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  FSM_0/cs_reg[0]/Q
                         net (fo=12, routed)          0.168     1.831    register1_3_1/regfile_reg[2]_0[0]
    SLICE_X3Y60          LUT4 (Prop_lut4_I1_O)        0.045     1.876 r  register1_3_1/regfile[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    register1_3_1/regfile[1]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  register1_3_1/regfile_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.875     2.040    register1_3_1/clk_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  register1_3_1/regfile_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.092     1.629    register1_3_1/regfile_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FSM_0/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_0/reg_0/regfile_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.588%)  route 0.197ns (51.412%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.602     1.521    FSM_0/clk_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  FSM_0/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  FSM_0/cs_reg[1]/Q
                         net (fo=17, routed)          0.197     1.859    FSM_0/reg_0/Q[1]
    SLICE_X2Y60          LUT6 (Prop_lut6_I3_O)        0.045     1.904 r  FSM_0/reg_0/regfile[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    FSM_0/reg_0/regfile[0]_i_1_n_0
    SLICE_X2Y60          FDRE                                         r  FSM_0/reg_0/regfile_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.875     2.040    FSM_0/reg_0/clk_IBUF_BUFG
    SLICE_X2Y60          FDRE                                         r  FSM_0/reg_0/regfile_reg[0]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X2Y60          FDRE (Hold_fdre_C_D)         0.120     1.654    FSM_0/reg_0/regfile_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 register8_4_0/regfile_reg_r1_0_7_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register1_4_0/regfile_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.603     1.522    register8_4_0/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y59          RAMD32                                       r  register8_4_0/regfile_reg_r1_0_7_0_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.916 r  register8_4_0/regfile_reg_r1_0_7_0_3/RAMB/O
                         net (fo=1, routed)           0.000     1.916    register1_4_0/rd1[2]
    SLICE_X2Y59          FDRE                                         r  register1_4_0/regfile_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.876     2.041    register1_4_0/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  register1_4_0/regfile_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.131     1.653    register1_4_0/regfile_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 register8_4_0/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register1_4_0/regfile_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.603     1.522    register8_4_0/regfile_reg_r1_0_7_0_3/WCLK
    SLICE_X2Y59          RAMD32                                       r  register8_4_0/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     1.910 r  register8_4_0/regfile_reg_r1_0_7_0_3/RAMB_D1/O
                         net (fo=1, routed)           0.000     1.910    register1_4_0/rd1[3]
    SLICE_X2Y59          FDRE                                         r  register1_4_0/regfile_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.876     2.041    register1_4_0/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  register1_4_0/regfile_reg[3]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121     1.643    register1_4_0/regfile_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y59     D0/b_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y61     D1/b_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y61     D2/b_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y61     D3/b_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y61     FSM_0/cs_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y60     FSM_0/cs_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y60     FSM_0/reg_0/regfile_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y59     FSM_0/reg_0/regfile_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y57     SDU_0/dclk_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y59     register8_4_0/regfile_reg_r1_0_7_0_3/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y58     register8_4_0/regfile_reg_r2_0_7_0_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y58     register8_4_0/regfile_reg_r2_0_7_0_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y58     register8_4_0/regfile_reg_r2_0_7_0_3/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y58     register8_4_0/regfile_reg_r2_0_7_0_3/RAMB_D1/CLK



