%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:676: Operator COND expects 64 bits on the Conditional True, but Conditional True's REPLICATE generates 32 bits.
                                                                                           : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  assign obuf_data0_in[63:0] = ibuf_buf_byp ? (lsu_addr_dc5[3] ? {
                                                               ^
                ... Use "/* verilator lint_off WIDTH */" and lint_on around source to disable this message.
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:676: Operator COND expects 64 bits on the Conditional False, but Conditional False's REPLICATE generates 32 bits.
                                                                                           : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  assign obuf_data0_in[63:0] = ibuf_buf_byp ? (lsu_addr_dc5[3] ? {
                                                               ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1035: Operator COND expects 64 bits on the Conditional True, but Conditional True's SEL generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
          buf_data_in[i]   = (ibuf_drain_vld & (i == ibuf_tag)) ? ibuf_data_out[31:0] : store_data_lo_dc5[31:0];
                                                                ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1035: Operator COND expects 64 bits on the Conditional False, but Conditional False's SEL generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
          buf_data_in[i]   = (ibuf_drain_vld & (i == ibuf_tag)) ? ibuf_data_out[31:0] : store_data_lo_dc5[31:0];
                                                                ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1199: Output port connection 'dout' expects 4 bits on the pin connection, but pin connection's SEL generates 8 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
        .dout(buf_byteen[i]),
         ^~~~
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1312: Operator AND expects 64 bits on the LHS, but LHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  assign lsu_nonblock_load_data = ({32{lsu_nonblock_unsign & (lsu_nonblock_sz[1:0] == 2'b00)}} & {
                                                                                               ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1312: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  assign lsu_nonblock_load_data = ({32{lsu_nonblock_unsign & (lsu_nonblock_sz[1:0] == 2'b00)}} & {
                                                                                               ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1314: Operator AND expects 64 bits on the LHS, but LHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  }) | ({32{lsu_nonblock_unsign & (lsu_nonblock_sz[1:0] == 2'b01)}} & {
                                                                    ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1314: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  }) | ({32{lsu_nonblock_unsign & (lsu_nonblock_sz[1:0] == 2'b01)}} & {
                                                                    ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1316: Operator AND expects 64 bits on the LHS, but LHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  }) | ({32{~lsu_nonblock_unsign & (lsu_nonblock_sz[1:0] == 2'b00)}} & {
                                                                     ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1316: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  }) | ({32{~lsu_nonblock_unsign & (lsu_nonblock_sz[1:0] == 2'b00)}} & {
                                                                     ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1318: Operator AND expects 64 bits on the LHS, but LHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  }) | ({32{~lsu_nonblock_unsign & (lsu_nonblock_sz[1:0] == 2'b01)}} & {
                                                                     ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1318: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  }) | ({32{~lsu_nonblock_unsign & (lsu_nonblock_sz[1:0] == 2'b01)}} & {
                                                                     ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1320: Operator AND expects 64 bits on the LHS, but LHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  }) | ({32{(lsu_nonblock_sz[1:0] == 2'b10)}} & lsu_nonblock_data_unalgn[31:0]);
                                              ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_bus_buffer.sv:1320: Operator AND expects 64 bits on the RHS, but RHS's SEL generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.lsu.bus_intf.bus_buffer
  }) | ({32{(lsu_nonblock_sz[1:0] == 2'b10)}} & lsu_nonblock_data_unalgn[31:0]);
                                              ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:331: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  assign lsu_result_dc3 = ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.by}} & {
                                                                       ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:331: Operator AND expects 96 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  assign lsu_result_dc3 = ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.by}} & {
                                                                       ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:333: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.half}} & {
                                                      ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:333: Operator AND expects 96 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.half}} & {
                                                      ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:335: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{~lsu_pkt_dc3.unsign & lsu_pkt_dc3.by}} & {
                                                     ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:335: Operator AND expects 96 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{~lsu_pkt_dc3.unsign & lsu_pkt_dc3.by}} & {
                                                     ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:337: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{~lsu_pkt_dc3.unsign & lsu_pkt_dc3.half}} & {
                                                       ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:337: Operator AND expects 96 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{~lsu_pkt_dc3.unsign & lsu_pkt_dc3.half}} & {
                                                       ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:339: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.word}} & {
                                                      ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:341: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{~lsu_pkt_dc3.unsign & lsu_pkt_dc3.word}} & {
                                                       ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:343: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{lsu_pkt_dc3.dword}} & {
                                  ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:343: Operator AND expects 96 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{lsu_pkt_dc3.dword}} & {
                                  ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:331: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's OR generates 96 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  assign lsu_result_dc3 = ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.by}} & {
                        ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:347: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  assign lsu_result_corr_dc3 = ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.by}} & {
                                                                            ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:347: Operator AND expects 96 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  assign lsu_result_corr_dc3 = ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.by}} & {
                                                                            ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:349: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.half}} & {
                                                      ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:349: Operator AND expects 96 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.half}} & {
                                                      ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:351: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{~lsu_pkt_dc3.unsign & lsu_pkt_dc3.by}} & {
                                                     ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:351: Operator AND expects 96 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{~lsu_pkt_dc3.unsign & lsu_pkt_dc3.by}} & {
                                                     ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:353: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{~lsu_pkt_dc3.unsign & lsu_pkt_dc3.half}} & {
                                                       ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:353: Operator AND expects 96 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{~lsu_pkt_dc3.unsign & lsu_pkt_dc3.half}} & {
                                                       ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:355: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.word}} & {
                                                      ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:357: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{~lsu_pkt_dc3.unsign & lsu_pkt_dc3.word}} & {
                                                       ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:359: Operator AND expects 96 bits on the LHS, but LHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{lsu_pkt_dc3.dword}} & {
                                  ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:359: Operator AND expects 96 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  }) | ({XLEN{lsu_pkt_dc3.dword}} & {
                                  ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/lsu/lsu_lsc_ctl.sv:347: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's OR generates 96 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.lsu.lsu_lsc_ctl
  assign lsu_result_corr_dc3 = ({XLEN{lsu_pkt_dc3.unsign & lsu_pkt_dc3.by}} & {
                             ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:280: Operator NEQ expects 65 bits on the RHS, but RHS's REPLICATE generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign shortq_enable = valid_ff_e1 & (m_ff != {XLEN{'0}}) & (shortq_raw[3:0] != 4'b0);
                                             ^~
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:333: Operator AND expects 66 bits on the LHS, but LHS's REPLICATE generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign q_in = ({XLEN + 1{~run_state}} & {
                                        ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:333: Operator AND expects 66 bits on the RHS, but RHS's REPLICATE generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign q_in = ({XLEN + 1{~run_state}} & {
                                        ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:335: Operator AND expects 66 bits on the LHS, but LHS's REPLICATE generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  }) | ({XLEN + 1{run_state & (valid_ff_e1 | shortq_enable_ff)}} & ({
                                                                 ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:337: Operator SHIFTL expects 66 bits on the LHS, but LHS's REPLICATE generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  } << shortq_shift_ff[5:0])) | ({XLEN + 1{run_state & ~(valid_ff_e1 | shortq_enable_ff)}} & {
    ^~
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:337: Operator AND expects 66 bits on the LHS, but LHS's REPLICATE generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  } << shortq_shift_ff[5:0])) | ({XLEN + 1{run_state & ~(valid_ff_e1 | shortq_enable_ff)}} & {
                                                                                           ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:333: Operator ASSIGNW expects 65 bits on the Assign RHS, but Assign RHS's OR generates 66 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign q_in = ({XLEN + 1{~run_state}} & {
              ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:346: Operator COND expects 65 bits on the Conditional True, but Conditional True's VARREF 'dividend_comp' generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign dividend_eff = (sign_ff & dividend_neg_ff) ? dividend_comp : q_ff;
                                                    ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:346: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign dividend_eff = (sign_ff & dividend_neg_ff) ? dividend_comp : q_ff;
                      ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:353: Operator AND expects 66 bits on the LHS, but LHS's REPLICATE generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign a_eff             = ({XLEN+1{ rem_correct                    }} &  a_ff           ) |
                                                                         ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:353: Operator AND expects 66 bits on the RHS, but RHS's VARREF 'a_ff' generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign a_eff             = ({XLEN+1{ rem_correct                    }} &  a_ff           ) |
                                                                         ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:354: Operator AND expects 66 bits on the LHS, but LHS's REPLICATE generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
                                    ({XLEN+1{~rem_correct & ~shortq_enable_ff}} & {
                                                                                ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:356: Operator AND expects 66 bits on the LHS, but LHS's REPLICATE generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  }) | ({XLEN + 1{~rem_correct & shortq_enable_ff}} & a_eff_shift[2*XLEN:XLEN]);
                                                    ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:356: Operator AND expects 66 bits on the RHS, but RHS's SEL generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  }) | ({XLEN + 1{~rem_correct & shortq_enable_ff}} & a_eff_shift[2*XLEN:XLEN]);
                                                    ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:353: Operator ASSIGNW expects 65 bits on the Assign RHS, but Assign RHS's OR generates 66 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign a_eff             = ({XLEN+1{ rem_correct                    }} &  a_ff           ) |
                           ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:374: Operator COND expects 65 bits on the Conditional True, but Conditional True's VARREF 'q_ff_comp' generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign q_ff_eff = (sign_ff & (dividend_neg_ff ^ divisor_neg_ff)) ? q_ff_comp : q_ff;
                                                                   ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:374: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign q_ff_eff = (sign_ff & (dividend_neg_ff ^ divisor_neg_ff)) ? q_ff_comp : q_ff;
                  ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:376: Operator COND expects 65 bits on the Conditional True, but Conditional True's VARREF 'a_ff_comp' generates 64 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign a_ff_eff = (sign_ff & dividend_neg_ff) ? a_ff_comp : a_ff;
                                                ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu_div_ctl.sv:376: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's COND generates 65 bits.
                                                                                        : ... In instance tb_top.rvtop.swerv.exu.div_e1
  assign a_ff_eff = (sign_ff & dividend_neg_ff) ? a_ff_comp : a_ff;
                  ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1352: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  assign i0_immed_d = ({XLEN{i0_dp.imm12}} & {
                                           ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1355: Operator AND expects 64 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  ({XLEN{i0_dp.shimm5}} & i0[25:20]) | ({32{i0_jalimm20}} & {
                        ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1355: Operator AND expects 64 bits on the LHS, but LHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  ({XLEN{i0_dp.shimm5}} & i0[25:20]) | ({32{i0_jalimm20}} & {
                                                          ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1355: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  ({XLEN{i0_dp.shimm5}} & i0[25:20]) | ({32{i0_jalimm20}} & {
                                                          ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1357: Operator AND expects 64 bits on the LHS, but LHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  }) | ({32{i0_uiimm20}} & {
                         ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1357: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  }) | ({32{i0_uiimm20}} & {
                         ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1359: Operator AND expects 64 bits on the LHS, but LHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  }) | ({32{i0_csr_write_only_d & i0_dp.csr_imm}} & i0[19:15])
                                                  ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1359: Operator AND expects 64 bits on the RHS, but RHS's SEL generates 5 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  }) | ({32{i0_csr_write_only_d & i0_dp.csr_imm}} & i0[19:15])
                                                  ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1382: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  assign dec_i1_immed_d = ({XLEN{i1_dp.imm12}} & {
                                               ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1384: Operator AND expects 64 bits on the LHS, but LHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  }) | ({32{i1_dp.shimm5}} & i1[25:20]) | ({32{i1_jalimm20}} & {
                           ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1384: Operator AND expects 64 bits on the RHS, but RHS's SEL generates 6 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  }) | ({32{i1_dp.shimm5}} & i1[25:20]) | ({32{i1_jalimm20}} & {
                           ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1384: Operator AND expects 64 bits on the LHS, but LHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  }) | ({32{i1_dp.shimm5}} & i1[25:20]) | ({32{i1_jalimm20}} & {
                                                             ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1384: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  }) | ({32{i1_dp.shimm5}} & i1[25:20]) | ({32{i1_jalimm20}} & {
                                                             ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1386: Operator AND expects 64 bits on the LHS, but LHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  }) | ({32{i1_uiimm20}} & {
                         ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/dec/dec_decode_ctl.sv:1386: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                            : ... In instance tb_top.rvtop.swerv.dec.decode
  }) | ({32{i1_uiimm20}} & {
                         ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu.sv:281: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                : ... In instance tb_top.rvtop.swerv.exu
                           ({XLEN{~dec_i0_rs1_bypass_en_d   & dec_i0_select_pc_d}} & { dec_i0_pc_d[31:1], 1'b0}) |     
                                                                                   ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/exu/exu.sv:292: Operator AND expects 64 bits on the RHS, but RHS's REPLICATE generates 32 bits.
                                                                                : ... In instance tb_top.rvtop.swerv.exu
                                 ({XLEN{~dec_i1_rs1_bypass_en_d   & dec_i1_select_pc_d}} & { dec_i1_pc_d[31:1], 1'b0}) |   
                                                                                         ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/mem.sv:106: Input port connection 'dccm_wr_data' expects 71 bits on the pin connection, but pin connection's VARREF 'dccm_wr_data' generates 39 bits.
                                                                            : ... In instance tb_top.rvtop.mem
      lsu_dccm_mem dccm (
                   ^~~~
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/mem.sv:106: Output port connection 'dccm_rd_data_lo' expects 71 bits on the pin connection, but pin connection's VARREF 'dccm_rd_data_lo' generates 39 bits.
                                                                            : ... In instance tb_top.rvtop.mem
      lsu_dccm_mem dccm (
                   ^~~~
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/mem.sv:106: Output port connection 'dccm_rd_data_hi' expects 71 bits on the pin connection, but pin connection's VARREF 'dccm_rd_data_hi' generates 39 bits.
                                                                            : ... In instance tb_top.rvtop.mem
      lsu_dccm_mem dccm (
                   ^~~~
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/swerv_wrapper.sv:405: Input port connection 'dccm_rd_data_lo' expects 39 bits on the pin connection, but pin connection's VARREF 'dccm_rd_data_lo' generates 71 bits.
                                                                                      : ... In instance tb_top.rvtop
  swerv swerv (.*);
        ^~~~~
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/swerv_wrapper.sv:405: Input port connection 'dccm_rd_data_hi' expects 39 bits on the pin connection, but pin connection's VARREF 'dccm_rd_data_hi' generates 71 bits.
                                                                                      : ... In instance tb_top.rvtop
  swerv swerv (.*);
        ^~~~~
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/swerv_wrapper.sv:408: Input port connection 'dccm_wr_data' expects 39 bits on the pin connection, but pin connection's VARREF 'dccm_wr_data' generates 71 bits.
                                                                                      : ... In instance tb_top.rvtop
  mem mem (
      ^~~
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/swerv_wrapper.sv:408: Output port connection 'dccm_rd_data_lo' expects 39 bits on the pin connection, but pin connection's VARREF 'dccm_rd_data_lo' generates 71 bits.
                                                                                      : ... In instance tb_top.rvtop
  mem mem (
      ^~~
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/design/swerv_wrapper.sv:408: Output port connection 'dccm_rd_data_hi' expects 39 bits on the pin connection, but pin connection's VARREF 'dccm_rd_data_hi' generates 71 bits.
                                                                                      : ... In instance tb_top.rvtop
  mem mem (
      ^~~
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/testbench/tb_top.sv:360: Operator PATMEMBER expects 32 bits on the Pattern value, but Pattern value's VARXREF 'dec_i1_wdata_wb' generates 64 bits.
                                                                                  : ... In instance tb_top
        wb_data[1:0]   <= '{rvtop.swerv.dec.dec_i1_wdata_wb, rvtop.swerv.dec.dec_i0_wdata_wb};
                                           ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/testbench/tb_top.sv:360: Operator PATMEMBER expects 32 bits on the Pattern value, but Pattern value's VARXREF 'dec_i0_wdata_wb' generates 64 bits.
                                                                                  : ... In instance tb_top
        wb_data[1:0]   <= '{rvtop.swerv.dec.dec_i1_wdata_wb, rvtop.swerv.dec.dec_i0_wdata_wb};
                                                                            ^
%Warning-WIDTH: /home/marco/LuminousComputing/SweRV-golden/testbench/tb_top.sv:379: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARXREF 'lsu_nonblock_load_data' generates 64 bits.
                                                                                  : ... In instance tb_top
            tb_top.gpr[0][rvtop.swerv.dec.dec_nonblock_load_waddr] = rvtop.swerv.dec.lsu_nonblock_load_data;
                                                                   ^
%Error: Exiting due to 88 warning(s)
make: *** [tools/Makefile:98: verilator-build] Error 1
