
*** Running vivado
    with args -log ddr_dma_v2_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source ddr_dma_v2_wrapper.tcl


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source ddr_dma_v2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yli/Desktop/hdr_complete_final_test/test/video_to_axis'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yli/Desktop/edge_ip/edge_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yli/Desktop/hdr_complete_final_test/test/hdr_ip_sof_fix'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 332.973 ; gain = 123.754
Command: synth_design -top ddr_dma_v2_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.12' and will expire in -95 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-2507] parameter declaration becomes local in video_to_axis_v1_0_M00_AXIS with formal parameter declaration list [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/video_to_axis_v1_0/885cf934/hdl/video_to_axis_v1_0_M00_AXIS.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 418.648 ; gain = 242.547
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_wrapper' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:13]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_axi_dma_0_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_dma_0_0/synth/ddr_dma_v2_axi_dma_0_0.vhd:128]
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:76' bound to instance 'U0' of component 'axi_dma' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_dma_0_0/synth/ddr_dma_v2_axi_dma_0_0.vhd:356]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_rst_module.vhd:192]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_rst_module.vhd:193]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (3#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (4#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reset.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (5#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_rst_module.vhd:211]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:225]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:354]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (6#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:144]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_register.vhd:158]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_register.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (7#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_register.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_register_s2mm.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (8#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_register_s2mm.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (9#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_reg_module.vhd:237]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:274]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:283]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (10#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_smple_sm.vhd:115]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (11#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:120]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (12#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_sts_mngr.vhd:107]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (13#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_mngr.vhd:250]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (14#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_sofeof_gen.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:284]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:285]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:293]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:294]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:295]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (15#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (16#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_sts_mngr.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (17#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_mngr.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover.vhd:528]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (18#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_reset.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (19#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (19#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (20#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (21#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:194]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (22#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (22#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:132]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:2400]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (23#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_pcc.vhd:326]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:347]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (24#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (25#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rdmux.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (26#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (27#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (28#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (29#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (30#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (30#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (31#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (32#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (33#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:17024]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (34#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (35#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (36#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (37#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (38#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (39#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2' (40#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory' (41#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (42#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare' (43#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (44#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (45#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (46#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (47#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (48#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (49#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (50#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (51#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (52#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (53#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (54#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (55#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (56#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (57#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (58#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (59#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (60#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (61#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:277]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (62#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (63#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:312]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (63#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (63#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_cmd_status.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (63#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (63#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (63#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (63#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (63#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (63#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (63#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (63#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (64#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:769]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:770]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (65#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ibttcc.vhd:349]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (65#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (65#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (65#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (65#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:155]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (66#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (67#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:125]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (68#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (68#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (68#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (68#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (68#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (68#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_fifo.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (69#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:208]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:757]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (70#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:258]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (71#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:101]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (71#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (71#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5427]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized2' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8348]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15876]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized3' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized4' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6609]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16963]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:17024]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized1' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/sync_fifo_fg.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:137]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (72#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid_buf.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (73#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_indet_btt.vhd:225]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (73#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (74#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:388]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:154]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (75#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_wr_demux.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (76#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (77#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (78#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover.vhd:528]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:265]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:291]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:954]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:863]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:934]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:863]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (79#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma.vhd:420]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_axi_dma_0_0' (80#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_dma_0_0/synth/ddr_dma_v2_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'ddr_dma_v2_axi_dma_0_0' requires 64 connections, but only 60 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:402]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_axi_quad_spi_0_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_quad_spi_0_0/synth/ddr_dma_v2_axi_quad_spi_0_0.vhd:97]
INFO: [Synth 8-3491] module 'axi_quad_spi' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:104' bound to instance 'U0' of component 'axi_quad_spi' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_quad_spi_0_0/synth/ddr_dma_v2_axi_quad_spi_0_0.vhd:251]
INFO: [Synth 8-638] synthesizing module 'axi_quad_spi' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:331]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:159]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:162]
INFO: [Synth 8-113] binding component instance 'IO0_I_REG' to cell 'FD' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:641]
INFO: [Synth 8-113] binding component instance 'IO1_I_REG' to cell 'FD' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:652]
INFO: [Synth 8-113] binding component instance 'IO2_I_REG' to cell 'FD' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:663]
INFO: [Synth 8-113] binding component instance 'IO3_I_REG' to cell 'FD' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:675]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized0' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized1' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized2' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized3' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized4' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized5' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized6' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized7' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized8' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized9' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized10' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized11' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized12' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized12' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized13' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized14' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized14' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized15' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized16' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized16' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized17' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized18' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized18' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized19' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized19' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized20' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized20' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized21' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized21' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized22' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized22' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized23' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized23' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized24' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized24' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized25' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized25' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized26' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized26' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized27' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized27' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized28' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized28' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized29' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized29' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized30' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized30' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized31' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized31' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized32' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized32' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized33' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized33' (81#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (82#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (83#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (84#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'qspi_core_interface' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_core_interface.vhd:212]
INFO: [Synth 8-638] synthesizing module 'reset_sync_module' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/reset_sync_module.vhd:107]
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_1' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/reset_sync_module.vhd:135]
INFO: [Synth 8-113] binding component instance 'RESET_SYNC_AX2S_2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/reset_sync_module.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'reset_sync_module' (85#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/reset_sync_module.vhd:107]
INFO: [Synth 8-638] synthesizing module 'qspi_receive_transmit_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_receive_transmit_reg.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'qspi_receive_transmit_reg' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_receive_transmit_reg.vhd:165]
INFO: [Synth 8-638] synthesizing module 'cross_clk_sync_fifo_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/cross_clk_sync_fifo_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized5' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:449]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:480]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:489]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:499]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:509]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:519]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized6' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:671]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:707]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:723]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:739]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:756]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:772]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized7' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized8' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized9' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized10' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized11' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized12' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized12' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized13' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized14' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized14' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized15' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized16' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized16' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized17' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized18' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized18' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized19' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized19' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized20' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized20' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized21' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized21' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized22' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized22' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized23' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized23' (86#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cross_clk_sync_fifo_0' (87#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/cross_clk_sync_fifo_0.vhd:191]
INFO: [Synth 8-638] synthesizing module 'qspi_mode_0_module' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_mode_0_module.vhd:235]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_mode_0_module.vhd:283]
INFO: [Synth 8-4471] merging register 'MODF_strobe_int_reg' into 'MODF_strobe_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_mode_0_module.vhd:2189]
INFO: [Synth 8-256] done synthesizing module 'qspi_mode_0_module' (88#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_mode_0_module.vhd:235]
INFO: [Synth 8-638] synthesizing module 'qspi_cntrl_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_cntrl_reg.vhd:174]
INFO: [Synth 8-256] done synthesizing module 'qspi_cntrl_reg' (89#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_cntrl_reg.vhd:174]
INFO: [Synth 8-638] synthesizing module 'qspi_status_slave_sel_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_status_slave_sel_reg.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'qspi_status_slave_sel_reg' (90#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_status_slave_sel_reg.vhd:181]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/soft_reset.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (91#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/soft_reset.vhd:123]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/dd9a9dbd/hdl/src/vhdl/interrupt_control.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (92#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/dd9a9dbd/hdl/src/vhdl/interrupt_control.vhd:259]
WARNING: [Synth 8-3848] Net cfgclk in module/entity qspi_core_interface does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_core_interface.vhd:201]
WARNING: [Synth 8-3848] Net cfgmclk in module/entity qspi_core_interface does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_core_interface.vhd:202]
WARNING: [Synth 8-3848] Net eos in module/entity qspi_core_interface does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_core_interface.vhd:203]
WARNING: [Synth 8-3848] Net preq in module/entity qspi_core_interface does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_core_interface.vhd:204]
WARNING: [Synth 8-3848] Net di in module/entity qspi_core_interface does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_core_interface.vhd:205]
WARNING: [Synth 8-3848] Net rx_fifo_full_to_spi_clk in module/entity qspi_core_interface does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_core_interface.vhd:454]
WARNING: [Synth 8-3848] Net reset_RcFIFO_ptr_to_spi_clk in module/entity qspi_core_interface does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_core_interface.vhd:340]
WARNING: [Synth 8-3848] Net spicr_5_txfifo_frm_axi_clk in module/entity qspi_core_interface does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_core_interface.vhd:537]
INFO: [Synth 8-256] done synthesizing module 'qspi_core_interface' (93#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/qspi_core_interface.vhd:212]
WARNING: [Synth 8-3848] Net s_axi4_awready in module/entity axi_quad_spi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:215]
WARNING: [Synth 8-3848] Net s_axi4_wready in module/entity axi_quad_spi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:223]
WARNING: [Synth 8-3848] Net s_axi4_bid in module/entity axi_quad_spi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:227]
WARNING: [Synth 8-3848] Net s_axi4_bresp in module/entity axi_quad_spi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:228]
WARNING: [Synth 8-3848] Net s_axi4_bvalid in module/entity axi_quad_spi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:229]
WARNING: [Synth 8-3848] Net s_axi4_arready in module/entity axi_quad_spi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:243]
WARNING: [Synth 8-3848] Net s_axi4_rid in module/entity axi_quad_spi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:247]
WARNING: [Synth 8-3848] Net s_axi4_rdata in module/entity axi_quad_spi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:248]
WARNING: [Synth 8-3848] Net s_axi4_rresp in module/entity axi_quad_spi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:249]
WARNING: [Synth 8-3848] Net s_axi4_rlast in module/entity axi_quad_spi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:250]
WARNING: [Synth 8-3848] Net s_axi4_rvalid in module/entity axi_quad_spi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'axi_quad_spi' (94#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_quad_spi_v3_2/7994ca48/hdl/src/vhdl/axi_quad_spi.vhd:331]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_axi_quad_spi_0_0' (95#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_quad_spi_0_0/synth/ddr_dma_v2_axi_quad_spi_0_0.vhd:97]
WARNING: [Synth 8-350] instance 'axi_quad_spi_0' of module 'ddr_dma_v2_axi_quad_spi_0_0' requires 33 connections, but only 28 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:463]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_axi_tft_0_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_tft_0_0/synth/ddr_dma_v2_axi_tft_0_0.vhd:125]
INFO: [Synth 8-3491] module 'axi_tft' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/vhdl/axi_tft.vhd:256' bound to instance 'U0' of component 'axi_tft' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_tft_0_0/synth/ddr_dma_v2_axi_tft_0_0.vhd:281]
INFO: [Synth 8-638] synthesizing module 'axi_tft' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/vhdl/axi_tft.vhd:417]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/vhdl/axi_tft.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/vhdl/axi_tft.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/vhdl/axi_tft.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/vhdl/axi_tft.vhd:284]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized34' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized34' (95#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized35' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized35' (95#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized36' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized36' (95#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized37' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized37' (95#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (95#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (95#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (95#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_reset' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_reset.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_reset.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_reset.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_reset.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_reset' (96#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_reset.vhd:134]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_cmd_status' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_cmd_status.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_first_stb_offset' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_first_stb_offset.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_first_stb_offset' (97#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_first_stb_offset.vhd:116]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_stbs_set' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_stbs_set.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_stbs_set' (98#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_stbs_set.vhd:115]
INFO: [Synth 8-3936] Found unconnected internal register 'sig_muxed_status_reg' and it is trimmed from '8' to '7' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_cmd_status.vhd:923]
INFO: [Synth 8-4471] merging register 'sig_pop_status_reg' into 'sig_cmd_cmplt_reg_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_cmd_status.vhd:561]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_cmd_status' (99#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_cmd_status.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_wr_cntlr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_rd_wr_cntlr.vhd:368]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_pcc' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_pcc.vhd:313]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_strb_gen' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_strb_gen.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_strb_gen' (100#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_strb_gen.vhd:118]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_strb_gen__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_strb_gen.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_strb_gen__parameterized0' (100#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_strb_gen.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_pcc' (101#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_pcc.vhd:313]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_addr_cntl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd:309]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd:385]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_addr_cntl' (102#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_addr_cntl.vhd:309]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rddata_cntl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd:358]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rdmux' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_rdmux.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rdmux' (103#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_rdmux.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rddata_cntl' (104#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd:358]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_status_cntl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_rd_status_cntl.vhd:201]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_status_cntl' (105#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_rd_status_cntl.vhd:201]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_skid_buf' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:146]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:168]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_skid_buf' (106#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid_buf.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wrdata_cntl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_wrdata_cntl.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wrdata_cntl' (107#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_wrdata_cntl.vhd:381]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_status_cntl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_wr_status_cntl.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_fifo.vhd:162]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (107#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (107#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (107#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_fifo' (108#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_fifo.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_fifo__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_fifo.vhd:162]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (108#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (108#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (108#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_fifo__parameterized0' (108#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_fifo.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_status_cntl' (109#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_wr_status_cntl.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_skid2mm_buf' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:174]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:176]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_demux' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_wr_demux.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_demux' (110#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_wr_demux.vhd:137]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_skid2mm_buf' (111#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_skid2mm_buf.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_wr_cntlr' (112#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_rd_wr_cntlr.vhd:368]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_rd_llink' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_rd_llink.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_rd_llink' (113#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_rd_llink.vhd:178]
INFO: [Synth 8-638] synthesizing module 'axi_master_burst_wr_llink' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_wr_llink.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst_wr_llink' (114#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_wr_llink.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_master_burst' (115#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst.vhd:350]
INFO: [Synth 8-3491] module 'axi_tft_v2_0_tft_controller' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_tft_controller.v:105' bound to instance 'TFT_CTRL_I' of component 'axi_tft_v2_0_tft_controller' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/vhdl/axi_tft.vhd:860]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_tft_controller' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_tft_controller.v:105]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_tft_controller.v:304]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_tft_controller.v:305]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized24' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized24' (115#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-256] done synthesizing module 'FDR' (116#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3003]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized25' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized25' (116#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized26' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized26' (116#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized27' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized27' (116#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized28' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized28' (116#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized29' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized29' (116#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized30' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized30' (116#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized31' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized31' (116#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized32' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized32' (116#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_slave_register' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_slave_register.v:101]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_slave_register' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_slave_register.v:101]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_line_buffer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_line_buffer.v:114]
INFO: [Synth 8-638] synthesizing module 'async_fifo_fg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/async_fifo_fg.vhd:248]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12449]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12450]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12451]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12452]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12769]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12770]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12771]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'bmg' of component 'blk_mem_gen_v8_2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:6247]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized1' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192945]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192949]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192953]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192957]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192971]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:16030]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185631]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:185784]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized1' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized1' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized1' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized1' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized3' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (117#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4792]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (118#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (119#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (119#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized5' (119#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized6' (119#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized7' (119#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (120#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'rd_dc_as' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10450]
INFO: [Synth 8-256] done synthesizing module 'rd_dc_as' (121#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10450]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized1' (121#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10243]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (121#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (121#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (121#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized8' (121#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized9' (121#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized10' (121#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (122#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'wr_dc_as' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15541]
INFO: [Synth 8-256] done synthesizing module 'wr_dc_as' (123#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15541]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags__parameterized0' (123#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:15355]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (123#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4630]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4663]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (123#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (123#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (123#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (123#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (123#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'async_fifo_fg' (124#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_fifo_v1_0/259791c0/hdl/src/vhdl/async_fifo_fg.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_line_buffer' (125#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_line_buffer.v:114]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_h_sync' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_h_sync.v:107]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_h_sync' (126#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_h_sync.v:107]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_v_sync' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_v_sync.v:109]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_v_sync' (127#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_v_sync.v:109]
INFO: [Synth 8-638] synthesizing module 'axi_tft_v2_0_tft_interface' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_tft_interface.v:108]
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3139]
INFO: [Synth 8-256] done synthesizing module 'FDS' (128#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3139]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (129#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_tft_interface' (130#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_tft_interface.v:108]
INFO: [Synth 8-256] done synthesizing module 'axi_tft_v2_0_tft_controller' (131#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/verilog/axi_tft_v2_0_tft_controller.v:105]
INFO: [Synth 8-256] done synthesizing module 'axi_tft' (132#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_tft_v2_0/a714f3d0/hdl/src/vhdl/axi_tft.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_axi_tft_0_0' (133#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_tft_0_0/synth/ddr_dma_v2_axi_tft_0_0.vhd:125]
WARNING: [Synth 8-350] instance 'axi_tft_0' of module 'ddr_dma_v2_axi_tft_0_0' requires 61 connections, but only 56 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:492]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_axi_uartlite_0_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_uartlite_0_0/synth/ddr_dma_v2_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/axi_uartlite.vhd:150' bound to instance 'U0' of component 'axi_uartlite' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_uartlite_0_0/synth/ddr_dma_v2_axi_uartlite_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/axi_uartlite.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/axi_uartlite.vhd:170]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (134#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/baudrate.vhd:124]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/uartlite_core.vhd:428]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (135#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (135#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (135#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (135#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (135#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (136#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/uartlite_rx.vhd:161]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (136#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/dynshreg_i_f.vhd:168]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (136#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized7' (136#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/dynshreg_f.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized7' (136#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_rbu_f.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized7' (136#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_srl_fifo_v1_0/c6efbe92/hdl/src/vhdl/srl_fifo_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (137#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/uartlite_tx.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (138#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/uartlite_core.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized38' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized38' (138#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized39' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized39' (138#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized40' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized40' (138#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized41' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized41' (138#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (138#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (138#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (138#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (139#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/c01b5c67/hdl/src/vhdl/axi_uartlite.vhd:220]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_axi_uartlite_0_0' (140#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_uartlite_0_0/synth/ddr_dma_v2_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'ddr_dma_v2_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:549]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_clk_wiz_1_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_clk_wiz_1_0/ddr_dma_v2_clk_wiz_1_0.v:72]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_clk_wiz_1_0_clk_wiz' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_clk_wiz_1_0/ddr_dma_v2_clk_wiz_1_0_clk_wiz.v:70]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (141#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:10256]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (142#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (143#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_clk_wiz_1_0_clk_wiz' (144#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_clk_wiz_1_0/ddr_dma_v2_clk_wiz_1_0_clk_wiz.v:70]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_clk_wiz_1_0' (145#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_clk_wiz_1_0/ddr_dma_v2_clk_wiz_1_0.v:72]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_edge_ip_0_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_edge_ip_0_0/synth/ddr_dma_v2_edge_ip_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'edge_ip' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:23]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:54]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:55]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:56]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:58]
INFO: [Synth 8-638] synthesizing module 'sobel_edge_detect' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:367]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:414]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:415]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:416]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:417]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:398]
INFO: [Synth 8-256] done synthesizing module 'sobel_edge_detect' (146#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:367]
INFO: [Synth 8-256] done synthesizing module 'edge_ip' (147#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:23]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_edge_ip_0_0' (148#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_edge_ip_0_0/synth/ddr_dma_v2_edge_ip_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_hdr_ip_0_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_hdr_ip_0_0/synth/ddr_dma_v2_hdr_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'hdr_ip_v1_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:3]
INFO: [Synth 8-638] synthesizing module 'hdr_sum' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:102]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:126]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:127]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:128]
INFO: [Synth 8-638] synthesizing module 'hdr_lut' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:332]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:345]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:606]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:867]
INFO: [Synth 8-256] done synthesizing module 'hdr_lut' (149#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:332]
INFO: [Synth 8-256] done synthesizing module 'hdr_sum' (150#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:102]
INFO: [Synth 8-256] done synthesizing module 'hdr_ip_v1_0' (151#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/utoronto.ca/hdr_ip_v1_0/b2510f2f/hdl/hdr_ip_v1_0.v:3]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_hdr_ip_0_0' (152#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_hdr_ip_0_0/synth/ddr_dma_v2_hdr_ip_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_mdm_1_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mdm_1_0/synth/ddr_dma_v2_mdm_1_0.vhd:73]
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/mdm.vhd:104' bound to instance 'U0' of component 'MDM' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mdm_1_0/synth/ddr_dma_v2_mdm_1_0.vhd:1094]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/mdm.vhd:1198]
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/mdm.vhd:2046]
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/mdm_core.vhd:95' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/mdm.vhd:2251]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/mdm_core.vhd:784]
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/jtag_control.vhd:94' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/mdm_core.vhd:2945]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/jtag_control.vhd:351]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/jtag_control.vhd:612]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/jtag_control.vhd:931]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (153#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/jtag_control.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (154#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/mdm_core.vhd:784]
INFO: [Synth 8-256] done synthesizing module 'MDM' (155#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/mdm_v3_2/a1222098/hdl/vhdl/mdm.vhd:1198]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_mdm_1_0' (156#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mdm_1_0/synth/ddr_dma_v2_mdm_1_0.vhd:73]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_microblaze_0_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_0/synth/ddr_dma_v2_microblaze_0_0.vhd:115]
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:90335' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_0/synth/ddr_dma_v2_microblaze_0_0.vhd:752]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:91028]
INFO: [Synth 8-3491] module 'MicroBlaze_Core' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:86296' bound to instance 'MicroBlaze_Core_I' of component 'MicroBlaze_Core' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:92345]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_Core' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:87019]
INFO: [Synth 8-3491] module 'mb_sync_bit' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4459' bound to instance 'Reset_DFF' of component 'mb_sync_bit' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:88592]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4485]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit' (157#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-3491] module 'MicroBlaze_GTi' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:80897' bound to instance 'Core' of component 'MicroBlaze_GTi' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:89602]
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_GTi' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:81535]
INFO: [Synth 8-3491] module 'interrupt_mode_converter' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:72713' bound to instance 'interrupt_mode_converter_I' of component 'interrupt_mode_converter' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:83834]
INFO: [Synth 8-638] synthesizing module 'interrupt_mode_converter' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:72727]
INFO: [Synth 8-256] done synthesizing module 'interrupt_mode_converter' (158#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:72727]
INFO: [Synth 8-3491] module 'Decode_gti' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:39422' bound to instance 'Decode_I' of component 'Decode_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:83857]
INFO: [Synth 8-638] synthesizing module 'Decode_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:39801]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40072]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40168]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40169]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40170]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40171]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40172]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40173]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40175]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40176]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40186]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40239]
INFO: [Synth 8-5534] Detected attribute (* direct_reset = "true" *) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40547]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3491] module 'PC_Module_gti' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:13842' bound to instance 'PC_Module_I' of component 'PC_Module_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:40618]
INFO: [Synth 8-638] synthesizing module 'PC_Module_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:13919]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4339]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY_XORCY' (159#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4339]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4323' bound to instance 'MUXCY_XOR_I' of component 'MB_MUXCY_XORCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14118]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2373]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_MUXF7' (160#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2373]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-638] synthesizing module 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3176]
INFO: [Synth 8-256] done synthesizing module 'MB_FDR' (161#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3176]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Synth 8-3491] module 'MB_MUXF7' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2358' bound to instance 'PC_Mux_MUXF7' of component 'MB_MUXF7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14196]
INFO: [Synth 8-3491] module 'MB_FDR' declared at 'c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3160' bound to instance 'Gen_Instr_DFF' of component 'MB_FDR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:14206]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-115] binding instance 'i_0' in module 'PC_Module_gti' to reference 'keep__140' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'PC_Module_gti' to reference 'keep__142' which has no pins
INFO: [Synth 8-256] done synthesizing module 'PC_Module_gti' (162#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:13919]
INFO: [Synth 8-638] synthesizing module 'PreFetch_Buffer_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:15984]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6' (163#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized0' (163#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized1' (163#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'MB_FDS' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3446]
INFO: [Synth 8-256] done synthesizing module 'MB_FDS' (164#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3446]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized2' (164#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'PreFetch_Buffer_gti' (165#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:15984]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_carry_and' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:5656]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_MUXCY' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2185]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_MUXCY' (166#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2185]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_carry_and' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:5656]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized3' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized4' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized5' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized6' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized7' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized8' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized9' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized10' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized11' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized12' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized12' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized13' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized14' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized14' (167#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'jump_logic' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:34247]
WARNING: [Synth 8-115] binding instance 'i_0' in module 'jump_logic' to reference 'keep__148' which has no pins
WARNING: [Synth 8-115] binding instance 'i_1' in module 'jump_logic' to reference 'keep__150' which has no pins
INFO: [Synth 8-256] done synthesizing module 'jump_logic' (168#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:34247]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_FDRE' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3244]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_FDRE' (169#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3244]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_carry_or' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:5792]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_carry_or' (170#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:5792]
INFO: [Synth 8-4471] merging register 'WB_Div_Overflow_reg' into 'ex_start_div_i_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:45276]
INFO: [Synth 8-256] done synthesizing module 'Decode_gti' (171#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:39801]
INFO: [Synth 8-638] synthesizing module 'Data_Flow_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:32488]
INFO: [Synth 8-638] synthesizing module 'Register_File_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:16967]
INFO: [Synth 8-638] synthesizing module 'MB_RAM32M' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'MB_RAM32M' (172#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2522]
INFO: [Synth 8-256] done synthesizing module 'Register_File_gti' (173#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:16967]
INFO: [Synth 8-638] synthesizing module 'Operand_Select_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:12765]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:12812]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:12881]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:12953]
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_gti' (174#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:12765]
INFO: [Synth 8-638] synthesizing module 'ALU' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:8321]
INFO: [Synth 8-638] synthesizing module 'ALU_Bit' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:7835]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2' (175#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit' (176#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:7835]
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized31' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:7835]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized15' (176#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'MB_LUT4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1909]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT4' (177#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1909]
INFO: [Synth 8-638] synthesizing module 'MB_MULT_AND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3585]
INFO: [Synth 8-256] done synthesizing module 'MB_MULT_AND' (178#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3585]
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized31' (178#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:7835]
INFO: [Synth 8-256] done synthesizing module 'ALU' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:8321]
INFO: [Synth 8-638] synthesizing module 'Shift_Logic_Module_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:18124]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized16' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized16' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized17' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized18' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized18' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized19' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized19' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized20' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized20' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized21' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized21' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized22' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized22' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized23' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized23' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized24' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized24' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized25' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized25' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized26' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized26' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized27' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized27' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized28' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized28' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized29' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized29' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized30' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized30' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized31' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized31' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized32' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized32' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized33' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized33' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized34' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized34' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized35' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized35' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized36' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized36' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized37' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized37' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized38' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized38' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized39' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized39' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized40' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized40' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized41' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized41' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized42' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized42' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized43' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized43' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized44' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized44' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized45' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized45' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized46' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized46' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized47' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_MB_LUT6__parameterized47' (179#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2040]
INFO: [Synth 8-256] done synthesizing module 'Shift_Logic_Module_gti' (180#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:18124]
INFO: [Synth 8-638] synthesizing module 'mul_unit' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:9979]
INFO: [Synth 8-256] done synthesizing module 'mul_unit' (181#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:9979]
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:19467]
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter_gti' (182#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:19467]
INFO: [Synth 8-638] synthesizing module 'WB_Mux' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:20113]
INFO: [Synth 8-638] synthesizing module 'WB_Mux_Bit' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:19838]
INFO: [Synth 8-256] done synthesizing module 'WB_Mux_Bit' (183#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:19838]
INFO: [Synth 8-256] done synthesizing module 'WB_Mux' (184#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:20113]
INFO: [Synth 8-638] synthesizing module 'Zero_Detect_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:18989]
INFO: [Synth 8-256] done synthesizing module 'Zero_Detect_gti' (185#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:18989]
INFO: [Synth 8-638] synthesizing module 'Byte_Doublet_Handle_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:21506]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:21608]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:21619]
INFO: [Synth 8-256] done synthesizing module 'Byte_Doublet_Handle_gti' (186#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:21506]
INFO: [Synth 8-638] synthesizing module 'Data_Flow_Logic' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:21955]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_Logic' (187#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:21955]
INFO: [Synth 8-638] synthesizing module 'msr_reg_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:9164]
INFO: [Synth 8-256] done synthesizing module 'msr_reg_gti' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:9164]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized1' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'exception_registers_gti' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:23188]
INFO: [Synth 8-638] synthesizing module 'mux_bus' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4781]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized3' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized5' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized7' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized9' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized11' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized13' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized15' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized17' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized19' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized19' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized21' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized21' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized23' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized23' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized25' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized25' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized27' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized27' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized29' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized29' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized31' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized31' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized33' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized33' (188#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'mux_bus' (189#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4781]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized35' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized35' (189#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_FDE' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3312]
INFO: [Synth 8-256] done synthesizing module 'MB_FDE' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:3312]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized37' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized37' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized39' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized39' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized41' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized41' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized43' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized43' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized45' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized45' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized47' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized47' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized49' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized49' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized51' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized51' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized53' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized53' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized55' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized55' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized57' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized57' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized59' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized59' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized61' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized61' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized63' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized63' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized65' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized65' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized67' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized67' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized69' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized69' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized71' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized71' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized73' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized73' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized75' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized75' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized77' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized77' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized79' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized79' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized81' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized81' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized83' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized83' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized85' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized85' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized87' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized87' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized89' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized89' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized91' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized91' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized93' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized93' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized95' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized95' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-638] synthesizing module 'MB_LUT6_2__parameterized97' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'MB_LUT6_2__parameterized97' (190#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2110]
INFO: [Synth 8-256] done synthesizing module 'exception_registers_gti' (191#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:23188]
INFO: [Synth 8-638] synthesizing module 'Fpu' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:26363]
INFO: [Synth 8-256] done synthesizing module 'Fpu' (192#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:26363]
INFO: [Synth 8-638] synthesizing module 'PVR' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:29374]
INFO: [Synth 8-256] done synthesizing module 'PVR' (193#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:29374]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_gti' (194#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:32488]
INFO: [Synth 8-638] synthesizing module 'read_data_mux' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:72607]
INFO: [Synth 8-256] done synthesizing module 'read_data_mux' (195#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:72607]
INFO: [Synth 8-638] synthesizing module 'DAXI_interface' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:53984]
INFO: [Synth 8-256] done synthesizing module 'DAXI_interface' (196#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:53984]
INFO: [Synth 8-638] synthesizing module 'MB_AND2B1L' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2271]
INFO: [Synth 8-256] done synthesizing module 'MB_AND2B1L' (197#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:2271]
INFO: [Synth 8-638] synthesizing module 'instr_mux' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:72245]
INFO: [Synth 8-256] done synthesizing module 'instr_mux' (198#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:72245]
INFO: [Synth 8-638] synthesizing module 'microblaze_v9_5_Debug' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:46292]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized1' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized3' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized5' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized7' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized9' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized11' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized13' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized15' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized17' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized19' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized19' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized21' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized21' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized23' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized23' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized25' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized25' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1590]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:47332]
INFO: [Synth 8-638] synthesizing module 'mb_sync_vec' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4623]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized1' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized3' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized5' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized7' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized9' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized11' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized13' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized15' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized17' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized19' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized19' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized21' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized21' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized23' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized23' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized25' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized25' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized27' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized27' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized29' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized29' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized31' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized31' (199#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_vec' (200#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4623]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized33' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized33' (200#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized35' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized35' (200#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized37' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized37' (200#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized39' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized39' (200#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized41' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized41' (200#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_vec__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4623]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_vec__parameterized1' (200#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4623]
INFO: [Synth 8-638] synthesizing module 'address_hit' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:45546]
INFO: [Synth 8-638] synthesizing module 'MB_SRLC16E' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1669]
INFO: [Synth 8-256] done synthesizing module 'MB_SRLC16E' (201#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:1669]
INFO: [Synth 8-256] done synthesizing module 'address_hit' (202#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:45546]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized52' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized52' (202#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-638] synthesizing module 'mb_sync_bit__parameterized54' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'mb_sync_bit__parameterized54' (202#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:4474]
INFO: [Synth 8-256] done synthesizing module 'microblaze_v9_5_Debug' (203#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:46292]
INFO: [Synth 8-638] synthesizing module 'MMU' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:74883]
INFO: [Synth 8-256] done synthesizing module 'MMU' (204#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:74883]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_GTi' (205#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:81535]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_Core' (206#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:87019]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze' (207#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:91028]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_microblaze_0_0' (208#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_0/synth/ddr_dma_v2_microblaze_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_microblaze_0_axi_intc_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_axi_intc_0/synth/ddr_dma_v2_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e741b58e/hdl/src/vhdl/axi_intc.vhd:330]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e741b58e/hdl/src/vhdl/axi_intc.vhd:390]
INFO: [Synth 8-638] synthesizing module 'intc_core' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e741b58e/hdl/src/vhdl/intc_core.vhd:256]
INFO: [Synth 8-638] synthesizing module 'shared_ram_ivar' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e741b58e/hdl/src/vhdl/shared_ram_ivar.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'shared_ram_ivar' (209#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e741b58e/hdl/src/vhdl/shared_ram_ivar.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e741b58e/hdl/src/vhdl/intc_core.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized42' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized42' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized43' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized43' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized44' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized44' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized45' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized45' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized46' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized46' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized47' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized47' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized48' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized48' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized49' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized49' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized50' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized50' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized51' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized51' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized52' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized52' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized53' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized53' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized54' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized54' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized55' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized55' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized56' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized56' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized57' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized57' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized58' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized58' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized59' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v3_0_pselect_f__parameterized59' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized2' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:448]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:417]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized2' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized2' (210#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (211#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_intc_v4_1/e741b58e/hdl/src/vhdl/axi_intc.vhd:330]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_microblaze_0_axi_intc_0' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_axi_intc_0/synth/ddr_dma_v2_microblaze_0_axi_intc_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_microblaze_0_axi_periph_0' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:1062]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_WCAGO7' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:2948]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_ds_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_0/synth/ddr_dma_v2_auto_ds_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized11' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized12' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized12' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized1' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized13' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized14' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized14' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (212#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (213#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized3' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized3' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized15' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized16' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized16' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized2' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8755]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized2' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized3' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized3' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized17' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized18' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized18' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized2' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13799]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized3' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (214#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' (215#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' (216#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' (217#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' (217#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' (218#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' (219#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (220#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_ds_0' (221#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_0/synth/ddr_dma_v2_auto_ds_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_pc_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_0/synth/ddr_dma_v2_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (222#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (223#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (223#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (223#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (223#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (224#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (225#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (226#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (227#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (228#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (229#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (230#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (231#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (231#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (232#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (233#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (234#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (234#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (234#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (235#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (235#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (235#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (235#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (235#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (235#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (235#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (235#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (235#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (236#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (237#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_pc_0' (238#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_0/synth/ddr_dma_v2_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'ddr_dma_v2_auto_pc_0' requires 56 connections, but only 54 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:3299]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_WCAGO7' (239#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:2948]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_4YVD0H' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:3356]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_cc_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_cc_0/synth/ddr_dma_v2_auto_cc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_axi_clock_converter' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33373]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized4' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized0' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized1' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized2' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized3' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized4' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized0' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized4' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized19' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized19' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized20' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized20' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized0' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized3' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized4' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized4' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized21' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized21' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized22' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized22' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized0' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized4' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized8' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized9' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized10' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized11' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized1' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized23' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized23' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized24' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized24' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized1' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized4' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized25' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized25' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized26' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized26' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized1' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized12' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized12' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized13' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized14' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized14' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized15' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized16' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized16' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized17' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized2' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized27' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized27' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized28' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized28' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized2' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized29' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized29' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized30' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized30' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized2' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized8' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized8' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized18' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized18' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized19' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized19' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized20' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized20' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized21' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized21' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized22' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized22' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized23' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized23' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized3' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized31' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized31' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized32' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized32' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized3' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized33' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized33' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized34' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized34' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized3' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized8' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized8' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized8' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized8' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:12343]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized9' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4020]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5442]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5446]
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized6' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5413]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized9' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:5654]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized24' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized24' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized25' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized25' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized26' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized26' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized27' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized27' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized28' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized28' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff__parameterized29' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff__parameterized29' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4787]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs__parameterized4' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13000]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized8' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8146]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized35' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized35' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized36' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized36' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as__parameterized4' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:8515]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11009]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11333]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:11418]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized7' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:10908]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized8' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:19638]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized8' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7729]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized37' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized37' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized38' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized38' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:7530]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as__parameterized4' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:13484]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized8' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:16199]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized9' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:4460]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized9' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:20531]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized9' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:32083]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_vhsyn_rfs.vhd:33314]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized5' (239#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0.vhd:665]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_axi_clock_converter' (240#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/07772de4/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_cc_0' (241#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_cc_0/synth/ddr_dma_v2_auto_cc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'ddr_dma_v2_auto_cc_0' requires 82 connections, but only 80 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:3679]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_4YVD0H' (242#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:3356]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1GSE7AJ' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:3762]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_ds_1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_1/synth/ddr_dma_v2_auto_ds_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_ds_1' (243#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_1/synth/ddr_dma_v2_auto_ds_1.v:57]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_pc_1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_1/synth/ddr_dma_v2_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_pc_1' (244#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_1/synth/ddr_dma_v2_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'ddr_dma_v2_auto_pc_1' requires 56 connections, but only 54 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:4113]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1GSE7AJ' (245#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:3762]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1OT0QI5' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:4170]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_ds_2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_2/synth/ddr_dma_v2_auto_ds_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_ds_2' (246#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_2/synth/ddr_dma_v2_auto_ds_2.v:57]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_pc_2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_2/synth/ddr_dma_v2_auto_pc_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_pc_2' (247#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_2/synth/ddr_dma_v2_auto_pc_2.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'ddr_dma_v2_auto_pc_2' requires 56 connections, but only 53 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:4517]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1OT0QI5' (248#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:4170]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_G76XFI' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:4573]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_ds_3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_3/synth/ddr_dma_v2_auto_ds_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_ds_3' (249#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_3/synth/ddr_dma_v2_auto_ds_3.v:57]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_pc_3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_3/synth/ddr_dma_v2_auto_pc_3.v:57]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_pc_3' (250#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_3/synth/ddr_dma_v2_auto_pc_3.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'ddr_dma_v2_auto_pc_3' requires 56 connections, but only 54 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:4924]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_G76XFI' (251#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:4573]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_QD5ERC' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:4981]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_ds_4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_4/synth/ddr_dma_v2_auto_ds_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_ds_4' (252#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_4/synth/ddr_dma_v2_auto_ds_4.v:57]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_pc_4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_4/synth/ddr_dma_v2_auto_pc_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_pc_4' (253#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_4/synth/ddr_dma_v2_auto_pc_4.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'ddr_dma_v2_auto_pc_4' requires 56 connections, but only 54 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:5332]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_QD5ERC' (254#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:4981]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_6BN7DY' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:5626]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_pc_5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_5/synth/ddr_dma_v2_auto_pc_5.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (254#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_pc_5' (255#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_pc_5/synth/ddr_dma_v2_auto_pc_5.v:57]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_us_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_0/synth/ddr_dma_v2_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (255#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (255#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (255#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (255#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (255#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (255#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (256#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (257#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (258#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (258#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (259#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (259#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (259#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (259#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (259#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized16' (259#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized17' (259#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (259#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (259#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (260#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (260#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_us_0' (261#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_0/synth/ddr_dma_v2_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'ddr_dma_v2_auto_us_0' requires 72 connections, but only 70 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:5941]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_6BN7DY' (262#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:5626]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_W3GY1S' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:6014]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_us_1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_1/synth/ddr_dma_v2_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' (262#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_us_1' (263#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_1/synth/ddr_dma_v2_auto_us_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'ddr_dma_v2_auto_us_1' requires 72 connections, but only 70 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:6280]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_W3GY1S' (264#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:6014]
INFO: [Synth 8-638] synthesizing module 's02_couplers_imp_1P1OMUI' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:6353]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_us_2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_2/synth/ddr_dma_v2_auto_us_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized18' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized19' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized20' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized21' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized22' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized1' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized23' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized24' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized25' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized26' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized27' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized2' (264#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_us_2' (265#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_2/synth/ddr_dma_v2_auto_us_2.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'ddr_dma_v2_auto_us_2' requires 34 connections, but only 33 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:6483]
INFO: [Synth 8-256] done synthesizing module 's02_couplers_imp_1P1OMUI' (266#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:6353]
INFO: [Synth 8-638] synthesizing module 's03_couplers_imp_1FFRZ70' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:6519]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_auto_us_3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_3/synth/ddr_dma_v2_auto_us_3.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized28' (266#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized29' (266#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized30' (266#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized31' (266#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized32' (266#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized5' (266#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized1 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized1' (266#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized3' (266#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_auto_us_3' (267#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_3/synth/ddr_dma_v2_auto_us_3.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'ddr_dma_v2_auto_us_3' requires 40 connections, but only 39 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:6673]
INFO: [Synth 8-256] done synthesizing module 's03_couplers_imp_1FFRZ70' (268#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:6519]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_xbar_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_xbar_0/synth/ddr_dma_v2_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (269#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (270#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (270#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (270#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (270#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (270#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized4' (270#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (271#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:16764]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (272#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:16764]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (273#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (274#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (275#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (276#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (277#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (277#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (277#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (278#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (279#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized5' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized6' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized2' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized7' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized2' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized3' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized8' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized3' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized4' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized1' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized4' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized5' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (280#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized4' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized3' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized33' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized34' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized35' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized36' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized37' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized3' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized6' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized6' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized7' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized4' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized2' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized3' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized4' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized5' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized6' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized7' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized8' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized9' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized5' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized4' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized38' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized38' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized39' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized39' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized40' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized40' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized41' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized41' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized42' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized42' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized4' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized7' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized8' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized9' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized6' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized5' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized43' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized43' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized44' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized44' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized45' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized45' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized46' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized46' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized47' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized47' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized5' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized8' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized10' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized11' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized7' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized6' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized48' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized48' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized49' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized49' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized50' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized50' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized51' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized51' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized52' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized52' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized6' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized9' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized12' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized12' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized13' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized8' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized7' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized53' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized53' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized54' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized54' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized55' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized55' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized56' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized56' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized57' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized57' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized7' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized10' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized14' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized14' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized15' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized9' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized8' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized58' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized58' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized59' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized59' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized60' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized60' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized61' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized61' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized62' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized62' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized8' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized11' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized16' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized16' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized17' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized4' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized5' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized10' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized12' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized9' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized63' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized63' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized64' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized64' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized65' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized65' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized66' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized66' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized67' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized67' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized9' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized12' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized6' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized7' (281#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '4' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (282#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (283#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (284#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (285#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/9368eebf/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_xbar_0' (286#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_xbar_0/synth/ddr_dma_v2_xbar_0.v:57]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_arready' does not match port width (4) of module 'ddr_dma_v2_xbar_0' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:2919]
WARNING: [Synth 8-689] width (192) of port connection 's_axi_rdata' does not match port width (256) of module 'ddr_dma_v2_xbar_0' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:2936]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rlast' does not match port width (4) of module 'ddr_dma_v2_xbar_0' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:2937]
WARNING: [Synth 8-689] width (6) of port connection 's_axi_rresp' does not match port width (8) of module 'ddr_dma_v2_xbar_0' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:2939]
WARNING: [Synth 8-689] width (3) of port connection 's_axi_rvalid' does not match port width (4) of module 'ddr_dma_v2_xbar_0' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:2940]
WARNING: [Synth 8-350] instance 'xbar' of module 'ddr_dma_v2_xbar_0' requires 78 connections, but only 76 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:2869]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_microblaze_0_axi_periph_0' (287#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:1062]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_I47XM5' [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:5389]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_dlmb_bram_if_cntlr_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_dlmb_bram_if_cntlr_0/synth/ddr_dma_v2_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (288#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (289#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (290#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_dlmb_bram_if_cntlr_0' (291#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_dlmb_bram_if_cntlr_0/synth/ddr_dma_v2_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_dlmb_v10_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_dlmb_v10_0/synth/ddr_dma_v2_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/d6c0f905/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (292#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/d6c0f905/hdl/vhdl/lmb_v10.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_dlmb_v10_0' (293#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_dlmb_v10_0/synth/ddr_dma_v2_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'ddr_dma_v2_dlmb_v10_0' requires 25 connections, but only 24 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:5538]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_ilmb_bram_if_cntlr_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_ilmb_bram_if_cntlr_0/synth/ddr_dma_v2_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-638] synthesizing module 'pselect_mask__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask__parameterized1' (293#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/pselect_mask.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (293#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_mux.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (293#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/cdd36762/hdl/vhdl/lmb_bram_if_cntlr.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_ilmb_bram_if_cntlr_0' (294#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_ilmb_bram_if_cntlr_0/synth/ddr_dma_v2_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_ilmb_v10_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_ilmb_v10_0/synth/ddr_dma_v2_ilmb_v10_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_ilmb_v10_0' (295#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_ilmb_v10_0/synth/ddr_dma_v2_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'ddr_dma_v2_ilmb_v10_0' requires 25 connections, but only 24 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:5584]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_lmb_bram_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_lmb_bram_0/synth/ddr_dma_v2_lmb_bram_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:4793]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized2' (295#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186860]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'bindec' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-256] done synthesizing module 'bindec' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5118]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized8' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized8' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized9' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized9' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized10' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized10' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized11' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized11' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized12' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized12' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized12' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized13' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized13' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized14' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized14' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized14' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized15' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized15' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized16' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized16' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized16' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized17' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized17' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized18' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized18' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized18' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized19' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized19' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized19' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized20' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized20' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized20' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized21' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized21' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized21' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized22' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized22' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized22' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized23' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized23' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized23' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized24' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12264]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:12267]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized24' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized24' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized25' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183487]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183488]
INFO: [Common 17-14] Message 'Synth 8-3919' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized25' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized25' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized26' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized26' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized26' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized27' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized27' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized27' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized28' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized28' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized28' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized29' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized29' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized29' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized30' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized30' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized30' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized31' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized31' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized31' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized32' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized32' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized32' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized33' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized33' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6972]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized33' (296#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182845]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (297#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (297#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:5381]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized2' (297#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized2' (297#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187465]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized2' (297#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192416]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized2' (297#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193449]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized5' (297#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_lmb_bram_0' (298#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_lmb_bram_0/synth/ddr_dma_v2_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_I47XM5' (299#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:5389]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_microblaze_0_xlconcat_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_xlconcat_0/synth/ddr_dma_v2_microblaze_0_xlconcat_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (300#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_microblaze_0_xlconcat_0' (301#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_xlconcat_0/synth/ddr_dma_v2_microblaze_0_xlconcat_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_mig_7series_0_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0.v:71]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_mig_7series_0_0_mig' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_iodelay_ctrl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:12250]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (302#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:12250]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_iodelay_ctrl' (303#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_clk_ibuf' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_clk_ibuf.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_clk_ibuf' (304#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_tempmon' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'XADC' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:35504]
INFO: [Synth 8-256] done synthesizing module 'XADC' (305#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:35504]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_tempmon' (306#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_infrastructure' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:26066]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (307#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:26066]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (308#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15999]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (308#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15999]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v2_3_infrastructure does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_infrastructure.v:138]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v2_3_infrastructure does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_infrastructure.v:139]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v2_3_infrastructure does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v2_3_infrastructure does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v2_3_infrastructure does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_infrastructure.v:142]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_infrastructure' (309#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_memc_ui_top_axi' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_3_memc_ui_top_axi.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_mem_intfc' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_3_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_mc' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_rank_mach' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_rank_cntrl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized0' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized0' (309#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_rank_cntrl' (310#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_rank_common' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_rank_common.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_round_robin_arb' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_round_robin_arb' (311#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_round_robin_arb__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v2_3_round_robin_arb__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_round_robin_arb__parameterized0' (311#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_rank_common' (312#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_rank_mach' (313#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_mach' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_mach.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_cntrl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_compare' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_compare.v:74]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_compare' (314#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_state' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_state' (315#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_queue' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_queue' (316#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_cntrl' (317#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_cntrl__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_state__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_state__parameterized0' (317#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_queue__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_queue__parameterized0' (317#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_cntrl__parameterized0' (317#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_cntrl__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_state__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_state__parameterized1' (317#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_queue__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_queue__parameterized1' (317#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_cntrl__parameterized1' (317#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_cntrl__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_state__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_state.v:141]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_state__parameterized2' (317#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_queue__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_queue__parameterized2' (317#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_cntrl__parameterized2' (317#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_bank_common' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_common.v:73]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_common' (318#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_arb_mux' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_arb_mux.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_arb_row_col' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_round_robin_arb__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_round_robin_arb__parameterized1' (318#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_round_robin_arb__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_round_robin_arb__parameterized2' (318#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_round_robin_arb__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_round_robin_arb__parameterized3' (318#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_round_robin_arb__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_round_robin_arb__parameterized4' (318#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_arb_row_col' (319#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_arb_select' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_arb_select.v:75]
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v2_3_arb_select does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_arb_select' (320#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_arb_mux' (321#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_bank_mach' (322#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v2_3_bank_mach' requires 74 connections, but only 73 given [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_col_mach' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_col_mach.v:88]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:27998]
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (323#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:27998]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_col_mach' (324#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_mc' (325#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/controller/mig_7series_v2_3_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_phy_top' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_top.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_mc_phy_wrapper' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:17312]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (326#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:17312]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:17473]
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (327#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:17473]
INFO: [Synth 8-638] synthesizing module 'IOBUF_INTERMDISABLE' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:13532]
INFO: [Synth 8-256] done synthesizing module 'IOBUF_INTERMDISABLE' (328#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:13532]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_INTERMDISABLE' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:13127]
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_INTERMDISABLE' (329#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:13127]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo' (330#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v2_3_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1425]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized0' (330#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v2_3_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1442]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized1' (330#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v2_3_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1459]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_mc_phy' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_phy_4lanes' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_4lanes.v:72]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:821]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (331#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:821]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_byte_lane' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_if_post_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_if_post_fifo.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_if_post_fifo' (332#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized2' (332#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25752]
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (333#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25752]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25889]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (334#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25889]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:12868]
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (335#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:12868]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21323]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (336#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21323]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_byte_group_io' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (337#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15270]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (338#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:12262]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized2' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized2' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized3' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized3' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized4' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized4' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized5' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized5' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized6' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized6' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized7' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized7' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized8' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized8' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized0' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized0' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized1' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized1' (339#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_byte_group_io' (340#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_3_ddr_byte_lane does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_3_ddr_byte_lane does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_byte_lane' (341#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_byte_lane__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized3' (341#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25889]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25889]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21323]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21323]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_byte_group_io__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized9' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized9' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized10' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized10' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized11' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized11' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized12' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized12' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized13' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized13' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized14' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized14' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized15' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized15' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized16' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized16' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized17' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized17' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized18' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized18' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized19' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized19' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized20' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized20' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_3_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_3_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_3_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_3_ddr_byte_group_io__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_byte_group_io__parameterized0' (341#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:144]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:190]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:272]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized0 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:273]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_byte_lane__parameterized0' (341#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_byte_lane__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized4' (341#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_byte_group_io__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized21' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized21' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized22' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized22' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized23' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized23' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized24' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized24' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized25' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized25' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized26' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized26' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized27' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized27' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized28' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized28' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized29' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized29' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized2' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized2' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized3' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized3' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_byte_group_io__parameterized1' (341#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:266]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized1 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_byte_lane__parameterized1' (341#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_byte_lane__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_of_pre_fifo__parameterized5' (341#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized1' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25889]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized1' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25889]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized1' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21323]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized1' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21323]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_byte_group_io__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized30' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized30' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized31' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized31' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized32' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized32' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized33' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized33' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized34' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized34' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized35' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized35' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized36' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized36' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized37' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized37' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized38' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized38' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized39' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized39' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:21208]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_3_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_3_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_3_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_3_ddr_byte_group_io__parameterized2 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_byte_group_io__parameterized2' (341#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized4' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized4' (341#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20635]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:17326]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (342#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:17326]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:144]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:190]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:272]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_3_ddr_byte_lane__parameterized2 does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:273]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_byte_lane__parameterized2' (342#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25980]
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (343#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25980]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25964]
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (344#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:25964]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_4lanes.v:1515]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_4lanes.v:735]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_4lanes.v:736]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_4lanes.v:737]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_phy_4lanes' (345#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_mc_phy' (346#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v2_3_ddr_mc_phy' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1666]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v2_3_ddr_mc_phy' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1674]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v2_3_ddr_mc_phy' requires 88 connections, but only 87 given [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1575]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:728]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v2_3_ddr_mc_phy_wrapper does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:225]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_mc_phy_wrapper' (347#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_calib_top' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:82]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_prbs_gen' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_prbs_gen.v:92]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_prbs_gen' (348#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_phy_init' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:89]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:1961]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:1961]
INFO: [Synth 8-226] default block is never used [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:5275]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4145]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:1209]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:1211]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:1213]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:1284]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4201]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4220]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4221]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4220]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4221]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4220]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4221]
INFO: [Synth 8-4512] found unpartitioned construct node [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:1302]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v2_3_ddr_phy_init does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:275]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_phy_init' (349#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:89]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v2_3_ddr_phy_init' requires 124 connections, but only 123 given [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:1263]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_phy_wrcal' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v2_3_ddr_phy_wrcal does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_phy_wrcal' (350#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_phy_wrlvl_off_delay' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_phy_wrlvl_off_delay' (351#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_phy_dqs_found_cal_hr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v2_3_ddr_phy_dqs_found_cal_hr does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_dqs_found_cal_hr.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_phy_dqs_found_cal_hr' (352#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v2_3_ddr_phy_dqs_found_cal_hr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:1807]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_phy_rdlvl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_rdlvl.v:2708]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_rdlvl.v:594]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_phy_rdlvl' (353#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_phy_tempmon' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_tempmon.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_phy_tempmon' (354#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_tempmon.v:69]
WARNING: [Synth 8-3848] Net dbg_ocd_lim in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:621]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:331]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:332]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:613]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:612]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:524]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:525]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:579]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:584]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:580]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:590]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:608]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v2_3_ddr_calib_top does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:609]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_calib_top' (355#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:82]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v2_3_ddr_calib_top' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_top.v:1215]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_phy_top' (356#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_mem_intfc' (357#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_3_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ui_top' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ui_cmd' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_cmd.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ui_cmd' (358#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ui_wr_data' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_wr_data.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_wr_data.v:380]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy1_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_wr_data.v:265]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy2_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_wr_data.v:181]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy3_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_wr_data.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ui_wr_data' (359#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ui_rd_data' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_rd_data.v:140]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_rd_data.v:392]
INFO: [Synth 8-4471] merging register 'not_strict_mode.app_rd_data_valid_copy_reg' into 'not_strict_mode.app_rd_data_valid_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_rd_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ui_rd_data' (360#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ui_top' (361#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc.v:90]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axi_register_slice' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice' (362#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized0' (362#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized1' (362#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized2' (362#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axi_register_slice' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axi_upsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axi_upsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axi_register_slice__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized3' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized4' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized5' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized6' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized7' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized7' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axi_register_slice__parameterized0' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axi_register_slice__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized8' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized8' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized9' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized9' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized10' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized10' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized11' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized11' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized12' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized12' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axi_register_slice__parameterized1' (363#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_a_upsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:16653]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (364#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:16653]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (365#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:35694]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_carry_latch_and' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_carry_latch_and.v:61]
INFO: [Synth 8-638] synthesizing module 'AND2B1L' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:36]
INFO: [Synth 8-256] done synthesizing module 'AND2B1L' (366#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:36]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_carry_latch_and' (367#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_carry_latch_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_carry_and' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_carry_and.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_carry_and' (368#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_carry_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_command_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_command_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_carry_latch_or' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_carry_latch_or.v:61]
INFO: [Synth 8-638] synthesizing module 'OR2L' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20865]
INFO: [Synth 8-256] done synthesizing module 'OR2L' (369#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:20865]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_carry_latch_or' (370#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_carry_latch_or.v:61]
INFO: [Synth 8-638] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3016]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized1' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized1' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized2' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized2' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized3' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized3' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized4' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized4' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized5' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized5' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized6' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized6' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized7' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized7' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized8' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized8' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized9' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized9' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized10' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized10' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized11' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized11' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized12' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized12' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized13' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized13' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized14' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized14' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized15' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized15' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized16' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized16' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized17' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized17' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized18' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized18' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized19' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized19' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized20' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized20' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized21' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized21' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized22' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized22' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized23' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized23' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized24' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized24' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized25' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized25' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized26' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized26' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized27' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized27' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized28' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized28' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized29' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized29' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized30' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized30' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized31' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized31' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized32' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized32' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized33' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized33' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized34' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized34' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized35' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized35' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized36' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized36' (371#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34688]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_command_fifo' (372#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_command_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_a_upsizer' (373#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_w_upsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_w_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_comparator_sel_static' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_comparator_sel_static' (374#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_carry_or' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_carry_or.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_carry_or' (375#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_carry_or.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT6_2' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2' (376#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized0' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized0' (376#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15830]
INFO: [Synth 8-256] done synthesizing module 'LUT4' (377#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15830]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized1' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized1' (377#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized2' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized2' (377#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (377#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (377#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized5' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized5' (377#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized6' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized6' (377#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized7' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized7' (377#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6' (378#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3152]
INFO: [Synth 8-256] done synthesizing module 'FDSE' (379#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:3152]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_comparator_sel_static__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_comparator_sel_static__parameterized0' (379#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_comparator_sel' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_comparator_sel.v:60]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_comparator_sel' (380#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_comparator_sel.v:60]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized23' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized24' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized24' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized25' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized25' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized26' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized26' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized27' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized27' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized28' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized28' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized29' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized29' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized30' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized30' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized31' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized31' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized32' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized32' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized33' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized33' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized34' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized34' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized35' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized35' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized36' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized36' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized37' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized37' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized38' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized38' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized39' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized39' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized40' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized40' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized41' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized41' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized42' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized42' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized43' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized43' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized44' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized44' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized45' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized45' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized46' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized46' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized47' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized47' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized48' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized48' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized49' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized49' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized50' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized50' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized51' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized51' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized52' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized52' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized53' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized53' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized54' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized54' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized55' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized55' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized56' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized56' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized57' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized57' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized58' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized58' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized59' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized59' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized60' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized60' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized61' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized61' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized62' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized62' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized63' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized63' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized64' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized64' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized65' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized65' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized66' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized66' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized67' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized67' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized68' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized68' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized69' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized69' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized70' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized70' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized71' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized71' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized72' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized72' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized73' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized73' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized74' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized74' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized75' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized75' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized76' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized76' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized77' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized77' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized78' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized78' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized79' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized79' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized80' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized80' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized81' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized81' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized82' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized82' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized83' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized83' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized84' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized84' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized85' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized85' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized86' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized86' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized87' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized87' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized88' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized88' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized89' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized89' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized90' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized90' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized91' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized91' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized92' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized92' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized93' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized93' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized94' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized94' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized95' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized95' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized96' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized96' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized97' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized97' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized98' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized98' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized99' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized99' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized100' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized100' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized101' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized101' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized102' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized102' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized103' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized103' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized104' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized104' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized105' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized105' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized106' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized106' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized107' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized107' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized108' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized108' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized109' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized109' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized110' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized110' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized111' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized111' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized112' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized112' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized113' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized113' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized114' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized114' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized115' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized115' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized116' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized116' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized117' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized117' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized118' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized118' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized119' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized119' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized120' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized120' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized121' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized121' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized122' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized122' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized123' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized123' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized124' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized124' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized125' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized125' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized126' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized126' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized127' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized127' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized128' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized128' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized129' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized129' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized130' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized130' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized131' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized131' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized132' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized132' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized133' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized133' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized134' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized134' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized135' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized135' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized136' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized136' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized137' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized137' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized138' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized138' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized139' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized139' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized140' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized140' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized141' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized141' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized142' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized142' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized143' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized143' (380#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15919]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_w_upsizer' (381#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_w_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_a_upsizer__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_a_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_a_upsizer__parameterized0' (381#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_r_upsizer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_r_upsizer.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized8' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized8' (381#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized9' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized9' (381#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized10' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized10' (381#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized11' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized11' (381#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized12' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized12' (381#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized13' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized13' (381#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized14' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized14' (381#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized15' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized15' (381#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:15935]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_comparator_sel_static__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_comparator_sel_static__parameterized1' (381#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_r_upsizer' (382#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_r_upsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axi_upsizer' (383#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axi_upsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axi_register_slice__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized13' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized13' (383#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized14' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized14' (383#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized15' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axic_register_slice__parameterized15' (383#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_ddr_axi_register_slice__parameterized2' (383#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_aw_channel' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_cmd_translator' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_incr_cmd' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_incr_cmd' (384#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_wrap_cmd' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_wrap_cmd' (385#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_cmd_translator' (386#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_wr_cmd_fsm' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_wr_cmd_fsm' (387#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_aw_channel' (388#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_w_channel' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_w_channel.v:64]
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v2_3_axi_mc_w_channel does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_w_channel.v:96]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_w_channel' (389#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_w_channel.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_b_channel' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_fifo' (390#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_b_channel' (391#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_ar_channel' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_cmd_translator__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_incr_cmd__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_incr_cmd__parameterized0' (391#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_wrap_cmd__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_wrap_cmd__parameterized0' (391#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_cmd_translator__parameterized0' (391#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_cmd_fsm' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_cmd_fsm' (392#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_ar_channel' (393#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_r_channel' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_r_channel.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_fifo__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_fifo__parameterized0' (393#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_fifo.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_fifo__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_fifo__parameterized1' (393#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_fifo.v:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_r_channel.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_r_channel.v:315]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_r_channel' (394#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_r_channel.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_3_axi_mc_cmd_arbiter' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc_cmd_arbiter' (395#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_axi_mc' (396#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/axi/mig_7series_v2_3_axi_mc.v:90]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v2_3_memc_ui_top_axi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_3_memc_ui_top_axi.v:542]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v2_3_memc_ui_top_axi does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_3_memc_ui_top_axi.v:488]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_3_memc_ui_top_axi' (397#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v2_3_memc_ui_top_axi.v:72]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity ddr_dma_v2_mig_7series_0_0_mig does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:683]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity ddr_dma_v2_mig_7series_0_0_mig does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:685]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity ddr_dma_v2_mig_7series_0_0_mig does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:687]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity ddr_dma_v2_mig_7series_0_0_mig does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:689]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity ddr_dma_v2_mig_7series_0_0_mig does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:692]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity ddr_dma_v2_mig_7series_0_0_mig does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:695]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity ddr_dma_v2_mig_7series_0_0_mig does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:697]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity ddr_dma_v2_mig_7series_0_0_mig does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:700]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr_dma_v2_mig_7series_0_0_mig does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:710]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr_dma_v2_mig_7series_0_0_mig does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:711]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity ddr_dma_v2_mig_7series_0_0_mig does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:714]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_mig_7series_0_0_mig' (398#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_mig_7series_0_0' (399#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ddr_dma_v2_mig_7series_0_0.v:71]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'ddr_dma_v2_mig_7series_0_0' requires 61 connections, but only 57 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:945]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_rst_clk_wiz_1_100M_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_clk_wiz_1_100M_0/synth/ddr_dma_v2_rst_clk_wiz_1_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (400#1) [C:/Xilinx/Vivado/2015.1/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized33' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized33' (400#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized34' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized34' (400#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (401#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (402#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (403#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (404#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_rst_clk_wiz_1_100M_0' (405#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_clk_wiz_1_100M_0/synth/ddr_dma_v2_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'ddr_dma_v2_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:1003]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_rst_mig_7series_0_81M_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_mig_7series_0_81M_0/synth/ddr_dma_v2_rst_mig_7series_0_81M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized35' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized35' (405#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized36' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized36' (405#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/3c38df9f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (405#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (405#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_rst_mig_7series_0_81M_0' (406#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_mig_7series_0_81M_0/synth/ddr_dma_v2_rst_mig_7series_0_81M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'ddr_dma_v2_rst_mig_7series_0_81M_0' requires 10 connections, but only 6 given [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:1013]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_v_gamma_0_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_v_gamma_0_0/synth/ddr_dma_v2_v_gamma_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'v_gamma' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:8579]
INFO: [Synth 8-638] synthesizing module 'video_ctrl' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'hwt' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4024]
INFO: [Synth 8-256] done synthesizing module 'hwt' (407#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4024]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity video_ctrl does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4482]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity video_ctrl does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4488]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity video_ctrl does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4490]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity video_ctrl does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4491]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity video_ctrl does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4498]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity video_ctrl does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4499]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity video_ctrl does not have driver. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4500]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'video_ctrl' (408#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'gamma_top' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:8028]
INFO: [Synth 8-638] synthesizing module 'v_gamma_v7_0_axis_input_buffer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:4589]
INFO: [Synth 8-638] synthesizing module 'v_gamma_v7_0_synch_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:2010]
INFO: [Synth 8-638] synthesizing module 'v_gamma_v7_0_dp_ram' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:1519]
INFO: [Synth 8-256] done synthesizing module 'v_gamma_v7_0_dp_ram' (409#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:1519]
INFO: [Synth 8-256] done synthesizing module 'v_gamma_v7_0_synch_fifo' (410#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:2010]
INFO: [Synth 8-256] done synthesizing module 'v_gamma_v7_0_axis_input_buffer' (411#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:4589]
INFO: [Synth 8-638] synthesizing module 'axi4s_control' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control' (412#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-638] synthesizing module 'gamma_core' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:7804]
INFO: [Synth 8-638] synthesizing module 'gamma_archs' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:6140]
INFO: [Synth 8-638] synthesizing module 'write_share' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:5833]
INFO: [Synth 8-256] done synthesizing module 'write_share' (413#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:5833]
INFO: [Synth 8-638] synthesizing module 'dpram2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:5368]
INFO: [Synth 8-256] done synthesizing module 'dpram2' (414#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:5368]
INFO: [Synth 8-638] synthesizing module 'dpram2__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:5368]
INFO: [Synth 8-256] done synthesizing module 'dpram2__parameterized0' (414#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:5368]
INFO: [Synth 8-638] synthesizing module 'dpram2__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:5368]
INFO: [Synth 8-256] done synthesizing module 'dpram2__parameterized1' (414#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:5368]
INFO: [Synth 8-256] done synthesizing module 'gamma_archs' (415#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:6140]
INFO: [Synth 8-256] done synthesizing module 'gamma_core' (416#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:7804]
INFO: [Synth 8-638] synthesizing module 'v_gamma_v7_0_axis_output_buffer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:4742]
INFO: [Synth 8-638] synthesizing module 'v_gamma_v7_0_synch_fifo_fallthru' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:4215]
INFO: [Synth 8-638] synthesizing module 'v_gamma_v7_0_dp_ram__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:1519]
INFO: [Synth 8-256] done synthesizing module 'v_gamma_v7_0_dp_ram__parameterized0' (416#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:1519]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:4370]
INFO: [Synth 8-256] done synthesizing module 'v_gamma_v7_0_synch_fifo_fallthru' (417#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:4215]
INFO: [Synth 8-256] done synthesizing module 'v_gamma_v7_0_axis_output_buffer' (418#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:4742]
INFO: [Synth 8-256] done synthesizing module 'gamma_top' (419#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:8028]
INFO: [Synth 8-256] done synthesizing module 'v_gamma' (420#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_gamma_v7_0/a30aaf21/hdl/v_gamma_v7_0_vh_rfs.vhd:8579]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_v_gamma_0_0' (421#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_v_gamma_0_0/synth/ddr_dma_v2_v_gamma_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_v_rgb2ycrcb_0_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_v_rgb2ycrcb_0_0/synth/ddr_dma_v2_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6465]
INFO: [Synth 8-638] synthesizing module 'video_ctrl__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-256] done synthesizing module 'video_ctrl__parameterized0' (421#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:4510]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_top' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6037]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_axis_input_buffer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4448]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1880]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_dp_ram' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1390]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_dp_ram' (422#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1390]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo' (423#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:1880]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_axis_input_buffer' (424#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4448]
INFO: [Synth 8-638] synthesizing module 'axi4s_control__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-256] done synthesizing module 'axi4s_control__parameterized0' (424#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_tc_v6_1/42dd9216/hdl/v_tc_v6_1_vh_rfs.vhd:476]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_core' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:5329]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr' (425#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no' (426#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr' (427#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_mult' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:759]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized0' (427#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_mult' (428#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:759]
INFO: [Synth 8-638] synthesizing module 'mac' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend' (429#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'mac' (430#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized1' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized0' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized0' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized1' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized2' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized1' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized3' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized2' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'mac__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized0' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'mac__parameterized0' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'mac__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized1' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized1' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'mac__parameterized1' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:814]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_round' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:698]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized2' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:632]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized3' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized4' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized4' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized3' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:508]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized3' (431#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:562]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_round' (432#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:698]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized2' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized2' (432#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:315]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_max_sat' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:903]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized5' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized5' (432#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_max_sat' (433#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:903]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_min_sat' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:942]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized6' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized6' (433#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:382]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_min_sat' (434#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:942]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_core' (435#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:5329]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_axis_output_buffer' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4600]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo_fallthru' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4075]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4229]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo_fallthru' (436#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4075]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_axis_output_buffer' (437#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:4600]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_top' (438#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6037]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb' (439#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/v_rgb2ycrcb_v7_1/15f23f59/hdl/v_rgb2ycrcb_v7_1_vh_rfs.vhd:6465]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_v_rgb2ycrcb_0_0' (440#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_v_rgb2ycrcb_0_0/synth/ddr_dma_v2_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ddr_dma_v2_video_to_axis_0_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_video_to_axis_0_0/synth/ddr_dma_v2_video_to_axis_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'video_to_axis_v1_0' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/video_to_axis_v1_0/885cf934/hdl/video_to_axis_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'video_to_axis_v1_0' (441#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/video_to_axis_v1_0/885cf934/hdl/video_to_axis_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_video_to_axis_0_0' (442#1) [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_video_to_axis_0_0/synth/ddr_dma_v2_video_to_axis_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2' (443#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2.v:13]
INFO: [Synth 8-256] done synthesizing module 'ddr_dma_v2_wrapper' (444#1) [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/hdl/ddr_dma_v2_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:10:11 ; elapsed = 00:10:23 . Memory (MB): peak = 1067.969 ; gain = 891.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[31] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/834889ee/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183501]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:10:17 ; elapsed = 00:10:29 . Memory (MB): peak = 1067.969 ; gain = 891.867
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_byte_lane.v:676]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_0/ddr_dma_v2_microblaze_0_0.xdc] for cell 'ddr_dma_v2_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_0/ddr_dma_v2_microblaze_0_0.xdc] for cell 'ddr_dma_v2_i/microblaze_0/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_dlmb_v10_0/ddr_dma_v2_dlmb_v10_0.xdc] for cell 'ddr_dma_v2_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_dlmb_v10_0/ddr_dma_v2_dlmb_v10_0.xdc] for cell 'ddr_dma_v2_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_ilmb_v10_0/ddr_dma_v2_ilmb_v10_0.xdc] for cell 'ddr_dma_v2_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_ilmb_v10_0/ddr_dma_v2_ilmb_v10_0.xdc] for cell 'ddr_dma_v2_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_axi_intc_0/ddr_dma_v2_microblaze_0_axi_intc_0.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_axi_intc_0/ddr_dma_v2_microblaze_0_axi_intc_0.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mdm_1_0/ddr_dma_v2_mdm_1_0.xdc] for cell 'ddr_dma_v2_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mdm_1_0/ddr_dma_v2_mdm_1_0.xdc] for cell 'ddr_dma_v2_i/mdm_1/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_clk_wiz_1_0/ddr_dma_v2_clk_wiz_1_0_board.xdc] for cell 'ddr_dma_v2_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_clk_wiz_1_0/ddr_dma_v2_clk_wiz_1_0_board.xdc] for cell 'ddr_dma_v2_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_clk_wiz_1_0/ddr_dma_v2_clk_wiz_1_0.xdc] for cell 'ddr_dma_v2_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_clk_wiz_1_0/ddr_dma_v2_clk_wiz_1_0.xdc] for cell 'ddr_dma_v2_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_clk_wiz_1_0/ddr_dma_v2_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr_dma_v2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr_dma_v2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_clk_wiz_1_100M_0/ddr_dma_v2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ddr_dma_v2_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_clk_wiz_1_100M_0/ddr_dma_v2_rst_clk_wiz_1_100M_0_board.xdc] for cell 'ddr_dma_v2_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_clk_wiz_1_100M_0/ddr_dma_v2_rst_clk_wiz_1_100M_0.xdc] for cell 'ddr_dma_v2_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_clk_wiz_1_100M_0/ddr_dma_v2_rst_clk_wiz_1_100M_0.xdc] for cell 'ddr_dma_v2_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/constraints/ddr_dma_v2_mig_7series_0_0.xdc] for cell 'ddr_dma_v2_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/constraints/ddr_dma_v2_mig_7series_0_0.xdc] for cell 'ddr_dma_v2_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/constraints/ddr_dma_v2_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr_dma_v2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr_dma_v2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0_board.xdc] for cell 'ddr_dma_v2_i/mig_7series_0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0_board.xdc] for cell 'ddr_dma_v2_i/mig_7series_0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_uartlite_0_0/ddr_dma_v2_axi_uartlite_0_0_board.xdc] for cell 'ddr_dma_v2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_uartlite_0_0/ddr_dma_v2_axi_uartlite_0_0_board.xdc] for cell 'ddr_dma_v2_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_uartlite_0_0/ddr_dma_v2_axi_uartlite_0_0.xdc] for cell 'ddr_dma_v2_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_uartlite_0_0/ddr_dma_v2_axi_uartlite_0_0.xdc] for cell 'ddr_dma_v2_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_mig_7series_0_81M_0/ddr_dma_v2_rst_mig_7series_0_81M_0_board.xdc] for cell 'ddr_dma_v2_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_mig_7series_0_81M_0/ddr_dma_v2_rst_mig_7series_0_81M_0_board.xdc] for cell 'ddr_dma_v2_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_mig_7series_0_81M_0/ddr_dma_v2_rst_mig_7series_0_81M_0.xdc] for cell 'ddr_dma_v2_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_rst_mig_7series_0_81M_0/ddr_dma_v2_rst_mig_7series_0_81M_0.xdc] for cell 'ddr_dma_v2_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_dma_0_0/ddr_dma_v2_axi_dma_0_0.xdc] for cell 'ddr_dma_v2_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_dma_0_0/ddr_dma_v2_axi_dma_0_0.xdc] for cell 'ddr_dma_v2_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_tft_0_0/ddr_dma_v2_axi_tft_0_0.xdc] for cell 'ddr_dma_v2_i/axi_tft_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_tft_0_0/ddr_dma_v2_axi_tft_0_0.xdc] for cell 'ddr_dma_v2_i/axi_tft_0/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_quad_spi_0_0/ddr_dma_v2_axi_quad_spi_0_0_board.xdc] for cell 'ddr_dma_v2_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_quad_spi_0_0/ddr_dma_v2_axi_quad_spi_0_0_board.xdc] for cell 'ddr_dma_v2_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_quad_spi_0_0/ddr_dma_v2_axi_quad_spi_0_0.xdc] for cell 'ddr_dma_v2_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_quad_spi_0_0/ddr_dma_v2_axi_quad_spi_0_0.xdc] for cell 'ddr_dma_v2_i/axi_quad_spi_0/U0'
Parsing XDC File [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc]
Finished Parsing XDC File [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc]
Parsing XDC File [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr_dma_v2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr_dma_v2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_axi_intc_0/ddr_dma_v2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_microblaze_0_axi_intc_0/ddr_dma_v2_microblaze_0_axi_intc_0_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_dma_0_0/ddr_dma_v2_axi_dma_0_0_clocks.xdc] for cell 'ddr_dma_v2_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_dma_0_0/ddr_dma_v2_axi_dma_0_0_clocks.xdc] for cell 'ddr_dma_v2_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_tft_0_0/ddr_dma_v2_axi_tft_0_0_clocks.xdc] for cell 'ddr_dma_v2_i/axi_tft_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_tft_0_0/ddr_dma_v2_axi_tft_0_0_clocks.xdc] for cell 'ddr_dma_v2_i/axi_tft_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_tft_0_0/ddr_dma_v2_axi_tft_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr_dma_v2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr_dma_v2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_quad_spi_0_0/ddr_dma_v2_axi_quad_spi_0_0_clocks.xdc] for cell 'ddr_dma_v2_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_axi_quad_spi_0_0/ddr_dma_v2_axi_quad_spi_0_0_clocks.xdc] for cell 'ddr_dma_v2_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_v_gamma_0_0/ddr_dma_v2_v_gamma_0_0_clocks.xdc] for cell 'ddr_dma_v2_i/v_gamma_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_v_gamma_0_0/ddr_dma_v2_v_gamma_0_0_clocks.xdc] for cell 'ddr_dma_v2_i/v_gamma_0/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_v_rgb2ycrcb_0_0/ddr_dma_v2_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'ddr_dma_v2_i/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_v_rgb2ycrcb_0_0/ddr_dma_v2_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'ddr_dma_v2_i/v_rgb2ycrcb_0/U0'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_0/ddr_dma_v2_auto_ds_0_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_0/ddr_dma_v2_auto_ds_0_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_cc_0/ddr_dma_v2_auto_cc_0_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_cc_0/ddr_dma_v2_auto_cc_0_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_cc_0/ddr_dma_v2_auto_cc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr_dma_v2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr_dma_v2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_1/ddr_dma_v2_auto_ds_1_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_1/ddr_dma_v2_auto_ds_1_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_2/ddr_dma_v2_auto_ds_2_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_2/ddr_dma_v2_auto_ds_2_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_3/ddr_dma_v2_auto_ds_3_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_3/ddr_dma_v2_auto_ds_3_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_4/ddr_dma_v2_auto_ds_4_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_ds_4/ddr_dma_v2_auto_ds_4_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_0/ddr_dma_v2_auto_us_0_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_0/ddr_dma_v2_auto_us_0_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_1/ddr_dma_v2_auto_us_1_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_1/ddr_dma_v2_auto_us_1_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_2/ddr_dma_v2_auto_us_2_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_2/ddr_dma_v2_auto_us_2_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst'
Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_3/ddr_dma_v2_auto_us_3_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_auto_us_3/ddr_dma_v2_auto_us_3_clocks.xdc] for cell 'ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 962 instances were transformed.
  FD => FDRE: 11 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 548 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 17 instances
  FDS => FDSE: 5 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 120 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 138 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 67 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.547 . Memory (MB): peak = 1392.309 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:11:14 ; elapsed = 00:11:23 . Memory (MB): peak = 1392.309 ; gain = 1216.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:11:14 ; elapsed = 00:11:23 . Memory (MB): peak = 1392.309 ; gain = 1216.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 3 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 3 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 4 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 4 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 5 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 5 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 6 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 6 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 8 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 8 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 9 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 9 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 10 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 10 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 11 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 11 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 13 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 13 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 14 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 14 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 15 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 15 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 16 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 16 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 18 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 18 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 19 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 19 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 21 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 21 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 22 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 22 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 23 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 23 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 24 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 24 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0/U0. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 130).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 137).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 142).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_intc/U0. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 153).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/mdm_1/U0. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 161).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/clk_wiz_1/inst. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 166).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/axi_uartlite_0/U0. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 190).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/axi_dma_0/U0. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 210).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/axi_tft_0/U0. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 216).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/axi_quad_spi_0/U0. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 224).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/v_gamma_0/U0. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 235).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/v_rgb2ycrcb_0/U0. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 240).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 247).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc/inst. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 254).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 259).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 266).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 273).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 280).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 289).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 294).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 299).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst. (constraint file  C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.runs/synth_1/dont_touch.xdc, line 304).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/axi_tft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/edge_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/hdr_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/s02_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/s03_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/rst_mig_7series_0_81M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/v_gamma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/v_rgb2ycrcb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr_dma_v2_i/video_to_axis_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:11:14 ; elapsed = 00:11:24 . Memory (MB): peak = 1392.309 ; gain = 1216.207
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:271]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_lite_if.vhd:1042]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:609]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_mm2s_cmdsts_if.vhd:181]
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dma_v7_1/0728269d/hdl/src/vhdl/axi_dma_s2mm_cmdsts_if.vhd:218]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lvar_first_be_set" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "sig_brst_cnt_eq_zero" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_xfer_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_brst_cnt_eq_one" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_no_btt_residue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_master_burst_v2_0/d0f557cd/hdl/src/vhdl/axi_master_burst_rddata_cntl.vhd:601]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_access" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "word_access" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3898] No Re-encoding of one hot register 'HSYNC_cs_reg' in module 'axi_tft_v2_0_h_sync'
INFO: [Synth 8-5546] ROM "h_p_cnt_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_DE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_p_cnt_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_bp_cnt_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_pix_cnt_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_pix_cnt_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_pix_cnt_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_pix_cnt_tc2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_fp_cnt_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "h_fp_cnt_tc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'VSYNC_cs_reg' in module 'axi_tft_v2_0_v_sync'
INFO: [Synth 8-5546] ROM "v_p_cnt_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_DE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "V_p_cnt_tc" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "v_bp_cnt_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_bp_cnt_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_l_cnt_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "V_l_cnt_tc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_fp_cnt_clr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "v_fp_cnt_tc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'valid_out_reg' into 'strobe_out_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:425]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:445]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:445]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:445]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:464]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:464]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:464]
INFO: [Synth 8-802] inferred FSM for state register 'count_reg' in module 'sobel_edge_detect'
INFO: [Synth 8-4471] merging register 'sobel_start_reg' into 'sobel_valid_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:204]
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[639]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[638]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[637]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[636]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[635]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[634]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[633]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[632]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[631]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[630]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[629]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[628]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[627]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[626]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[625]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[624]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[623]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[622]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[621]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[620]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[619]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[618]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[617]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[616]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[615]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[614]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[613]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[612]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[611]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[610]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[609]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[608]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[607]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[606]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[605]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[604]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[603]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[602]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[601]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[600]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[599]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[598]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[597]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[596]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[595]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[594]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[593]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[592]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[591]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[590]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[589]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[588]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[587]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[586]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[585]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[584]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[583]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[582]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[581]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[580]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[579]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[578]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[577]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[576]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[575]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[574]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[573]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[572]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[571]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[570]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[569]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[568]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[567]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[566]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[565]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[564]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[563]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[562]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[561]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[560]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[559]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[558]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[557]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[556]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[555]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[554]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[553]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[552]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[551]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[550]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[549]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[548]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[547]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[546]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "sobel_bufout_reg[545]" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "sof_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sobel_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hdr_last" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sof_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ex_MSR_clear_decode_reg' into 'ex_MSR_set_decode_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:41590]
INFO: [Synth 8-4471] merging register 'ex_Interrupt_i_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:41781]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_SHR_reg' into 'ex_MSR_set_decode_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:44349]
INFO: [Synth 8-4471] merging register 'ex_is_fpu_instr_reg' into 'ex_is_mul_instr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:42928]
INFO: [Synth 8-4471] merging register 'ex_is_bs_instr_I_reg' into 'ex_is_mul_instr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:42954]
INFO: [Synth 8-4471] merging register 'EX_Div_Unsigned_reg' into 'ex_is_mul_instr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:42972]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_ESR_reg' into 'wb_is_fpu_instr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:44342]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_EAR_reg' into 'wb_is_fpu_instr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:44343]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_EDR_reg' into 'wb_is_fpu_instr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:44344]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_FSR_reg' into 'wb_is_fpu_instr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:44345]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_BTR_reg' into 'wb_is_fpu_instr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:44347]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_SLR_reg' into 'wb_is_fpu_instr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:44348]
INFO: [Synth 8-4471] merging register 'ex_potential_exception_reg' into 'ex_is_mul_instr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:44549]
INFO: [Synth 8-4471] merging register 'wb_clr_ESR_l_reg' into 'wb_is_fpu_instr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:45232]
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Performace_Debug_Control.ex_pc_brk_reg' into 'Performace_Debug_Control.ex_dbg_hit_reg[0:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_5/89e574e2/hdl/microblaze_v9_5_vh_rfs.vhd:48713]
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ivr_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iar" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iar" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iar" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_idle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Irq_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:303]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:308]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized4'
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v2_3_tempmon.v:286]
INFO: [Synth 8-4471] merging register 'gen_div4_ca_tieoff.phy_cas_n_reg[3:2]' into 'gen_div4_ca_tieoff.phy_ras_n_reg[3:2]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:3979]
INFO: [Synth 8-4471] merging register 'gen_div4_ca_tieoff.phy_we_n_reg[3:2]' into 'gen_div4_ca_tieoff.phy_ras_n_reg[3:2]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:3980]
INFO: [Synth 8-4471] merging register 'wrcal_final_chk_reg' into 'prbs_rdlvl_start_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:841]
INFO: [Synth 8-4471] merging register 'oclkdelay_calib_start_reg' into 'oclkdelay_calib_start_int_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:1390]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4220]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4220]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4221]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:4221]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_address_reg[25:13]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:5427]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_bank_reg[5:3]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:5428]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[2].phy_address_reg[38:26]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:5427]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[2].phy_bank_reg[8:6]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:5428]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[3].phy_address_reg[51:39]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:5427]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[3].phy_bank_reg[11:9]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:5428]
INFO: [Synth 8-4471] merging register 'temp_wrcal_done_reg' into 'wrcal_act_req_reg' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:1103]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[1][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:411]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[1][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:412]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:781]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:786]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:803]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:798]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:808]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1:1]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:761]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1:1]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:781]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1:1]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:756]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1:1]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1:1]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1:1]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1:1]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:808]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1:1]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:828]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise3_r_reg[2:2]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:786]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall0_r_reg[2:2]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:803]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall1_r_reg[2:2]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall2_r_reg[2:2]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:823]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_fall3_r_reg[2:2]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise0_r_reg[2:2]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:798]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].pat_match_rise1_r_reg[2:2]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:808]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].early2_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].early1_match_rise2_r_reg[2:2]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall0_r_reg[3:3]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:761]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_fall3_r_reg[3:3]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:791]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_rise0_r_reg[3:3]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:756]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].early1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].pat_match_rise3_r_reg[3:3]' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_wrcal.v:786]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v2_3_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v2_3_ddr_phy_rdlvl'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v2_3_ddr_phy_tempmon'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_wr_data.v:380]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/ui/mig_7series_v2_3_ui_rd_data.v:392]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v2_3_axi_mc_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'count_reg' using encoding 'sequential' in module 'sobel_edge_detect'
WARNING: [Synth 8-115] binding instance 'i_4' in module 'PC_Module_gti' to reference 'keep__675' which has no pins
WARNING: [Synth 8-115] binding instance 'i_5' in module 'PC_Module_gti' to reference 'keep__677' which has no pins
WARNING: [Synth 8-115] binding instance 'i_21' in module 'jump_logic' to reference 'keep__683' which has no pins
WARNING: [Synth 8-115] binding instance 'i_22' in module 'jump_logic' to reference 'keep__685' which has no pins
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized4'
INFO: [Synth 8-5562] The signal rd_addr_reg_rep is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v2_3_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE |                            00000 |                           000000
   CAL1_MPR_NEW_DQS_WAIT |                            00001 |                           011101
     CAL1_MPR_PAT_DETECT |                            00010 |                           011111
         CAL1_VALID_WAIT |                            00011 |                           011110
       CAL1_NEW_DQS_WAIT |                            00100 |                           000001
   CAL1_STORE_FIRST_WAIT |                            00101 |                           000010
         CAL1_PAT_DETECT |                            00110 |                           000011
    CAL1_DQ_IDEL_TAP_INC |                            00111 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT |                            01000 |                           000101
        CAL1_DETECT_EDGE |                            01001 |                           001000
          CAL1_CALC_IDEL |                            01010 |                           001011
       CAL1_IDEL_DEC_CPT |                            01011 |                           001100
  CAL1_IDEL_DEC_CPT_WAIT |                            01100 |                           001101
           CAL1_NEXT_DQS |                            01101 |                           001110
    CAL1_NEW_DQS_PREWAIT |                            01110 |                           100000
          CAL1_REGL_LOAD |                            01111 |                           011011
               CAL1_DONE |                            10000 |                           001111
    CAL1_DQ_IDEL_TAP_DEC |                            10001 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT |                            10010 |                           000111
       CAL1_IDEL_INC_CPT |                            10011 |                           001001
  CAL1_IDEL_INC_CPT_WAIT |                            10100 |                           001010
          CAL1_RDLVL_ERR |                            10101 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'sequential' in module 'mig_7series_v2_3_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0100 |                               01
                  iSTATE |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mig_7series_v2_3_axi_mc_r_channel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:12:03 ; elapsed = 00:12:22 . Memory (MB): peak = 1392.309 ; gain = 1216.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |ddr_dma_v2_clk_wiz_1_0_clk_wiz__GC0                 |           1|         7|
|2     |edge_ip__GB0                                        |           1|     33738|
|3     |edge_ip__GB1                                        |           1|      9339|
|4     |edge_ip__GB2                                        |           1|     11655|
|5     |ddr_dma_v2_microblaze_0_axi_periph_0__GB0           |           1|     27495|
|6     |ddr_dma_v2_microblaze_0_axi_periph_0__GB1           |           1|     26176|
|7     |mig_7series_v2_3_ddr_byte_lane__parameterized2__GC0 |           1|       497|
|8     |mig_7series_v2_3_ddr_phy_4lanes__GC0                |           1|      3378|
|9     |mig_7series_v2_3_ddr_mc_phy__GC0                    |           1|       115|
|10    |mig_7series_v2_3_ddr_mc_phy_wrapper__GC0            |           1|     27762|
|11    |mig_7series_v2_3_ddr_phy_top__GC0                   |           1|     15480|
|12    |mig_7series_v2_3_mc                                 |           1|      4818|
|13    |mig_7series_v2_3_memc_ui_top_axi__GC0               |           1|      7436|
|14    |ddr_dma_v2_mig_7series_0_0_mig__GC0                 |           1|       399|
|15    |ddr_dma_v2__GCB0                                    |           1|     29619|
|16    |ddr_dma_v2__GCB1                                    |           1|      7325|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:12:06 ; elapsed = 00:12:26 . Memory (MB): peak = 1392.309 ; gain = 1216.207
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:464]
DSP Report: Generating DSP edge_norm1, operation Mode is: A*B.
DSP Report: operator edge_norm1 is absorbed into DSP edge_norm1.
DSP Report: Generating DSP edge_norm_reg, operation Mode is: (C+A*B)'.
DSP Report: register edge_norm_reg is absorbed into DSP edge_norm_reg.
DSP Report: operator edge_norm0 is absorbed into DSP edge_norm_reg.
DSP Report: operator edge_norm1 is absorbed into DSP edge_norm_reg.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3331] design ddr_dma_v2_microblaze_0_axi_periph_0__GB0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design ddr_dma_v2_microblaze_0_axi_periph_0__GB0 has unconnected port M05_ARESETN[0]
WARNING: [Synth 8-3331] design ddr_dma_v2_microblaze_0_axi_periph_0__GB0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design ddr_dma_v2_microblaze_0_axi_periph_0__GB0 has unconnected port M04_ARESETN[0]
WARNING: [Synth 8-3331] design ddr_dma_v2_microblaze_0_axi_periph_0__GB0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design ddr_dma_v2_microblaze_0_axi_periph_0__GB0 has unconnected port M02_ARESETN[0]
WARNING: [Synth 8-3331] design ddr_dma_v2_microblaze_0_axi_periph_0__GB0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design ddr_dma_v2_microblaze_0_axi_periph_0__GB0 has unconnected port M03_ARESETN[0]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3331] design ddr_dma_v2_microblaze_0_axi_periph_0__GB1 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design ddr_dma_v2_microblaze_0_axi_periph_0__GB1 has unconnected port M00_ARESETN[0]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:728]
INFO: [Synth 8-5562] The signal rd_addr_reg_rep is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:1213]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/bd/ddr_dma_v2/ip/ddr_dma_v2_mig_7series_0_0/ddr_dma_v2_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_init.v:1211]
ROM size is below threshold of ROM address width. It will be mapped to LUTs
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/f4229bb6/hdl/src/vhdl/axi_datamover_rd_sf.vhd:1658]
ROM size is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:12:19 ; elapsed = 00:13:03 . Memory (MB): peak = 1392.309 ; gain = 1216.207
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:12:19 ; elapsed = 00:13:03 . Memory (MB): peak = 1392.309 ; gain = 1216.207

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |ddr_dma_v2_clk_wiz_1_0_clk_wiz__GC0                 |           1|         7|
|2     |edge_ip__GB0                                        |           1|     33984|
|3     |edge_ip__GB1                                        |           1|      9339|
|4     |edge_ip__GB2                                        |           1|     11655|
|5     |ddr_dma_v2_microblaze_0_axi_periph_0__GB0           |           1|     29564|
|6     |ddr_dma_v2_microblaze_0_axi_periph_0__GB1           |           1|     27764|
|7     |mig_7series_v2_3_ddr_byte_lane__parameterized2__GC0 |           1|       722|
|8     |mig_7series_v2_3_ddr_phy_4lanes__GC0                |           1|      4420|
|9     |mig_7series_v2_3_ddr_mc_phy__GC0                    |           1|       107|
|10    |mig_7series_v2_3_ddr_mc_phy_wrapper__GC0            |           1|      6889|
|11    |mig_7series_v2_3_ddr_phy_top__GC0                   |           1|     15967|
|12    |mig_7series_v2_3_mc                                 |           1|      4699|
|13    |mig_7series_v2_3_memc_ui_top_axi__GC0               |           1|      9401|
|14    |ddr_dma_v2_mig_7series_0_0_mig__GC0                 |           1|       396|
|15    |ddr_dma_v2__GCB0                                    |           1|     29264|
|16    |ddr_dma_v2__GCB1                                    |           1|      7993|
+------+----------------------------------------------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r_reg ) is unused and will be removed from module mig_7series_v2_3_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r_reg ) is unused and will be removed from module mig_7series_v2_3_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r_reg ) is unused and will be removed from module mig_7series_v2_3_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_3_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_3_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_3_mc.
WARNING: [Synth 8-3332] Sequential element (\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_3_mc.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_tag_reg_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_tag_reg_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[11] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/GEN_ADDR_32.sig_adjusted_addr_incr_reg_reg[10] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_drr_reg_reg ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_drr_reg_reg ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_dsa_reg_reg[5] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_dsa_reg_reg[4] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_dsa_reg_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_dsa_reg_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_dsa_reg_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_input_dsa_reg_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dsa_reg_reg[5] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dsa_reg_reg[4] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dsa_reg_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dsa_reg_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dsa_reg_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dsa_reg_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[11] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[10] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[9] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[8] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[7] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[6] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[5] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[4] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_btt_reg_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_xfer_dre_eof_reg_reg ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_first_dbeat_reg ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_next_tag_reg_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_coelsc_okay_reg_reg ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[31] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[30] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[29] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[28] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[27] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[26] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[25] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[24] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[17] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[16] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[9] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[8] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_skid_reg_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[31] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[30] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[29] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[28] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[27] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[26] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[25] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[24] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[17] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[16] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[9] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[8] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_data_reg_out_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_sstrb_stop_mask_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_reg[1] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_skid_reg_reg[0] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_reg[3] ) is unused and will be removed from module axi_tft.
INFO: [Synth 8-3332] Sequential element (\AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_READ_STREAM_SKID_BUF/sig_strb_reg_out_reg[2] ) is unused and will be removed from module axi_tft.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/\u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ddr_dma_v2_i/mig_7series_0/\u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/\u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/u_ddr_dma_v2_mig_7series_0_0_migi_6/\temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/\u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/\u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/\u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/\u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/\u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/\u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg )
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[0][7]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[0][6]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[0][5]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[0][4]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[0][3]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[0][2]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[0][1]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[0][0]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[639][7]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[639][6]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[639][5]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[639][4]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[639][3]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[639][2]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[639][1]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'sobel_bufout_reg[639][0]/Q' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/edge_ip_v1_0/88fe52d7/edge_ip.v:290]
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/ocal_last_byte_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_start_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/wrlvl_final_mux_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ddr3_noparity.parity_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\even_cwl.phy_cas_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\single_rank.chip_cnt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/\po_fine_tap_cnt_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/read_pause_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/mpr_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_rdlvl/\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_f_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\row_cnt_victim_rotate.complex_row_cnt_reg[6] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:13:09 ; elapsed = 00:13:57 . Memory (MB): peak = 1452.902 ; gain = 1276.801
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:13:09 ; elapsed = 00:13:57 . Memory (MB): peak = 1452.902 ; gain = 1276.801

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |ddr_dma_v2_clk_wiz_1_0_clk_wiz__GC0                 |           1|         7|
|2     |edge_ip__GB0                                        |           1|     14607|
|3     |edge_ip__GB1                                        |           1|       236|
|4     |edge_ip__GB2                                        |           1|       251|
|5     |ddr_dma_v2_microblaze_0_axi_periph_0__GB0           |           1|     22041|
|6     |ddr_dma_v2_microblaze_0_axi_periph_0__GB1           |           1|     23946|
|7     |mig_7series_v2_3_ddr_byte_lane__parameterized2__GC0 |           1|       333|
|8     |mig_7series_v2_3_ddr_phy_4lanes__GC0                |           1|      1426|
|9     |mig_7series_v2_3_ddr_mc_phy__GC0                    |           1|        62|
|10    |mig_7series_v2_3_ddr_mc_phy_wrapper__GC0            |           1|       373|
|11    |mig_7series_v2_3_ddr_phy_top__GC0                   |           1|      8376|
|12    |mig_7series_v2_3_mc                                 |           1|      2653|
|13    |mig_7series_v2_3_memc_ui_top_axi__GC0               |           1|      6031|
|14    |ddr_dma_v2_mig_7series_0_0_mig__GC0                 |           1|       361|
|15    |ddr_dma_v2__GCB0                                    |           1|     25646|
|16    |ddr_dma_v2__GCB1                                    |           1|      8276|
+------+----------------------------------------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:13:09 ; elapsed = 00:13:57 . Memory (MB): peak = 1452.902 ; gain = 1276.801
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 3 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 3 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 4 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 4 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 5 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 5 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 6 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 6 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 8 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 8 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 9 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 9 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 10 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 10 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 11 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 11 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 13 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 13 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 14 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 14 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 15 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 15 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 16 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 16 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 18 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 18 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 19 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 19 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 21 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 21 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 22 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 22 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 23 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 23 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
incorrect argument "-dict" for "set_property" at line 24 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
incorrect set of required parameters for "set_property" at line 24 of file C:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/constrs_1/new/vga_pins.xdc
---------------------------------------------------------------------
Usage:
  set_property
    [-help]
    [-quiet]
    attribute
    value
    object
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:13:27 ; elapsed = 00:14:15 . Memory (MB): peak = 1540.863 ; gain = 1364.762
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ddr_dma_v2_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:13:36 ; elapsed = 00:14:24 . Memory (MB): peak = 1563.828 ; gain = 1387.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |ddr_dma_v2_clk_wiz_1_0_clk_wiz__GC0                 |           1|         7|
|2     |edge_ip__GB0                                        |           1|     14607|
|3     |edge_ip__GB1                                        |           1|       236|
|4     |edge_ip__GB2                                        |           1|       251|
|5     |ddr_dma_v2_microblaze_0_axi_periph_0__GB0           |           1|     22041|
|6     |ddr_dma_v2_microblaze_0_axi_periph_0__GB1           |           1|     23946|
|7     |mig_7series_v2_3_ddr_byte_lane__parameterized2__GC0 |           1|       329|
|8     |mig_7series_v2_3_ddr_phy_4lanes__GC0                |           1|      1324|
|9     |mig_7series_v2_3_ddr_mc_phy__GC0                    |           1|        16|
|10    |mig_7series_v2_3_ddr_mc_phy_wrapper__GC0            |           1|       369|
|11    |mig_7series_v2_3_ddr_phy_top__GC0                   |           1|      8023|
|12    |mig_7series_v2_3_mc                                 |           1|      2625|
|13    |mig_7series_v2_3_memc_ui_top_axi__GC0               |           1|      6030|
|14    |ddr_dma_v2_mig_7series_0_0_mig__GC0                 |           1|       281|
|15    |ddr_dma_v2__GCB0                                    |           1|     25646|
|16    |ddr_dma_v2__GCB1                                    |           1|      8276|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:14:36 ; elapsed = 00:15:32 . Memory (MB): peak = 1644.336 ; gain = 1468.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 16 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_0 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [1]. Fanout reduced from 137 to 47 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 100 on net \u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET . Fanout reduced from 690 to 98 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 192 to 39 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 65 to 33 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_n_0 . Fanout reduced from 477 to 48 by creating 10 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_ddr_dma_v2_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [0]. Fanout reduced from 145 to 49 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_ddr_dma_v2_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1 . Fanout reduced from 650 to 47 by creating 13 replicas.
INFO: [Synth 8-5365] Flop TFT_CTRL_I/LINE_BUFFER_U4/tc_reg is being inverted and renamed to TFT_CTRL_I/LINE_BUFFER_U4/tc_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:772]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:340]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1117]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/yli/Desktop/hdr_complete_final_test/test/temp/ddr_dma_v2.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/d98fa611/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:1116]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:14:42 ; elapsed = 00:15:37 . Memory (MB): peak = 1644.336 ; gain = 1468.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:14:43 ; elapsed = 00:15:38 . Memory (MB): peak = 1644.336 ; gain = 1468.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:14:52 ; elapsed = 00:15:47 . Memory (MB): peak = 1644.336 ; gain = 1468.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:14:52 ; elapsed = 00:15:47 . Memory (MB): peak = 1644.336 ; gain = 1468.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:14:53 ; elapsed = 00:15:48 . Memory (MB): peak = 1644.336 ; gain = 1468.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |AND2B1L               |    11|
|2     |BSCANE2               |     1|
|3     |BUFG                  |     9|
|4     |BUFH                  |     2|
|5     |BUFIO                 |     1|
|6     |CARRY4                |   473|
|7     |DSP48E1               |     1|
|8     |DSP48E1_1             |     1|
|9     |DSP48E1_2             |     3|
|10    |DSP48E1_3             |     1|
|11    |IDELAYCTRL            |     1|
|12    |IDELAYE2              |    16|
|13    |IN_FIFO               |     2|
|14    |ISERDESE2             |    16|
|15    |LUT1                  |   963|
|16    |LUT2                  |  2149|
|17    |LUT3                  |  4832|
|18    |LUT4                  |  3913|
|19    |LUT5                  |  4262|
|20    |LUT6                  |  9199|
|21    |LUT6_2                |   104|
|22    |MMCME2_ADV            |     2|
|23    |MULT_AND              |     1|
|24    |MUXCY                 |   151|
|25    |MUXCY_L               |   336|
|26    |MUXF7                 |  1043|
|27    |MUXF8                 |   345|
|28    |ODDR                  |     5|
|29    |ODDR_1                |     1|
|30    |OR2L                  |     2|
|31    |OSERDESE2             |    22|
|32    |OSERDESE2_1           |     2|
|33    |OSERDESE2_2           |    18|
|34    |OUT_FIFO              |     2|
|35    |OUT_FIFO_1            |     2|
|36    |PHASER_IN_PHY         |     2|
|37    |PHASER_OUT_PHY        |     2|
|38    |PHASER_OUT_PHY_1      |     2|
|39    |PHASER_REF            |     1|
|40    |PHY_CONTROL           |     1|
|41    |PLLE2_ADV             |     1|
|42    |RAM128X1D             |    80|
|43    |RAM128X1S             |    90|
|44    |RAM16X1D              |   142|
|45    |RAM256X1S             |   180|
|46    |RAM32M                |   254|
|47    |RAM64M                |   190|
|48    |RAM64X1D              |   130|
|49    |RAM64X1S              |     1|
|50    |RAMB18E1              |     1|
|51    |RAMB18E1_2            |     3|
|52    |RAMB36E1              |     2|
|53    |RAMB36E1_1            |    32|
|54    |SRL16                 |     2|
|55    |SRL16E                |   292|
|56    |SRLC16E               |     8|
|57    |SRLC32E               |   568|
|58    |XADC                  |     1|
|59    |XORCY                 |   370|
|60    |FD                    |     8|
|61    |FDCE                  |  1037|
|62    |FDC_1                 |     1|
|63    |FDE                   |    32|
|64    |FDPE                  |   416|
|65    |FDR                   |   350|
|66    |FDRE                  | 28165|
|67    |FDRE_1                |     1|
|68    |FDS                   |     5|
|69    |FDSE                  |   566|
|70    |IBUF                  |     4|
|71    |IOBUFDS_INTERMDISABLE |     2|
|72    |IOBUF_INTERMDISABLE   |    16|
|73    |OBUF                  |    40|
|74    |OBUFDS                |     1|
|75    |OBUFT                 |     2|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:14:55 ; elapsed = 00:15:50 . Memory (MB): peak = 1644.336 ; gain = 1468.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 48 critical warnings and 7694 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:47 ; elapsed = 00:14:50 . Memory (MB): peak = 1644.336 ; gain = 982.887
Synthesis Optimization Complete : Time (s): cpu = 00:14:55 ; elapsed = 00:15:51 . Memory (MB): peak = 1644.336 ; gain = 1468.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2859 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 5 inverter(s) to 49 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1761 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 143 instances
  FD => FDRE: 8 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 331 instances
  FDR => FDRE (inverted pins: C): 19 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 3 instances
  FDS => FDSE (inverted pins: C): 2 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  MULT_AND => LUT2: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 80 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 90 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 142 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 180 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 254 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 190 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 130 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 2 instances
  SRLC16E => SRL16E: 1 instances
  SRLC32E => SRL16E: 27 instances

INFO: [Common 17-83] Releasing license: Synthesis
4441 Infos, 382 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:10 ; elapsed = 00:16:05 . Memory (MB): peak = 1644.336 ; gain = 1311.363
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1644.336 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1644.336 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 04 12:48:25 2016...
