Timing Analyzer report for clock
Tue Mar 19 16:45:29 2019
Version 5.0 Build 148 04/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: '91'
  6. Clock Setup: 'high_1'
  7. Clock Setup: 'ACP'
  8. Clock Setup: '95'
  9. Clock Setup: '90'
 10. Clock Setup: '92'
 11. Clock Hold: '91'
 12. Clock Hold: 'high_1'
 13. Clock Hold: 'ACP'
 14. Clock Hold: '95'
 15. Clock Hold: '90'
 16. Clock Hold: '92'
 17. tco
 18. tpd
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic       
functions, and any output files any of the foregoing           
(including device programming or simulation files), and any    
associated documentation or information are expressly subject  
to the terms and conditions of the Altera Program License      
Subscription Agreement, Altera MegaCore Function License       
Agreement, or other applicable license agreement, including,   
without limitation, that your use is for the sole purpose of   
programming logic devices manufactured by Altera and sold by   
Altera or its authorized distributors.  Please refer to the    
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 105.429 ns                       ; 74193:ins11|25 ; 84             ; ACP        ;          ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 8.825 ns                         ; 91             ; 69             ;            ;          ; 0            ;
; Clock Setup: 'high_1'        ; N/A                                      ; None          ; 10.87 MHz ( period = 91.991 ns ) ; 74193:ins11|26 ; 74193:ins11|26 ; high_1     ; high_1   ; 0            ;
; Clock Setup: '95'            ; N/A                                      ; None          ; 15.96 MHz ( period = 62.645 ns ) ; 74193:ins11|26 ; 74193:ins11|26 ; 95         ; 95       ; 0            ;
; Clock Setup: 'ACP'           ; N/A                                      ; None          ; 15.96 MHz ( period = 62.645 ns ) ; 74193:ins11|26 ; 74193:ins11|26 ; ACP        ; ACP      ; 0            ;
; Clock Setup: '90'            ; N/A                                      ; None          ; 20.68 MHz ( period = 48.361 ns ) ; 74193:ins11|26 ; 74193:ins11|26 ; 90         ; 90       ; 0            ;
; Clock Setup: '91'            ; N/A                                      ; None          ; 26.59 MHz ( period = 37.610 ns ) ; 74193:ins11|26 ; 74193:ins11|26 ; 91         ; 91       ; 0            ;
; Clock Setup: '92'            ; N/A                                      ; None          ; 77.54 MHz ( period = 12.896 ns ) ; 74193:ins11|26 ; 74193:ins11|26 ; 92         ; 92       ; 0            ;
; Clock Hold: 'high_1'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74193:ins11|26 ; 74193:ins11|26 ; high_1     ; high_1   ; 21           ;
; Clock Hold: 'ACP'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74193:ins11|26 ; 74193:ins11|26 ; ACP        ; ACP      ; 20           ;
; Clock Hold: '95'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74193:ins11|26 ; 74193:ins11|26 ; 95         ; 95       ; 20           ;
; Clock Hold: '90'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74193:ins11|26 ; 74193:ins11|26 ; 90         ; 90       ; 12           ;
; Clock Hold: '91'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74193:ins11|26 ; 74193:ins11|26 ; 91         ; 91       ; 12           ;
; Clock Hold: '92'             ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 74193:ins11|26 ; 74193:ins11|26 ; 92         ; 92       ; 4            ;
; Total number of failed paths ;                                          ;               ;                                  ;                ;                ;            ;          ; 89           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+----------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EPM240T100C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; 91              ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
; high_1          ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
; ACP             ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
; 95              ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
; 90              ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
; 92              ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
; pin_name        ;                    ; User Pin ; NONE             ; 0.000 ns      ; 0.000 ns     ; NONE     ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: '91'                                                                                                                                                                                    ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 26.59 MHz ( period = 37.610 ns )               ; 74193:ins11|26 ; 74193:ins11|26 ; 91         ; 91       ; None                        ; None                      ; 1.564 ns                ;
; N/A   ; 26.78 MHz ( period = 37.343 ns )               ; 74193:ins10|23 ; 74193:ins10|23 ; 91         ; 91       ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 29.51 MHz ( period = 33.887 ns )               ; 74193:ins10|24 ; 74193:ins10|24 ; 91         ; 91       ; None                        ; None                      ; 1.859 ns                ;
; N/A   ; 33.06 MHz ( period = 30.246 ns )               ; 74193:ins10|25 ; 74193:ins10|25 ; 91         ; 91       ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; 36.69 MHz ( period = 27.255 ns )               ; 74193:ins10|26 ; 74193:ins10|26 ; 91         ; 91       ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; 38.65 MHz ( period = 25.872 ns )               ; 74193:ins9|23  ; 74193:ins9|23  ; 91         ; 91       ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 47.59 MHz ( period = 21.014 ns )               ; 74193:ins9|24  ; 74193:ins9|24  ; 91         ; 91       ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 56.63 MHz ( period = 17.658 ns )               ; 74193:ins9|25  ; 74193:ins9|25  ; 91         ; 91       ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; 65.57 MHz ( period = 15.251 ns )               ; 74193:ins9|26  ; 74193:ins9|26  ; 91         ; 91       ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; 80.41 MHz ( period = 12.436 ns )               ; 74193:ins8|23  ; 74193:ins8|23  ; 91         ; 91       ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; 98.75 MHz ( period = 10.127 ns )               ; 74193:ins8|24  ; 74193:ins8|24  ; 91         ; 91       ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; 141.22 MHz ( period = 7.081 ns )               ; 74193:ins8|25  ; 74193:ins8|25  ; 91         ; 91       ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74193:ins8|26  ; 74193:ins8|26  ; 91         ; 91       ; None                        ; None                      ; 1.832 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'high_1'                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 10.87 MHz ( period = 91.991 ns )               ; 74193:ins11|26 ; 74193:ins11|26 ; high_1     ; high_1   ; None                        ; None                      ; 1.564 ns                ;
; N/A   ; 11.80 MHz ( period = 84.769 ns )               ; 74193:ins10|23 ; 74193:ins10|23 ; high_1     ; high_1   ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 12.34 MHz ( period = 81.061 ns )               ; 74193:ins10|24 ; 74193:ins10|24 ; high_1     ; high_1   ; None                        ; None                      ; 1.859 ns                ;
; N/A   ; 12.98 MHz ( period = 77.050 ns )               ; 74193:ins10|25 ; 74193:ins10|25 ; high_1     ; high_1   ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; 13.58 MHz ( period = 73.620 ns )               ; 74193:ins10|26 ; 74193:ins10|26 ; high_1     ; high_1   ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; 14.89 MHz ( period = 67.166 ns )               ; 74193:ins9|23  ; 74193:ins9|23  ; high_1     ; high_1   ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 15.96 MHz ( period = 62.668 ns )               ; 74193:ins9|24  ; 74193:ins9|24  ; high_1     ; high_1   ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 16.81 MHz ( period = 59.493 ns )               ; 74193:ins9|25  ; 74193:ins9|25  ; high_1     ; high_1   ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; 17.91 MHz ( period = 55.836 ns )               ; 74193:ins9|26  ; 74193:ins9|26  ; high_1     ; high_1   ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; 19.89 MHz ( period = 50.264 ns )               ; 74193:ins8|23  ; 74193:ins8|23  ; high_1     ; high_1   ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; 21.20 MHz ( period = 47.175 ns )               ; 74193:ins8|24  ; 74193:ins8|24  ; high_1     ; high_1   ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; 23.37 MHz ( period = 42.792 ns )               ; 74193:ins8|25  ; 74193:ins8|25  ; high_1     ; high_1   ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; 25.91 MHz ( period = 38.590 ns )               ; 74193:ins8|26  ; 74193:ins8|26  ; high_1     ; high_1   ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; 31.98 MHz ( period = 31.270 ns )               ; 74193:ins7|23  ; 74193:ins7|23  ; high_1     ; high_1   ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 38.90 MHz ( period = 25.710 ns )               ; 74193:ins7|24  ; 74193:ins7|24  ; high_1     ; high_1   ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; 46.60 MHz ( period = 21.458 ns )               ; 74193:ins7|25  ; 74193:ins7|25  ; high_1     ; high_1   ; None                        ; None                      ; 1.589 ns                ;
; N/A   ; 54.46 MHz ( period = 18.363 ns )               ; 74193:ins7|26  ; 74193:ins7|26  ; high_1     ; high_1   ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 75.48 MHz ( period = 13.248 ns )               ; 74193:ins6|23  ; 74193:ins6|23  ; high_1     ; high_1   ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 112.16 MHz ( period = 8.916 ns )               ; 74193:ins6|24  ; 74193:ins6|24  ; high_1     ; high_1   ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; 127.08 MHz ( period = 7.869 ns )               ; 74193:ins11|23 ; 74193:ins11|23 ; high_1     ; high_1   ; None                        ; None                      ; 1.864 ns                ;
; N/A   ; 205.59 MHz ( period = 4.864 ns )               ; 74193:ins6|25  ; 74193:ins6|25  ; high_1     ; high_1   ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74193:ins11|24 ; 74193:ins11|24 ; high_1     ; high_1   ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74193:ins6|26  ; 74193:ins6|26  ; high_1     ; high_1   ; None                        ; None                      ; 1.600 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ACP'                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 15.96 MHz ( period = 62.645 ns )               ; 74193:ins11|26 ; 74193:ins11|26 ; ACP        ; ACP      ; None                        ; None                      ; 1.564 ns                ;
; N/A   ; 16.03 MHz ( period = 62.378 ns )               ; 74193:ins10|23 ; 74193:ins10|23 ; ACP        ; ACP      ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 16.97 MHz ( period = 58.922 ns )               ; 74193:ins10|24 ; 74193:ins10|24 ; ACP        ; ACP      ; None                        ; None                      ; 1.859 ns                ;
; N/A   ; 18.09 MHz ( period = 55.281 ns )               ; 74193:ins10|25 ; 74193:ins10|25 ; ACP        ; ACP      ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; 19.12 MHz ( period = 52.290 ns )               ; 74193:ins10|26 ; 74193:ins10|26 ; ACP        ; ACP      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; 19.64 MHz ( period = 50.907 ns )               ; 74193:ins9|23  ; 74193:ins9|23  ; ACP        ; ACP      ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 21.72 MHz ( period = 46.049 ns )               ; 74193:ins9|24  ; 74193:ins9|24  ; ACP        ; ACP      ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 23.42 MHz ( period = 42.693 ns )               ; 74193:ins9|25  ; 74193:ins9|25  ; ACP        ; ACP      ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; 24.82 MHz ( period = 40.286 ns )               ; 74193:ins9|26  ; 74193:ins9|26  ; ACP        ; ACP      ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; 25.84 MHz ( period = 38.695 ns )               ; 74193:ins8|23  ; 74193:ins8|23  ; ACP        ; ACP      ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; 27.48 MHz ( period = 36.386 ns )               ; 74193:ins8|24  ; 74193:ins8|24  ; ACP        ; ACP      ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; 30.76 MHz ( period = 32.510 ns )               ; 74193:ins8|25  ; 74193:ins8|25  ; ACP        ; ACP      ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; 36.26 MHz ( period = 27.576 ns )               ; 74193:ins8|26  ; 74193:ins8|26  ; ACP        ; ACP      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; 37.59 MHz ( period = 26.605 ns )               ; 74193:ins7|23  ; 74193:ins7|23  ; ACP        ; ACP      ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 47.32 MHz ( period = 21.134 ns )               ; 74193:ins7|24  ; 74193:ins7|24  ; ACP        ; ACP      ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; 59.58 MHz ( period = 16.783 ns )               ; 74193:ins7|25  ; 74193:ins7|25  ; ACP        ; ACP      ; None                        ; None                      ; 1.589 ns                ;
; N/A   ; 71.56 MHz ( period = 13.975 ns )               ; 74193:ins7|26  ; 74193:ins7|26  ; ACP        ; ACP      ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 81.24 MHz ( period = 12.309 ns )               ; 74193:ins6|23  ; 74193:ins6|23  ; ACP        ; ACP      ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 111.71 MHz ( period = 8.952 ns )               ; 74193:ins6|24  ; 74193:ins6|24  ; ACP        ; ACP      ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; 189.90 MHz ( period = 5.266 ns )               ; 74193:ins6|25  ; 74193:ins6|25  ; ACP        ; ACP      ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74193:ins6|26  ; 74193:ins6|26  ; ACP        ; ACP      ; None                        ; None                      ; 1.600 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: '95'                                                                                                                                                                                    ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 15.96 MHz ( period = 62.645 ns )               ; 74193:ins11|26 ; 74193:ins11|26 ; 95         ; 95       ; None                        ; None                      ; 1.564 ns                ;
; N/A   ; 16.03 MHz ( period = 62.378 ns )               ; 74193:ins10|23 ; 74193:ins10|23 ; 95         ; 95       ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 16.97 MHz ( period = 58.922 ns )               ; 74193:ins10|24 ; 74193:ins10|24 ; 95         ; 95       ; None                        ; None                      ; 1.859 ns                ;
; N/A   ; 18.09 MHz ( period = 55.281 ns )               ; 74193:ins10|25 ; 74193:ins10|25 ; 95         ; 95       ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; 19.12 MHz ( period = 52.290 ns )               ; 74193:ins10|26 ; 74193:ins10|26 ; 95         ; 95       ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; 19.64 MHz ( period = 50.907 ns )               ; 74193:ins9|23  ; 74193:ins9|23  ; 95         ; 95       ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 21.72 MHz ( period = 46.049 ns )               ; 74193:ins9|24  ; 74193:ins9|24  ; 95         ; 95       ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 23.42 MHz ( period = 42.693 ns )               ; 74193:ins9|25  ; 74193:ins9|25  ; 95         ; 95       ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; 24.82 MHz ( period = 40.286 ns )               ; 74193:ins9|26  ; 74193:ins9|26  ; 95         ; 95       ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; 25.84 MHz ( period = 38.695 ns )               ; 74193:ins8|23  ; 74193:ins8|23  ; 95         ; 95       ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; 27.48 MHz ( period = 36.386 ns )               ; 74193:ins8|24  ; 74193:ins8|24  ; 95         ; 95       ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; 30.76 MHz ( period = 32.510 ns )               ; 74193:ins8|25  ; 74193:ins8|25  ; 95         ; 95       ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; 36.26 MHz ( period = 27.576 ns )               ; 74193:ins8|26  ; 74193:ins8|26  ; 95         ; 95       ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; 37.59 MHz ( period = 26.605 ns )               ; 74193:ins7|23  ; 74193:ins7|23  ; 95         ; 95       ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 47.32 MHz ( period = 21.134 ns )               ; 74193:ins7|24  ; 74193:ins7|24  ; 95         ; 95       ; None                        ; None                      ; 2.244 ns                ;
; N/A   ; 59.58 MHz ( period = 16.783 ns )               ; 74193:ins7|25  ; 74193:ins7|25  ; 95         ; 95       ; None                        ; None                      ; 1.589 ns                ;
; N/A   ; 71.56 MHz ( period = 13.975 ns )               ; 74193:ins7|26  ; 74193:ins7|26  ; 95         ; 95       ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; 81.25 MHz ( period = 12.307 ns )               ; 74193:ins6|23  ; 74193:ins6|23  ; 95         ; 95       ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 111.73 MHz ( period = 8.950 ns )               ; 74193:ins6|24  ; 74193:ins6|24  ; 95         ; 95       ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; 185.05 MHz ( period = 5.404 ns )               ; 74193:ins6|25  ; 74193:ins6|25  ; 95         ; 95       ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74193:ins6|26  ; 74193:ins6|26  ; 95         ; 95       ; None                        ; None                      ; 1.600 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: '90'                                                                                                                                                                                    ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 20.68 MHz ( period = 48.361 ns )               ; 74193:ins11|26 ; 74193:ins11|26 ; 90         ; 90       ; None                        ; None                      ; 1.564 ns                ;
; N/A   ; 20.82 MHz ( period = 48.028 ns )               ; 74193:ins10|23 ; 74193:ins10|23 ; 90         ; 90       ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 22.44 MHz ( period = 44.572 ns )               ; 74193:ins10|24 ; 74193:ins10|24 ; 90         ; 90       ; None                        ; None                      ; 1.859 ns                ;
; N/A   ; 24.43 MHz ( period = 40.931 ns )               ; 74193:ins10|25 ; 74193:ins10|25 ; 90         ; 90       ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; 26.31 MHz ( period = 38.006 ns )               ; 74193:ins10|26 ; 74193:ins10|26 ; 90         ; 90       ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; 38.65 MHz ( period = 25.872 ns )               ; 74193:ins9|23  ; 74193:ins9|23  ; 90         ; 90       ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 47.59 MHz ( period = 21.014 ns )               ; 74193:ins9|24  ; 74193:ins9|24  ; 90         ; 90       ; None                        ; None                      ; 1.743 ns                ;
; N/A   ; 56.63 MHz ( period = 17.658 ns )               ; 74193:ins9|25  ; 74193:ins9|25  ; 90         ; 90       ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; 65.57 MHz ( period = 15.251 ns )               ; 74193:ins9|26  ; 74193:ins9|26  ; 90         ; 90       ; None                        ; None                      ; 1.619 ns                ;
; N/A   ; 82.67 MHz ( period = 12.096 ns )               ; 74193:ins8|23  ; 74193:ins8|23  ; 90         ; 90       ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; 102.18 MHz ( period = 9.787 ns )               ; 74193:ins8|24  ; 74193:ins8|24  ; 90         ; 90       ; None                        ; None                      ; 1.823 ns                ;
; N/A   ; 148.35 MHz ( period = 6.741 ns )               ; 74193:ins8|25  ; 74193:ins8|25  ; 90         ; 90       ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74193:ins8|26  ; 74193:ins8|26  ; 90         ; 90       ; None                        ; None                      ; 1.832 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: '92'                                                                                                                                                                                    ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 77.54 MHz ( period = 12.896 ns )               ; 74193:ins11|26 ; 74193:ins11|26 ; 92         ; 92       ; None                        ; None                      ; 1.564 ns                ;
; N/A   ; 79.54 MHz ( period = 12.572 ns )               ; 74193:ins10|23 ; 74193:ins10|23 ; 92         ; 92       ; None                        ; None                      ; 1.580 ns                ;
; N/A   ; 109.70 MHz ( period = 9.116 ns )               ; 74193:ins10|24 ; 74193:ins10|24 ; 92         ; 92       ; None                        ; None                      ; 1.859 ns                ;
; N/A   ; 182.65 MHz ( period = 5.475 ns )               ; 74193:ins10|25 ; 74193:ins10|25 ; 92         ; 92       ; None                        ; None                      ; 1.654 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; 74193:ins10|26 ; 74193:ins10|26 ; 92         ; 92       ; None                        ; None                      ; 1.832 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: '91'                                                                                                                                                                        ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74193:ins11|26 ; 74193:ins11|26 ; 91         ; 91       ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|23 ; 74193:ins10|23 ; 91         ; 91       ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|24 ; 74193:ins10|24 ; 91         ; 91       ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|25 ; 74193:ins10|25 ; 91         ; 91       ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|26 ; 74193:ins10|26 ; 91         ; 91       ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|23  ; 74193:ins9|23  ; 91         ; 91       ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|24  ; 74193:ins9|24  ; 91         ; 91       ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|25  ; 74193:ins9|25  ; 91         ; 91       ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|26  ; 74193:ins9|26  ; 91         ; 91       ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|23  ; 74193:ins8|23  ; 91         ; 91       ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|24  ; 74193:ins8|24  ; 91         ; 91       ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|25  ; 74193:ins8|25  ; 91         ; 91       ; None                       ; None                       ; 1.851 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'high_1'                                                                                                                                                                    ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74193:ins11|26 ; 74193:ins11|26 ; high_1     ; high_1   ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|23 ; 74193:ins10|23 ; high_1     ; high_1   ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|24 ; 74193:ins10|24 ; high_1     ; high_1   ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|25 ; 74193:ins10|25 ; high_1     ; high_1   ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|26 ; 74193:ins10|26 ; high_1     ; high_1   ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|23  ; 74193:ins9|23  ; high_1     ; high_1   ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|24  ; 74193:ins9|24  ; high_1     ; high_1   ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|25  ; 74193:ins9|25  ; high_1     ; high_1   ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|26  ; 74193:ins9|26  ; high_1     ; high_1   ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|23  ; 74193:ins8|23  ; high_1     ; high_1   ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|24  ; 74193:ins8|24  ; high_1     ; high_1   ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|25  ; 74193:ins8|25  ; high_1     ; high_1   ; None                       ; None                       ; 1.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|26  ; 74193:ins8|26  ; high_1     ; high_1   ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|23  ; 74193:ins7|23  ; high_1     ; high_1   ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|24  ; 74193:ins7|24  ; high_1     ; high_1   ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|25  ; 74193:ins7|25  ; high_1     ; high_1   ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|26  ; 74193:ins7|26  ; high_1     ; high_1   ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins6|23  ; 74193:ins6|23  ; high_1     ; high_1   ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins6|24  ; 74193:ins6|24  ; high_1     ; high_1   ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins11|23 ; 74193:ins11|23 ; high_1     ; high_1   ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins6|25  ; 74193:ins6|25  ; high_1     ; high_1   ; None                       ; None                       ; 1.524 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ACP'                                                                                                                                                                       ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74193:ins11|26 ; 74193:ins11|26 ; ACP        ; ACP      ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|23 ; 74193:ins10|23 ; ACP        ; ACP      ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|24 ; 74193:ins10|24 ; ACP        ; ACP      ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|25 ; 74193:ins10|25 ; ACP        ; ACP      ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|26 ; 74193:ins10|26 ; ACP        ; ACP      ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|23  ; 74193:ins9|23  ; ACP        ; ACP      ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|24  ; 74193:ins9|24  ; ACP        ; ACP      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|25  ; 74193:ins9|25  ; ACP        ; ACP      ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|26  ; 74193:ins9|26  ; ACP        ; ACP      ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|23  ; 74193:ins8|23  ; ACP        ; ACP      ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|24  ; 74193:ins8|24  ; ACP        ; ACP      ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|25  ; 74193:ins8|25  ; ACP        ; ACP      ; None                       ; None                       ; 1.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|26  ; 74193:ins8|26  ; ACP        ; ACP      ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|23  ; 74193:ins7|23  ; ACP        ; ACP      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|24  ; 74193:ins7|24  ; ACP        ; ACP      ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|25  ; 74193:ins7|25  ; ACP        ; ACP      ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|26  ; 74193:ins7|26  ; ACP        ; ACP      ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins6|23  ; 74193:ins6|23  ; ACP        ; ACP      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins6|24  ; 74193:ins6|24  ; ACP        ; ACP      ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins6|25  ; 74193:ins6|25  ; ACP        ; ACP      ; None                       ; None                       ; 1.524 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: '95'                                                                                                                                                                        ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74193:ins11|26 ; 74193:ins11|26 ; 95         ; 95       ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|23 ; 74193:ins10|23 ; 95         ; 95       ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|24 ; 74193:ins10|24 ; 95         ; 95       ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|25 ; 74193:ins10|25 ; 95         ; 95       ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|26 ; 74193:ins10|26 ; 95         ; 95       ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|23  ; 74193:ins9|23  ; 95         ; 95       ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|24  ; 74193:ins9|24  ; 95         ; 95       ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|25  ; 74193:ins9|25  ; 95         ; 95       ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|26  ; 74193:ins9|26  ; 95         ; 95       ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|23  ; 74193:ins8|23  ; 95         ; 95       ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|24  ; 74193:ins8|24  ; 95         ; 95       ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|25  ; 74193:ins8|25  ; 95         ; 95       ; None                       ; None                       ; 1.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|26  ; 74193:ins8|26  ; 95         ; 95       ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|23  ; 74193:ins7|23  ; 95         ; 95       ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|24  ; 74193:ins7|24  ; 95         ; 95       ; None                       ; None                       ; 2.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|25  ; 74193:ins7|25  ; 95         ; 95       ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins7|26  ; 74193:ins7|26  ; 95         ; 95       ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins6|23  ; 74193:ins6|23  ; 95         ; 95       ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins6|24  ; 74193:ins6|24  ; 95         ; 95       ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins6|25  ; 74193:ins6|25  ; 95         ; 95       ; None                       ; None                       ; 1.524 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: '90'                                                                                                                                                                        ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74193:ins11|26 ; 74193:ins11|26 ; 90         ; 90       ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|23 ; 74193:ins10|23 ; 90         ; 90       ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|24 ; 74193:ins10|24 ; 90         ; 90       ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|25 ; 74193:ins10|25 ; 90         ; 90       ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|26 ; 74193:ins10|26 ; 90         ; 90       ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|23  ; 74193:ins9|23  ; 90         ; 90       ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|24  ; 74193:ins9|24  ; 90         ; 90       ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|25  ; 74193:ins9|25  ; 90         ; 90       ; None                       ; None                       ; 1.541 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins9|26  ; 74193:ins9|26  ; 90         ; 90       ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|23  ; 74193:ins8|23  ; 90         ; 90       ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|24  ; 74193:ins8|24  ; 90         ; 90       ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins8|25  ; 74193:ins8|25  ; 90         ; 90       ; None                       ; None                       ; 1.851 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: '92'                                                                                                                                                                        ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From           ; To             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 74193:ins11|26 ; 74193:ins11|26 ; 92         ; 92       ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|23 ; 74193:ins10|23 ; 92         ; 92       ; None                       ; None                       ; 1.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|24 ; 74193:ins10|24 ; 92         ; 92       ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; 74193:ins10|25 ; 74193:ins10|25 ; 92         ; 92       ; None                       ; None                       ; 1.654 ns                 ;
+------------------------------------------+----------------+----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+----+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From           ; To ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+----+------------+
; N/A                                     ; None                                                ; 105.429 ns ; 74193:ins11|25 ; 84 ; ACP        ;
; N/A                                     ; None                                                ; 105.428 ns ; 74193:ins11|25 ; 83 ; ACP        ;
; N/A                                     ; None                                                ; 105.421 ns ; 74193:ins11|25 ; 82 ; ACP        ;
; N/A                                     ; None                                                ; 105.391 ns ; 74193:ins11|25 ; 84 ; 95         ;
; N/A                                     ; None                                                ; 105.390 ns ; 74193:ins11|25 ; 83 ; 95         ;
; N/A                                     ; None                                                ; 105.383 ns ; 74193:ins11|25 ; 82 ; 95         ;
; N/A                                     ; None                                                ; 105.237 ns ; 74193:ins11|25 ; 84 ; high_1     ;
; N/A                                     ; None                                                ; 105.236 ns ; 74193:ins11|25 ; 83 ; high_1     ;
; N/A                                     ; None                                                ; 105.229 ns ; 74193:ins11|25 ; 82 ; high_1     ;
; N/A                                     ; None                                                ; 104.637 ns ; 74193:ins11|25 ; 88 ; ACP        ;
; N/A                                     ; None                                                ; 104.636 ns ; 74193:ins11|25 ; 87 ; ACP        ;
; N/A                                     ; None                                                ; 104.629 ns ; 74193:ins11|25 ; 85 ; ACP        ;
; N/A                                     ; None                                                ; 104.629 ns ; 74193:ins11|25 ; 86 ; ACP        ;
; N/A                                     ; None                                                ; 104.599 ns ; 74193:ins11|25 ; 88 ; 95         ;
; N/A                                     ; None                                                ; 104.598 ns ; 74193:ins11|25 ; 87 ; 95         ;
; N/A                                     ; None                                                ; 104.591 ns ; 74193:ins11|25 ; 85 ; 95         ;
; N/A                                     ; None                                                ; 104.591 ns ; 74193:ins11|25 ; 86 ; 95         ;
; N/A                                     ; None                                                ; 104.445 ns ; 74193:ins11|25 ; 88 ; high_1     ;
; N/A                                     ; None                                                ; 104.444 ns ; 74193:ins11|25 ; 87 ; high_1     ;
; N/A                                     ; None                                                ; 104.437 ns ; 74193:ins11|25 ; 85 ; high_1     ;
; N/A                                     ; None                                                ; 104.437 ns ; 74193:ins11|25 ; 86 ; high_1     ;
; N/A                                     ; None                                                ; 101.972 ns ; 74193:ins11|26 ; 83 ; ACP        ;
; N/A                                     ; None                                                ; 101.968 ns ; 74193:ins11|26 ; 82 ; ACP        ;
; N/A                                     ; None                                                ; 101.934 ns ; 74193:ins11|26 ; 83 ; 95         ;
; N/A                                     ; None                                                ; 101.930 ns ; 74193:ins11|26 ; 82 ; 95         ;
; N/A                                     ; None                                                ; 101.780 ns ; 74193:ins11|26 ; 83 ; high_1     ;
; N/A                                     ; None                                                ; 101.776 ns ; 74193:ins11|26 ; 82 ; high_1     ;
; N/A                                     ; None                                                ; 101.163 ns ; 74193:ins11|26 ; 88 ; ACP        ;
; N/A                                     ; None                                                ; 101.162 ns ; 74193:ins11|26 ; 87 ; ACP        ;
; N/A                                     ; None                                                ; 101.155 ns ; 74193:ins11|26 ; 86 ; ACP        ;
; N/A                                     ; None                                                ; 101.153 ns ; 74193:ins11|26 ; 85 ; ACP        ;
; N/A                                     ; None                                                ; 101.125 ns ; 74193:ins11|26 ; 88 ; 95         ;
; N/A                                     ; None                                                ; 101.124 ns ; 74193:ins11|26 ; 87 ; 95         ;
; N/A                                     ; None                                                ; 101.117 ns ; 74193:ins11|26 ; 86 ; 95         ;
; N/A                                     ; None                                                ; 101.115 ns ; 74193:ins11|26 ; 85 ; 95         ;
; N/A                                     ; None                                                ; 101.054 ns ; 74193:ins11|26 ; 84 ; ACP        ;
; N/A                                     ; None                                                ; 101.016 ns ; 74193:ins11|26 ; 84 ; 95         ;
; N/A                                     ; None                                                ; 100.971 ns ; 74193:ins11|26 ; 88 ; high_1     ;
; N/A                                     ; None                                                ; 100.970 ns ; 74193:ins11|26 ; 87 ; high_1     ;
; N/A                                     ; None                                                ; 100.963 ns ; 74193:ins11|26 ; 86 ; high_1     ;
; N/A                                     ; None                                                ; 100.961 ns ; 74193:ins11|26 ; 85 ; high_1     ;
; N/A                                     ; None                                                ; 100.862 ns ; 74193:ins11|26 ; 84 ; high_1     ;
; N/A                                     ; None                                                ; 96.242 ns  ; 74193:ins10|23 ; 67 ; ACP        ;
; N/A                                     ; None                                                ; 96.204 ns  ; 74193:ins10|23 ; 67 ; 95         ;
; N/A                                     ; None                                                ; 96.182 ns  ; 74193:ins10|23 ; 66 ; ACP        ;
; N/A                                     ; None                                                ; 96.144 ns  ; 74193:ins10|23 ; 66 ; 95         ;
; N/A                                     ; None                                                ; 96.132 ns  ; 74193:ins10|23 ; 54 ; ACP        ;
; N/A                                     ; None                                                ; 96.094 ns  ; 74193:ins10|23 ; 54 ; 95         ;
; N/A                                     ; None                                                ; 96.050 ns  ; 74193:ins10|23 ; 67 ; high_1     ;
; N/A                                     ; None                                                ; 95.990 ns  ; 74193:ins10|23 ; 66 ; high_1     ;
; N/A                                     ; None                                                ; 95.940 ns  ; 74193:ins10|23 ; 54 ; high_1     ;
; N/A                                     ; None                                                ; 94.973 ns  ; 74193:ins10|23 ; 61 ; ACP        ;
; N/A                                     ; None                                                ; 94.973 ns  ; 74193:ins10|23 ; 58 ; ACP        ;
; N/A                                     ; None                                                ; 94.935 ns  ; 74193:ins10|23 ; 61 ; 95         ;
; N/A                                     ; None                                                ; 94.935 ns  ; 74193:ins10|23 ; 58 ; 95         ;
; N/A                                     ; None                                                ; 94.781 ns  ; 74193:ins10|23 ; 61 ; high_1     ;
; N/A                                     ; None                                                ; 94.781 ns  ; 74193:ins10|23 ; 58 ; high_1     ;
; N/A                                     ; None                                                ; 92.290 ns  ; 74193:ins10|24 ; 68 ; ACP        ;
; N/A                                     ; None                                                ; 92.252 ns  ; 74193:ins10|24 ; 68 ; 95         ;
; N/A                                     ; None                                                ; 92.221 ns  ; 74193:ins10|24 ; 67 ; ACP        ;
; N/A                                     ; None                                                ; 92.183 ns  ; 74193:ins10|24 ; 67 ; 95         ;
; N/A                                     ; None                                                ; 92.165 ns  ; 74193:ins10|24 ; 66 ; ACP        ;
; N/A                                     ; None                                                ; 92.127 ns  ; 74193:ins10|24 ; 66 ; 95         ;
; N/A                                     ; None                                                ; 92.098 ns  ; 74193:ins10|24 ; 68 ; high_1     ;
; N/A                                     ; None                                                ; 92.089 ns  ; 74193:ins10|24 ; 54 ; ACP        ;
; N/A                                     ; None                                                ; 92.051 ns  ; 74193:ins10|24 ; 54 ; 95         ;
; N/A                                     ; None                                                ; 92.029 ns  ; 74193:ins10|24 ; 67 ; high_1     ;
; N/A                                     ; None                                                ; 91.973 ns  ; 74193:ins10|24 ; 66 ; high_1     ;
; N/A                                     ; None                                                ; 91.897 ns  ; 74193:ins10|24 ; 54 ; high_1     ;
; N/A                                     ; None                                                ; 90.949 ns  ; 74193:ins10|24 ; 61 ; ACP        ;
; N/A                                     ; None                                                ; 90.946 ns  ; 74193:ins10|24 ; 58 ; ACP        ;
; N/A                                     ; None                                                ; 90.941 ns  ; 74193:ins10|24 ; 57 ; ACP        ;
; N/A                                     ; None                                                ; 90.911 ns  ; 74193:ins10|24 ; 61 ; 95         ;
; N/A                                     ; None                                                ; 90.908 ns  ; 74193:ins10|24 ; 58 ; 95         ;
; N/A                                     ; None                                                ; 90.903 ns  ; 74193:ins10|24 ; 57 ; 95         ;
; N/A                                     ; None                                                ; 90.757 ns  ; 74193:ins10|24 ; 61 ; high_1     ;
; N/A                                     ; None                                                ; 90.754 ns  ; 74193:ins10|24 ; 58 ; high_1     ;
; N/A                                     ; None                                                ; 90.749 ns  ; 74193:ins10|24 ; 57 ; high_1     ;
; N/A                                     ; None                                                ; 89.105 ns  ; 74193:ins10|25 ; 67 ; ACP        ;
; N/A                                     ; None                                                ; 89.067 ns  ; 74193:ins10|25 ; 67 ; 95         ;
; N/A                                     ; None                                                ; 89.049 ns  ; 74193:ins10|25 ; 66 ; ACP        ;
; N/A                                     ; None                                                ; 89.011 ns  ; 74193:ins10|25 ; 66 ; 95         ;
; N/A                                     ; None                                                ; 88.992 ns  ; 74193:ins10|25 ; 54 ; ACP        ;
; N/A                                     ; None                                                ; 88.954 ns  ; 74193:ins10|25 ; 54 ; 95         ;
; N/A                                     ; None                                                ; 88.913 ns  ; 74193:ins10|25 ; 67 ; high_1     ;
; N/A                                     ; None                                                ; 88.857 ns  ; 74193:ins10|25 ; 66 ; high_1     ;
; N/A                                     ; None                                                ; 88.800 ns  ; 74193:ins10|25 ; 54 ; high_1     ;
; N/A                                     ; None                                                ; 88.656 ns  ; 74193:ins10|25 ; 68 ; ACP        ;
; N/A                                     ; None                                                ; 88.618 ns  ; 74193:ins10|25 ; 68 ; 95         ;
; N/A                                     ; None                                                ; 88.464 ns  ; 74193:ins10|25 ; 68 ; high_1     ;
; N/A                                     ; None                                                ; 87.833 ns  ; 74193:ins10|25 ; 61 ; ACP        ;
; N/A                                     ; None                                                ; 87.830 ns  ; 74193:ins10|25 ; 58 ; ACP        ;
; N/A                                     ; None                                                ; 87.795 ns  ; 74193:ins10|25 ; 61 ; 95         ;
; N/A                                     ; None                                                ; 87.792 ns  ; 74193:ins10|25 ; 58 ; 95         ;
; N/A                                     ; None                                                ; 87.641 ns  ; 74193:ins10|25 ; 61 ; high_1     ;
; N/A                                     ; None                                                ; 87.638 ns  ; 74193:ins10|25 ; 58 ; high_1     ;
; N/A                                     ; None                                                ; 87.293 ns  ; 74193:ins10|25 ; 57 ; ACP        ;
; N/A                                     ; None                                                ; 87.255 ns  ; 74193:ins10|25 ; 57 ; 95         ;
; N/A                                     ; None                                                ; 87.101 ns  ; 74193:ins10|25 ; 57 ; high_1     ;
; N/A                                     ; None                                                ; 85.333 ns  ; 74193:ins10|26 ; 68 ; ACP        ;
; N/A                                     ; None                                                ; 85.295 ns  ; 74193:ins10|26 ; 68 ; 95         ;
; N/A                                     ; None                                                ; 85.233 ns  ; 74193:ins10|26 ; 67 ; ACP        ;
; N/A                                     ; None                                                ; 85.195 ns  ; 74193:ins10|26 ; 67 ; 95         ;
; N/A                                     ; None                                                ; 85.163 ns  ; 74193:ins10|26 ; 66 ; ACP        ;
; N/A                                     ; None                                                ; 85.141 ns  ; 74193:ins10|26 ; 68 ; high_1     ;
; N/A                                     ; None                                                ; 85.128 ns  ; 74193:ins10|26 ; 54 ; ACP        ;
; N/A                                     ; None                                                ; 85.125 ns  ; 74193:ins10|26 ; 66 ; 95         ;
; N/A                                     ; None                                                ; 85.090 ns  ; 74193:ins10|26 ; 54 ; 95         ;
; N/A                                     ; None                                                ; 85.041 ns  ; 74193:ins10|26 ; 67 ; high_1     ;
; N/A                                     ; None                                                ; 84.971 ns  ; 74193:ins10|26 ; 66 ; high_1     ;
; N/A                                     ; None                                                ; 84.936 ns  ; 74193:ins10|26 ; 54 ; high_1     ;
; N/A                                     ; None                                                ; 83.971 ns  ; 74193:ins10|26 ; 57 ; ACP        ;
; N/A                                     ; None                                                ; 83.966 ns  ; 74193:ins10|26 ; 58 ; ACP        ;
; N/A                                     ; None                                                ; 83.965 ns  ; 74193:ins10|26 ; 61 ; ACP        ;
; N/A                                     ; None                                                ; 83.933 ns  ; 74193:ins10|26 ; 57 ; 95         ;
; N/A                                     ; None                                                ; 83.928 ns  ; 74193:ins10|26 ; 58 ; 95         ;
; N/A                                     ; None                                                ; 83.927 ns  ; 74193:ins10|26 ; 61 ; 95         ;
; N/A                                     ; None                                                ; 83.779 ns  ; 74193:ins10|26 ; 57 ; high_1     ;
; N/A                                     ; None                                                ; 83.774 ns  ; 74193:ins10|26 ; 58 ; high_1     ;
; N/A                                     ; None                                                ; 83.773 ns  ; 74193:ins10|26 ; 61 ; high_1     ;
; N/A                                     ; None                                                ; 76.607 ns  ; 74193:ins9|23  ; 41 ; ACP        ;
; N/A                                     ; None                                                ; 76.569 ns  ; 74193:ins9|23  ; 41 ; 95         ;
; N/A                                     ; None                                                ; 76.415 ns  ; 74193:ins9|23  ; 41 ; high_1     ;
; N/A                                     ; None                                                ; 70.685 ns  ; 74193:ins9|24  ; 47 ; ACP        ;
; N/A                                     ; None                                                ; 70.647 ns  ; 74193:ins9|24  ; 47 ; 95         ;
; N/A                                     ; None                                                ; 70.493 ns  ; 74193:ins9|24  ; 47 ; high_1     ;
; N/A                                     ; None                                                ; 69.169 ns  ; 74193:ins11|25 ; 84 ; 91         ;
; N/A                                     ; None                                                ; 69.168 ns  ; 74193:ins11|25 ; 83 ; 91         ;
; N/A                                     ; None                                                ; 69.161 ns  ; 74193:ins11|25 ; 82 ; 91         ;
; N/A                                     ; None                                                ; 68.684 ns  ; 74193:ins9|25  ; 49 ; ACP        ;
; N/A                                     ; None                                                ; 68.646 ns  ; 74193:ins9|25  ; 49 ; 95         ;
; N/A                                     ; None                                                ; 68.492 ns  ; 74193:ins9|25  ; 49 ; high_1     ;
; N/A                                     ; None                                                ; 68.466 ns  ; 74193:ins11|25 ; 84 ; 90         ;
; N/A                                     ; None                                                ; 68.465 ns  ; 74193:ins11|25 ; 83 ; 90         ;
; N/A                                     ; None                                                ; 68.458 ns  ; 74193:ins11|25 ; 82 ; 90         ;
; N/A                                     ; None                                                ; 68.377 ns  ; 74193:ins11|25 ; 88 ; 91         ;
; N/A                                     ; None                                                ; 68.376 ns  ; 74193:ins11|25 ; 87 ; 91         ;
; N/A                                     ; None                                                ; 68.369 ns  ; 74193:ins11|25 ; 85 ; 91         ;
; N/A                                     ; None                                                ; 68.369 ns  ; 74193:ins11|25 ; 86 ; 91         ;
; N/A                                     ; None                                                ; 67.674 ns  ; 74193:ins11|25 ; 88 ; 90         ;
; N/A                                     ; None                                                ; 67.673 ns  ; 74193:ins11|25 ; 87 ; 90         ;
; N/A                                     ; None                                                ; 67.666 ns  ; 74193:ins11|25 ; 85 ; 90         ;
; N/A                                     ; None                                                ; 67.666 ns  ; 74193:ins11|25 ; 86 ; 90         ;
; N/A                                     ; None                                                ; 65.712 ns  ; 74193:ins11|26 ; 83 ; 91         ;
; N/A                                     ; None                                                ; 65.708 ns  ; 74193:ins11|26 ; 82 ; 91         ;
; N/A                                     ; None                                                ; 65.221 ns  ; 74193:ins9|26  ; 27 ; ACP        ;
; N/A                                     ; None                                                ; 65.183 ns  ; 74193:ins9|26  ; 27 ; 95         ;
; N/A                                     ; None                                                ; 65.029 ns  ; 74193:ins9|26  ; 27 ; high_1     ;
; N/A                                     ; None                                                ; 65.009 ns  ; 74193:ins11|26 ; 83 ; 90         ;
; N/A                                     ; None                                                ; 65.005 ns  ; 74193:ins11|26 ; 82 ; 90         ;
; N/A                                     ; None                                                ; 64.903 ns  ; 74193:ins11|26 ; 88 ; 91         ;
; N/A                                     ; None                                                ; 64.902 ns  ; 74193:ins11|26 ; 87 ; 91         ;
; N/A                                     ; None                                                ; 64.895 ns  ; 74193:ins11|26 ; 86 ; 91         ;
; N/A                                     ; None                                                ; 64.893 ns  ; 74193:ins11|26 ; 85 ; 91         ;
; N/A                                     ; None                                                ; 64.794 ns  ; 74193:ins11|26 ; 84 ; 91         ;
; N/A                                     ; None                                                ; 64.200 ns  ; 74193:ins11|26 ; 88 ; 90         ;
; N/A                                     ; None                                                ; 64.199 ns  ; 74193:ins11|26 ; 87 ; 90         ;
; N/A                                     ; None                                                ; 64.192 ns  ; 74193:ins11|26 ; 86 ; 90         ;
; N/A                                     ; None                                                ; 64.190 ns  ; 74193:ins11|26 ; 85 ; 90         ;
; N/A                                     ; None                                                ; 64.091 ns  ; 74193:ins11|26 ; 84 ; 90         ;
; N/A                                     ; None                                                ; 62.824 ns  ; 74193:ins8|23  ; 26 ; ACP        ;
; N/A                                     ; None                                                ; 62.786 ns  ; 74193:ins8|23  ; 26 ; 95         ;
; N/A                                     ; None                                                ; 62.632 ns  ; 74193:ins8|23  ; 26 ; high_1     ;
; N/A                                     ; None                                                ; 60.675 ns  ; 74193:ins8|23  ; 28 ; ACP        ;
; N/A                                     ; None                                                ; 60.637 ns  ; 74193:ins8|23  ; 28 ; 95         ;
; N/A                                     ; None                                                ; 60.483 ns  ; 74193:ins8|23  ; 28 ; high_1     ;
; N/A                                     ; None                                                ; 59.982 ns  ; 74193:ins10|23 ; 67 ; 91         ;
; N/A                                     ; None                                                ; 59.960 ns  ; 74193:ins8|24  ; 26 ; ACP        ;
; N/A                                     ; None                                                ; 59.922 ns  ; 74193:ins8|24  ; 26 ; 95         ;
; N/A                                     ; None                                                ; 59.922 ns  ; 74193:ins10|23 ; 66 ; 91         ;
; N/A                                     ; None                                                ; 59.872 ns  ; 74193:ins10|23 ; 54 ; 91         ;
; N/A                                     ; None                                                ; 59.768 ns  ; 74193:ins8|24  ; 26 ; high_1     ;
; N/A                                     ; None                                                ; 59.279 ns  ; 74193:ins10|23 ; 67 ; 90         ;
; N/A                                     ; None                                                ; 59.219 ns  ; 74193:ins10|23 ; 66 ; 90         ;
; N/A                                     ; None                                                ; 59.169 ns  ; 74193:ins10|23 ; 54 ; 90         ;
; N/A                                     ; None                                                ; 58.713 ns  ; 74193:ins10|23 ; 61 ; 91         ;
; N/A                                     ; None                                                ; 58.713 ns  ; 74193:ins10|23 ; 58 ; 91         ;
; N/A                                     ; None                                                ; 58.010 ns  ; 74193:ins10|23 ; 61 ; 90         ;
; N/A                                     ; None                                                ; 58.010 ns  ; 74193:ins10|23 ; 58 ; 90         ;
; N/A                                     ; None                                                ; 56.030 ns  ; 74193:ins10|24 ; 68 ; 91         ;
; N/A                                     ; None                                                ; 56.025 ns  ; 74193:ins8|24  ; 33 ; ACP        ;
; N/A                                     ; None                                                ; 55.987 ns  ; 74193:ins8|24  ; 33 ; 95         ;
; N/A                                     ; None                                                ; 55.961 ns  ; 74193:ins10|24 ; 67 ; 91         ;
; N/A                                     ; None                                                ; 55.905 ns  ; 74193:ins10|24 ; 66 ; 91         ;
; N/A                                     ; None                                                ; 55.833 ns  ; 74193:ins8|24  ; 33 ; high_1     ;
; N/A                                     ; None                                                ; 55.829 ns  ; 74193:ins10|24 ; 54 ; 91         ;
; N/A                                     ; None                                                ; 55.327 ns  ; 74193:ins10|24 ; 68 ; 90         ;
; N/A                                     ; None                                                ; 55.258 ns  ; 74193:ins10|24 ; 67 ; 90         ;
; N/A                                     ; None                                                ; 55.202 ns  ; 74193:ins10|24 ; 66 ; 90         ;
; N/A                                     ; None                                                ; 55.126 ns  ; 74193:ins10|24 ; 54 ; 90         ;
; N/A                                     ; None                                                ; 54.915 ns  ; 74193:ins8|25  ; 26 ; ACP        ;
; N/A                                     ; None                                                ; 54.877 ns  ; 74193:ins8|25  ; 26 ; 95         ;
; N/A                                     ; None                                                ; 54.723 ns  ; 74193:ins8|25  ; 26 ; high_1     ;
; N/A                                     ; None                                                ; 54.689 ns  ; 74193:ins10|24 ; 61 ; 91         ;
; N/A                                     ; None                                                ; 54.686 ns  ; 74193:ins10|24 ; 58 ; 91         ;
; N/A                                     ; None                                                ; 54.681 ns  ; 74193:ins10|24 ; 57 ; 91         ;
; N/A                                     ; None                                                ; 53.986 ns  ; 74193:ins10|24 ; 61 ; 90         ;
; N/A                                     ; None                                                ; 53.983 ns  ; 74193:ins10|24 ; 58 ; 90         ;
; N/A                                     ; None                                                ; 53.978 ns  ; 74193:ins10|24 ; 57 ; 90         ;
; N/A                                     ; None                                                ; 52.845 ns  ; 74193:ins10|25 ; 67 ; 91         ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                ;    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 8.825 ns        ; 91   ; 69 ;
; N/A   ; None              ; 8.740 ns        ; 92   ; 69 ;
; N/A   ; None              ; 8.412 ns        ; 95   ; 69 ;
; N/A   ; None              ; 8.252 ns        ; 91   ; 73 ;
; N/A   ; None              ; 8.229 ns        ; 91   ; 71 ;
; N/A   ; None              ; 8.209 ns        ; 91   ; 70 ;
; N/A   ; None              ; 8.155 ns        ; 92   ; 73 ;
; N/A   ; None              ; 8.135 ns        ; 92   ; 71 ;
; N/A   ; None              ; 8.124 ns        ; 92   ; 70 ;
; N/A   ; None              ; 7.828 ns        ; 95   ; 73 ;
; N/A   ; None              ; 7.815 ns        ; 5    ; 69 ;
; N/A   ; None              ; 7.808 ns        ; 95   ; 71 ;
; N/A   ; None              ; 7.796 ns        ; 95   ; 70 ;
; N/A   ; None              ; 7.669 ns        ; 91   ; 74 ;
; N/A   ; None              ; 7.635 ns        ; 91   ; 72 ;
; N/A   ; None              ; 7.572 ns        ; 92   ; 74 ;
; N/A   ; None              ; 7.541 ns        ; 92   ; 72 ;
; N/A   ; None              ; 7.245 ns        ; 95   ; 74 ;
; N/A   ; None              ; 7.228 ns        ; 5    ; 73 ;
; N/A   ; None              ; 7.214 ns        ; 95   ; 72 ;
; N/A   ; None              ; 7.211 ns        ; 5    ; 71 ;
; N/A   ; None              ; 7.199 ns        ; 5    ; 70 ;
; N/A   ; None              ; 6.645 ns        ; 5    ; 74 ;
; N/A   ; None              ; 6.617 ns        ; 5    ; 72 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.0 Build 148 04/26/2005 SJ Full Version
    Info: Processing started: Tue Mar 19 16:45:27 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "91" is an undefined clock
    Info: Assuming node "high_1" is an undefined clock
    Info: Assuming node "ACP" is an undefined clock
    Info: Assuming node "95" is an undefined clock
    Info: Assuming node "90" is an undefined clock
    Info: Assuming node "92" is an undefined clock
    Info: Assuming node "pin_name" is an undefined clock
Warning: Found 66 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "74193:ins9|91~22" as buffer
    Info: Detected gated clock "74193:ins7|91~22" as buffer
    Info: Detected gated clock "74193:ins11|91~22" as buffer
    Info: Detected gated clock "inst45" as buffer
    Info: Detected gated clock "74193:ins10|50~14" as buffer
    Info: Detected gated clock "7448:inst4|39~4" as buffer
    Info: Detected gated clock "inst5~14" as buffer
    Info: Detected gated clock "74193:ins10|51~30" as buffer
    Info: Detected gated clock "74193:ins6|93~41" as buffer
    Info: Detected gated clock "74193:ins6|93~40" as buffer
    Info: Detected gated clock "74193:ins8|51~37" as buffer
    Info: Detected gated clock "74193:ins8|50~14" as buffer
    Info: Detected gated clock "inst37" as buffer
    Info: Detected gated clock "74193:ins11|94" as buffer
    Info: Detected ripple clock "74193:ins11|26" as buffer
    Info: Detected gated clock "74193:ins11|92" as buffer
    Info: Detected ripple clock "74193:ins11|24" as buffer
    Info: Detected gated clock "74193:ins11|91~23" as buffer
    Info: Detected ripple clock "74193:ins11|23" as buffer
    Info: Detected gated clock "74193:ins11|93~38" as buffer
    Info: Detected ripple clock "74193:ins11|25" as buffer
    Info: Detected gated clock "74193:ins10|91" as buffer
    Info: Detected ripple clock "74193:ins10|23" as buffer
    Info: Detected gated clock "74193:ins10|93~38" as buffer
    Info: Detected ripple clock "74193:ins10|25" as buffer
    Info: Detected gated clock "inst26" as buffer
    Info: Detected gated clock "74193:ins10|92" as buffer
    Info: Detected ripple clock "74193:ins10|24" as buffer
    Info: Detected gated clock "74193:ins10|94" as buffer
    Info: Detected ripple clock "74193:ins10|26" as buffer
    Info: Detected gated clock "74193:ins6|94" as buffer
    Info: Detected ripple clock "74193:ins6|26" as buffer
    Info: Detected gated clock "74193:ins6|93~42" as buffer
    Info: Detected ripple clock "74193:ins6|25" as buffer
    Info: Detected gated clock "inst21~31" as buffer
    Info: Detected gated clock "74193:ins6|92" as buffer
    Info: Detected ripple clock "74193:ins6|24" as buffer
    Info: Detected gated clock "74193:ins6|91" as buffer
    Info: Detected ripple clock "74193:ins6|23" as buffer
    Info: Detected gated clock "74193:ins7|94" as buffer
    Info: Detected ripple clock "74193:ins7|26" as buffer
    Info: Detected gated clock "74193:ins7|93~48" as buffer
    Info: Detected ripple clock "74193:ins7|25" as buffer
    Info: Detected gated clock "inst18~30" as buffer
    Info: Detected gated clock "74193:ins7|92" as buffer
    Info: Detected ripple clock "74193:ins7|24" as buffer
    Info: Detected gated clock "74193:ins7|91~23" as buffer
    Info: Detected ripple clock "74193:ins7|23" as buffer
    Info: Detected gated clock "74193:ins8|91" as buffer
    Info: Detected ripple clock "74193:ins8|23" as buffer
    Info: Detected gated clock "74193:ins8|92" as buffer
    Info: Detected ripple clock "74193:ins8|24" as buffer
    Info: Detected gated clock "inst15~31" as buffer
    Info: Detected gated clock "74193:ins8|93~38" as buffer
    Info: Detected ripple clock "74193:ins8|25" as buffer
    Info: Detected gated clock "74193:ins8|94" as buffer
    Info: Detected ripple clock "74193:ins8|26" as buffer
    Info: Detected gated clock "74193:ins9|91~23" as buffer
    Info: Detected ripple clock "74193:ins9|23" as buffer
    Info: Detected gated clock "74193:ins9|93~48" as buffer
    Info: Detected ripple clock "74193:ins9|25" as buffer
    Info: Detected gated clock "inst10~29" as buffer
    Info: Detected gated clock "74193:ins9|94" as buffer
    Info: Detected ripple clock "74193:ins9|26" as buffer
    Info: Detected gated clock "74193:ins9|92" as buffer
    Info: Detected ripple clock "74193:ins9|24" as buffer
Info: Can't find any paths of type Clock between source node "91" and destination node "74193:ins11|26"
Info: Clock "91" has Internal fmax of 26.59 MHz between source register "74193:ins11|26" and destination register "74193:ins11|26" (period= 37.61 ns)
    Info: + Longest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: - Smallest clock skew is -35.337 ns
        Info: + Shortest clock path from clock "91" to destination register is 24.272 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_91; Fanout = 5; CLK Node = '91'
            Info: 2: + IC(1.943 ns) + CELL(0.914 ns) = 3.989 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = '74193:ins8|94'
            Info: 3: + IC(0.669 ns) + CELL(1.294 ns) = 5.952 ns; Loc. = LC_X4_Y4_N5; Fanout = 9; REG Node = '74193:ins8|26'
            Info: 4: + IC(2.172 ns) + CELL(0.511 ns) = 8.635 ns; Loc. = LC_X5_Y1_N5; Fanout = 5; COMB Node = 'inst15~31'
            Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 9.140 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; COMB Node = '74193:ins9|94'
            Info: 6: + IC(0.682 ns) + CELL(1.294 ns) = 11.116 ns; Loc. = LC_X5_Y1_N9; Fanout = 7; REG Node = '74193:ins9|26'
            Info: 7: + IC(1.032 ns) + CELL(0.740 ns) = 12.888 ns; Loc. = LC_X5_Y1_N0; Fanout = 3; COMB Node = 'inst10~29'
            Info: 8: + IC(1.819 ns) + CELL(0.914 ns) = 15.621 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 9: + IC(0.757 ns) + CELL(1.294 ns) = 17.672 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 10: + IC(1.056 ns) + CELL(0.511 ns) = 19.239 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'inst5~14'
            Info: 11: + IC(1.751 ns) + CELL(0.740 ns) = 21.730 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 12: + IC(0.751 ns) + CELL(0.200 ns) = 22.681 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 13: + IC(0.673 ns) + CELL(0.918 ns) = 24.272 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 10.662 ns ( 43.93 % )
            Info: Total interconnect delay = 13.610 ns ( 56.07 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Can't find any paths of type Clock between source node "high_1" and destination node "74193:ins11|26"
Info: Clock "high_1" has Internal fmax of 10.87 MHz between source register "74193:ins11|26" and destination register "74193:ins11|26" (period= 91.991 ns)
    Info: + Longest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: - Smallest clock skew is -89.718 ns
        Info: + Shortest clock path from clock "high_1" to destination register is 5.959 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 33; CLK Node = 'high_1'
            Info: 2: + IC(2.725 ns) + CELL(0.511 ns) = 4.368 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 3: + IC(0.673 ns) + CELL(0.918 ns) = 5.959 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 2.561 ns ( 42.98 % )
            Info: Total interconnect delay = 3.398 ns ( 57.02 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Can't find any paths of type Clock between source node "ACP" and destination node "74193:ins11|26"
Info: Clock "ACP" has Internal fmax of 15.96 MHz between source register "74193:ins11|26" and destination register "74193:ins11|26" (period= 62.645 ns)
    Info: + Longest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: - Smallest clock skew is -60.372 ns
        Info: + Shortest clock path from clock "ACP" to destination register is 35.497 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 3; CLK Node = 'ACP'
            Info: 2: + IC(2.126 ns) + CELL(0.740 ns) = 3.998 ns; Loc. = LC_X2_Y1_N4; Fanout = 1; COMB Node = '74193:ins6|94'
            Info: 3: + IC(0.661 ns) + CELL(1.294 ns) = 5.953 ns; Loc. = LC_X2_Y1_N2; Fanout = 9; REG Node = '74193:ins6|26'
            Info: 4: + IC(2.008 ns) + CELL(0.740 ns) = 8.701 ns; Loc. = LC_X3_Y2_N8; Fanout = 5; COMB Node = 'inst21~31'
            Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 9.206 ns; Loc. = LC_X3_Y2_N9; Fanout = 1; COMB Node = '74193:ins7|94'
            Info: 6: + IC(0.669 ns) + CELL(1.294 ns) = 11.169 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = '74193:ins7|26'
            Info: 7: + IC(1.075 ns) + CELL(0.511 ns) = 12.755 ns; Loc. = LC_X3_Y2_N7; Fanout = 4; COMB Node = 'inst18~30'
            Info: 8: + IC(1.948 ns) + CELL(0.511 ns) = 15.214 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = '74193:ins8|94'
            Info: 9: + IC(0.669 ns) + CELL(1.294 ns) = 17.177 ns; Loc. = LC_X4_Y4_N5; Fanout = 9; REG Node = '74193:ins8|26'
            Info: 10: + IC(2.172 ns) + CELL(0.511 ns) = 19.860 ns; Loc. = LC_X5_Y1_N5; Fanout = 5; COMB Node = 'inst15~31'
            Info: 11: + IC(0.305 ns) + CELL(0.200 ns) = 20.365 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; COMB Node = '74193:ins9|94'
            Info: 12: + IC(0.682 ns) + CELL(1.294 ns) = 22.341 ns; Loc. = LC_X5_Y1_N9; Fanout = 7; REG Node = '74193:ins9|26'
            Info: 13: + IC(1.032 ns) + CELL(0.740 ns) = 24.113 ns; Loc. = LC_X5_Y1_N0; Fanout = 3; COMB Node = 'inst10~29'
            Info: 14: + IC(1.819 ns) + CELL(0.914 ns) = 26.846 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 15: + IC(0.757 ns) + CELL(1.294 ns) = 28.897 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 16: + IC(1.056 ns) + CELL(0.511 ns) = 30.464 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'inst5~14'
            Info: 17: + IC(1.751 ns) + CELL(0.740 ns) = 32.955 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 18: + IC(0.751 ns) + CELL(0.200 ns) = 33.906 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 19: + IC(0.673 ns) + CELL(0.918 ns) = 35.497 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 15.038 ns ( 42.36 % )
            Info: Total interconnect delay = 20.459 ns ( 57.64 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Can't find any paths of type Clock between source node "95" and destination node "74193:ins11|26"
Info: Clock "95" has Internal fmax of 15.96 MHz between source register "74193:ins11|26" and destination register "74193:ins11|26" (period= 62.645 ns)
    Info: + Longest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: - Smallest clock skew is -60.372 ns
        Info: + Shortest clock path from clock "95" to destination register is 35.459 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_95; Fanout = 6; CLK Node = '95'
            Info: 2: + IC(2.317 ns) + CELL(0.511 ns) = 3.960 ns; Loc. = LC_X2_Y1_N4; Fanout = 1; COMB Node = '74193:ins6|94'
            Info: 3: + IC(0.661 ns) + CELL(1.294 ns) = 5.915 ns; Loc. = LC_X2_Y1_N2; Fanout = 9; REG Node = '74193:ins6|26'
            Info: 4: + IC(2.008 ns) + CELL(0.740 ns) = 8.663 ns; Loc. = LC_X3_Y2_N8; Fanout = 5; COMB Node = 'inst21~31'
            Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 9.168 ns; Loc. = LC_X3_Y2_N9; Fanout = 1; COMB Node = '74193:ins7|94'
            Info: 6: + IC(0.669 ns) + CELL(1.294 ns) = 11.131 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = '74193:ins7|26'
            Info: 7: + IC(1.075 ns) + CELL(0.511 ns) = 12.717 ns; Loc. = LC_X3_Y2_N7; Fanout = 4; COMB Node = 'inst18~30'
            Info: 8: + IC(1.948 ns) + CELL(0.511 ns) = 15.176 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = '74193:ins8|94'
            Info: 9: + IC(0.669 ns) + CELL(1.294 ns) = 17.139 ns; Loc. = LC_X4_Y4_N5; Fanout = 9; REG Node = '74193:ins8|26'
            Info: 10: + IC(2.172 ns) + CELL(0.511 ns) = 19.822 ns; Loc. = LC_X5_Y1_N5; Fanout = 5; COMB Node = 'inst15~31'
            Info: 11: + IC(0.305 ns) + CELL(0.200 ns) = 20.327 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; COMB Node = '74193:ins9|94'
            Info: 12: + IC(0.682 ns) + CELL(1.294 ns) = 22.303 ns; Loc. = LC_X5_Y1_N9; Fanout = 7; REG Node = '74193:ins9|26'
            Info: 13: + IC(1.032 ns) + CELL(0.740 ns) = 24.075 ns; Loc. = LC_X5_Y1_N0; Fanout = 3; COMB Node = 'inst10~29'
            Info: 14: + IC(1.819 ns) + CELL(0.914 ns) = 26.808 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 15: + IC(0.757 ns) + CELL(1.294 ns) = 28.859 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 16: + IC(1.056 ns) + CELL(0.511 ns) = 30.426 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'inst5~14'
            Info: 17: + IC(1.751 ns) + CELL(0.740 ns) = 32.917 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 18: + IC(0.751 ns) + CELL(0.200 ns) = 33.868 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 19: + IC(0.673 ns) + CELL(0.918 ns) = 35.459 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 14.809 ns ( 41.76 % )
            Info: Total interconnect delay = 20.650 ns ( 58.24 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Can't find any paths of type Clock between source node "90" and destination node "74193:ins11|26"
Info: Clock "90" has Internal fmax of 20.68 MHz between source register "74193:ins11|26" and destination register "74193:ins11|26" (period= 48.361 ns)
    Info: + Longest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: - Smallest clock skew is -46.088 ns
        Info: + Shortest clock path from clock "90" to destination register is 12.818 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_90; Fanout = 4; CLK Node = '90'
            Info: 2: + IC(2.835 ns) + CELL(0.200 ns) = 4.167 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 3: + IC(0.757 ns) + CELL(1.294 ns) = 6.218 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 4: + IC(1.056 ns) + CELL(0.511 ns) = 7.785 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'inst5~14'
            Info: 5: + IC(1.751 ns) + CELL(0.740 ns) = 10.276 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 6: + IC(0.751 ns) + CELL(0.200 ns) = 11.227 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 7: + IC(0.673 ns) + CELL(0.918 ns) = 12.818 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 4.995 ns ( 38.97 % )
            Info: Total interconnect delay = 7.823 ns ( 61.03 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: Clock "92" has Internal fmax of 77.54 MHz between source register "74193:ins11|26" and destination register "74193:ins11|26" (period= 12.896 ns)
    Info: + Longest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: - Smallest clock skew is -10.623 ns
        Info: + Shortest clock path from clock "92" to destination register is 13.086 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_92; Fanout = 5; CLK Node = '92'
            Info: 2: + IC(2.792 ns) + CELL(0.511 ns) = 4.435 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 3: + IC(0.757 ns) + CELL(1.294 ns) = 6.486 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 4: + IC(1.056 ns) + CELL(0.511 ns) = 8.053 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'inst5~14'
            Info: 5: + IC(1.751 ns) + CELL(0.740 ns) = 10.544 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 6: + IC(0.751 ns) + CELL(0.200 ns) = 11.495 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 7: + IC(0.673 ns) + CELL(0.918 ns) = 13.086 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 5.306 ns ( 40.55 % )
            Info: Total interconnect delay = 7.780 ns ( 59.45 % )
        Info: - Longest clock path from clock "92" to source register is 23.709 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_92; Fanout = 5; CLK Node = '92'
            Info: 2: + IC(2.792 ns) + CELL(0.511 ns) = 4.435 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 3: + IC(0.757 ns) + CELL(1.294 ns) = 6.486 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 4: + IC(1.052 ns) + CELL(0.511 ns) = 8.049 ns; Loc. = LC_X6_Y2_N9; Fanout = 1; COMB Node = '74193:ins10|93~38'
            Info: 5: + IC(0.753 ns) + CELL(1.294 ns) = 10.096 ns; Loc. = LC_X6_Y2_N1; Fanout = 12; REG Node = '74193:ins10|25'
            Info: 6: + IC(1.074 ns) + CELL(0.740 ns) = 11.910 ns; Loc. = LC_X6_Y2_N7; Fanout = 1; COMB Node = '74193:ins10|92'
            Info: 7: + IC(1.064 ns) + CELL(1.294 ns) = 14.268 ns; Loc. = LC_X7_Y2_N5; Fanout = 10; REG Node = '74193:ins10|24'
            Info: 8: + IC(1.334 ns) + CELL(0.740 ns) = 16.342 ns; Loc. = LC_X6_Y2_N4; Fanout = 1; COMB Node = '74193:ins10|91'
            Info: 9: + IC(1.056 ns) + CELL(1.294 ns) = 18.692 ns; Loc. = LC_X7_Y2_N1; Fanout = 7; REG Node = '74193:ins10|23'
            Info: 10: + IC(1.964 ns) + CELL(0.511 ns) = 21.167 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 11: + IC(0.751 ns) + CELL(0.200 ns) = 22.118 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 12: + IC(0.673 ns) + CELL(0.918 ns) = 23.709 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 10.439 ns ( 44.03 % )
            Info: Total interconnect delay = 13.270 ns ( 55.97 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: No valid register-to-register data paths exist for clock "pin_name"
Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock "91" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "91" and destination node "74193:ins11|26"
Info: Found hold time violation between source  pin or register "74193:ins11|26" and destination pin or register "74193:ins11|26" for clock "91" (Hold time is 33.618 ns)
    Info: + Largest clock skew is 35.337 ns
        Info: - Shortest clock path from clock "91" to source register is 24.272 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_91; Fanout = 5; CLK Node = '91'
            Info: 2: + IC(1.943 ns) + CELL(0.914 ns) = 3.989 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = '74193:ins8|94'
            Info: 3: + IC(0.669 ns) + CELL(1.294 ns) = 5.952 ns; Loc. = LC_X4_Y4_N5; Fanout = 9; REG Node = '74193:ins8|26'
            Info: 4: + IC(2.172 ns) + CELL(0.511 ns) = 8.635 ns; Loc. = LC_X5_Y1_N5; Fanout = 5; COMB Node = 'inst15~31'
            Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 9.140 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; COMB Node = '74193:ins9|94'
            Info: 6: + IC(0.682 ns) + CELL(1.294 ns) = 11.116 ns; Loc. = LC_X5_Y1_N9; Fanout = 7; REG Node = '74193:ins9|26'
            Info: 7: + IC(1.032 ns) + CELL(0.740 ns) = 12.888 ns; Loc. = LC_X5_Y1_N0; Fanout = 3; COMB Node = 'inst10~29'
            Info: 8: + IC(1.819 ns) + CELL(0.914 ns) = 15.621 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 9: + IC(0.757 ns) + CELL(1.294 ns) = 17.672 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 10: + IC(1.056 ns) + CELL(0.511 ns) = 19.239 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'inst5~14'
            Info: 11: + IC(1.751 ns) + CELL(0.740 ns) = 21.730 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 12: + IC(0.751 ns) + CELL(0.200 ns) = 22.681 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 13: + IC(0.673 ns) + CELL(0.918 ns) = 24.272 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 10.662 ns ( 43.93 % )
            Info: Total interconnect delay = 13.610 ns ( 56.07 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: + Micro hold delay of destination is 0.221 ns
Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock "high_1" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "high_1" and destination node "74193:ins11|26"
Info: Found hold time violation between source  pin or register "74193:ins11|26" and destination pin or register "74193:ins11|26" for clock "high_1" (Hold time is 87.999 ns)
    Info: + Largest clock skew is 89.718 ns
        Info: - Shortest clock path from clock "high_1" to source register is 5.959 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_4; Fanout = 33; CLK Node = 'high_1'
            Info: 2: + IC(2.725 ns) + CELL(0.511 ns) = 4.368 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 3: + IC(0.673 ns) + CELL(0.918 ns) = 5.959 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 2.561 ns ( 42.98 % )
            Info: Total interconnect delay = 3.398 ns ( 57.02 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: + Micro hold delay of destination is 0.221 ns
Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock "ACP" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "ACP" and destination node "74193:ins11|26"
Info: Found hold time violation between source  pin or register "74193:ins11|26" and destination pin or register "74193:ins11|26" for clock "ACP" (Hold time is 58.653 ns)
    Info: + Largest clock skew is 60.372 ns
        Info: - Shortest clock path from clock "ACP" to source register is 35.497 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_8; Fanout = 3; CLK Node = 'ACP'
            Info: 2: + IC(2.126 ns) + CELL(0.740 ns) = 3.998 ns; Loc. = LC_X2_Y1_N4; Fanout = 1; COMB Node = '74193:ins6|94'
            Info: 3: + IC(0.661 ns) + CELL(1.294 ns) = 5.953 ns; Loc. = LC_X2_Y1_N2; Fanout = 9; REG Node = '74193:ins6|26'
            Info: 4: + IC(2.008 ns) + CELL(0.740 ns) = 8.701 ns; Loc. = LC_X3_Y2_N8; Fanout = 5; COMB Node = 'inst21~31'
            Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 9.206 ns; Loc. = LC_X3_Y2_N9; Fanout = 1; COMB Node = '74193:ins7|94'
            Info: 6: + IC(0.669 ns) + CELL(1.294 ns) = 11.169 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = '74193:ins7|26'
            Info: 7: + IC(1.075 ns) + CELL(0.511 ns) = 12.755 ns; Loc. = LC_X3_Y2_N7; Fanout = 4; COMB Node = 'inst18~30'
            Info: 8: + IC(1.948 ns) + CELL(0.511 ns) = 15.214 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = '74193:ins8|94'
            Info: 9: + IC(0.669 ns) + CELL(1.294 ns) = 17.177 ns; Loc. = LC_X4_Y4_N5; Fanout = 9; REG Node = '74193:ins8|26'
            Info: 10: + IC(2.172 ns) + CELL(0.511 ns) = 19.860 ns; Loc. = LC_X5_Y1_N5; Fanout = 5; COMB Node = 'inst15~31'
            Info: 11: + IC(0.305 ns) + CELL(0.200 ns) = 20.365 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; COMB Node = '74193:ins9|94'
            Info: 12: + IC(0.682 ns) + CELL(1.294 ns) = 22.341 ns; Loc. = LC_X5_Y1_N9; Fanout = 7; REG Node = '74193:ins9|26'
            Info: 13: + IC(1.032 ns) + CELL(0.740 ns) = 24.113 ns; Loc. = LC_X5_Y1_N0; Fanout = 3; COMB Node = 'inst10~29'
            Info: 14: + IC(1.819 ns) + CELL(0.914 ns) = 26.846 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 15: + IC(0.757 ns) + CELL(1.294 ns) = 28.897 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 16: + IC(1.056 ns) + CELL(0.511 ns) = 30.464 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'inst5~14'
            Info: 17: + IC(1.751 ns) + CELL(0.740 ns) = 32.955 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 18: + IC(0.751 ns) + CELL(0.200 ns) = 33.906 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 19: + IC(0.673 ns) + CELL(0.918 ns) = 35.497 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 15.038 ns ( 42.36 % )
            Info: Total interconnect delay = 20.459 ns ( 57.64 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: + Micro hold delay of destination is 0.221 ns
Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock "95" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "95" and destination node "74193:ins11|26"
Info: Found hold time violation between source  pin or register "74193:ins11|26" and destination pin or register "74193:ins11|26" for clock "95" (Hold time is 58.653 ns)
    Info: + Largest clock skew is 60.372 ns
        Info: - Shortest clock path from clock "95" to source register is 35.459 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_95; Fanout = 6; CLK Node = '95'
            Info: 2: + IC(2.317 ns) + CELL(0.511 ns) = 3.960 ns; Loc. = LC_X2_Y1_N4; Fanout = 1; COMB Node = '74193:ins6|94'
            Info: 3: + IC(0.661 ns) + CELL(1.294 ns) = 5.915 ns; Loc. = LC_X2_Y1_N2; Fanout = 9; REG Node = '74193:ins6|26'
            Info: 4: + IC(2.008 ns) + CELL(0.740 ns) = 8.663 ns; Loc. = LC_X3_Y2_N8; Fanout = 5; COMB Node = 'inst21~31'
            Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 9.168 ns; Loc. = LC_X3_Y2_N9; Fanout = 1; COMB Node = '74193:ins7|94'
            Info: 6: + IC(0.669 ns) + CELL(1.294 ns) = 11.131 ns; Loc. = LC_X3_Y2_N6; Fanout = 9; REG Node = '74193:ins7|26'
            Info: 7: + IC(1.075 ns) + CELL(0.511 ns) = 12.717 ns; Loc. = LC_X3_Y2_N7; Fanout = 4; COMB Node = 'inst18~30'
            Info: 8: + IC(1.948 ns) + CELL(0.511 ns) = 15.176 ns; Loc. = LC_X4_Y4_N4; Fanout = 1; COMB Node = '74193:ins8|94'
            Info: 9: + IC(0.669 ns) + CELL(1.294 ns) = 17.139 ns; Loc. = LC_X4_Y4_N5; Fanout = 9; REG Node = '74193:ins8|26'
            Info: 10: + IC(2.172 ns) + CELL(0.511 ns) = 19.822 ns; Loc. = LC_X5_Y1_N5; Fanout = 5; COMB Node = 'inst15~31'
            Info: 11: + IC(0.305 ns) + CELL(0.200 ns) = 20.327 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; COMB Node = '74193:ins9|94'
            Info: 12: + IC(0.682 ns) + CELL(1.294 ns) = 22.303 ns; Loc. = LC_X5_Y1_N9; Fanout = 7; REG Node = '74193:ins9|26'
            Info: 13: + IC(1.032 ns) + CELL(0.740 ns) = 24.075 ns; Loc. = LC_X5_Y1_N0; Fanout = 3; COMB Node = 'inst10~29'
            Info: 14: + IC(1.819 ns) + CELL(0.914 ns) = 26.808 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 15: + IC(0.757 ns) + CELL(1.294 ns) = 28.859 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 16: + IC(1.056 ns) + CELL(0.511 ns) = 30.426 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'inst5~14'
            Info: 17: + IC(1.751 ns) + CELL(0.740 ns) = 32.917 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 18: + IC(0.751 ns) + CELL(0.200 ns) = 33.868 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 19: + IC(0.673 ns) + CELL(0.918 ns) = 35.459 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 14.809 ns ( 41.76 % )
            Info: Total interconnect delay = 20.650 ns ( 58.24 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: + Micro hold delay of destination is 0.221 ns
Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock "90" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "90" and destination node "74193:ins11|26"
Info: Found hold time violation between source  pin or register "74193:ins11|26" and destination pin or register "74193:ins11|26" for clock "90" (Hold time is 44.369 ns)
    Info: + Largest clock skew is 46.088 ns
        Info: - Shortest clock path from clock "90" to source register is 12.818 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_90; Fanout = 4; CLK Node = '90'
            Info: 2: + IC(2.835 ns) + CELL(0.200 ns) = 4.167 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 3: + IC(0.757 ns) + CELL(1.294 ns) = 6.218 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 4: + IC(1.056 ns) + CELL(0.511 ns) = 7.785 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'inst5~14'
            Info: 5: + IC(1.751 ns) + CELL(0.740 ns) = 10.276 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 6: + IC(0.751 ns) + CELL(0.200 ns) = 11.227 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 7: + IC(0.673 ns) + CELL(0.918 ns) = 12.818 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 4.995 ns ( 38.97 % )
            Info: Total interconnect delay = 7.823 ns ( 61.03 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: + Micro hold delay of destination is 0.221 ns
Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock "92" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "74193:ins11|26" and destination pin or register "74193:ins11|26" for clock "92" (Hold time is 8.904 ns)
    Info: + Largest clock skew is 10.623 ns
        Info: + Longest clock path from clock "92" to destination register is 23.709 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_92; Fanout = 5; CLK Node = '92'
            Info: 2: + IC(2.792 ns) + CELL(0.511 ns) = 4.435 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 3: + IC(0.757 ns) + CELL(1.294 ns) = 6.486 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 4: + IC(1.052 ns) + CELL(0.511 ns) = 8.049 ns; Loc. = LC_X6_Y2_N9; Fanout = 1; COMB Node = '74193:ins10|93~38'
            Info: 5: + IC(0.753 ns) + CELL(1.294 ns) = 10.096 ns; Loc. = LC_X6_Y2_N1; Fanout = 12; REG Node = '74193:ins10|25'
            Info: 6: + IC(1.074 ns) + CELL(0.740 ns) = 11.910 ns; Loc. = LC_X6_Y2_N7; Fanout = 1; COMB Node = '74193:ins10|92'
            Info: 7: + IC(1.064 ns) + CELL(1.294 ns) = 14.268 ns; Loc. = LC_X7_Y2_N5; Fanout = 10; REG Node = '74193:ins10|24'
            Info: 8: + IC(1.334 ns) + CELL(0.740 ns) = 16.342 ns; Loc. = LC_X6_Y2_N4; Fanout = 1; COMB Node = '74193:ins10|91'
            Info: 9: + IC(1.056 ns) + CELL(1.294 ns) = 18.692 ns; Loc. = LC_X7_Y2_N1; Fanout = 7; REG Node = '74193:ins10|23'
            Info: 10: + IC(1.964 ns) + CELL(0.511 ns) = 21.167 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 11: + IC(0.751 ns) + CELL(0.200 ns) = 22.118 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 12: + IC(0.673 ns) + CELL(0.918 ns) = 23.709 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 10.439 ns ( 44.03 % )
            Info: Total interconnect delay = 13.270 ns ( 55.97 % )
        Info: - Shortest clock path from clock "92" to source register is 13.086 ns
            Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_92; Fanout = 5; CLK Node = '92'
            Info: 2: + IC(2.792 ns) + CELL(0.511 ns) = 4.435 ns; Loc. = LC_X6_Y2_N2; Fanout = 1; COMB Node = '74193:ins10|94'
            Info: 3: + IC(0.757 ns) + CELL(1.294 ns) = 6.486 ns; Loc. = LC_X6_Y2_N0; Fanout = 13; REG Node = '74193:ins10|26'
            Info: 4: + IC(1.056 ns) + CELL(0.511 ns) = 8.053 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'inst5~14'
            Info: 5: + IC(1.751 ns) + CELL(0.740 ns) = 10.544 ns; Loc. = LC_X6_Y4_N9; Fanout = 5; COMB Node = 'inst26'
            Info: 6: + IC(0.751 ns) + CELL(0.200 ns) = 11.495 ns; Loc. = LC_X6_Y4_N7; Fanout = 1; COMB Node = '74193:ins11|94'
            Info: 7: + IC(0.673 ns) + CELL(0.918 ns) = 13.086 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
            Info: Total cell delay = 5.306 ns ( 40.55 % )
            Info: Total interconnect delay = 7.780 ns ( 59.45 % )
    Info: - Micro clock to output delay of source is 0.376 ns
    Info: - Shortest register to register delay is 1.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: 2: + IC(0.973 ns) + CELL(0.591 ns) = 1.564 ns; Loc. = LC_X6_Y4_N3; Fanout = 12; REG Node = '74193:ins11|26'
        Info: Total cell delay = 0.591 ns ( 37.79 % )
        Info: Total interconnect delay = 0.973 ns ( 62.21 % )
    Info: + Micro hold delay of destination is 0.221 ns
Info: Can't find any paths of type Clock between source node "ACP" and destination node "74193:ins11|25"
Info: Can't find any paths of type TCO between source node "ACP" and destination node "84"
Info: Longest tpd from source pin "91" to destination pin "69" is 8.825 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_91; Fanout = 5; CLK Node = '91'
    Info: 2: + IC(2.812 ns) + CELL(0.740 ns) = 4.684 ns; Loc. = LC_X7_Y4_N5; Fanout = 2; COMB Node = 'inst43~22'
    Info: 3: + IC(1.819 ns) + CELL(2.322 ns) = 8.825 ns; Loc. = PIN_69; Fanout = 0; PIN Node = '69'
    Info: Total cell delay = 4.194 ns ( 47.52 % )
    Info: Total interconnect delay = 4.631 ns ( 52.48 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Processing ended: Tue Mar 19 16:45:29 2019
    Info: Elapsed time: 00:00:02


