Classic Timing Analyzer report for stratixTest
Thu Nov 10 16:02:19 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                           ;
+------------------------------+-------+---------------+-------------+-------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                      ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------------------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.050 ns    ; SW[0]                                     ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; --         ; SW17     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.378 ns    ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address[5]                                ; KEY3       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 2.970 ns    ; SW[5]                                     ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; --         ; KEY3     ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                           ;                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------------------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
; Enables Advanced I/O Timing                                                                          ; On                 ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; SW17            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; KEY3            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------+
; tsu                                                                                              ;
+-------+--------------+------------+-------+-------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                        ; To Clock ;
+-------+--------------+------------+-------+-------------------------------------------+----------+
; N/A   ; None         ; 2.050 ns   ; SW[0] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; SW17     ;
; N/A   ; None         ; 1.952 ns   ; SW[0] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; KEY3     ;
; N/A   ; None         ; 1.624 ns   ; SW[6] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; SW17     ;
; N/A   ; None         ; 1.564 ns   ; SW[1] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; SW17     ;
; N/A   ; None         ; 1.554 ns   ; SW[3] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; SW17     ;
; N/A   ; None         ; 1.526 ns   ; SW[6] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; KEY3     ;
; N/A   ; None         ; 1.466 ns   ; SW[1] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; KEY3     ;
; N/A   ; None         ; 1.456 ns   ; SW[3] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; KEY3     ;
; N/A   ; None         ; 1.196 ns   ; SW[2] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; SW17     ;
; N/A   ; None         ; 1.180 ns   ; SW[7] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; SW17     ;
; N/A   ; None         ; 1.098 ns   ; SW[2] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; KEY3     ;
; N/A   ; None         ; 1.091 ns   ; SW[4] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; SW17     ;
; N/A   ; None         ; 1.082 ns   ; SW[7] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; KEY3     ;
; N/A   ; None         ; 0.993 ns   ; SW[4] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; KEY3     ;
; N/A   ; None         ; 0.800 ns   ; SW[0] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; SW17     ;
; N/A   ; None         ; 0.708 ns   ; SW[0] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; KEY3     ;
; N/A   ; None         ; 0.576 ns   ; SW[6] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; SW17     ;
; N/A   ; None         ; 0.484 ns   ; SW[6] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; KEY3     ;
; N/A   ; None         ; 0.415 ns   ; SW[1] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; SW17     ;
; N/A   ; None         ; 0.405 ns   ; SW[3] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; SW17     ;
; N/A   ; None         ; 0.323 ns   ; SW[1] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; KEY3     ;
; N/A   ; None         ; 0.313 ns   ; SW[3] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; KEY3     ;
; N/A   ; None         ; 0.148 ns   ; SW[2] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; SW17     ;
; N/A   ; None         ; 0.132 ns   ; SW[7] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; SW17     ;
; N/A   ; None         ; 0.056 ns   ; SW[2] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; KEY3     ;
; N/A   ; None         ; 0.043 ns   ; SW[4] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; SW17     ;
; N/A   ; None         ; 0.040 ns   ; SW[7] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; KEY3     ;
; N/A   ; None         ; -0.049 ns  ; SW[4] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; KEY3     ;
; N/A   ; None         ; -1.389 ns  ; SW[5] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; SW17     ;
; N/A   ; None         ; -1.487 ns  ; SW[5] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; KEY3     ;
; N/A   ; None         ; -2.639 ns  ; SW[5] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; SW17     ;
; N/A   ; None         ; -2.731 ns  ; SW[5] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; KEY3     ;
+-------+--------------+------------+-------+-------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------+
; tco                                                                                                       ;
+-------+--------------+------------+-------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                      ; To           ; From Clock ;
+-------+--------------+------------+-------------------------------------------+--------------+------------+
; N/A   ; None         ; 8.378 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address[5]   ; KEY3       ;
; N/A   ; None         ; 8.286 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; address[5]   ; SW17       ;
; N/A   ; None         ; 8.270 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; address[0]   ; KEY3       ;
; N/A   ; None         ; 8.178 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; address[0]   ; SW17       ;
; N/A   ; None         ; 8.026 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; address[6]   ; KEY3       ;
; N/A   ; None         ; 8.023 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; address[4]   ; KEY3       ;
; N/A   ; None         ; 7.934 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; address[6]   ; SW17       ;
; N/A   ; None         ; 7.931 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; address[4]   ; SW17       ;
; N/A   ; None         ; 7.883 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; character[3] ; KEY3       ;
; N/A   ; None         ; 7.865 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; address[2]   ; KEY3       ;
; N/A   ; None         ; 7.841 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; address[3]   ; KEY3       ;
; N/A   ; None         ; 7.785 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; character[3] ; SW17       ;
; N/A   ; None         ; 7.773 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; address[2]   ; SW17       ;
; N/A   ; None         ; 7.749 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; address[3]   ; SW17       ;
; N/A   ; None         ; 7.730 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; address[1]   ; KEY3       ;
; N/A   ; None         ; 7.638 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; address[1]   ; SW17       ;
; N/A   ; None         ; 7.609 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; address[7]   ; KEY3       ;
; N/A   ; None         ; 7.517 ns   ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; address[7]   ; SW17       ;
; N/A   ; None         ; 7.212 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; character[1] ; KEY3       ;
; N/A   ; None         ; 7.149 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; character[6] ; KEY3       ;
; N/A   ; None         ; 7.114 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; character[1] ; SW17       ;
; N/A   ; None         ; 7.051 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; character[6] ; SW17       ;
; N/A   ; None         ; 6.917 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; character[5] ; KEY3       ;
; N/A   ; None         ; 6.901 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; character[4] ; KEY3       ;
; N/A   ; None         ; 6.852 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; character[0] ; KEY3       ;
; N/A   ; None         ; 6.819 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; character[5] ; SW17       ;
; N/A   ; None         ; 6.803 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; character[4] ; SW17       ;
; N/A   ; None         ; 6.754 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; character[0] ; SW17       ;
; N/A   ; None         ; 6.727 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; character[7] ; KEY3       ;
; N/A   ; None         ; 6.668 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; character[2] ; KEY3       ;
; N/A   ; None         ; 6.629 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; character[7] ; SW17       ;
; N/A   ; None         ; 6.570 ns   ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; character[2] ; SW17       ;
+-------+--------------+------------+-------------------------------------------+--------------+------------+


+--------------------------------------------------------------------------------------------------------+
; th                                                                                                     ;
+---------------+-------------+-----------+-------+-------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                        ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------------------+----------+
; N/A           ; None        ; 2.970 ns  ; SW[5] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; KEY3     ;
; N/A           ; None        ; 2.878 ns  ; SW[5] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[5] ; SW17     ;
; N/A           ; None        ; 1.726 ns  ; SW[5] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; KEY3     ;
; N/A           ; None        ; 1.628 ns  ; SW[5] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[5] ; SW17     ;
; N/A           ; None        ; 0.288 ns  ; SW[4] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; KEY3     ;
; N/A           ; None        ; 0.199 ns  ; SW[7] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; KEY3     ;
; N/A           ; None        ; 0.196 ns  ; SW[4] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[4] ; SW17     ;
; N/A           ; None        ; 0.183 ns  ; SW[2] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; KEY3     ;
; N/A           ; None        ; 0.107 ns  ; SW[7] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[7] ; SW17     ;
; N/A           ; None        ; 0.091 ns  ; SW[2] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[2] ; SW17     ;
; N/A           ; None        ; -0.074 ns ; SW[3] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; KEY3     ;
; N/A           ; None        ; -0.084 ns ; SW[1] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; KEY3     ;
; N/A           ; None        ; -0.166 ns ; SW[3] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[3] ; SW17     ;
; N/A           ; None        ; -0.176 ns ; SW[1] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[1] ; SW17     ;
; N/A           ; None        ; -0.245 ns ; SW[6] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; KEY3     ;
; N/A           ; None        ; -0.337 ns ; SW[6] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[6] ; SW17     ;
; N/A           ; None        ; -0.469 ns ; SW[0] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; KEY3     ;
; N/A           ; None        ; -0.561 ns ; SW[0] ; ff1:inst4|lpm_ff:lpm_ff_component|dffs[0] ; SW17     ;
; N/A           ; None        ; -0.754 ns ; SW[4] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; KEY3     ;
; N/A           ; None        ; -0.843 ns ; SW[7] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; KEY3     ;
; N/A           ; None        ; -0.852 ns ; SW[4] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[4] ; SW17     ;
; N/A           ; None        ; -0.859 ns ; SW[2] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; KEY3     ;
; N/A           ; None        ; -0.941 ns ; SW[7] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[7] ; SW17     ;
; N/A           ; None        ; -0.957 ns ; SW[2] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[2] ; SW17     ;
; N/A           ; None        ; -1.217 ns ; SW[3] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; KEY3     ;
; N/A           ; None        ; -1.227 ns ; SW[1] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; KEY3     ;
; N/A           ; None        ; -1.287 ns ; SW[6] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; KEY3     ;
; N/A           ; None        ; -1.315 ns ; SW[3] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[3] ; SW17     ;
; N/A           ; None        ; -1.325 ns ; SW[1] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[1] ; SW17     ;
; N/A           ; None        ; -1.385 ns ; SW[6] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[6] ; SW17     ;
; N/A           ; None        ; -1.713 ns ; SW[0] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; KEY3     ;
; N/A           ; None        ; -1.811 ns ; SW[0] ; ff1:inst3|lpm_ff:lpm_ff_component|dffs[0] ; SW17     ;
+---------------+-------------+-----------+-------+-------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Nov 10 16:02:19 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off stratixTest -c stratixTest --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW17" is an undefined clock
    Info: Assuming node "KEY3" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "inst7" as buffer
    Info: Detected gated clock "inst8" as buffer
Info: No valid register-to-register data paths exist for clock "SW17"
Info: No valid register-to-register data paths exist for clock "KEY3"
Info: tsu for register "ff1:inst3|lpm_ff:lpm_ff_component|dffs[0]" (data pin = "SW[0]", clock pin = "SW17") is 2.050 ns
    Info: + Longest pin to register delay is 5.823 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E8; Fanout = 2; PIN Node = 'SW[0]'
        Info: 2: + IC(4.687 ns) + CELL(0.309 ns) = 5.823 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 1; REG Node = 'ff1:inst3|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.136 ns ( 19.51 % )
        Info: Total interconnect delay = 4.687 ns ( 80.49 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "SW17" to destination register is 3.863 ns
        Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_AA11; Fanout = 2; CLK Node = 'SW17'
        Info: 2: + IC(0.844 ns) + CELL(0.053 ns) = 1.706 ns; Loc. = LCCOMB_X22_Y1_N18; Fanout = 1; COMB Node = 'inst7'
        Info: 3: + IC(0.882 ns) + CELL(0.000 ns) = 2.588 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst7~clkctrl'
        Info: 4: + IC(0.657 ns) + CELL(0.618 ns) = 3.863 ns; Loc. = LCFF_X33_Y7_N17; Fanout = 1; REG Node = 'ff1:inst3|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 1.480 ns ( 38.31 % )
        Info: Total interconnect delay = 2.383 ns ( 61.69 % )
Info: tco from clock "KEY3" to destination pin "address[5]" through register "ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]" is 8.378 ns
    Info: + Longest clock path from clock "KEY3" to source register is 5.123 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 2; CLK Node = 'KEY3'
        Info: 2: + IC(0.847 ns) + CELL(0.154 ns) = 1.800 ns; Loc. = LCCOMB_X22_Y1_N28; Fanout = 1; COMB Node = 'inst8'
        Info: 3: + IC(2.002 ns) + CELL(0.000 ns) = 3.802 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst8~clkctrl'
        Info: 4: + IC(0.703 ns) + CELL(0.618 ns) = 5.123 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 1; REG Node = 'ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.571 ns ( 30.67 % )
        Info: Total interconnect delay = 3.552 ns ( 69.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.161 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 1; REG Node = 'ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]'
        Info: 2: + IC(1.179 ns) + CELL(1.982 ns) = 3.161 ns; Loc. = PIN_AA4; Fanout = 0; PIN Node = 'address[5]'
        Info: Total cell delay = 1.982 ns ( 62.70 % )
        Info: Total interconnect delay = 1.179 ns ( 37.30 % )
Info: th for register "ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]" (data pin = "SW[5]", clock pin = "KEY3") is 2.970 ns
    Info: + Longest clock path from clock "KEY3" to destination register is 5.123 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W10; Fanout = 2; CLK Node = 'KEY3'
        Info: 2: + IC(0.847 ns) + CELL(0.154 ns) = 1.800 ns; Loc. = LCCOMB_X22_Y1_N28; Fanout = 1; COMB Node = 'inst8'
        Info: 3: + IC(2.002 ns) + CELL(0.000 ns) = 3.802 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst8~clkctrl'
        Info: 4: + IC(0.703 ns) + CELL(0.618 ns) = 5.123 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 1; REG Node = 'ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.571 ns ( 30.67 % )
        Info: Total interconnect delay = 3.552 ns ( 69.33 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.302 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 2; PIN Node = 'SW[5]'
        Info: 2: + IC(1.230 ns) + CELL(0.053 ns) = 2.147 ns; Loc. = LCCOMB_X38_Y11_N0; Fanout = 1; COMB Node = 'ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.302 ns; Loc. = LCFF_X38_Y11_N1; Fanout = 1; REG Node = 'ff1:inst4|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.072 ns ( 46.57 % )
        Info: Total interconnect delay = 1.230 ns ( 53.43 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Thu Nov 10 16:02:19 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


