{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652622515032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652622515032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 22:48:34 2022 " "Processing started: Sun May 15 22:48:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652622515032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652622515032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_08_cudp -c lab_08_cudp " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_08_cudp -c lab_08_cudp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652622515032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1652622515407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_08_cudp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_08_cudp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_08_cudp-src " "Found design unit 1: lab_08_cudp-src" {  } { { "lab_08_cudp.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cudp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622515742 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_08_cudp " "Found entity 1: lab_08_cudp" {  } { { "lab_08_cudp.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cudp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622515742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652622515742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_08_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_08_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_08_cu-dataflow " "Found design unit 1: lab_08_cu-dataflow" {  } { { "lab_08_cu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622515744 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_08_cu " "Found entity 1: lab_08_cu" {  } { { "lab_08_cu.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622515744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652622515744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_08_cudp_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_08_cudp_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_08_cudp_tb-dataflow " "Found design unit 1: lab_08_cudp_tb-dataflow" {  } { { "lab_08_cudp_tb.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cudp_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622515746 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_08_cudp_tb " "Found entity 1: lab_08_cudp_tb" {  } { { "lab_08_cudp_tb.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cudp_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622515746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652622515746 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_08_cudp " "Elaborating entity \"lab_08_cudp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652622515774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_08_cu lab_08_cu:CU " "Elaborating entity \"lab_08_cu\" for hierarchy \"lab_08_cu:CU\"" {  } { { "lab_08_cudp.vhd" "CU" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cudp.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652622515784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab_08_dp.vhd 2 1 " "Using design file lab_08_dp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_08_dp-dataflow " "Found design unit 1: lab_08_dp-dataflow" {  } { { "lab_08_dp.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622515800 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_08_dp " "Found entity 1: lab_08_dp" {  } { { "lab_08_dp.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652622515800 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1652622515800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_08_dp lab_08_dp:DP " "Elaborating entity \"lab_08_dp\" for hierarchy \"lab_08_dp:DP\"" {  } { { "lab_08_cudp.vhd" "DP" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_cudp.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652622515800 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1652622516174 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1652622516247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652622516346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652622516346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652622516370 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652622516370 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652622516370 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652622516370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652622516390 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 22:48:36 2022 " "Processing ended: Sun May 15 22:48:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652622516390 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652622516390 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652622516390 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652622516390 ""}
