0.7
2020.2
May 22 2025
00:13:55
C:/work/github/FPGA_study/verilog_sim/verilog_sim.sim/sim_1/behav/xsim/glbl.v,1757074456,verilog,,,,glbl,,,,,,,,
C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sim_1/imports/Verilog_Pratice/tb_calculater.v,1757072704,verilog,,,,tb_calculator,,,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/calculater.v,1757074456,verilog,,C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sim_1/imports/Verilog_Pratice/tb_calculater.v,C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v;C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/multiplier.v;C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/divider.v,calculator,,,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/divider.v,1757070812,verilog,,,,divider,,,,,,,,
C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v,1757074456,verilog,,,,fulladder,,,,,,,,
C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/multiplier.v,1757070813,verilog,,,,multiplier,,,,,,,,
