# Digital-Systems-Assignment

This was my solution to a digital systems course's assignment (project) in a CS Bachelor program I am pursuing.

The project's description that was sent to the course's students is available at `Description/Verilog+Assignment-20172018.pdf`.

