VERILOG_SOURCES += $(wildcard ../*.v)
VERILOG_SOURCES += sim_top.v
TOPLEVEL := sim_top
MODULE   := testbench

include $(shell cocotb-config --makefiles)/Makefile.sim
