==============================================================
File generated on Thu Dec 09 02:12:27 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/convolution.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from lab5_template/vhls/convolution.cpp:1:
lab5_template/vhls/convolution.cpp:172:20: error: invalid operands to binary expression ('int' and 'uint8_t *' (aka 'unsigned char *'))
 result += kern[j] * kbuf[j % 3];
           ~~~~~~~ ^ ~~~~~~~~~~~
lab5_template/vhls/convolution.cpp:175:11: warning: expression result unused [-Wunused-value]
   result >> shift_div;
   ~~~~~~ ^  ~~~~~~~~~
1 warning and 1 error generated.
==============================================================
File generated on Thu Dec 09 02:13:11 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/convolution.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from lab5_template/vhls/convolution.cpp:1:
lab5_template/vhls/convolution.cpp:172:20: error: invalid operands to binary expression ('int' and 'uint8_t *' (aka 'unsigned char *'))
 result += kern[j] * kbuf[j % 3];
           ~~~~~~~ ^ ~~~~~~~~~~~
1 error generated.
==============================================================
File generated on Thu Dec 09 02:14:18 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/convolution.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from lab5_template/vhls/convolution.cpp:1:
lab5_template/vhls/convolution.cpp:172:22: error: cast from pointer to smaller type 'int' loses information
 result += kern[j] * (int)kbuf[j % 3];
                     ^~~~~~~~~~~~~~~~
1 error generated.
==============================================================
File generated on Thu Dec 09 02:15:46 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.488 ; gain = 18.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 103.488 ; gain = 18.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 107.488 ; gain = 22.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 109.320 ; gain = 24.430
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lab5_template/vhls/convolution.cpp:94) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lab5_template/vhls/convolution.cpp:108) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lab5_template/vhls/convolution.cpp:113) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (lab5_template/vhls/convolution.cpp:120) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (lab5_template/vhls/convolution.cpp:132) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (lab5_template/vhls/convolution.cpp:170) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (lab5_template/vhls/convolution.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 139.160 ; gain = 54.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 406.203 ; gain = 321.312
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (lab5_template/vhls/convolution.cpp:122) of variable 'lbuf_0_load_3', lab5_template/vhls/convolution.cpp:122 on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 and 'load' operation ('lbuf_0_load_1', lab5_template/vhls/convolution.cpp:122) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load_4', lab5_template/vhls/convolution.cpp:122) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.418 seconds; current allocated memory: 321.100 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.808 seconds; current allocated memory: 328.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 4.056 seconds; current allocated memory: 345.839 MB.
INFO: [RTMG 210-278] Implementing memory 'hw_conv_lbuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:15 . Memory (MB): peak = 471.379 ; gain = 386.488
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 76.061 seconds; peak allocated memory: 345.839 MB.
==============================================================
File generated on Thu Dec 09 02:18:55 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Dec 09 02:30:16 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Dec 09 02:49:19 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Dec 09 02:50:54 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Dec 09 02:51:51 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Dec 09 02:52:43 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.664 ; gain = 19.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.664 ; gain = 19.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.719 ; gain = 23.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 109.734 ; gain = 25.141
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lab5_template/vhls/convolution.cpp:94) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lab5_template/vhls/convolution.cpp:108) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lab5_template/vhls/convolution.cpp:113) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (lab5_template/vhls/convolution.cpp:120) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (lab5_template/vhls/convolution.cpp:132) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (lab5_template/vhls/convolution.cpp:176) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (lab5_template/vhls/convolution.cpp:178) in function 'hw_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (lab5_template/vhls/convolution.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 138.246 ; gain = 53.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 406.824 ; gain = 322.230
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (lab5_template/vhls/convolution.cpp:122) of variable 'lbuf_0_load_3', lab5_template/vhls/convolution.cpp:122 on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 and 'load' operation ('lbuf_0_load_1', lab5_template/vhls/convolution.cpp:122) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load_4', lab5_template/vhls/convolution.cpp:122) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.188 seconds; current allocated memory: 321.491 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.947 seconds; current allocated memory: 328.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 4.143 seconds; current allocated memory: 346.296 MB.
INFO: [RTMG 210-278] Implementing memory 'hw_conv_lbuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:15 . Memory (MB): peak = 471.781 ; gain = 387.188
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 75.979 seconds; peak allocated memory: 346.296 MB.
==============================================================
File generated on Thu Dec 09 02:54:09 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Dec 09 03:03:17 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.273 ; gain = 18.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.273 ; gain = 18.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.719 ; gain = 22.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 109.855 ; gain = 25.082
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lab5_template/vhls/convolution.cpp:94) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lab5_template/vhls/convolution.cpp:108) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lab5_template/vhls/convolution.cpp:113) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (lab5_template/vhls/convolution.cpp:120) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (lab5_template/vhls/convolution.cpp:132) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (lab5_template/vhls/convolution.cpp:176) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (lab5_template/vhls/convolution.cpp:178) in function 'hw_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (lab5_template/vhls/convolution.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 137.848 ; gain = 53.074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 406.922 ; gain = 322.148
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (lab5_template/vhls/convolution.cpp:122) of variable 'lbuf_0_load_1', lab5_template/vhls/convolution.cpp:122 on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 and 'load' operation ('lbuf_0_load', lab5_template/vhls/convolution.cpp:122) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load_4', lab5_template/vhls/convolution.cpp:122) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.502 seconds; current allocated memory: 321.802 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.897 seconds; current allocated memory: 328.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 4.081 seconds; current allocated memory: 345.201 MB.
INFO: [RTMG 210-278] Implementing memory 'hw_conv_lbuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:18 . Memory (MB): peak = 470.816 ; gain = 386.043
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 78.163 seconds; peak allocated memory: 345.201 MB.
==============================================================
File generated on Thu Dec 09 03:05:42 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Dec 09 03:09:16 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.746 ; gain = 19.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.746 ; gain = 19.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.695 ; gain = 22.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 109.750 ; gain = 25.051
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lab5_template/vhls/convolution.cpp:94) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lab5_template/vhls/convolution.cpp:108) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lab5_template/vhls/convolution.cpp:113) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (lab5_template/vhls/convolution.cpp:120) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (lab5_template/vhls/convolution.cpp:132) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (lab5_template/vhls/convolution.cpp:176) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3.1' (lab5_template/vhls/convolution.cpp:178) in function 'hw_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (lab5_template/vhls/convolution.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (lab5_template/vhls/convolution.cpp:76)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 140.242 ; gain = 55.543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 689.777 ; gain = 605.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (lab5_template/vhls/convolution.cpp:122) of variable 'lbuf_0_load', lab5_template/vhls/convolution.cpp:122 on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 and 'load' operation ('kbuf[0][2]', lab5_template/vhls/convolution.cpp:117) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load', lab5_template/vhls/convolution.cpp:122) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 104.538 seconds; current allocated memory: 560.396 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.534 seconds; current allocated memory: 572.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 7.933 seconds; current allocated memory: 592.089 MB.
INFO: [RTMG 210-278] Implementing memory 'hw_conv_lbuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:47 ; elapsed = 00:02:09 . Memory (MB): peak = 795.441 ; gain = 710.742
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 130.138 seconds; peak allocated memory: 592.089 MB.
==============================================================
File generated on Thu Dec 09 03:13:53 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Dec 09 03:18:11 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.699 ; gain = 18.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.699 ; gain = 18.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.680 ; gain = 22.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 109.395 ; gain = 24.422
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lab5_template/vhls/convolution.cpp:94) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lab5_template/vhls/convolution.cpp:108) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lab5_template/vhls/convolution.cpp:113) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (lab5_template/vhls/convolution.cpp:120) in function 'hw_conv' completely with a factor of 508.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (lab5_template/vhls/convolution.cpp:132) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (lab5_template/vhls/convolution.cpp:172) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (lab5_template/vhls/convolution.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (lab5_template/vhls/convolution.cpp:76)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 140.664 ; gain = 55.691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 689.898 ; gain = 604.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (lab5_template/vhls/convolution.cpp:122) of variable 'lbuf_0_load', lab5_template/vhls/convolution.cpp:122 on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 and 'load' operation ('kbuf[0][2]', lab5_template/vhls/convolution.cpp:117) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load', lab5_template/vhls/convolution.cpp:122) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.776 seconds; current allocated memory: 560.388 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.366 seconds; current allocated memory: 572.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 7.964 seconds; current allocated memory: 592.080 MB.
INFO: [RTMG 210-278] Implementing memory 'hw_conv_lbuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:44 ; elapsed = 00:02:06 . Memory (MB): peak = 795.199 ; gain = 710.227
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 127.236 seconds; peak allocated memory: 592.080 MB.
==============================================================
File generated on Thu Dec 09 03:23:43 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Dec 09 03:24:33 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.758 ; gain = 19.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.758 ; gain = 19.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.816 ; gain = 23.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 109.711 ; gain = 25.191
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lab5_template/vhls/convolution.cpp:94) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lab5_template/vhls/convolution.cpp:107) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lab5_template/vhls/convolution.cpp:111) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (lab5_template/vhls/convolution.cpp:123) in function 'hw_conv' completely with a factor of 509.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (lab5_template/vhls/convolution.cpp:141) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (lab5_template/vhls/convolution.cpp:226) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (lab5_template/vhls/convolution.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (lab5_template/vhls/convolution.cpp:76)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 140.926 ; gain = 56.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 692.445 ; gain = 607.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (lab5_template/vhls/convolution.cpp:130) of variable 'lbuf_0_load', lab5_template/vhls/convolution.cpp:130 on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 and 'load' operation ('kbuf[0][2]', lab5_template/vhls/convolution.cpp:116) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load_3', lab5_template/vhls/convolution.cpp:130) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 89.868 seconds; current allocated memory: 562.196 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.777 seconds; current allocated memory: 574.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.488 seconds; current allocated memory: 595.739 MB.
INFO: [RTMG 210-278] Implementing memory 'hw_conv_lbuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:33 ; elapsed = 00:01:56 . Memory (MB): peak = 799.414 ; gain = 714.895
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 116.96 seconds; peak allocated memory: 595.739 MB.
==============================================================
File generated on Thu Dec 09 03:26:51 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Dec 09 03:29:10 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.699 ; gain = 18.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.699 ; gain = 18.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.586 ; gain = 22.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 109.637 ; gain = 24.719
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lab5_template/vhls/convolution.cpp:94) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lab5_template/vhls/convolution.cpp:126) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lab5_template/vhls/convolution.cpp:130) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (lab5_template/vhls/convolution.cpp:142) in function 'hw_conv' completely with a factor of 509.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (lab5_template/vhls/convolution.cpp:161) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (lab5_template/vhls/convolution.cpp:201) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (lab5_template/vhls/convolution.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (lab5_template/vhls/convolution.cpp:76)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 142.082 ; gain = 57.164
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 692.770 ; gain = 607.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (lab5_template/vhls/convolution.cpp:149) of variable 'lbuf_0_load', lab5_template/vhls/convolution.cpp:149 on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 and 'load' operation ('kbuf[0][2]', lab5_template/vhls/convolution.cpp:135) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load_3', lab5_template/vhls/convolution.cpp:149) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 90.661 seconds; current allocated memory: 562.195 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.303 seconds; current allocated memory: 574.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.356 seconds; current allocated memory: 595.738 MB.
INFO: [RTMG 210-278] Implementing memory 'hw_conv_lbuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:33 ; elapsed = 00:01:56 . Memory (MB): peak = 800.383 ; gain = 715.465
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 116.683 seconds; peak allocated memory: 595.738 MB.
==============================================================
File generated on Thu Dec 09 03:31:19 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Dec 09 03:34:22 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Dec 09 03:35:26 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/image.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'lab5_template/vhls/convolution.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.730 ; gain = 19.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 103.730 ; gain = 19.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 107.531 ; gain = 22.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 109.391 ; gain = 24.711
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (lab5_template/vhls/convolution.cpp:94) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (lab5_template/vhls/convolution.cpp:108) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (lab5_template/vhls/convolution.cpp:113) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (lab5_template/vhls/convolution.cpp:122) in function 'hw_conv' completely with a factor of 509.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (lab5_template/vhls/convolution.cpp:166) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.3' (lab5_template/vhls/convolution.cpp:206) in function 'hw_conv' completely with a factor of 9.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (lab5_template/vhls/convolution.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (lab5_template/vhls/convolution.cpp:84) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'hw_conv' (lab5_template/vhls/convolution.cpp:76)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 140.910 ; gain = 56.230
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 691.879 ; gain = 607.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (lab5_template/vhls/convolution.cpp:127) of variable 'lbuf_0_load', lab5_template/vhls/convolution.cpp:127 on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 and 'load' operation ('kbuf[0][2]', lab5_template/vhls/convolution.cpp:116) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load_3', lab5_template/vhls/convolution.cpp:127) on array 'lbuf[0]', lab5_template/vhls/convolution.cpp:85 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 91.191 seconds; current allocated memory: 562.194 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.884 seconds; current allocated memory: 574.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 8.407 seconds; current allocated memory: 595.737 MB.
INFO: [RTMG 210-278] Implementing memory 'hw_conv_lbuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:34 ; elapsed = 00:01:58 . Memory (MB): peak = 800.941 ; gain = 716.262
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 119.115 seconds; peak allocated memory: 595.737 MB.
==============================================================
File generated on Thu Dec 09 03:37:42 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated on Thu Dec 09 03:39:48 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Thu Dec 09 04:08:34 -0500 2021
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
