

================================================================
== Vitis HLS Report for 'Matrix_Vector_Activate_Batch_6_Pipeline_VITIS_LOOP_122_1'
================================================================
* Date:           Thu May 29 09:36:09 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tile = alloca i32 1" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:139]   --->   Operation 7 'alloca' 'tile' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sf = alloca i32 1" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:139]   --->   Operation 8 'alloca' 'sf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:139]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_03623_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_03623_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inputBuf = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 11 'alloca' 'inputBuf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%inputBuf_73 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 12 'alloca' 'inputBuf_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inputBuf_74 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 13 'alloca' 'inputBuf_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputBuf_75 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 14 'alloca' 'inputBuf_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputBuf_76 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 15 'alloca' 'inputBuf_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%inputBuf_77 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 16 'alloca' 'inputBuf_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inputBuf_78 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 17 'alloca' 'inputBuf_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%inputBuf_79 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 18 'alloca' 'inputBuf_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%inputBuf_80 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 19 'alloca' 'inputBuf_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inputBuf_81 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 20 'alloca' 'inputBuf_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%inputBuf_82 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 21 'alloca' 'inputBuf_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%inputBuf_83 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 22 'alloca' 'inputBuf_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%inputBuf_84 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 23 'alloca' 'inputBuf_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%inputBuf_85 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 24 'alloca' 'inputBuf_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%inputBuf_86 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 25 'alloca' 'inputBuf_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%inputBuf_87 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 26 'alloca' 'inputBuf_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%inputBuf_88 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 27 'alloca' 'inputBuf_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%inputBuf_89 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 28 'alloca' 'inputBuf_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%inputBuf_90 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 29 'alloca' 'inputBuf_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputBuf_91 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 30 'alloca' 'inputBuf_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inputBuf_92 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 31 'alloca' 'inputBuf_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%inputBuf_93 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 32 'alloca' 'inputBuf_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%inputBuf_94 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 33 'alloca' 'inputBuf_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%inputBuf_95 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 34 'alloca' 'inputBuf_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%inputBuf_96 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 35 'alloca' 'inputBuf_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%inputBuf_97 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 36 'alloca' 'inputBuf_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%inputBuf_98 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 37 'alloca' 'inputBuf_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%inputBuf_99 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 38 'alloca' 'inputBuf_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%inputBuf_100 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 39 'alloca' 'inputBuf_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%inputBuf_101 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 40 'alloca' 'inputBuf_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inputBuf_102 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 41 'alloca' 'inputBuf_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%inputBuf_103 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 42 'alloca' 'inputBuf_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputBuf_104 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 43 'alloca' 'inputBuf_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputBuf_105 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 44 'alloca' 'inputBuf_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inputBuf_106 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 45 'alloca' 'inputBuf_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%inputBuf_107 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 46 'alloca' 'inputBuf_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inputBuf_108 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 47 'alloca' 'inputBuf_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%inputBuf_109 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 48 'alloca' 'inputBuf_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%inputBuf_110 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 49 'alloca' 'inputBuf_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inputBuf_111 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 50 'alloca' 'inputBuf_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%inputBuf_112 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 51 'alloca' 'inputBuf_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%inputBuf_113 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 52 'alloca' 'inputBuf_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inputBuf_114 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 53 'alloca' 'inputBuf_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%inputBuf_115 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 54 'alloca' 'inputBuf_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%inputBuf_116 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 55 'alloca' 'inputBuf_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%inputBuf_117 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 56 'alloca' 'inputBuf_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%inputBuf_118 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 57 'alloca' 'inputBuf_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%inputBuf_119 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 58 'alloca' 'inputBuf_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%inputBuf_120 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 59 'alloca' 'inputBuf_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%inputBuf_121 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 60 'alloca' 'inputBuf_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%inputBuf_122 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 61 'alloca' 'inputBuf_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%inputBuf_123 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 62 'alloca' 'inputBuf_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%inputBuf_124 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 63 'alloca' 'inputBuf_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%inputBuf_125 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 64 'alloca' 'inputBuf_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%inputBuf_126 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 65 'alloca' 'inputBuf_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%inputBuf_127 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 66 'alloca' 'inputBuf_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%inputBuf_128 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 67 'alloca' 'inputBuf_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%inputBuf_129 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 68 'alloca' 'inputBuf_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%inputBuf_130 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 69 'alloca' 'inputBuf_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%inputBuf_131 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 70 'alloca' 'inputBuf_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%inputBuf_132 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 71 'alloca' 'inputBuf_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%inputBuf_133 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 72 'alloca' 'inputBuf_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%inputBuf_134 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 73 'alloca' 'inputBuf_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%inputBuf_135 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 74 'alloca' 'inputBuf_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%inputBuf_136 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 75 'alloca' 'inputBuf_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%inputBuf_137 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 76 'alloca' 'inputBuf_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%inputBuf_138 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 77 'alloca' 'inputBuf_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%inputBuf_139 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 78 'alloca' 'inputBuf_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%inputBuf_140 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 79 'alloca' 'inputBuf_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%inputBuf_141 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 80 'alloca' 'inputBuf_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%inputBuf_142 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 81 'alloca' 'inputBuf_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%inputBuf_143 = alloca i32 1" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 82 'alloca' 'inputBuf_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%nf_7 = alloca i32 1" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:139]   --->   Operation 83 'alloca' 'nf_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mvOut_m_buffer, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%mul_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_i"   --->   Operation 86 'read' 'mul_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 0, i32 %nf_7" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:139]   --->   Operation 87 'store' 'store_ln137' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 0, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:139]   --->   Operation 88 'store' 'store_ln122' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:139]   --->   Operation 89 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 0, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:139]   --->   Operation 90 'store' 'store_ln117' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.67>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sf_7 = load i32 %sf" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:139]   --->   Operation 92 'load' 'sf_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%i_12 = load i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:139]   --->   Operation 93 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%nf_9 = load i32 %nf_7" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:139]   --->   Operation 94 'load' 'nf_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.55ns)   --->   "%icmp_ln122 = icmp_eq  i32 %i_12, i32 %mul_i_read" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:139]   --->   Operation 95 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.55ns)   --->   "%i_13 = add i32 %i_12, i32 1" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:139]   --->   Operation 96 'add' 'i_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %for.body.split.i, void %Matrix_Vector_Activate_Batch<2304u, 256u, 32u, 1u, 1u, Recast<XnorMul>, Slice<ap_uint<1>, 1u>, Identity, ap_uint<32>, ap_uint<1>, BinaryWeights<32u, 1u, 18432u>, ThresholdsActivation<256u, 1u, 1u, ap_int<16>, ap_uint<1>, 0, less<ap_int<16> > >, ap_resource_lut>.exit.exitStub" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:139]   --->   Operation 97 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../mvau.hpp:123->../convlayer.h:118->../top.cpp:139]   --->   Operation 98 'specpipeline' 'specpipeline_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:139]   --->   Operation 99 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i32 %sf_7" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:139]   --->   Operation 100 'trunc' 'trunc_ln117' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (2.55ns)   --->   "%icmp_ln125 = icmp_eq  i32 %nf_9, i32 0" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:139]   --->   Operation 101 'icmp' 'icmp_ln125' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %if.else.i, void %if.then.i" [../mvau.hpp:125->../convlayer.h:118->../top.cpp:139]   --->   Operation 102 'br' 'br_ln125' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%tile_load = load i32 %tile" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:139]   --->   Operation 103 'load' 'tile_load' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (2.55ns)   --->   "%icmp_ln137 = icmp_eq  i32 %sf_7, i32 0" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:139]   --->   Operation 104 'icmp' 'icmp_ln137' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%idxprom2_i22_i = zext i32 %tile_load" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:139]   --->   Operation 105 'zext' 'idxprom2_i22_i' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%weights5_addr = getelementptr i32 %weights5, i64 0, i64 %idxprom2_i22_i" [../weights.hpp:89->../mvau.hpp:150->../convlayer.h:118->../top.cpp:139]   --->   Operation 106 'getelementptr' 'weights5_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (3.25ns)   --->   "%wgt = load i15 %weights5_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:139]   --->   Operation 107 'load' 'wgt' <Predicate = (!icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18432> <RAM>
ST_2 : Operation 108 [1/1] (2.55ns)   --->   "%tile_9 = add i32 %tile_load, i32 1" [../mvau.hpp:158->../convlayer.h:118->../top.cpp:139]   --->   Operation 108 'add' 'tile_9' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (2.55ns)   --->   "%sf_8 = add i32 %sf_7, i32 1" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:139]   --->   Operation 109 'add' 'sf_8' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (2.55ns)   --->   "%icmp_ln159 = icmp_eq  i32 %sf_8, i32 72" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:139]   --->   Operation 110 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln122)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %if.end.i.for.inc85.i_crit_edge, void %VITIS_LOOP_162_6.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:139]   --->   Operation 111 'br' 'br_ln159' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 %sf_8, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:139]   --->   Operation 112 'store' 'store_ln116' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 113 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_9, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:139]   --->   Operation 113 'store' 'store_ln117' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 1.70>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc85.i" [../mvau.hpp:159->../convlayer.h:118->../top.cpp:139]   --->   Operation 114 'br' 'br_ln159' <Predicate = (!icmp_ln122 & !icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (2.55ns)   --->   "%nf = add i32 %nf_9, i32 1" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:139]   --->   Operation 115 'add' 'nf' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (2.55ns)   --->   "%icmp_ln173 = icmp_eq  i32 %nf, i32 256" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:139]   --->   Operation 116 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.69ns)   --->   "%tile_10 = select i1 %icmp_ln173, i32 0, i32 %tile_9" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:139]   --->   Operation 117 'select' 'tile_10' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.69ns)   --->   "%nf_10 = select i1 %icmp_ln173, i32 0, i32 %nf" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:139]   --->   Operation 118 'select' 'nf_10' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln137 = store i32 %nf_10, i32 %nf_7" [../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:139]   --->   Operation 119 'store' 'store_ln137' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln116 = store i32 0, i32 %sf" [../mvau.hpp:116->../convlayer.h:118->../top.cpp:139]   --->   Operation 120 'store' 'store_ln116' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 121 [1/1] (1.70ns)   --->   "%store_ln117 = store i32 %tile_10, i32 %tile" [../mvau.hpp:117->../convlayer.h:118->../top.cpp:139]   --->   Operation 121 'store' 'store_ln117' <Predicate = (!icmp_ln122 & icmp_ln159)> <Delay = 1.70>
ST_2 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %i_13, i32 %i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:139]   --->   Operation 122 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 8.27>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%inputBuf_load = load i32 %inputBuf" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 123 'load' 'inputBuf_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%inputBuf_73_load = load i32 %inputBuf_73" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 124 'load' 'inputBuf_73_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%inputBuf_74_load = load i32 %inputBuf_74" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 125 'load' 'inputBuf_74_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%inputBuf_75_load = load i32 %inputBuf_75" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 126 'load' 'inputBuf_75_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%inputBuf_76_load = load i32 %inputBuf_76" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 127 'load' 'inputBuf_76_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%inputBuf_77_load = load i32 %inputBuf_77" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 128 'load' 'inputBuf_77_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%inputBuf_78_load = load i32 %inputBuf_78" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 129 'load' 'inputBuf_78_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%inputBuf_79_load = load i32 %inputBuf_79" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 130 'load' 'inputBuf_79_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%inputBuf_80_load = load i32 %inputBuf_80" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 131 'load' 'inputBuf_80_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%inputBuf_81_load = load i32 %inputBuf_81" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 132 'load' 'inputBuf_81_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%inputBuf_82_load = load i32 %inputBuf_82" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 133 'load' 'inputBuf_82_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%inputBuf_83_load = load i32 %inputBuf_83" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 134 'load' 'inputBuf_83_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%inputBuf_84_load = load i32 %inputBuf_84" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 135 'load' 'inputBuf_84_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%inputBuf_85_load = load i32 %inputBuf_85" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 136 'load' 'inputBuf_85_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%inputBuf_86_load = load i32 %inputBuf_86" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 137 'load' 'inputBuf_86_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%inputBuf_87_load = load i32 %inputBuf_87" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 138 'load' 'inputBuf_87_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%inputBuf_88_load = load i32 %inputBuf_88" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 139 'load' 'inputBuf_88_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%inputBuf_89_load = load i32 %inputBuf_89" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 140 'load' 'inputBuf_89_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 17)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%inputBuf_90_load = load i32 %inputBuf_90" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 141 'load' 'inputBuf_90_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 18)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%inputBuf_91_load = load i32 %inputBuf_91" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 142 'load' 'inputBuf_91_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 19)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%inputBuf_92_load = load i32 %inputBuf_92" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 143 'load' 'inputBuf_92_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 20)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%inputBuf_93_load = load i32 %inputBuf_93" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 144 'load' 'inputBuf_93_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 21)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%inputBuf_94_load = load i32 %inputBuf_94" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 145 'load' 'inputBuf_94_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 22)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%inputBuf_95_load = load i32 %inputBuf_95" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 146 'load' 'inputBuf_95_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 23)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%inputBuf_96_load = load i32 %inputBuf_96" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 147 'load' 'inputBuf_96_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 24)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%inputBuf_97_load = load i32 %inputBuf_97" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 148 'load' 'inputBuf_97_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 25)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%inputBuf_98_load = load i32 %inputBuf_98" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 149 'load' 'inputBuf_98_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 26)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%inputBuf_99_load = load i32 %inputBuf_99" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 150 'load' 'inputBuf_99_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 27)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%inputBuf_100_load = load i32 %inputBuf_100" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 151 'load' 'inputBuf_100_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 28)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%inputBuf_101_load = load i32 %inputBuf_101" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 152 'load' 'inputBuf_101_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 29)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%inputBuf_102_load = load i32 %inputBuf_102" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 153 'load' 'inputBuf_102_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 30)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%inputBuf_103_load = load i32 %inputBuf_103" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 154 'load' 'inputBuf_103_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 31)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%inputBuf_104_load = load i32 %inputBuf_104" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 155 'load' 'inputBuf_104_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 32)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%inputBuf_105_load = load i32 %inputBuf_105" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 156 'load' 'inputBuf_105_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 33)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%inputBuf_106_load = load i32 %inputBuf_106" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 157 'load' 'inputBuf_106_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 34)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%inputBuf_107_load = load i32 %inputBuf_107" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 158 'load' 'inputBuf_107_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 35)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%inputBuf_108_load = load i32 %inputBuf_108" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 159 'load' 'inputBuf_108_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 36)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%inputBuf_109_load = load i32 %inputBuf_109" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 160 'load' 'inputBuf_109_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 37)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%inputBuf_110_load = load i32 %inputBuf_110" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 161 'load' 'inputBuf_110_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 38)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%inputBuf_111_load = load i32 %inputBuf_111" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 162 'load' 'inputBuf_111_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 39)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%inputBuf_112_load = load i32 %inputBuf_112" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 163 'load' 'inputBuf_112_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 40)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%inputBuf_113_load = load i32 %inputBuf_113" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 164 'load' 'inputBuf_113_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 41)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%inputBuf_114_load = load i32 %inputBuf_114" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 165 'load' 'inputBuf_114_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 42)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%inputBuf_115_load = load i32 %inputBuf_115" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 166 'load' 'inputBuf_115_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 43)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%inputBuf_116_load = load i32 %inputBuf_116" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 167 'load' 'inputBuf_116_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 44)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%inputBuf_117_load = load i32 %inputBuf_117" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 168 'load' 'inputBuf_117_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 45)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%inputBuf_118_load = load i32 %inputBuf_118" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 169 'load' 'inputBuf_118_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 46)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%inputBuf_119_load = load i32 %inputBuf_119" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 170 'load' 'inputBuf_119_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 47)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%inputBuf_120_load = load i32 %inputBuf_120" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 171 'load' 'inputBuf_120_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 48)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%inputBuf_121_load = load i32 %inputBuf_121" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 172 'load' 'inputBuf_121_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 49)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%inputBuf_122_load = load i32 %inputBuf_122" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 173 'load' 'inputBuf_122_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 50)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%inputBuf_123_load = load i32 %inputBuf_123" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 174 'load' 'inputBuf_123_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 51)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%inputBuf_124_load = load i32 %inputBuf_124" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 175 'load' 'inputBuf_124_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 52)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%inputBuf_125_load = load i32 %inputBuf_125" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 176 'load' 'inputBuf_125_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 53)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%inputBuf_126_load = load i32 %inputBuf_126" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 177 'load' 'inputBuf_126_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 54)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%inputBuf_127_load = load i32 %inputBuf_127" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 178 'load' 'inputBuf_127_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 55)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%inputBuf_128_load = load i32 %inputBuf_128" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 179 'load' 'inputBuf_128_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 56)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%inputBuf_129_load = load i32 %inputBuf_129" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 180 'load' 'inputBuf_129_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 57)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%inputBuf_130_load = load i32 %inputBuf_130" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 181 'load' 'inputBuf_130_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 58)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%inputBuf_131_load = load i32 %inputBuf_131" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 182 'load' 'inputBuf_131_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 59)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%inputBuf_132_load = load i32 %inputBuf_132" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 183 'load' 'inputBuf_132_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 60)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%inputBuf_133_load = load i32 %inputBuf_133" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 184 'load' 'inputBuf_133_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 61)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%inputBuf_134_load = load i32 %inputBuf_134" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 185 'load' 'inputBuf_134_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 62)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%inputBuf_135_load = load i32 %inputBuf_135" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 186 'load' 'inputBuf_135_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 63)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%inputBuf_136_load = load i32 %inputBuf_136" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 187 'load' 'inputBuf_136_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 64)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%inputBuf_137_load = load i32 %inputBuf_137" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 188 'load' 'inputBuf_137_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 65)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%inputBuf_138_load = load i32 %inputBuf_138" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 189 'load' 'inputBuf_138_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 66)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%inputBuf_139_load = load i32 %inputBuf_139" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 190 'load' 'inputBuf_139_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 67)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%inputBuf_140_load = load i32 %inputBuf_140" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 191 'load' 'inputBuf_140_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 68)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%inputBuf_141_load = load i32 %inputBuf_141" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 192 'load' 'inputBuf_141_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 69)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%inputBuf_142_load = load i32 %inputBuf_142" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 193 'load' 'inputBuf_142_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 70)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%inputBuf_143_load = load i32 %inputBuf_143" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 194 'load' 'inputBuf_143_load' <Predicate = (!icmp_ln122 & !icmp_ln125 & trunc_ln117 == 71)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (3.42ns)   --->   "%tmp_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.72i32.i32.i7, i7 0, i32 %inputBuf_load, i7 1, i32 %inputBuf_73_load, i7 2, i32 %inputBuf_74_load, i7 3, i32 %inputBuf_75_load, i7 4, i32 %inputBuf_76_load, i7 5, i32 %inputBuf_77_load, i7 6, i32 %inputBuf_78_load, i7 7, i32 %inputBuf_79_load, i7 8, i32 %inputBuf_80_load, i7 9, i32 %inputBuf_81_load, i7 10, i32 %inputBuf_82_load, i7 11, i32 %inputBuf_83_load, i7 12, i32 %inputBuf_84_load, i7 13, i32 %inputBuf_85_load, i7 14, i32 %inputBuf_86_load, i7 15, i32 %inputBuf_87_load, i7 16, i32 %inputBuf_88_load, i7 17, i32 %inputBuf_89_load, i7 18, i32 %inputBuf_90_load, i7 19, i32 %inputBuf_91_load, i7 20, i32 %inputBuf_92_load, i7 21, i32 %inputBuf_93_load, i7 22, i32 %inputBuf_94_load, i7 23, i32 %inputBuf_95_load, i7 24, i32 %inputBuf_96_load, i7 25, i32 %inputBuf_97_load, i7 26, i32 %inputBuf_98_load, i7 27, i32 %inputBuf_99_load, i7 28, i32 %inputBuf_100_load, i7 29, i32 %inputBuf_101_load, i7 30, i32 %inputBuf_102_load, i7 31, i32 %inputBuf_103_load, i7 32, i32 %inputBuf_104_load, i7 33, i32 %inputBuf_105_load, i7 34, i32 %inputBuf_106_load, i7 35, i32 %inputBuf_107_load, i7 36, i32 %inputBuf_108_load, i7 37, i32 %inputBuf_109_load, i7 38, i32 %inputBuf_110_load, i7 39, i32 %inputBuf_111_load, i7 40, i32 %inputBuf_112_load, i7 41, i32 %inputBuf_113_load, i7 42, i32 %inputBuf_114_load, i7 43, i32 %inputBuf_115_load, i7 44, i32 %inputBuf_116_load, i7 45, i32 %inputBuf_117_load, i7 46, i32 %inputBuf_118_load, i7 47, i32 %inputBuf_119_load, i7 48, i32 %inputBuf_120_load, i7 49, i32 %inputBuf_121_load, i7 50, i32 %inputBuf_122_load, i7 51, i32 %inputBuf_123_load, i7 52, i32 %inputBuf_124_load, i7 53, i32 %inputBuf_125_load, i7 54, i32 %inputBuf_126_load, i7 55, i32 %inputBuf_127_load, i7 56, i32 %inputBuf_128_load, i7 57, i32 %inputBuf_129_load, i7 58, i32 %inputBuf_130_load, i7 59, i32 %inputBuf_131_load, i7 60, i32 %inputBuf_132_load, i7 61, i32 %inputBuf_133_load, i7 62, i32 %inputBuf_134_load, i7 63, i32 %inputBuf_135_load, i7 64, i32 %inputBuf_136_load, i7 65, i32 %inputBuf_137_load, i7 66, i32 %inputBuf_138_load, i7 67, i32 %inputBuf_139_load, i7 68, i32 %inputBuf_140_load, i7 69, i32 %inputBuf_141_load, i7 70, i32 %inputBuf_142_load, i7 71, i32 %inputBuf_143_load, i32 0, i7 %trunc_ln117" [../mvau.hpp:133->../convlayer.h:118->../top.cpp:139]   --->   Operation 195 'sparsemux' 'tmp_i' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 3.42> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 196 'br' 'br_ln0' <Predicate = (!icmp_ln122 & !icmp_ln125)> <Delay = 1.58>
ST_3 : Operation 197 [1/1] (3.63ns)   --->   "%inputBuf_144 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %convInp" [../mvau.hpp:127->../convlayer.h:118->../top.cpp:139]   --->   Operation 197 'read' 'inputBuf_144' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 198 [1/1] (1.92ns)   --->   "%switch_ln129 = switch i7 %trunc_ln117, void %arrayidx.case.71.i, i7 0, void %if.then.i.if.end.i_crit_edge126, i7 1, void %arrayidx.case.1.i, i7 2, void %arrayidx.case.2.i, i7 3, void %arrayidx.case.3.i, i7 4, void %arrayidx.case.4.i, i7 5, void %arrayidx.case.5.i, i7 6, void %arrayidx.case.6.i, i7 7, void %arrayidx.case.7.i, i7 8, void %arrayidx.case.8.i, i7 9, void %arrayidx.case.9.i, i7 10, void %arrayidx.case.10.i, i7 11, void %arrayidx.case.11.i, i7 12, void %arrayidx.case.12.i, i7 13, void %arrayidx.case.13.i, i7 14, void %arrayidx.case.14.i, i7 15, void %arrayidx.case.15.i, i7 16, void %arrayidx.case.16.i, i7 17, void %arrayidx.case.17.i, i7 18, void %arrayidx.case.18.i, i7 19, void %arrayidx.case.19.i, i7 20, void %arrayidx.case.20.i, i7 21, void %arrayidx.case.21.i, i7 22, void %arrayidx.case.22.i, i7 23, void %arrayidx.case.23.i, i7 24, void %arrayidx.case.24.i, i7 25, void %arrayidx.case.25.i, i7 26, void %arrayidx.case.26.i, i7 27, void %arrayidx.case.27.i, i7 28, void %arrayidx.case.28.i, i7 29, void %arrayidx.case.29.i, i7 30, void %arrayidx.case.30.i, i7 31, void %arrayidx.case.31.i, i7 32, void %arrayidx.case.32.i, i7 33, void %arrayidx.case.33.i, i7 34, void %arrayidx.case.34.i, i7 35, void %arrayidx.case.35.i, i7 36, void %arrayidx.case.36.i, i7 37, void %arrayidx.case.37.i, i7 38, void %arrayidx.case.38.i, i7 39, void %arrayidx.case.39.i, i7 40, void %arrayidx.case.40.i, i7 41, void %arrayidx.case.41.i, i7 42, void %arrayidx.case.42.i, i7 43, void %arrayidx.case.43.i, i7 44, void %arrayidx.case.44.i, i7 45, void %arrayidx.case.45.i, i7 46, void %arrayidx.case.46.i, i7 47, void %arrayidx.case.47.i, i7 48, void %arrayidx.case.48.i, i7 49, void %arrayidx.case.49.i, i7 50, void %arrayidx.case.50.i, i7 51, void %arrayidx.case.51.i, i7 52, void %arrayidx.case.52.i, i7 53, void %arrayidx.case.53.i, i7 54, void %arrayidx.case.54.i, i7 55, void %arrayidx.case.55.i, i7 56, void %arrayidx.case.56.i, i7 57, void %arrayidx.case.57.i, i7 58, void %arrayidx.case.58.i, i7 59, void %arrayidx.case.59.i, i7 60, void %arrayidx.case.60.i, i7 61, void %arrayidx.case.61.i, i7 62, void %arrayidx.case.62.i, i7 63, void %arrayidx.case.63.i, i7 64, void %arrayidx.case.64.i, i7 65, void %arrayidx.case.65.i, i7 66, void %arrayidx.case.66.i, i7 67, void %arrayidx.case.67.i, i7 68, void %arrayidx.case.68.i, i7 69, void %arrayidx.case.69.i, i7 70, void %if.then.i.if.end.i_crit_edge" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 198 'switch' 'switch_ln129' <Predicate = (!icmp_ln122 & icmp_ln125)> <Delay = 1.92>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_142" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 199 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 70)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 200 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 70)> <Delay = 1.58>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_141" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 201 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 69)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 202 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 69)> <Delay = 1.58>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_140" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 203 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 68)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 204 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 68)> <Delay = 1.58>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_139" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 205 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 67)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 206 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 67)> <Delay = 1.58>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_138" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 207 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 66)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 208 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 66)> <Delay = 1.58>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_137" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 209 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 65)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 210 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 65)> <Delay = 1.58>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_136" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 211 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 64)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 212 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 64)> <Delay = 1.58>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_135" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 213 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 63)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 214 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 63)> <Delay = 1.58>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_134" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 215 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 62)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 216 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 62)> <Delay = 1.58>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_133" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 217 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 61)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 218 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 61)> <Delay = 1.58>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_132" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 219 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 60)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 220 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 60)> <Delay = 1.58>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_131" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 221 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 59)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 222 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 59)> <Delay = 1.58>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_130" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 223 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 58)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 224 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 58)> <Delay = 1.58>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_129" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 225 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 57)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 226 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 57)> <Delay = 1.58>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_128" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 227 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 56)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 228 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 56)> <Delay = 1.58>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_127" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 229 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 55)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 230 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 55)> <Delay = 1.58>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_126" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 231 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 54)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 232 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 54)> <Delay = 1.58>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_125" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 233 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 53)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 234 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 53)> <Delay = 1.58>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_124" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 235 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 52)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 236 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 52)> <Delay = 1.58>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_123" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 237 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 51)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 238 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 51)> <Delay = 1.58>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_122" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 239 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 50)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 240 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 50)> <Delay = 1.58>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_121" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 241 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 49)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 242 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 49)> <Delay = 1.58>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_120" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 243 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 48)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 244 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 48)> <Delay = 1.58>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_119" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 245 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 47)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 246 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 47)> <Delay = 1.58>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_118" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 247 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 46)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 248 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 46)> <Delay = 1.58>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_117" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 249 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 45)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 250 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 45)> <Delay = 1.58>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_116" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 251 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 44)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 252 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 44)> <Delay = 1.58>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_115" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 253 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 43)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 254 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 43)> <Delay = 1.58>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_114" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 255 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 42)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 256 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 42)> <Delay = 1.58>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_113" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 257 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 41)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 258 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 41)> <Delay = 1.58>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_112" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 259 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 40)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 260 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 40)> <Delay = 1.58>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_111" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 261 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 39)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 262 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 39)> <Delay = 1.58>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_110" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 263 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 38)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 264 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 38)> <Delay = 1.58>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_109" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 265 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 37)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 266 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 37)> <Delay = 1.58>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_108" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 267 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 36)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 268 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 36)> <Delay = 1.58>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_107" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 269 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 35)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 270 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 35)> <Delay = 1.58>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_106" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 271 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 34)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 272 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 34)> <Delay = 1.58>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_105" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 273 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 33)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 274 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 33)> <Delay = 1.58>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_104" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 275 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 32)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 276 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 32)> <Delay = 1.58>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_103" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 277 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 31)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 278 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 31)> <Delay = 1.58>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_102" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 279 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 30)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 280 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 30)> <Delay = 1.58>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_101" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 281 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 29)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 282 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 29)> <Delay = 1.58>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_100" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 283 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 28)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 284 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 28)> <Delay = 1.58>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_99" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 285 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 27)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 286 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 27)> <Delay = 1.58>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_98" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 287 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 26)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 288 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 26)> <Delay = 1.58>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_97" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 289 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 25)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 290 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 25)> <Delay = 1.58>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_96" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 291 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 24)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 292 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 24)> <Delay = 1.58>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_95" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 293 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 23)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 294 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 23)> <Delay = 1.58>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_94" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 295 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 22)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 296 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 22)> <Delay = 1.58>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_93" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 297 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 21)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 298 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 21)> <Delay = 1.58>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_92" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 299 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 20)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 300 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 20)> <Delay = 1.58>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_91" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 301 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 19)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 302 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 19)> <Delay = 1.58>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_90" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 303 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 18)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 304 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 18)> <Delay = 1.58>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_89" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 305 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 17)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 306 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 17)> <Delay = 1.58>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_88" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 307 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 308 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 16)> <Delay = 1.58>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_87" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 309 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 310 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 15)> <Delay = 1.58>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_86" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 311 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 312 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 14)> <Delay = 1.58>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_85" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 313 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 314 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 13)> <Delay = 1.58>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_84" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 315 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 316 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 12)> <Delay = 1.58>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_83" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 317 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 318 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 11)> <Delay = 1.58>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_82" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 319 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 320 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 10)> <Delay = 1.58>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_81" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 321 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 322 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 9)> <Delay = 1.58>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_80" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 323 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 324 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 8)> <Delay = 1.58>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_79" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 325 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 326 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 7)> <Delay = 1.58>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_78" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 327 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 328 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 6)> <Delay = 1.58>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_77" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 329 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 330 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 5)> <Delay = 1.58>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_76" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 331 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 332 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 4)> <Delay = 1.58>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_75" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 333 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 334 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 3)> <Delay = 1.58>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_74" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 335 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 336 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 2)> <Delay = 1.58>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_73" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 337 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 338 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 1)> <Delay = 1.58>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 339 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 340 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 == 0)> <Delay = 1.58>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln108 = store i32 %inputBuf_144, i32 %inputBuf_143" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 341 'store' 'store_ln108' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7 & trunc_ln117 != 8 & trunc_ln117 != 9 & trunc_ln117 != 10 & trunc_ln117 != 11 & trunc_ln117 != 12 & trunc_ln117 != 13 & trunc_ln117 != 14 & trunc_ln117 != 15 & trunc_ln117 != 16 & trunc_ln117 != 17 & trunc_ln117 != 18 & trunc_ln117 != 19 & trunc_ln117 != 20 & trunc_ln117 != 21 & trunc_ln117 != 22 & trunc_ln117 != 23 & trunc_ln117 != 24 & trunc_ln117 != 25 & trunc_ln117 != 26 & trunc_ln117 != 27 & trunc_ln117 != 28 & trunc_ln117 != 29 & trunc_ln117 != 30 & trunc_ln117 != 31 & trunc_ln117 != 32 & trunc_ln117 != 33 & trunc_ln117 != 34 & trunc_ln117 != 35 & trunc_ln117 != 36 & trunc_ln117 != 37 & trunc_ln117 != 38 & trunc_ln117 != 39 & trunc_ln117 != 40 & trunc_ln117 != 41 & trunc_ln117 != 42 & trunc_ln117 != 43 & trunc_ln117 != 44 & trunc_ln117 != 45 & trunc_ln117 != 46 & trunc_ln117 != 47 & trunc_ln117 != 48 & trunc_ln117 != 49 & trunc_ln117 != 50 & trunc_ln117 != 51 & trunc_ln117 != 52 & trunc_ln117 != 53 & trunc_ln117 != 54 & trunc_ln117 != 55 & trunc_ln117 != 56 & trunc_ln117 != 57 & trunc_ln117 != 58 & trunc_ln117 != 59 & trunc_ln117 != 60 & trunc_ln117 != 61 & trunc_ln117 != 62 & trunc_ln117 != 63 & trunc_ln117 != 64 & trunc_ln117 != 65 & trunc_ln117 != 66 & trunc_ln117 != 67 & trunc_ln117 != 68 & trunc_ln117 != 69 & trunc_ln117 != 70)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (1.58ns)   --->   "%br_ln129 = br void %if.end.i" [../mvau.hpp:129->../convlayer.h:118->../top.cpp:139]   --->   Operation 342 'br' 'br_ln129' <Predicate = (!icmp_ln122 & icmp_ln125 & trunc_ln117 != 0 & trunc_ln117 != 1 & trunc_ln117 != 2 & trunc_ln117 != 3 & trunc_ln117 != 4 & trunc_ln117 != 5 & trunc_ln117 != 6 & trunc_ln117 != 7 & trunc_ln117 != 8 & trunc_ln117 != 9 & trunc_ln117 != 10 & trunc_ln117 != 11 & trunc_ln117 != 12 & trunc_ln117 != 13 & trunc_ln117 != 14 & trunc_ln117 != 15 & trunc_ln117 != 16 & trunc_ln117 != 17 & trunc_ln117 != 18 & trunc_ln117 != 19 & trunc_ln117 != 20 & trunc_ln117 != 21 & trunc_ln117 != 22 & trunc_ln117 != 23 & trunc_ln117 != 24 & trunc_ln117 != 25 & trunc_ln117 != 26 & trunc_ln117 != 27 & trunc_ln117 != 28 & trunc_ln117 != 29 & trunc_ln117 != 30 & trunc_ln117 != 31 & trunc_ln117 != 32 & trunc_ln117 != 33 & trunc_ln117 != 34 & trunc_ln117 != 35 & trunc_ln117 != 36 & trunc_ln117 != 37 & trunc_ln117 != 38 & trunc_ln117 != 39 & trunc_ln117 != 40 & trunc_ln117 != 41 & trunc_ln117 != 42 & trunc_ln117 != 43 & trunc_ln117 != 44 & trunc_ln117 != 45 & trunc_ln117 != 46 & trunc_ln117 != 47 & trunc_ln117 != 48 & trunc_ln117 != 49 & trunc_ln117 != 50 & trunc_ln117 != 51 & trunc_ln117 != 52 & trunc_ln117 != 53 & trunc_ln117 != 54 & trunc_ln117 != 55 & trunc_ln117 != 56 & trunc_ln117 != 57 & trunc_ln117 != 58 & trunc_ln117 != 59 & trunc_ln117 != 60 & trunc_ln117 != 61 & trunc_ln117 != 62 & trunc_ln117 != 63 & trunc_ln117 != 64 & trunc_ln117 != 65 & trunc_ln117 != 66 & trunc_ln117 != 67 & trunc_ln117 != 68 & trunc_ln117 != 69 & trunc_ln117 != 70)> <Delay = 1.58>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%inElem = phi i32 %tmp_i, void %if.else.i, i32 %inputBuf_144, void %arrayidx.case.71.i, i32 %inputBuf_144, void %arrayidx.case.69.i, i32 %inputBuf_144, void %arrayidx.case.68.i, i32 %inputBuf_144, void %arrayidx.case.67.i, i32 %inputBuf_144, void %arrayidx.case.66.i, i32 %inputBuf_144, void %arrayidx.case.65.i, i32 %inputBuf_144, void %arrayidx.case.64.i, i32 %inputBuf_144, void %arrayidx.case.63.i, i32 %inputBuf_144, void %arrayidx.case.62.i, i32 %inputBuf_144, void %arrayidx.case.61.i, i32 %inputBuf_144, void %arrayidx.case.60.i, i32 %inputBuf_144, void %arrayidx.case.59.i, i32 %inputBuf_144, void %arrayidx.case.58.i, i32 %inputBuf_144, void %arrayidx.case.57.i, i32 %inputBuf_144, void %arrayidx.case.56.i, i32 %inputBuf_144, void %arrayidx.case.55.i, i32 %inputBuf_144, void %arrayidx.case.54.i, i32 %inputBuf_144, void %arrayidx.case.53.i, i32 %inputBuf_144, void %arrayidx.case.52.i, i32 %inputBuf_144, void %arrayidx.case.51.i, i32 %inputBuf_144, void %arrayidx.case.50.i, i32 %inputBuf_144, void %arrayidx.case.49.i, i32 %inputBuf_144, void %arrayidx.case.48.i, i32 %inputBuf_144, void %arrayidx.case.47.i, i32 %inputBuf_144, void %arrayidx.case.46.i, i32 %inputBuf_144, void %arrayidx.case.45.i, i32 %inputBuf_144, void %arrayidx.case.44.i, i32 %inputBuf_144, void %arrayidx.case.43.i, i32 %inputBuf_144, void %arrayidx.case.42.i, i32 %inputBuf_144, void %arrayidx.case.41.i, i32 %inputBuf_144, void %arrayidx.case.40.i, i32 %inputBuf_144, void %arrayidx.case.39.i, i32 %inputBuf_144, void %arrayidx.case.38.i, i32 %inputBuf_144, void %arrayidx.case.37.i, i32 %inputBuf_144, void %arrayidx.case.36.i, i32 %inputBuf_144, void %arrayidx.case.35.i, i32 %inputBuf_144, void %arrayidx.case.34.i, i32 %inputBuf_144, void %arrayidx.case.33.i, i32 %inputBuf_144, void %arrayidx.case.32.i, i32 %inputBuf_144, void %arrayidx.case.31.i, i32 %inputBuf_144, void %arrayidx.case.30.i, i32 %inputBuf_144, void %arrayidx.case.29.i, i32 %inputBuf_144, void %arrayidx.case.28.i, i32 %inputBuf_144, void %arrayidx.case.27.i, i32 %inputBuf_144, void %arrayidx.case.26.i, i32 %inputBuf_144, void %arrayidx.case.25.i, i32 %inputBuf_144, void %arrayidx.case.24.i, i32 %inputBuf_144, void %arrayidx.case.23.i, i32 %inputBuf_144, void %arrayidx.case.22.i, i32 %inputBuf_144, void %arrayidx.case.21.i, i32 %inputBuf_144, void %arrayidx.case.20.i, i32 %inputBuf_144, void %arrayidx.case.19.i, i32 %inputBuf_144, void %arrayidx.case.18.i, i32 %inputBuf_144, void %arrayidx.case.17.i, i32 %inputBuf_144, void %arrayidx.case.16.i, i32 %inputBuf_144, void %arrayidx.case.15.i, i32 %inputBuf_144, void %arrayidx.case.14.i, i32 %inputBuf_144, void %arrayidx.case.13.i, i32 %inputBuf_144, void %arrayidx.case.12.i, i32 %inputBuf_144, void %arrayidx.case.11.i, i32 %inputBuf_144, void %arrayidx.case.10.i, i32 %inputBuf_144, void %arrayidx.case.9.i, i32 %inputBuf_144, void %arrayidx.case.8.i, i32 %inputBuf_144, void %arrayidx.case.7.i, i32 %inputBuf_144, void %arrayidx.case.6.i, i32 %inputBuf_144, void %arrayidx.case.5.i, i32 %inputBuf_144, void %arrayidx.case.4.i, i32 %inputBuf_144, void %arrayidx.case.3.i, i32 %inputBuf_144, void %arrayidx.case.2.i, i32 %inputBuf_144, void %arrayidx.case.1.i, i32 %inputBuf_144, void %if.then.i.if.end.i_crit_edge, i32 %inputBuf_144, void %if.then.i.if.end.i_crit_edge126"   --->   Operation 343 'phi' 'inElem' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_649)   --->   "%trunc_ln108 = trunc i32 %inElem" [../mvau.hpp:108->../convlayer.h:118->../top.cpp:139]   --->   Operation 344 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/2] (3.25ns)   --->   "%wgt = load i15 %weights5_addr" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:139]   --->   Operation 345 'load' 'wgt' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18432> <RAM>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_649)   --->   "%empty = trunc i32 %wgt" [../mvau.hpp:150->../convlayer.h:118->../top.cpp:139]   --->   Operation 346 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_649)   --->   "%xor_ln67 = xor i1 %trunc_ln108, i1 %empty" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 347 'xor' 'xor_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_649)   --->   "%xor_ln67_1279 = xor i1 %xor_ln67, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 348 'xor' 'xor_ln67_1279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_649)   --->   "%zext_ln169 = zext i1 %xor_ln67_1279" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 349 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_645)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 1" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 350 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_645)   --->   "%tmp_1703 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 1" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 351 'bitselect' 'tmp_1703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_645)   --->   "%xor_ln67_1280 = xor i1 %tmp_1703, i1 %tmp" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 352 'xor' 'xor_ln67_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_645)   --->   "%xor_ln67_1281 = xor i1 %xor_ln67_1280, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 353 'xor' 'xor_ln67_1281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_645)   --->   "%zext_ln169_1159 = zext i1 %xor_ln67_1281" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 354 'zext' 'zext_ln169_1159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_649)   --->   "%tmp_1704 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 2" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 355 'bitselect' 'tmp_1704' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_649)   --->   "%tmp_1705 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 2" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 356 'bitselect' 'tmp_1705' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_649)   --->   "%xor_ln67_1282 = xor i1 %tmp_1705, i1 %tmp_1704" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 357 'xor' 'xor_ln67_1282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_649)   --->   "%xor_ln67_1283 = xor i1 %xor_ln67_1282, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 358 'xor' 'xor_ln67_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_649)   --->   "%zext_ln169_1160 = zext i1 %xor_ln67_1283" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 359 'zext' 'zext_ln169_1160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1285)   --->   "%tmp_1706 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 3" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 360 'bitselect' 'tmp_1706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1285)   --->   "%tmp_1707 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 3" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 361 'bitselect' 'tmp_1707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1285)   --->   "%xor_ln67_1284 = xor i1 1, i1 %tmp_1706" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 362 'xor' 'xor_ln67_1284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1285 = xor i1 %xor_ln67_1284, i1 %tmp_1707" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 363 'xor' 'xor_ln67_1285' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln169_1161 = zext i1 %xor_ln67_1285" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 364 'zext' 'zext_ln169_1161' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_642)   --->   "%tmp_1708 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 4" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 365 'bitselect' 'tmp_1708' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_642)   --->   "%tmp_1709 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 4" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 366 'bitselect' 'tmp_1709' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_642)   --->   "%xor_ln67_1286 = xor i1 %tmp_1709, i1 %tmp_1708" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 367 'xor' 'xor_ln67_1286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_642)   --->   "%xor_ln67_1287 = xor i1 %xor_ln67_1286, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 368 'xor' 'xor_ln67_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_642)   --->   "%zext_ln169_1162 = zext i1 %xor_ln67_1287" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 369 'zext' 'zext_ln169_1162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_661)   --->   "%tmp_1710 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 5" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 370 'bitselect' 'tmp_1710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_661)   --->   "%tmp_1711 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 5" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 371 'bitselect' 'tmp_1711' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_661)   --->   "%xor_ln67_1288 = xor i1 1, i1 %tmp_1710" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 372 'xor' 'xor_ln67_1288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_661)   --->   "%xor_ln67_1289 = xor i1 %xor_ln67_1288, i1 %tmp_1711" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 373 'xor' 'xor_ln67_1289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_661)   --->   "%zext_ln169_1163 = zext i1 %xor_ln67_1289" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 374 'zext' 'zext_ln169_1163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%tmp_1714 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 7" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 375 'bitselect' 'tmp_1714' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%tmp_1715 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 7" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 376 'bitselect' 'tmp_1715' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%xor_ln67_1292 = xor i1 %tmp_1715, i1 %tmp_1714" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 377 'xor' 'xor_ln67_1292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%xor_ln67_1293 = xor i1 %xor_ln67_1292, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 378 'xor' 'xor_ln67_1293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%zext_ln169_1165 = zext i1 %xor_ln67_1293" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 379 'zext' 'zext_ln169_1165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_660)   --->   "%tmp_1716 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 8" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 380 'bitselect' 'tmp_1716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_660)   --->   "%tmp_1717 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 8" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 381 'bitselect' 'tmp_1717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_660)   --->   "%xor_ln67_1294 = xor i1 1, i1 %tmp_1716" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 382 'xor' 'xor_ln67_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_660)   --->   "%xor_ln67_1295 = xor i1 %xor_ln67_1294, i1 %tmp_1717" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 383 'xor' 'xor_ln67_1295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_660)   --->   "%zext_ln169_1166 = zext i1 %xor_ln67_1295" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 384 'zext' 'zext_ln169_1166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%tmp_1718 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 9" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 385 'bitselect' 'tmp_1718' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%tmp_1719 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 9" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 386 'bitselect' 'tmp_1719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%xor_ln67_1296 = xor i1 %tmp_1719, i1 %tmp_1718" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 387 'xor' 'xor_ln67_1296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%xor_ln67_1297 = xor i1 %xor_ln67_1296, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 388 'xor' 'xor_ln67_1297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%zext_ln169_1167 = zext i1 %xor_ln67_1297" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 389 'zext' 'zext_ln169_1167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%tmp_1720 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 10" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 390 'bitselect' 'tmp_1720' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%tmp_1721 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 10" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 391 'bitselect' 'tmp_1721' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%xor_ln67_1298 = xor i1 %tmp_1721, i1 %tmp_1720" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 392 'xor' 'xor_ln67_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%xor_ln67_1299 = xor i1 %xor_ln67_1298, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 393 'xor' 'xor_ln67_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_641)   --->   "%zext_ln169_1168 = zext i1 %xor_ln67_1299" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 394 'zext' 'zext_ln169_1168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%tmp_1722 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 11" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 395 'bitselect' 'tmp_1722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%tmp_1723 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 11" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 396 'bitselect' 'tmp_1723' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%xor_ln67_1300 = xor i1 %tmp_1723, i1 %tmp_1722" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 397 'xor' 'xor_ln67_1300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%xor_ln67_1301 = xor i1 %xor_ln67_1300, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 398 'xor' 'xor_ln67_1301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_648)   --->   "%zext_ln169_1169 = zext i1 %xor_ln67_1301" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 399 'zext' 'zext_ln169_1169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1303)   --->   "%tmp_1724 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 12" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 400 'bitselect' 'tmp_1724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1303)   --->   "%tmp_1725 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 12" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 401 'bitselect' 'tmp_1725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1303)   --->   "%xor_ln67_1302 = xor i1 1, i1 %tmp_1724" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 402 'xor' 'xor_ln67_1302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1303 = xor i1 %xor_ln67_1302, i1 %tmp_1725" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 403 'xor' 'xor_ln67_1303' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln169_1170 = zext i1 %xor_ln67_1303" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 404 'zext' 'zext_ln169_1170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_660)   --->   "%tmp_1726 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 13" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 405 'bitselect' 'tmp_1726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_660)   --->   "%tmp_1727 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 13" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 406 'bitselect' 'tmp_1727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_660)   --->   "%xor_ln67_1304 = xor i1 %tmp_1727, i1 %tmp_1726" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 407 'xor' 'xor_ln67_1304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_660)   --->   "%xor_ln67_1305 = xor i1 %xor_ln67_1304, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 408 'xor' 'xor_ln67_1305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_660)   --->   "%zext_ln169_1171 = zext i1 %xor_ln67_1305" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 409 'zext' 'zext_ln169_1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_654)   --->   "%tmp_1728 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 14" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 410 'bitselect' 'tmp_1728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_654)   --->   "%tmp_1729 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 14" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 411 'bitselect' 'tmp_1729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_654)   --->   "%xor_ln67_1306 = xor i1 %tmp_1729, i1 %tmp_1728" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 412 'xor' 'xor_ln67_1306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_654)   --->   "%xor_ln67_1307 = xor i1 %xor_ln67_1306, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 413 'xor' 'xor_ln67_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_654)   --->   "%zext_ln169_1172 = zext i1 %xor_ln67_1307" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 414 'zext' 'zext_ln169_1172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_639)   --->   "%tmp_1730 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 15" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 415 'bitselect' 'tmp_1730' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_639)   --->   "%tmp_1731 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 15" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 416 'bitselect' 'tmp_1731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_639)   --->   "%xor_ln67_1308 = xor i1 %tmp_1731, i1 %tmp_1730" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 417 'xor' 'xor_ln67_1308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_639)   --->   "%xor_ln67_1309 = xor i1 %xor_ln67_1308, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 418 'xor' 'xor_ln67_1309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_639)   --->   "%zext_ln169_1173 = zext i1 %xor_ln67_1309" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 419 'zext' 'zext_ln169_1173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%tmp_1732 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 16" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 420 'bitselect' 'tmp_1732' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%tmp_1733 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 16" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 421 'bitselect' 'tmp_1733' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%xor_ln67_1310 = xor i1 %tmp_1733, i1 %tmp_1732" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 422 'xor' 'xor_ln67_1310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%xor_ln67_1311 = xor i1 %xor_ln67_1310, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 423 'xor' 'xor_ln67_1311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%zext_ln169_1174 = zext i1 %xor_ln67_1311" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 424 'zext' 'zext_ln169_1174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%tmp_1734 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 17" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 425 'bitselect' 'tmp_1734' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%tmp_1735 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 17" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 426 'bitselect' 'tmp_1735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%xor_ln67_1312 = xor i1 %tmp_1735, i1 %tmp_1734" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 427 'xor' 'xor_ln67_1312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%xor_ln67_1313 = xor i1 %xor_ln67_1312, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 428 'xor' 'xor_ln67_1313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%zext_ln169_1175 = zext i1 %xor_ln67_1313" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 429 'zext' 'zext_ln169_1175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_646)   --->   "%tmp_1736 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 18" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 430 'bitselect' 'tmp_1736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_646)   --->   "%tmp_1737 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 18" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 431 'bitselect' 'tmp_1737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_646)   --->   "%xor_ln67_1314 = xor i1 %tmp_1737, i1 %tmp_1736" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 432 'xor' 'xor_ln67_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_646)   --->   "%xor_ln67_1315 = xor i1 %xor_ln67_1314, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 433 'xor' 'xor_ln67_1315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_646)   --->   "%zext_ln169_1176 = zext i1 %xor_ln67_1315" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 434 'zext' 'zext_ln169_1176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1317)   --->   "%tmp_1738 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 19" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 435 'bitselect' 'tmp_1738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1317)   --->   "%tmp_1739 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 19" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 436 'bitselect' 'tmp_1739' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node xor_ln67_1317)   --->   "%xor_ln67_1316 = xor i1 1, i1 %tmp_1738" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 437 'xor' 'xor_ln67_1316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln67_1317 = xor i1 %xor_ln67_1316, i1 %tmp_1739" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 438 'xor' 'xor_ln67_1317' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln169_1177 = zext i1 %xor_ln67_1317" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 439 'zext' 'zext_ln169_1177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%tmp_1740 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 20" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 440 'bitselect' 'tmp_1740' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%tmp_1741 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 20" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 441 'bitselect' 'tmp_1741' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%xor_ln67_1318 = xor i1 %tmp_1741, i1 %tmp_1740" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 442 'xor' 'xor_ln67_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%xor_ln67_1319 = xor i1 %xor_ln67_1318, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 443 'xor' 'xor_ln67_1319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_663)   --->   "%zext_ln169_1178 = zext i1 %xor_ln67_1319" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 444 'zext' 'zext_ln169_1178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_639)   --->   "%tmp_1742 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 21" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 445 'bitselect' 'tmp_1742' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_639)   --->   "%tmp_1743 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 21" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 446 'bitselect' 'tmp_1743' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_639)   --->   "%xor_ln67_1320 = xor i1 %tmp_1743, i1 %tmp_1742" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 447 'xor' 'xor_ln67_1320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_639)   --->   "%xor_ln67_1321 = xor i1 %xor_ln67_1320, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 448 'xor' 'xor_ln67_1321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_639)   --->   "%zext_ln169_1179 = zext i1 %xor_ln67_1321" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 449 'zext' 'zext_ln169_1179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_645)   --->   "%tmp_1744 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 22" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 450 'bitselect' 'tmp_1744' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_645)   --->   "%tmp_1745 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 22" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 451 'bitselect' 'tmp_1745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_645)   --->   "%xor_ln67_1322 = xor i1 %tmp_1745, i1 %tmp_1744" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 452 'xor' 'xor_ln67_1322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_645)   --->   "%xor_ln67_1323 = xor i1 %xor_ln67_1322, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 453 'xor' 'xor_ln67_1323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_645)   --->   "%zext_ln169_1180 = zext i1 %xor_ln67_1323" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 454 'zext' 'zext_ln169_1180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_661)   --->   "%tmp_1746 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 23" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 455 'bitselect' 'tmp_1746' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_661)   --->   "%tmp_1747 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 23" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 456 'bitselect' 'tmp_1747' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_661)   --->   "%xor_ln67_1324 = xor i1 %tmp_1747, i1 %tmp_1746" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 457 'xor' 'xor_ln67_1324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_661)   --->   "%xor_ln67_1325 = xor i1 %xor_ln67_1324, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 458 'xor' 'xor_ln67_1325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_661)   --->   "%zext_ln169_1181 = zext i1 %xor_ln67_1325" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 459 'zext' 'zext_ln169_1181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_642)   --->   "%tmp_1748 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 24" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 460 'bitselect' 'tmp_1748' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_642)   --->   "%tmp_1749 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 24" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 461 'bitselect' 'tmp_1749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_642)   --->   "%xor_ln67_1326 = xor i1 %tmp_1749, i1 %tmp_1748" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 462 'xor' 'xor_ln67_1326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_642)   --->   "%xor_ln67_1327 = xor i1 %xor_ln67_1326, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 463 'xor' 'xor_ln67_1327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_642)   --->   "%zext_ln169_1182 = zext i1 %xor_ln67_1327" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 464 'zext' 'zext_ln169_1182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_653)   --->   "%tmp_1750 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 25" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 465 'bitselect' 'tmp_1750' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_653)   --->   "%tmp_1751 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 25" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 466 'bitselect' 'tmp_1751' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_653)   --->   "%xor_ln67_1328 = xor i1 %tmp_1751, i1 %tmp_1750" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 467 'xor' 'xor_ln67_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_653)   --->   "%xor_ln67_1329 = xor i1 %xor_ln67_1328, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 468 'xor' 'xor_ln67_1329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_653)   --->   "%zext_ln169_1183 = zext i1 %xor_ln67_1329" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 469 'zext' 'zext_ln169_1183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_646)   --->   "%tmp_1752 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 26" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 470 'bitselect' 'tmp_1752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_646)   --->   "%tmp_1753 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 26" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 471 'bitselect' 'tmp_1753' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_646)   --->   "%xor_ln67_1330 = xor i1 %tmp_1753, i1 %tmp_1752" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 472 'xor' 'xor_ln67_1330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_646)   --->   "%xor_ln67_1331 = xor i1 %xor_ln67_1330, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 473 'xor' 'xor_ln67_1331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_646)   --->   "%zext_ln169_1184 = zext i1 %xor_ln67_1331" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 474 'zext' 'zext_ln169_1184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_654)   --->   "%tmp_1754 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 27" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 475 'bitselect' 'tmp_1754' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_654)   --->   "%tmp_1755 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 27" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 476 'bitselect' 'tmp_1755' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_654)   --->   "%xor_ln67_1332 = xor i1 %tmp_1755, i1 %tmp_1754" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 477 'xor' 'xor_ln67_1332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_654)   --->   "%xor_ln67_1333 = xor i1 %xor_ln67_1332, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 478 'xor' 'xor_ln67_1333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_654)   --->   "%zext_ln169_1185 = zext i1 %xor_ln67_1333" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 479 'zext' 'zext_ln169_1185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_657)   --->   "%tmp_1756 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 28" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 480 'bitselect' 'tmp_1756' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_657)   --->   "%tmp_1757 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 28" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 481 'bitselect' 'tmp_1757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_657)   --->   "%xor_ln67_1334 = xor i1 %tmp_1757, i1 %tmp_1756" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 482 'xor' 'xor_ln67_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_657)   --->   "%xor_ln67_1335 = xor i1 %xor_ln67_1334, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 483 'xor' 'xor_ln67_1335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_657)   --->   "%zext_ln169_1186 = zext i1 %xor_ln67_1335" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 484 'zext' 'zext_ln169_1186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_657)   --->   "%tmp_1758 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 29" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 485 'bitselect' 'tmp_1758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_657)   --->   "%tmp_1759 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 29" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 486 'bitselect' 'tmp_1759' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_657)   --->   "%xor_ln67_1336 = xor i1 %tmp_1759, i1 %tmp_1758" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 487 'xor' 'xor_ln67_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_657)   --->   "%xor_ln67_1337 = xor i1 %xor_ln67_1336, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 488 'xor' 'xor_ln67_1337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_657)   --->   "%zext_ln169_1187 = zext i1 %xor_ln67_1337" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 489 'zext' 'zext_ln169_1187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%tmp_1760 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 30" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 490 'bitselect' 'tmp_1760' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%tmp_1761 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 30" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 491 'bitselect' 'tmp_1761' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%xor_ln67_1338 = xor i1 %tmp_1761, i1 %tmp_1760" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 492 'xor' 'xor_ln67_1338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%xor_ln67_1339 = xor i1 %xor_ln67_1338, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 493 'xor' 'xor_ln67_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_656)   --->   "%zext_ln169_1188 = zext i1 %xor_ln67_1339" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 494 'zext' 'zext_ln169_1188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_653)   --->   "%tmp_1762 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 31" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 495 'bitselect' 'tmp_1762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_653)   --->   "%tmp_1763 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 31" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 496 'bitselect' 'tmp_1763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_653)   --->   "%xor_ln67_1340 = xor i1 %tmp_1763, i1 %tmp_1762" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 497 'xor' 'xor_ln67_1340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_653)   --->   "%xor_ln67_1341 = xor i1 %xor_ln67_1340, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 498 'xor' 'xor_ln67_1341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln169_653)   --->   "%zext_ln169_1189 = zext i1 %xor_ln67_1341" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 499 'zext' 'zext_ln169_1189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_639 = add i2 %zext_ln169_1173, i2 %zext_ln169_1179" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 500 'add' 'add_ln169_639' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_641 = add i2 %zext_ln169_1168, i2 %zext_ln169_1165" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 501 'add' 'add_ln169_641' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_642 = add i2 %zext_ln169_1162, i2 %zext_ln169_1182" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 502 'add' 'add_ln169_642' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_645 = add i2 %zext_ln169_1159, i2 %zext_ln169_1180" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 503 'add' 'add_ln169_645' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_646 = add i2 %zext_ln169_1184, i2 %zext_ln169_1176" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 504 'add' 'add_ln169_646' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_648 = add i2 %zext_ln169_1167, i2 %zext_ln169_1169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 505 'add' 'add_ln169_648' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_649 = add i2 %zext_ln169_1160, i2 %zext_ln169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 506 'add' 'add_ln169_649' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_653 = add i2 %zext_ln169_1183, i2 %zext_ln169_1189" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 507 'add' 'add_ln169_653' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_654 = add i2 %zext_ln169_1172, i2 %zext_ln169_1185" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 508 'add' 'add_ln169_654' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_656 = add i2 %zext_ln169_1174, i2 %zext_ln169_1188" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 509 'add' 'add_ln169_656' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_657 = add i2 %zext_ln169_1186, i2 %zext_ln169_1187" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 510 'add' 'add_ln169_657' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_660 = add i2 %zext_ln169_1171, i2 %zext_ln169_1166" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 511 'add' 'add_ln169_660' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_661 = add i2 %zext_ln169_1163, i2 %zext_ln169_1181" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 512 'add' 'add_ln169_661' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (1.56ns) (out node of the LUT)   --->   "%add_ln169_663 = add i2 %zext_ln169_1178, i2 %zext_ln169_1175" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 513 'add' 'add_ln169_663' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_664 = add i2 %zext_ln169_1161, i2 %zext_ln169_1177" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 514 'add' 'add_ln169_664' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 515 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln169_665 = add i2 %add_ln169_664, i2 %zext_ln169_1170" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 515 'add' 'add_ln169_665' <Predicate = true> <Delay = 2.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 9.88>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%p_0_0_03623_i_load = load i16 %p_0_0_03623_i" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:139]   --->   Operation 516 'load' 'p_0_0_03623_i_load' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%select_ln137 = select i1 %icmp_ln137, i16 0, i16 %p_0_0_03623_i_load" [../mvau.hpp:137->../convlayer.h:118->../top.cpp:139]   --->   Operation 517 'select' 'select_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%tmp_1712 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %wgt, i32 6" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 518 'bitselect' 'tmp_1712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%tmp_1713 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inElem, i32 6" [../interpret.hpp:151->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 519 'bitselect' 'tmp_1713' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%xor_ln67_1290 = xor i1 %tmp_1713, i1 %tmp_1712" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 520 'xor' 'xor_ln67_1290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%xor_ln67_1291 = xor i1 %xor_ln67_1290, i1 1" [../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 521 'xor' 'xor_ln67_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node add_ln169)   --->   "%zext_ln169_1164 = zext i1 %xor_ln67_1291" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 522 'zext' 'zext_ln169_1164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln169 = add i16 %select_ln137, i16 %zext_ln169_1164" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 523 'add' 'add_ln169' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln169_1190 = zext i2 %add_ln169_639" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 524 'zext' 'zext_ln169_1190' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_640 = add i16 %zext_ln169_1190, i16 %add_ln169" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 525 'add' 'add_ln169_640' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln169_1191 = zext i2 %add_ln169_641" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 526 'zext' 'zext_ln169_1191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln169_1192 = zext i2 %add_ln169_642" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 527 'zext' 'zext_ln169_1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (1.56ns)   --->   "%add_ln169_643 = add i3 %zext_ln169_1192, i3 %zext_ln169_1191" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 528 'add' 'add_ln169_643' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln169_1193 = zext i3 %add_ln169_643" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 529 'zext' 'zext_ln169_1193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_644 = add i16 %zext_ln169_1193, i16 %add_ln169_640" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 530 'add' 'add_ln169_644' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln169_1194 = zext i2 %add_ln169_645" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 531 'zext' 'zext_ln169_1194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln169_1195 = zext i2 %add_ln169_646" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 532 'zext' 'zext_ln169_1195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (1.56ns)   --->   "%add_ln169_647 = add i3 %zext_ln169_1195, i3 %zext_ln169_1194" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 533 'add' 'add_ln169_647' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln169_1196 = zext i3 %add_ln169_647" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 534 'zext' 'zext_ln169_1196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln169_1197 = zext i2 %add_ln169_648" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 535 'zext' 'zext_ln169_1197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln169_1198 = zext i2 %add_ln169_649" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 536 'zext' 'zext_ln169_1198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (1.56ns)   --->   "%add_ln169_650 = add i3 %zext_ln169_1198, i3 %zext_ln169_1197" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 537 'add' 'add_ln169_650' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln169_1199 = zext i3 %add_ln169_650" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 538 'zext' 'zext_ln169_1199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (1.65ns)   --->   "%add_ln169_651 = add i4 %zext_ln169_1199, i4 %zext_ln169_1196" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 539 'add' 'add_ln169_651' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln169_1200 = zext i4 %add_ln169_651" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 540 'zext' 'zext_ln169_1200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln169_652 = add i16 %zext_ln169_1200, i16 %add_ln169_644" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 541 'add' 'add_ln169_652' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln169_1201 = zext i2 %add_ln169_653" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 542 'zext' 'zext_ln169_1201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln169_1202 = zext i2 %add_ln169_654" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 543 'zext' 'zext_ln169_1202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 544 [1/1] (1.56ns)   --->   "%add_ln169_655 = add i3 %zext_ln169_1202, i3 %zext_ln169_1201" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 544 'add' 'add_ln169_655' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln169_1203 = zext i3 %add_ln169_655" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 545 'zext' 'zext_ln169_1203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln169_1204 = zext i2 %add_ln169_656" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 546 'zext' 'zext_ln169_1204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln169_1205 = zext i2 %add_ln169_657" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 547 'zext' 'zext_ln169_1205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (1.56ns)   --->   "%add_ln169_658 = add i3 %zext_ln169_1205, i3 %zext_ln169_1204" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 548 'add' 'add_ln169_658' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln169_1206 = zext i3 %add_ln169_658" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 549 'zext' 'zext_ln169_1206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 550 [1/1] (1.65ns)   --->   "%add_ln169_659 = add i4 %zext_ln169_1206, i4 %zext_ln169_1203" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 550 'add' 'add_ln169_659' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln169_1207 = zext i4 %add_ln169_659" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 551 'zext' 'zext_ln169_1207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln169_1208 = zext i2 %add_ln169_660" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 552 'zext' 'zext_ln169_1208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln169_1209 = zext i2 %add_ln169_661" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 553 'zext' 'zext_ln169_1209' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 554 [1/1] (1.56ns)   --->   "%add_ln169_662 = add i3 %zext_ln169_1209, i3 %zext_ln169_1208" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 554 'add' 'add_ln169_662' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln169_1210 = zext i3 %add_ln169_662" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 555 'zext' 'zext_ln169_1210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln169_1211 = zext i2 %add_ln169_663" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 556 'zext' 'zext_ln169_1211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 557 [1/1] (0.00ns)   --->   "%zext_ln169_1212 = zext i2 %add_ln169_665" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 557 'zext' 'zext_ln169_1212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 558 [1/1] (1.56ns)   --->   "%add_ln169_666 = add i3 %zext_ln169_1212, i3 %zext_ln169_1211" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 558 'add' 'add_ln169_666' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln169_1213 = zext i3 %add_ln169_666" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 559 'zext' 'zext_ln169_1213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 560 [1/1] (1.65ns)   --->   "%add_ln169_667 = add i4 %zext_ln169_1213, i4 %zext_ln169_1210" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 560 'add' 'add_ln169_667' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln169_1214 = zext i4 %add_ln169_667" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 561 'zext' 'zext_ln169_1214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 562 [1/1] (1.73ns)   --->   "%add_ln169_668 = add i5 %zext_ln169_1214, i5 %zext_ln169_1207" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 562 'add' 'add_ln169_668' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln169_1215 = zext i5 %add_ln169_668" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 563 'zext' 'zext_ln169_1215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 564 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln169_669 = add i16 %zext_ln169_1215, i16 %add_ln169_652" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 564 'add' 'add_ln169_669' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%idxprom2_i_i = zext i32 %nf_9" [../mvau.hpp:173->../convlayer.h:118->../top.cpp:139]   --->   Operation 565 'zext' 'idxprom2_i_i' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (0.00ns)   --->   "%threshs5_addr = getelementptr i16 %threshs5, i64 0, i64 %idxprom2_i_i" [../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:139]   --->   Operation 566 'getelementptr' 'threshs5_addr' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 567 [2/2] (3.25ns)   --->   "%threshs5_load = load i8 %threshs5_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:139]   --->   Operation 567 'load' 'threshs5_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%store_ln169 = store i16 %add_ln169_669, i16 %p_0_0_03623_i" [../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139]   --->   Operation 568 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.body.i" [../mvau.hpp:122->../convlayer.h:118->../top.cpp:139]   --->   Operation 569 'br' 'br_ln122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 574 'ret' 'ret_ln0' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.96>
ST_5 : Operation 570 [1/2] (3.25ns)   --->   "%threshs5_load = load i8 %threshs5_addr" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:139]   --->   Operation 570 'load' 'threshs5_load' <Predicate = (icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 571 [1/1] (2.07ns)   --->   "%result = icmp_slt  i16 %threshs5_load, i16 %add_ln169_669" [D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:139]   --->   Operation 571 'icmp' 'result' <Predicate = (icmp_ln159)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 572 [1/1] (3.63ns)   --->   "%write_ln170 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %mvOut_m_buffer, i1 %result" [../mvau.hpp:170->../convlayer.h:118->../top.cpp:139]   --->   Operation 572 'write' 'write_ln170' <Predicate = (icmp_ln159)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_5 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln177 = br void %for.inc85.i" [../mvau.hpp:177->../convlayer.h:118->../top.cpp:139]   --->   Operation 573 'br' 'br_ln177' <Predicate = (icmp_ln159)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.707ns
The critical path consists of the following:
	'alloca' operation 32 bit ('tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:139) [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:139) of constant 0 on local variable 'tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:139 [89]  (1.707 ns)

 <State 2>: 7.670ns
The critical path consists of the following:
	'load' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:139) on local variable 'nf', ../activations.hpp:137->../mvau.hpp:166->../convlayer.h:118->../top.cpp:139 [94]  (0.000 ns)
	'add' operation 32 bit ('nf', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:139) [639]  (2.552 ns)
	'icmp' operation 1 bit ('icmp_ln173', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:139) [640]  (2.552 ns)
	'select' operation 32 bit ('tile', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:139) [641]  (0.698 ns)
	'store' operation 0 bit ('store_ln117', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:139) of variable 'tile', ../mvau.hpp:173->../convlayer.h:118->../top.cpp:139 on local variable 'tile', ../mvau.hpp:117->../convlayer.h:118->../top.cpp:139 [645]  (1.707 ns)
	blocking operation 0.1607 ns on control path)

 <State 3>: 8.270ns
The critical path consists of the following:
	fifo read operation ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:139) on port 'convInp' (../mvau.hpp:127->../convlayer.h:118->../top.cpp:139) [180]  (3.634 ns)
	multiplexor before 'phi' operation 32 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../convlayer.h:118->../top.cpp:139) ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:139) [399]  (1.588 ns)
	'phi' operation 32 bit ('inputBuf') with incoming values : ('tmp_i', ../mvau.hpp:133->../convlayer.h:118->../top.cpp:139) ('inputBuf', ../mvau.hpp:127->../convlayer.h:118->../top.cpp:139) [399]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln67_1303', ../interpret.hpp:67->../interpret.hpp:72->../mac.hpp:115->../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [470]  (0.978 ns)
	'add' operation 2 bit ('add_ln169_665', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [616]  (2.070 ns)

 <State 4>: 9.883ns
The critical path consists of the following:
	'load' operation 16 bit ('p_0_0_03623_i_load', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:139) on local variable 'p_0_0_03623_i' [401]  (0.000 ns)
	'select' operation 16 bit ('select_ln137', ../mvau.hpp:137->../convlayer.h:118->../top.cpp:139) [404]  (0.000 ns)
	'add' operation 16 bit ('add_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [567]  (2.077 ns)
	'add' operation 16 bit ('add_ln169_640', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [570]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_644', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [577]  (3.903 ns)
	'add' operation 16 bit ('add_ln169_652', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [592]  (0.000 ns)
	'add' operation 16 bit ('add_ln169_669', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) [624]  (3.903 ns)
	'store' operation 0 bit ('store_ln169', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139) of variable 'add_ln169_669', ../mac.hpp:169->../mvau.hpp:153->../convlayer.h:118->../top.cpp:139 on local variable 'p_0_0_03623_i' [648]  (0.000 ns)

 <State 5>: 8.965ns
The critical path consists of the following:
	'load' operation 16 bit ('threshs5_load', D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:139) on array 'threshs5' [636]  (3.254 ns)
	'icmp' operation 1 bit ('result', D:/Xilinx/Vitis_HLS/2023.2/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_function.h:386->../activations.hpp:142->../mvau.hpp:166->../convlayer.h:118->../top.cpp:139) [637]  (2.077 ns)
	fifo write operation ('write_ln170', ../mvau.hpp:170->../convlayer.h:118->../top.cpp:139) on port 'mvOut_m_buffer' (../mvau.hpp:170->../convlayer.h:118->../top.cpp:139) [638]  (3.634 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
