<stg><name>divide_Pipeline_REM</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %n_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %zext_ln110_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln110

]]></Node>
<StgValue><ssdm name="zext_ln110_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %add_ln141_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %add_ln141

]]></Node>
<StgValue><ssdm name="add_ln141_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i6 0, i6 %i_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0 %k_V = phi i1 %k_V_13, void %_ZNK6BignumILi32ELi64EE5blockEi.exit58.1._crit_edge, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1 %i = load i6 %i_7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %i, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln194 = br i1 %tmp, void %.split14, void %.loopexit99.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
.split14:0 %i_9_cast28 = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_9_cast28"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="6">
<![CDATA[
.split14:1 %empty_43 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="65" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
.split14:2 %k_V_21_cast = select i1 %k_V, i65 36893488147419103231, i65 0

]]></Node>
<StgValue><ssdm name="k_V_21_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="6">
<![CDATA[
.split14:3 %i_9_cast = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_9_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:4 %specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split14:5 %icmp_ln196 = icmp_ult  i6 %i, i6 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split14:6 %br_ln196 = br i1 %icmp_ln196, void %.loopexit99.loopexit.exitStub, void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:0 %add_ln197 = add i7 %i_9_cast, i7 %add_ln141_read

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="7">
<![CDATA[
_ifconv:1 %zext_ln0 = zext i7 %add_ln197

]]></Node>
<StgValue><ssdm name="zext_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2 %tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %add_ln197, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:3 %icmp_ln66 = icmp_ne  i2 %tmp_7, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4 %r_addr = getelementptr i64 %r, i64 0, i64 %zext_ln0

]]></Node>
<StgValue><ssdm name="r_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:5 %r_load = load i5 %r_addr

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8 %w_digits_data_V_addr = getelementptr i64 %w_digits_data_V, i64 0, i64 %i_9_cast28

]]></Node>
<StgValue><ssdm name="w_digits_data_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:9 %w_digits_data_V_load = load i5 %w_digits_data_V_addr

]]></Node>
<StgValue><ssdm name="w_digits_data_V_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge:2 %or_ln194 = or i5 %empty_43, i5 1

]]></Node>
<StgValue><ssdm name="or_ln194"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge:3 %zext_ln149 = zext i5 %or_ln194

]]></Node>
<StgValue><ssdm name="zext_ln149"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge:4 %zext_ln149_1 = zext i5 %or_ln194

]]></Node>
<StgValue><ssdm name="zext_ln149_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="5">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge:5 %zext_ln149_2 = zext i5 %or_ln194

]]></Node>
<StgValue><ssdm name="zext_ln149_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge:6 %icmp_ln196_1 = icmp_ult  i6 %zext_ln149_2, i6 %zext_ln110_read

]]></Node>
<StgValue><ssdm name="icmp_ln196_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv2:0 %add_ln197_1 = add i7 %zext_ln149_1, i7 %add_ln141_read

]]></Node>
<StgValue><ssdm name="add_ln197_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
_ifconv2:1 %zext_ln0_31 = zext i7 %add_ln197_1

]]></Node>
<StgValue><ssdm name="zext_ln0_31"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:2 %tmp_9 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %add_ln197_1, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv2:3 %icmp_ln66_1 = icmp_ne  i2 %tmp_9, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln66_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:4 %r_addr_3 = getelementptr i64 %r, i64 0, i64 %zext_ln0_31

]]></Node>
<StgValue><ssdm name="r_addr_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:8 %w_digits_data_V_addr_1 = getelementptr i64 %w_digits_data_V, i64 0, i64 %zext_ln149

]]></Node>
<StgValue><ssdm name="w_digits_data_V_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="5">
<![CDATA[
_ifconv2:9 %w_digits_data_V_load_1 = load i5 %w_digits_data_V_addr_1

]]></Node>
<StgValue><ssdm name="w_digits_data_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:5 %r_load = load i5 %r_addr

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6 %select_ln66 = select i1 %icmp_ln66, i64 %r_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:9 %w_digits_data_V_load = load i5 %w_digits_data_V_addr

]]></Node>
<StgValue><ssdm name="w_digits_data_V_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="5">
<![CDATA[
_ifconv2:9 %w_digits_data_V_load_1 = load i5 %w_digits_data_V_addr_1

]]></Node>
<StgValue><ssdm name="w_digits_data_V_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="65" op_0_bw="64">
<![CDATA[
_ifconv:7 %zext_ln64 = zext i64 %select_ln66

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="65" op_0_bw="64">
<![CDATA[
_ifconv:10 %zext_ln229 = zext i64 %w_digits_data_V_load

]]></Node>
<StgValue><ssdm name="zext_ln229"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ifconv:11 %add_ln229 = add i65 %k_V_21_cast, i65 %zext_ln64

]]></Node>
<StgValue><ssdm name="add_ln229"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ifconv:12 %k_V_10 = sub i65 %add_ln229, i65 %zext_ln229

]]></Node>
<StgValue><ssdm name="k_V_10"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="65">
<![CDATA[
_ifconv:13 %trunc_ln223 = trunc i65 %k_V_10

]]></Node>
<StgValue><ssdm name="trunc_ln223"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:14 %br_ln59 = br i1 %icmp_ln66, void %_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge:0 %k_V_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %k_V_10, i32 64

]]></Node>
<StgValue><ssdm name="k_V_11"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="61" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
:0 %store_ln60 = store i64 %trunc_ln223, i5 %r_addr

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="63" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
<literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ifconv2:5 %r_load_2 = load i5 %r_addr_3

]]></Node>
<StgValue><ssdm name="r_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="64" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="65" op_0_bw="1" op_1_bw="65" op_2_bw="65">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge:1 %select_ln194 = select i1 %k_V_11, i65 36893488147419103231, i65 0

]]></Node>
<StgValue><ssdm name="select_ln194"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58._crit_edge:7 %br_ln196 = br i1 %icmp_ln196_1, void %.loopexit99.loopexit.exitStub, void %_ifconv2

]]></Node>
<StgValue><ssdm name="br_ln196"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
<literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ifconv2:5 %r_load_2 = load i5 %r_addr_3

]]></Node>
<StgValue><ssdm name="r_load_2"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:6 %select_ln66_2 = select i1 %icmp_ln66_1, i64 %r_load_2, i64 0

]]></Node>
<StgValue><ssdm name="select_ln66_2"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln196_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln196" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
.loopexit99.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="65" op_0_bw="64">
<![CDATA[
_ifconv2:7 %zext_ln67 = zext i64 %select_ln66_2

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="65" op_0_bw="64">
<![CDATA[
_ifconv2:10 %zext_ln229_1 = zext i64 %w_digits_data_V_load_1

]]></Node>
<StgValue><ssdm name="zext_ln229_1"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ifconv2:11 %newFirst = sub i65 %select_ln194, i65 %zext_ln229_1

]]></Node>
<StgValue><ssdm name="newFirst"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ifconv2:12 %k_V_12 = add i65 %zext_ln67, i65 %newFirst

]]></Node>
<StgValue><ssdm name="k_V_12"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="65">
<![CDATA[
_ifconv2:13 %trunc_ln223_1 = trunc i65 %k_V_12

]]></Node>
<StgValue><ssdm name="trunc_ln223_1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:14 %br_ln59 = br i1 %icmp_ln66_1, void %_ZNK6BignumILi32ELi64EE5blockEi.exit58.1._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="74" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
<literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %store_ln60 = store i64 %trunc_ln223_1, i5 %r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
<literal name="icmp_ln66_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln61 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit58.1._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58.1._crit_edge:0 %k_V_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %k_V_12, i32 64

]]></Node>
<StgValue><ssdm name="k_V_13"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58.1._crit_edge:1 %add_ln194 = add i6 %i, i6 2

]]></Node>
<StgValue><ssdm name="add_ln194"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58.1._crit_edge:2 %store_ln194 = store i6 %add_ln194, i6 %i_7

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln196" val="1"/>
<literal name="icmp_ln196_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
_ZNK6BignumILi32ELi64EE5blockEi.exit58.1._crit_edge:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
