# RTL files to include
# Generated RTL files for AXI4 interconnect (2 masters x 3 slaves)

# Monolithic interconnect module generated by gen_amba_axi
${VIP_ROOT}/rtl_wrapper/generated_rtl/axi4_interconnect_m2s3.v