{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526484340903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526484340904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 20:55:40 2018 " "Processing started: Wed May 16 20:55:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526484340904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484340904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcg_platform -c mcg_platform " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcg_platform -c mcg_platform" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484340904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526484341095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526484341095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_finder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max_finder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max_finder-arch " "Found design unit 1: max_finder-arch" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350875 ""} { "Info" "ISGN_ENTITY_NAME" "1 max_finder " "Found entity 1: max_finder" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-arch " "Found design unit 1: counter-arch" {  } { { "counter.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350875 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/design01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design01/synthesis/design01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 design01-rtl " "Found design unit 1: design01-rtl" {  } { { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350877 ""} { "Info" "ISGN_ENTITY_NAME" "1 design01 " "Found entity 1: design01" {  } { { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file design01/synthesis/submodules/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350879 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/headers.vhd 1 0 " "Found 1 design units, including 0 entities, in source file design01/synthesis/submodules/headers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 headers " "Found design unit 1: headers" {  } { { "design01/synthesis/submodules/headers.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/headers.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_onchip_memory2_0 " "Found entity 1: design01_onchip_memory2_0" {  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_test_bench " "Found entity 1: design01_nios2_gen2_0_cpu_test_bench" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: design01_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: design01_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: design01_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "3 design01_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: design01_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "4 design01_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: design01_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "5 design01_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: design01_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "6 design01_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: design01_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "7 design01_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: design01_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "8 design01_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: design01_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "9 design01_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: design01_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "10 design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "11 design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "12 design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "13 design01_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: design01_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "14 design01_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: design01_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "15 design01_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: design01_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "16 design01_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: design01_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "17 design01_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: design01_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "18 design01_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: design01_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "19 design01_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: design01_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "20 design01_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: design01_nios2_gen2_0_cpu_nios2_oci" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""} { "Info" "ISGN_ENTITY_NAME" "21 design01_nios2_gen2_0_cpu " "Found entity 21: design01_nios2_gen2_0_cpu" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_nios2_gen2_0 " "Found entity 1: design01_nios2_gen2_0" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_rsp_mux " "Found entity 1: design01_mm_interconnect_0_rsp_mux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_rsp_demux " "Found entity 1: design01_mm_interconnect_0_rsp_demux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel design01_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526484350900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel design01_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526484350900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_router_002_default_decode " "Found entity 1: design01_mm_interconnect_0_router_002_default_decode" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350901 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_mm_interconnect_0_router_002 " "Found entity 2: design01_mm_interconnect_0_router_002" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel design01_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526484350901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel design01_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at design01_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1526484350901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_router_default_decode " "Found entity 1: design01_mm_interconnect_0_router_default_decode" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350902 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_mm_interconnect_0_router " "Found entity 2: design01_mm_interconnect_0_router" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_cmd_mux " "Found entity 1: design01_mm_interconnect_0_cmd_mux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_cmd_demux " "Found entity 1: design01_mm_interconnect_0_cmd_demux" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0_avalon_st_adapter " "Found entity 1: design01_mm_interconnect_0_avalon_st_adapter" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_mm_interconnect_0 " "Found entity 1: design01_mm_interconnect_0" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file design01/synthesis/submodules/design01_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 design01_jtag_uart_0_sim_scfifo_w " "Found entity 1: design01_jtag_uart_0_sim_scfifo_w" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350911 ""} { "Info" "ISGN_ENTITY_NAME" "2 design01_jtag_uart_0_scfifo_w " "Found entity 2: design01_jtag_uart_0_scfifo_w" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350911 ""} { "Info" "ISGN_ENTITY_NAME" "3 design01_jtag_uart_0_sim_scfifo_r " "Found entity 3: design01_jtag_uart_0_sim_scfifo_r" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350911 ""} { "Info" "ISGN_ENTITY_NAME" "4 design01_jtag_uart_0_scfifo_r " "Found entity 4: design01_jtag_uart_0_scfifo_r" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350911 ""} { "Info" "ISGN_ENTITY_NAME" "5 design01_jtag_uart_0 " "Found entity 5: design01_jtag_uart_0" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/design01_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/design01_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design01_irq_mapper " "Found entity 1: design01_irq_mapper" {  } { { "design01/synthesis/submodules/design01_irq_mapper.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "design01/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "design01/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "design01/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "design01/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "design01/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "design01/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file design01/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350921 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design01/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file design01/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "design01/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_abs.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fp_abs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_abs_altfp_abs_aia-RTL " "Found design unit 1: fp_abs_altfp_abs_aia-RTL" {  } { { "fp_abs.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_abs.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350956 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_abs-RTL " "Found design unit 2: fp_abs-RTL" {  } { { "fp_abs.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_abs.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350956 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_abs_altfp_abs_aia " "Found entity 1: fp_abs_altfp_abs_aia" {  } { { "fp_abs.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_abs.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350956 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_abs " "Found entity 2: fp_abs" {  } { { "fp_abs.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_abs.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add_and_sub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file fp_add_and_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_and_sub_altbarrel_shift_35e-RTL " "Found design unit 1: fp_add_and_sub_altbarrel_shift_35e-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_add_and_sub_altbarrel_shift_olb-RTL " "Found design unit 2: fp_add_and_sub_altbarrel_shift_olb-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fp_add_and_sub_altpriority_encoder_3e8-RTL " "Found design unit 3: fp_add_and_sub_altpriority_encoder_3e8-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fp_add_and_sub_altpriority_encoder_6e8-RTL " "Found design unit 4: fp_add_and_sub_altpriority_encoder_6e8-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fp_add_and_sub_altpriority_encoder_be8-RTL " "Found design unit 5: fp_add_and_sub_altpriority_encoder_be8-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fp_add_and_sub_altpriority_encoder_3v7-RTL " "Found design unit 6: fp_add_and_sub_altpriority_encoder_3v7-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fp_add_and_sub_altpriority_encoder_6v7-RTL " "Found design unit 7: fp_add_and_sub_altpriority_encoder_6v7-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 fp_add_and_sub_altpriority_encoder_bv7-RTL " "Found design unit 8: fp_add_and_sub_altpriority_encoder_bv7-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 fp_add_and_sub_altpriority_encoder_r08-RTL " "Found design unit 9: fp_add_and_sub_altpriority_encoder_r08-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 fp_add_and_sub_altpriority_encoder_rf8-RTL " "Found design unit 10: fp_add_and_sub_altpriority_encoder_rf8-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 fp_add_and_sub_altpriority_encoder_qb6-RTL " "Found design unit 11: fp_add_and_sub_altpriority_encoder_qb6-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 fp_add_and_sub_altpriority_encoder_nh8-RTL " "Found design unit 12: fp_add_and_sub_altpriority_encoder_nh8-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 fp_add_and_sub_altpriority_encoder_qh8-RTL " "Found design unit 13: fp_add_and_sub_altpriority_encoder_qh8-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 fp_add_and_sub_altpriority_encoder_vh8-RTL " "Found design unit 14: fp_add_and_sub_altpriority_encoder_vh8-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 fp_add_and_sub_altpriority_encoder_fj8-RTL " "Found design unit 15: fp_add_and_sub_altpriority_encoder_fj8-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 fp_add_and_sub_altpriority_encoder_n28-RTL " "Found design unit 16: fp_add_and_sub_altpriority_encoder_n28-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 fp_add_and_sub_altpriority_encoder_q28-RTL " "Found design unit 17: fp_add_and_sub_altpriority_encoder_q28-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 fp_add_and_sub_altpriority_encoder_v28-RTL " "Found design unit 18: fp_add_and_sub_altpriority_encoder_v28-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 fp_add_and_sub_altpriority_encoder_f48-RTL " "Found design unit 19: fp_add_and_sub_altpriority_encoder_f48-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 fp_add_and_sub_altpriority_encoder_e48-RTL " "Found design unit 20: fp_add_and_sub_altpriority_encoder_e48-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 fp_add_and_sub_altfp_add_sub_mrk-RTL " "Found design unit 21: fp_add_and_sub_altfp_add_sub_mrk-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1547 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 fp_add_and_sub-RTL " "Found design unit 22: fp_add_and_sub-RTL" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 4835 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_add_and_sub_altbarrel_shift_35e " "Found entity 1: fp_add_and_sub_altbarrel_shift_35e" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_add_and_sub_altbarrel_shift_olb " "Found entity 2: fp_add_and_sub_altbarrel_shift_olb" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_add_and_sub_altpriority_encoder_3e8 " "Found entity 3: fp_add_and_sub_altpriority_encoder_3e8" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_add_and_sub_altpriority_encoder_6e8 " "Found entity 4: fp_add_and_sub_altpriority_encoder_6e8" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "5 fp_add_and_sub_altpriority_encoder_be8 " "Found entity 5: fp_add_and_sub_altpriority_encoder_be8" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "6 fp_add_and_sub_altpriority_encoder_3v7 " "Found entity 6: fp_add_and_sub_altpriority_encoder_3v7" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "7 fp_add_and_sub_altpriority_encoder_6v7 " "Found entity 7: fp_add_and_sub_altpriority_encoder_6v7" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "8 fp_add_and_sub_altpriority_encoder_bv7 " "Found entity 8: fp_add_and_sub_altpriority_encoder_bv7" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "9 fp_add_and_sub_altpriority_encoder_r08 " "Found entity 9: fp_add_and_sub_altpriority_encoder_r08" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "10 fp_add_and_sub_altpriority_encoder_rf8 " "Found entity 10: fp_add_and_sub_altpriority_encoder_rf8" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "11 fp_add_and_sub_altpriority_encoder_qb6 " "Found entity 11: fp_add_and_sub_altpriority_encoder_qb6" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "12 fp_add_and_sub_altpriority_encoder_nh8 " "Found entity 12: fp_add_and_sub_altpriority_encoder_nh8" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "13 fp_add_and_sub_altpriority_encoder_qh8 " "Found entity 13: fp_add_and_sub_altpriority_encoder_qh8" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "14 fp_add_and_sub_altpriority_encoder_vh8 " "Found entity 14: fp_add_and_sub_altpriority_encoder_vh8" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "15 fp_add_and_sub_altpriority_encoder_fj8 " "Found entity 15: fp_add_and_sub_altpriority_encoder_fj8" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "16 fp_add_and_sub_altpriority_encoder_n28 " "Found entity 16: fp_add_and_sub_altpriority_encoder_n28" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "17 fp_add_and_sub_altpriority_encoder_q28 " "Found entity 17: fp_add_and_sub_altpriority_encoder_q28" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "18 fp_add_and_sub_altpriority_encoder_v28 " "Found entity 18: fp_add_and_sub_altpriority_encoder_v28" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "19 fp_add_and_sub_altpriority_encoder_f48 " "Found entity 19: fp_add_and_sub_altpriority_encoder_f48" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "20 fp_add_and_sub_altpriority_encoder_e48 " "Found entity 20: fp_add_and_sub_altpriority_encoder_e48" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "21 fp_add_and_sub_altfp_add_sub_mrk " "Found entity 21: fp_add_and_sub_altfp_add_sub_mrk" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""} { "Info" "ISGN_ENTITY_NAME" "22 fp_add_and_sub " "Found entity 22: fp_add_and_sub" {  } { { "fp_add_and_sub.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 4822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484350998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484350998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_div.vhd 6 3 " "Found 6 design units, including 3 entities, in source file fp_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_div_altfp_div_pst_1te-RTL " "Found design unit 1: fp_div_altfp_div_pst_1te-RTL" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351034 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_div_altfp_div_cqh-RTL " "Found design unit 2: fp_div_altfp_div_cqh-RTL" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1783 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351034 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fp_div-RTL " "Found design unit 3: fp_div-RTL" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1831 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351034 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_div_altfp_div_pst_1te " "Found entity 1: fp_div_altfp_div_pst_1te" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351034 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_div_altfp_div_cqh " "Found entity 2: fp_div_altfp_div_cqh" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1772 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351034 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_div " "Found entity 3: fp_div" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484351034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mult.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fp_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_mult_altfp_mult_v9o-RTL " "Found design unit 1: fp_mult_altfp_mult_v9o-RTL" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351069 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_mult-RTL " "Found design unit 2: fp_mult-RTL" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351069 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_mult_altfp_mult_v9o " "Found entity 1: fp_mult_altfp_mult_v9o" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351069 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_mult " "Found entity 2: fp_mult" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484351069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add.vhd 44 22 " "Found 44 design units, including 22 entities, in source file fp_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_add_altbarrel_shift_35e-RTL " "Found design unit 1: fp_add_altbarrel_shift_35e-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fp_add_altbarrel_shift_olb-RTL " "Found design unit 2: fp_add_altbarrel_shift_olb-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fp_add_altpriority_encoder_3e8-RTL " "Found design unit 3: fp_add_altpriority_encoder_3e8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fp_add_altpriority_encoder_6e8-RTL " "Found design unit 4: fp_add_altpriority_encoder_6e8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 fp_add_altpriority_encoder_be8-RTL " "Found design unit 5: fp_add_altpriority_encoder_be8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 fp_add_altpriority_encoder_3v7-RTL " "Found design unit 6: fp_add_altpriority_encoder_3v7-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fp_add_altpriority_encoder_6v7-RTL " "Found design unit 7: fp_add_altpriority_encoder_6v7-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 fp_add_altpriority_encoder_bv7-RTL " "Found design unit 8: fp_add_altpriority_encoder_bv7-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 fp_add_altpriority_encoder_r08-RTL " "Found design unit 9: fp_add_altpriority_encoder_r08-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 fp_add_altpriority_encoder_rf8-RTL " "Found design unit 10: fp_add_altpriority_encoder_rf8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 fp_add_altpriority_encoder_qb6-RTL " "Found design unit 11: fp_add_altpriority_encoder_qb6-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 fp_add_altpriority_encoder_nh8-RTL " "Found design unit 12: fp_add_altpriority_encoder_nh8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 fp_add_altpriority_encoder_qh8-RTL " "Found design unit 13: fp_add_altpriority_encoder_qh8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 fp_add_altpriority_encoder_vh8-RTL " "Found design unit 14: fp_add_altpriority_encoder_vh8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 fp_add_altpriority_encoder_fj8-RTL " "Found design unit 15: fp_add_altpriority_encoder_fj8-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 fp_add_altpriority_encoder_n28-RTL " "Found design unit 16: fp_add_altpriority_encoder_n28-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 fp_add_altpriority_encoder_q28-RTL " "Found design unit 17: fp_add_altpriority_encoder_q28-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 fp_add_altpriority_encoder_v28-RTL " "Found design unit 18: fp_add_altpriority_encoder_v28-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 fp_add_altpriority_encoder_f48-RTL " "Found design unit 19: fp_add_altpriority_encoder_f48-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 fp_add_altpriority_encoder_e48-RTL " "Found design unit 20: fp_add_altpriority_encoder_e48-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 fp_add_altfp_add_sub_7jj-RTL " "Found design unit 21: fp_add_altfp_add_sub_7jj-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1546 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 fp_add-RTL " "Found design unit 22: fp_add-RTL" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_add_altbarrel_shift_35e " "Found entity 1: fp_add_altbarrel_shift_35e" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "2 fp_add_altbarrel_shift_olb " "Found entity 2: fp_add_altbarrel_shift_olb" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "3 fp_add_altpriority_encoder_3e8 " "Found entity 3: fp_add_altpriority_encoder_3e8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "4 fp_add_altpriority_encoder_6e8 " "Found entity 4: fp_add_altpriority_encoder_6e8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "5 fp_add_altpriority_encoder_be8 " "Found entity 5: fp_add_altpriority_encoder_be8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "6 fp_add_altpriority_encoder_3v7 " "Found entity 6: fp_add_altpriority_encoder_3v7" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "7 fp_add_altpriority_encoder_6v7 " "Found entity 7: fp_add_altpriority_encoder_6v7" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "8 fp_add_altpriority_encoder_bv7 " "Found entity 8: fp_add_altpriority_encoder_bv7" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "9 fp_add_altpriority_encoder_r08 " "Found entity 9: fp_add_altpriority_encoder_r08" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "10 fp_add_altpriority_encoder_rf8 " "Found entity 10: fp_add_altpriority_encoder_rf8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "11 fp_add_altpriority_encoder_qb6 " "Found entity 11: fp_add_altpriority_encoder_qb6" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "12 fp_add_altpriority_encoder_nh8 " "Found entity 12: fp_add_altpriority_encoder_nh8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "13 fp_add_altpriority_encoder_qh8 " "Found entity 13: fp_add_altpriority_encoder_qh8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "14 fp_add_altpriority_encoder_vh8 " "Found entity 14: fp_add_altpriority_encoder_vh8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "15 fp_add_altpriority_encoder_fj8 " "Found entity 15: fp_add_altpriority_encoder_fj8" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "16 fp_add_altpriority_encoder_n28 " "Found entity 16: fp_add_altpriority_encoder_n28" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "17 fp_add_altpriority_encoder_q28 " "Found entity 17: fp_add_altpriority_encoder_q28" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "18 fp_add_altpriority_encoder_v28 " "Found entity 18: fp_add_altpriority_encoder_v28" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "19 fp_add_altpriority_encoder_f48 " "Found entity 19: fp_add_altpriority_encoder_f48" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "20 fp_add_altpriority_encoder_e48 " "Found entity 20: fp_add_altpriority_encoder_e48" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "21 fp_add_altfp_add_sub_7jj " "Found entity 21: fp_add_altfp_add_sub_7jj" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""} { "Info" "ISGN_ENTITY_NAME" "22 fp_add " "Found entity 22: fp_add" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484351111 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "design01 " "Elaborating entity \"design01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526484351243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_jtag_uart_0 design01_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"design01_jtag_uart_0\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\"" {  } { { "design01/synthesis/design01.vhd" "jtag_uart_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_jtag_uart_0_scfifo_w design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w " "Elaborating entity \"design01_jtag_uart_0_scfifo_w\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "the_design01_jtag_uart_0_scfifo_w" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "wfifo" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351432 ""}  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484351432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484351465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484351469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484351472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484351506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484351544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484351578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484351578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_w:the_design01_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_jtag_uart_0_scfifo_r design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r " "Elaborating entity \"design01_jtag_uart_0_scfifo_r\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|design01_jtag_uart_0_scfifo_r:the_design01_jtag_uart_0_scfifo_r\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "the_design01_jtag_uart_0_scfifo_r" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "design01_jtag_uart_0_alt_jtag_atlantic" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484351824 ""}  } { { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484351824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351856 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351860 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"design01_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:design01_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:my_new_component_0 " "Elaborating entity \"top\" for hierarchy \"top:my_new_component_0\"" {  } { { "design01/synthesis/design01.vhd" "my_new_component_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351862 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mult8_reg1 top.vhd(130) " "VHDL Signal Declaration warning at top.vhd(130): used explicit default value for signal \"mult8_reg1\" because signal was never assigned a value" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 130 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1526484351956 "|design01|top:my_new_component_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mult8_reg2 top.vhd(131) " "VHDL Signal Declaration warning at top.vhd(131): used explicit default value for signal \"mult8_reg2\" because signal was never assigned a value" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1526484351956 "|design01|top:my_new_component_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tol top.vhd(216) " "VHDL Signal Declaration warning at top.vhd(216): used explicit default value for signal \"tol\" because signal was never assigned a value" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 216 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1526484351956 "|design01|top:my_new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comp1 top.vhd(217) " "Verilog HDL or VHDL warning at top.vhd(217): object \"comp1\" assigned a value but never read" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526484351956 "|design01|top:my_new_component_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comp2 top.vhd(217) " "Verilog HDL or VHDL warning at top.vhd(217): object \"comp2\" assigned a value but never read" {  } { { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526484351956 "|design01|top:my_new_component_0"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "A " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"A\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1526484351956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mult top:my_new_component_0\|fp_mult:mult1 " "Elaborating entity \"fp_mult\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\"" {  } { { "design01/synthesis/submodules/top.vhd" "mult1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mult_altfp_mult_v9o top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component " "Elaborating entity \"fp_mult_altfp_mult_v9o\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\"" {  } { { "fp_mult.vhd" "fp_mult_altfp_mult_v9o_component" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484351977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fp_mult.vhd" "exp_add_adder" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder\"" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1293 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352027 ""}  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1293 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484352027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j1j " "Found entity 1: add_sub_j1j" {  } { { "db/add_sub_j1j.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_j1j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484352060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484352060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j1j top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder\|add_sub_j1j:auto_generated " "Elaborating entity \"add_sub_j1j\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_add_adder\|add_sub_j1j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fp_mult.vhd" "exp_adj_adder" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352070 ""}  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484352070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_i5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484352104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484352104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fp_mult.vhd" "exp_bias_subtr" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1336 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352113 ""}  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1336 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484352113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484352147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484352147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder\"" {  } { { "fp_mult.vhd" "man_round_adder" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder\"" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1350 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352156 ""}  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1350 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484352156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484352189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484352189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\"" {  } { { "fp_mult.vhd" "man_product2_mult" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\"" {  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484352277 ""}  } { { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484352277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_72t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_72t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_72t " "Found entity 1: mult_72t" {  } { { "db/mult_72t.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_72t.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484352330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484352330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_72t top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated " "Elaborating entity \"mult_72t\" for hierarchy \"top:my_new_component_0\|fp_mult:mult1\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add top:my_new_component_0\|fp_add:add1 " "Elaborating entity \"fp_add\" for hierarchy \"top:my_new_component_0\|fp_add:add1\"" {  } { { "design01/synthesis/submodules/top.vhd" "add1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altfp_add_sub_7jj top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component " "Elaborating entity \"fp_add_altfp_add_sub_7jj\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\"" {  } { { "fp_add.vhd" "fp_add_altfp_add_sub_7jj_component" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altbarrel_shift_35e top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"fp_add_altbarrel_shift_35e\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "fp_add.vhd" "lbarrel_shift" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 3973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altbarrel_shift_olb top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"fp_add_altbarrel_shift_olb\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "fp_add.vhd" "rbarrel_shift" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 3983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_qb6 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"fp_add_altpriority_encoder_qb6\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "fp_add.vhd" "leading_zeroes_cnt" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 3990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_r08 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"fp_add_altpriority_encoder_r08\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "fp_add.vhd" "altpriority_encoder7" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_be8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"fp_add_altpriority_encoder_be8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "fp_add.vhd" "altpriority_encoder10" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_6e8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10\|fp_add_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"fp_add_altpriority_encoder_6e8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10\|fp_add_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "fp_add.vhd" "altpriority_encoder11" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_3e8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10\|fp_add_altpriority_encoder_6e8:altpriority_encoder11\|fp_add_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"fp_add_altpriority_encoder_3e8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_be8:altpriority_encoder10\|fp_add_altpriority_encoder_6e8:altpriority_encoder11\|fp_add_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "fp_add.vhd" "altpriority_encoder13" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_bv7 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"fp_add_altpriority_encoder_bv7\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "fp_add.vhd" "altpriority_encoder9" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_6v7 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"fp_add_altpriority_encoder_6v7\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "fp_add.vhd" "altpriority_encoder15" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_3v7 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_altpriority_encoder_6v7:altpriority_encoder15\|fp_add_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"fp_add_altpriority_encoder_3v7\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_r08:altpriority_encoder7\|fp_add_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_altpriority_encoder_6v7:altpriority_encoder15\|fp_add_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "fp_add.vhd" "altpriority_encoder17" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_rf8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"fp_add_altpriority_encoder_rf8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "fp_add.vhd" "altpriority_encoder8" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_e48 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"fp_add_altpriority_encoder_e48\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "fp_add.vhd" "trailing_zeros_cnt" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 3996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_fj8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"fp_add_altpriority_encoder_fj8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "fp_add.vhd" "altpriority_encoder21" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_vh8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"fp_add_altpriority_encoder_vh8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "fp_add.vhd" "altpriority_encoder23" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_qh8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"fp_add_altpriority_encoder_qh8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "fp_add.vhd" "altpriority_encoder25" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_nh8 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_altpriority_encoder_qh8:altpriority_encoder25\|fp_add_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"fp_add_altpriority_encoder_nh8\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_altpriority_encoder_qh8:altpriority_encoder25\|fp_add_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "fp_add.vhd" "altpriority_encoder27" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484352998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_f48 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"fp_add_altpriority_encoder_f48\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "fp_add.vhd" "altpriority_encoder22" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_v28 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"fp_add_altpriority_encoder_v28\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "fp_add.vhd" "altpriority_encoder30" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_q28 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30\|fp_add_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"fp_add_altpriority_encoder_q28\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30\|fp_add_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "fp_add.vhd" "altpriority_encoder32" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_altpriority_encoder_n28 top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30\|fp_add_altpriority_encoder_q28:altpriority_encoder32\|fp_add_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"fp_add_altpriority_encoder_n28\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|fp_add_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_altpriority_encoder_f48:altpriority_encoder22\|fp_add_altpriority_encoder_v28:altpriority_encoder30\|fp_add_altpriority_encoder_q28:altpriority_encoder32\|fp_add_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "fp_add.vhd" "altpriority_encoder34" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1\"" {  } { { "fp_add.vhd" "add_sub1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4513 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353205 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4513 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484353238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484353238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2\"" {  } { { "fp_add.vhd" "add_sub2" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4524 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353247 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4524 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3\"" {  } { { "fp_add.vhd" "add_sub3" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4535 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353255 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4535 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484353288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484353288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4\"" {  } { { "fp_add.vhd" "add_sub4" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4546 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353297 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4546 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484353331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484353331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5\"" {  } { { "fp_add.vhd" "add_sub5" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4557 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353342 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4557 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_adj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adj " "Found entity 1: add_sub_adj" {  } { { "db/add_sub_adj.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_adj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484353376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484353376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_adj top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated " "Elaborating entity \"add_sub_adj\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6\"" {  } { { "fp_add.vhd" "add_sub6" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4573 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353387 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4573 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fp_add.vhd" "man_2comp_res_lower" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4594 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353398 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4594 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdl " "Found entity 1: add_sub_pdl" {  } { { "db/add_sub_pdl.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_pdl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484353432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484353432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdl top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated " "Elaborating entity \"add_sub_pdl\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fp_add.vhd" "man_2comp_res_upper0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4612 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353444 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4612 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uuk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uuk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uuk " "Found entity 1: add_sub_uuk" {  } { { "db/add_sub_uuk.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484353477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484353477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uuk top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated " "Elaborating entity \"add_sub_uuk\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fp_add.vhd" "man_2comp_res_upper1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4629 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353487 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4629 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "fp_add.vhd" "man_add_sub_upper0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4674 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353499 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4674 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "fp_add.vhd" "man_add_sub_upper1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4691 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353508 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4691 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fp_add.vhd" "man_res_rounding_add_sub_lower" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353517 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484353550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484353550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fp_add.vhd" "man_res_rounding_add_sub_upper1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4730 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353559 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353559 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4730 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484353593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484353593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fp_add.vhd" "trailing_zeros_limit_comparator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4742 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484353608 ""}  } { { "fp_add.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add.vhd" 4742 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484353608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484353642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484353642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"top:my_new_component_0\|fp_add:add1\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484353642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub top:my_new_component_0\|fp_add_and_sub:add_sub0 " "Elaborating entity \"fp_add_and_sub\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\"" {  } { { "design01/synthesis/submodules/top.vhd" "add_sub0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altfp_add_sub_mrk top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component " "Elaborating entity \"fp_add_and_sub_altfp_add_sub_mrk\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\"" {  } { { "fp_add_and_sub.vhd" "fp_add_and_sub_altfp_add_sub_mrk_component" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 4855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altbarrel_shift_35e top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"fp_add_and_sub_altbarrel_shift_35e\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "fp_add_and_sub.vhd" "lbarrel_shift" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 4027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altbarrel_shift_olb top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"fp_add_and_sub_altbarrel_shift_olb\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "fp_add_and_sub.vhd" "rbarrel_shift" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 4037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_qb6 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_qb6\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "fp_add_and_sub.vhd" "leading_zeroes_cnt" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 4044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_r08 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_r08\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder7" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_be8 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_be8\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder10" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_6e8 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_be8:altpriority_encoder10\|fp_add_and_sub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_6e8\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_be8:altpriority_encoder10\|fp_add_and_sub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder11" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_3e8 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_be8:altpriority_encoder10\|fp_add_and_sub_altpriority_encoder_6e8:altpriority_encoder11\|fp_add_and_sub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_3e8\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_be8:altpriority_encoder10\|fp_add_and_sub_altpriority_encoder_6e8:altpriority_encoder11\|fp_add_and_sub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder13" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_bv7 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_bv7\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder9" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_6v7 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_and_sub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_6v7\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_and_sub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder15" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_3v7 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_and_sub_altpriority_encoder_6v7:altpriority_encoder15\|fp_add_and_sub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_3v7\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_r08:altpriority_encoder7\|fp_add_and_sub_altpriority_encoder_bv7:altpriority_encoder9\|fp_add_and_sub_altpriority_encoder_6v7:altpriority_encoder15\|fp_add_and_sub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder17" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_rf8 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_rf8\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_qb6:leading_zeroes_cnt\|fp_add_and_sub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder8" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484356961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_e48 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_e48\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "fp_add_and_sub.vhd" "trailing_zeros_cnt" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 4050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484357074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_fj8 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_fj8\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder21" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484357083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_vh8 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_and_sub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_vh8\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_and_sub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder23" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484357093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_qh8 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_and_sub_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_and_sub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_qh8\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_and_sub_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_and_sub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder25" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484357103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_nh8 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_and_sub_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_and_sub_altpriority_encoder_qh8:altpriority_encoder25\|fp_add_and_sub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_nh8\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_fj8:altpriority_encoder21\|fp_add_and_sub_altpriority_encoder_vh8:altpriority_encoder23\|fp_add_and_sub_altpriority_encoder_qh8:altpriority_encoder25\|fp_add_and_sub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder27" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484357112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_f48 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_f48\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder22" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484357203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_v28 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_f48:altpriority_encoder22\|fp_add_and_sub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_v28\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_f48:altpriority_encoder22\|fp_add_and_sub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder30" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484357264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_q28 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_f48:altpriority_encoder22\|fp_add_and_sub_altpriority_encoder_v28:altpriority_encoder30\|fp_add_and_sub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_q28\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_f48:altpriority_encoder22\|fp_add_and_sub_altpriority_encoder_v28:altpriority_encoder30\|fp_add_and_sub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder32" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484357295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_and_sub_altpriority_encoder_n28 top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_f48:altpriority_encoder22\|fp_add_and_sub_altpriority_encoder_v28:altpriority_encoder30\|fp_add_and_sub_altpriority_encoder_q28:altpriority_encoder32\|fp_add_and_sub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"fp_add_and_sub_altpriority_encoder_n28\" for hierarchy \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|fp_add_and_sub_altpriority_encoder_e48:trailing_zeros_cnt\|fp_add_and_sub_altpriority_encoder_f48:altpriority_encoder22\|fp_add_and_sub_altpriority_encoder_v28:altpriority_encoder30\|fp_add_and_sub_altpriority_encoder_q28:altpriority_encoder32\|fp_add_and_sub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "fp_add_and_sub.vhd" "altpriority_encoder34" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_add_and_sub.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484357312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_div top:my_new_component_0\|fp_div:div1 " "Elaborating entity \"fp_div\" for hierarchy \"top:my_new_component_0\|fp_div:div1\"" {  } { { "design01/synthesis/submodules/top.vhd" "div1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_div_altfp_div_cqh top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component " "Elaborating entity \"fp_div_altfp_div_cqh\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\"" {  } { { "fp_div.vhd" "fp_div_altfp_div_cqh_component" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_div_altfp_div_pst_1te top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1 " "Elaborating entity \"fp_div_altfp_div_pst_1te\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\"" {  } { { "fp_div.vhd" "altfp_div_pst1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360412 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_quotient_process_w_result_range425w fp_div.vhd(329) " "Verilog HDL or VHDL warning at fp_div.vhd(329): object \"wire_quotient_process_w_result_range425w\" assigned a value but never read" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1526484360415 "|design01|top:my_new_component_0|fp_div:div1|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component|fp_div_altfp_div_pst_1te:altfp_div_pst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborating entity \"altsyncram\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fp_div.vhd" "altsyncram3" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altsyncram:altsyncram3 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altsyncram:altsyncram3\"" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altsyncram:altsyncram3 " "Instantiated megafunction \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altsyncram:altsyncram3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A UNUSED " "Parameter \"ADDRESS_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A UNUSED " "Parameter \"BYTEENA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B CLOCK1 " "Parameter \"BYTEENA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B USE_INPUT_CLKEN " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECC_PIPELINE_STAGE_ENABLED FALSE " "Parameter \"ECC_PIPELINE_STAGE_ENABLED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IMPLEMENT_IN_LES OFF " "Parameter \"IMPLEMENT_IN_LES\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A UNUSED " "Parameter \"INDATA_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE fp_div.hex " "Parameter \"INIT_FILE\" = \"fp_div.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 0 " "Parameter \"MAXIMUM_DEPTH\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 0 " "Parameter \"NUMWORDS_A\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 0 " "Parameter \"NUMWORDS_B\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_ECCSTATUS 3 " "Parameter \"WIDTH_ECCSTATUS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A UNUSED " "Parameter \"WRCONTROL_ACLR_A\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone IV E " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360500 ""}  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484360500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vmk3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vmk3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vmk3 " "Found entity 1: altsyncram_vmk3" {  } { { "db/altsyncram_vmk3.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_vmk3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484360538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484360538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vmk3 top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_vmk3:auto_generated " "Elaborating entity \"altsyncram_vmk3\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altsyncram:altsyncram3\|altsyncram_vmk3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fp_div.vhd" "bias_addition" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:bias_addition " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:bias_addition\"" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1592 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:bias_addition " "Instantiated megafunction \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:bias_addition\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360560 ""}  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1592 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484360560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4pi " "Found entity 1: add_sub_4pi" {  } { { "db/add_sub_4pi.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_4pi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484360595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484360595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4pi top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated " "Elaborating entity \"add_sub_4pi\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:bias_addition\|add_sub_4pi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fp_div.vhd" "exp_sub" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:exp_sub " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:exp_sub\"" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1608 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:exp_sub " "Instantiated megafunction \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:exp_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360606 ""}  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1608 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484360606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_hth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484360641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484360641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:exp_sub\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fp_div.vhd" "quotient_process" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:quotient_process " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:quotient_process\"" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:quotient_process " "Instantiated megafunction \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:quotient_process\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 31 " "Parameter \"LPM_WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360651 ""}  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484360651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sug.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sug.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sug " "Found entity 1: add_sub_sug" {  } { { "db/add_sub_sug.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_sug.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484360686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484360686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_sug top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_sug:auto_generated " "Elaborating entity \"add_sub_sug\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:quotient_process\|add_sub_sug:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fp_div.vhd" "remainder_sub_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\"" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1639 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:remainder_sub_0 " "Instantiated megafunction \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 50 " "Parameter \"LPM_WIDTH\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360696 ""}  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1639 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484360696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4lg " "Found entity 1: add_sub_4lg" {  } { { "db/add_sub_4lg.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_4lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484360731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484360731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4lg top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_4lg:auto_generated " "Elaborating entity \"add_sub_4lg\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_add_sub:remainder_sub_0\|add_sub_4lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fp_div.vhd" "cmpr2" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_compare:cmpr2\"" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1650 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_compare:cmpr2 " "Instantiated megafunction \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360742 ""}  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1650 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484360742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_u3i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_u3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_u3i " "Found entity 1: cmpr_u3i" {  } { { "db/cmpr_u3i.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/cmpr_u3i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484360775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484360775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_u3i top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_u3i:auto_generated " "Elaborating entity \"cmpr_u3i\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_compare:cmpr2\|cmpr_u3i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fp_div.vhd" "a1_prod" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360784 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:a1_prod " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:a1_prod\"" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1661 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:a1_prod " "Instantiated megafunction \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:a1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360789 ""}  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1661 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484360789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bjt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bjt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bjt " "Found entity 1: mult_bjt" {  } { { "db/mult_bjt.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_bjt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484360825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484360825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_bjt top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:a1_prod\|mult_bjt:auto_generated " "Elaborating entity \"mult_bjt\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:a1_prod\|mult_bjt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fp_div.vhd" "b1_prod" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:b1_prod " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:b1_prod\"" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1683 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:b1_prod " "Instantiated megafunction \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:b1_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360842 ""}  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1683 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484360842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9jt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9jt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9jt " "Found entity 1: mult_9jt" {  } { { "db/mult_9jt.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_9jt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484360877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484360877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_9jt top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:b1_prod\|mult_9jt:auto_generated " "Elaborating entity \"mult_9jt\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:b1_prod\|mult_9jt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fp_div.vhd" "q_partial_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:q_partial_0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:q_partial_0\"" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1701 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:q_partial_0 " "Instantiated megafunction \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:q_partial_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360890 ""}  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1701 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484360890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ijt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ijt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ijt " "Found entity 1: mult_ijt" {  } { { "db/mult_ijt.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_ijt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484360927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484360927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ijt top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_ijt:auto_generated " "Elaborating entity \"mult_ijt\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:q_partial_0\|mult_ijt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborating entity \"lpm_mult\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fp_div.vhd" "remainder_mult_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:remainder_mult_0\"" {  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:remainder_mult_0 " "Instantiated megafunction \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:remainder_mult_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 34 " "Parameter \"LPM_WIDTHA\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 51 " "Parameter \"LPM_WIDTHP\" = \"51\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484360946 ""}  } { { "fp_div.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_div.vhd" 1743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484360946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gjt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gjt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gjt " "Found entity 1: mult_gjt" {  } { { "db/mult_gjt.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_gjt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484360981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484360981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_gjt top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_gjt:auto_generated " "Elaborating entity \"mult_gjt\" for hierarchy \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|lpm_mult:remainder_mult_0\|mult_gjt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484360982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter top:my_new_component_0\|counter:counter_component_01 " "Elaborating entity \"counter\" for hierarchy \"top:my_new_component_0\|counter:counter_component_01\"" {  } { { "design01/synthesis/submodules/top.vhd" "counter_component_01" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max_finder top:my_new_component_0\|max_finder:max_finder_component_01 " "Elaborating entity \"max_finder\" for hierarchy \"top:my_new_component_0\|max_finder:max_finder_component_01\"" {  } { { "design01/synthesis/submodules/top.vhd" "max_finder_component_01" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361191 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "max_number_02 max_finder.vhd(40) " "VHDL Process Statement warning at max_finder.vhd(40): inferring latch(es) for signal or variable \"max_number_02\", which holds its previous value in one or more paths through the process" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1526484361193 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a0 max_finder.vhd(95) " "VHDL Process Statement warning at max_finder.vhd(95): signal \"a0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361193 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_finder_input0 max_finder.vhd(96) " "VHDL Process Statement warning at max_finder.vhd(96): signal \"max_finder_input0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361193 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a1 max_finder.vhd(97) " "VHDL Process Statement warning at max_finder.vhd(97): signal \"a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361193 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_finder_input1 max_finder.vhd(98) " "VHDL Process Statement warning at max_finder.vhd(98): signal \"max_finder_input1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361193 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a2 max_finder.vhd(99) " "VHDL Process Statement warning at max_finder.vhd(99): signal \"a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361193 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_finder_input2 max_finder.vhd(100) " "VHDL Process Statement warning at max_finder.vhd(100): signal \"max_finder_input2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361194 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a3 max_finder.vhd(101) " "VHDL Process Statement warning at max_finder.vhd(101): signal \"a3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361194 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_finder_input3 max_finder.vhd(102) " "VHDL Process Statement warning at max_finder.vhd(102): signal \"max_finder_input3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361194 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a4 max_finder.vhd(103) " "VHDL Process Statement warning at max_finder.vhd(103): signal \"a4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361194 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_finder_input4 max_finder.vhd(104) " "VHDL Process Statement warning at max_finder.vhd(104): signal \"max_finder_input4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361194 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a5 max_finder.vhd(105) " "VHDL Process Statement warning at max_finder.vhd(105): signal \"a5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361194 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_finder_input5 max_finder.vhd(106) " "VHDL Process Statement warning at max_finder.vhd(106): signal \"max_finder_input5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361194 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a6 max_finder.vhd(107) " "VHDL Process Statement warning at max_finder.vhd(107): signal \"a6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361194 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_finder_input6 max_finder.vhd(108) " "VHDL Process Statement warning at max_finder.vhd(108): signal \"max_finder_input6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1526484361194 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_number_02\[0\] max_finder.vhd(58) " "Inferred latch for \"max_number_02\[0\]\" at max_finder.vhd(58)" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484361196 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_number_02\[1\] max_finder.vhd(58) " "Inferred latch for \"max_number_02\[1\]\" at max_finder.vhd(58)" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484361196 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_number_02\[2\] max_finder.vhd(58) " "Inferred latch for \"max_number_02\[2\]\" at max_finder.vhd(58)" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484361197 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_number_02\[3\] max_finder.vhd(58) " "Inferred latch for \"max_number_02\[3\]\" at max_finder.vhd(58)" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484361197 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_number_02\[4\] max_finder.vhd(58) " "Inferred latch for \"max_number_02\[4\]\" at max_finder.vhd(58)" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484361197 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_number_02\[5\] max_finder.vhd(58) " "Inferred latch for \"max_number_02\[5\]\" at max_finder.vhd(58)" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484361197 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_number_02\[6\] max_finder.vhd(58) " "Inferred latch for \"max_number_02\[6\]\" at max_finder.vhd(58)" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484361197 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_number_02\[7\] max_finder.vhd(58) " "Inferred latch for \"max_number_02\[7\]\" at max_finder.vhd(58)" {  } { { "max_finder.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/max_finder.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484361197 "|design01|top:my_new_component_0|max_finder:max_finder_component_01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_abs top:my_new_component_0\|fp_abs:fp_abs0 " "Elaborating entity \"fp_abs\" for hierarchy \"top:my_new_component_0\|fp_abs:fp_abs0\"" {  } { { "design01/synthesis/submodules/top.vhd" "fp_abs0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_abs_altfp_abs_aia top:my_new_component_0\|fp_abs:fp_abs0\|fp_abs_altfp_abs_aia:fp_abs_altfp_abs_aia_component " "Elaborating entity \"fp_abs_altfp_abs_aia\" for hierarchy \"top:my_new_component_0\|fp_abs:fp_abs0\|fp_abs_altfp_abs_aia:fp_abs_altfp_abs_aia_component\"" {  } { { "fp_abs.vhd" "fp_abs_altfp_abs_aia_component" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_abs.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0 design01_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"design01_nios2_gen2_0\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\"" {  } { { "design01/synthesis/design01.vhd" "nios2_gen2_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu " "Elaborating entity \"design01_nios2_gen2_0_cpu\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0.v" "cpu" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_test_bench design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_test_bench:the_design01_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"design01_nios2_gen2_0_cpu_test_bench\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_test_bench:the_design01_nios2_gen2_0_cpu_test_bench\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_test_bench" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_register_bank_a_module design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"design01_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_register_bank_a" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361324 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484361324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484361366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484361366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_a_module:design01_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_register_bank_b_module design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"design01_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_register_bank_b_module:design01_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_register_bank_b" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_debug design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_debug:the_design01_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361383 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484361383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_break design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_break:the_design01_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_xbrk design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_xbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_xbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_dbrk design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dbrk:the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_itrace design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_itrace:the_design01_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_itrace:the_design01_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_dtrace design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_td_mode design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace\|design01_nios2_gen2_0_cpu_nios2_oci_td_mode:design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_dtrace:the_design01_nios2_gen2_0_cpu_nios2_oci_dtrace\|design01_nios2_gen2_0_cpu_nios2_oci_td_mode:design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_fifo design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_fifo:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo\|design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_pib design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_pib:the_design01_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_pib:the_design01_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_oci_im design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_im:the_design01_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_oci_im:the_design01_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_avalon_reg design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_avalon_reg:the_design01_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_nios2_ocimem design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"design01_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_ociram_sp_ram_module design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"design01_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "design01_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361406 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484361406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484361447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484361447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_nios2_ocimem:the_design01_nios2_gen2_0_cpu_nios2_ocimem\|design01_nios2_gen2_0_cpu_ociram_sp_ram_module:design01_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_debug_slave_wrapper design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"design01_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "the_design01_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_debug_slave_tck design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"design01_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_tck:the_design01_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_design01_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_nios2_gen2_0_cpu_debug_slave_sysclk design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"design01_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|design01_nios2_gen2_0_cpu_debug_slave_sysclk:the_design01_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_design01_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "design01_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361463 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361463 ""}  } { { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484361463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361464 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"design01_nios2_gen2_0:nios2_gen2_0\|design01_nios2_gen2_0_cpu:cpu\|design01_nios2_gen2_0_cpu_nios2_oci:the_design01_nios2_gen2_0_cpu_nios2_oci\|design01_nios2_gen2_0_cpu_debug_slave_wrapper:the_design01_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:design01_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_onchip_memory2_0 design01_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"design01_onchip_memory2_0\" for hierarchy \"design01_onchip_memory2_0:onchip_memory2_0\"" {  } { { "design01/synthesis/design01.vhd" "onchip_memory2_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "the_altsyncram" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file design01_onchip_memory2_0.hex " "Parameter \"init_file\" = \"design01_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484361688 ""}  } { { "design01/synthesis/submodules/design01_onchip_memory2_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484361688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u4h1 " "Found entity 1: altsyncram_u4h1" {  } { { "db/altsyncram_u4h1.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_u4h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484361728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484361728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u4h1 design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_u4h1:auto_generated " "Elaborating entity \"altsyncram_u4h1\" for hierarchy \"design01_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_u4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0 design01_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"design01_mm_interconnect_0\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\"" {  } { { "design01/synthesis/design01.vhd" "mm_interconnect_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:my_new_component_0_avalon_slave_0_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "my_new_component_0_avalon_slave_0_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "design01/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo design01_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router " "Elaborating entity \"design01_mm_interconnect_0_router\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "router" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router_default_decode design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router\|design01_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"design01_mm_interconnect_0_router_default_decode\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router:router\|design01_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router_002 design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"design01_mm_interconnect_0_router_002\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "router_002" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_router_002_default_decode design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002\|design01_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"design01_mm_interconnect_0_router_002_default_decode\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_router_002:router_002\|design01_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_cmd_demux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"design01_mm_interconnect_0_cmd_demux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "cmd_demux" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_cmd_mux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"design01_mm_interconnect_0_cmd_mux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "cmd_mux" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_rsp_demux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"design01_mm_interconnect_0_rsp_demux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "rsp_demux" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_rsp_mux design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"design01_mm_interconnect_0_rsp_mux\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "rsp_mux" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_avalon_st_adapter design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"design01_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0 design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"design01_mm_interconnect_0:mm_interconnect_0\|design01_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|design01_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "design01_irq_mapper design01_irq_mapper:irq_mapper " "Elaborating entity \"design01_irq_mapper\" for hierarchy \"design01_irq_mapper:irq_mapper\"" {  } { { "design01/synthesis/design01.vhd" "irq_mapper" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "design01/synthesis/design01.vhd" "rst_controller" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "design01/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "design01/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484361801 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1526484364655 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.05.16.20:56:09 Progress: Loading sldde1587dd/alt_sld_fab_wrapper_hw.tcl " "2018.05.16.20:56:09 Progress: Loading sldde1587dd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484369113 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484371314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484371465 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484372354 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484372449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484372547 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484372665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484372668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484372669 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1526484373376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1587dd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1587dd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldde1587dd/alt_sld_fab.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/ip/sldde1587dd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484373635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484373635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484373722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484373722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484373724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484373724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484373784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484373784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484373870 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484373870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484373870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/ip/sldde1587dd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484373937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484373937 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2538 " "Ignored 2538 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2538 " "Ignored 2538 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1526484378992 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1526484378992 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_mult1 " "Synthesized away node \"top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_mult1\"" {  } { { "db/mult_72t.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_72t.tdf" 44 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1395 0 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1452 0 0 } } { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 228 0 0 } } { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 276 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484383831 "|design01|top:my_new_component_0|fp_mult:mult8|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_mult3 " "Synthesized away node \"top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_mult3\"" {  } { { "db/mult_72t.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_72t.tdf" 53 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1395 0 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1452 0 0 } } { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 228 0 0 } } { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 276 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484383831 "|design01|top:my_new_component_0|fp_mult:mult8|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_mult5 " "Synthesized away node \"top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_mult5\"" {  } { { "db/mult_72t.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_72t.tdf" 62 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1395 0 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1452 0 0 } } { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 228 0 0 } } { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 276 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484383831 "|design01|top:my_new_component_0|fp_mult:mult8|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated|mac_mult5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_mult7 " "Synthesized away node \"top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_mult7\"" {  } { { "db/mult_72t.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_72t.tdf" 71 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1395 0 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1452 0 0 } } { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 228 0 0 } } { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 276 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484383831 "|design01|top:my_new_component_0|fp_mult:mult8|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_out2 " "Synthesized away node \"top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_out2\"" {  } { { "db/mult_72t.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_72t.tdf" 80 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1395 0 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1452 0 0 } } { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 228 0 0 } } { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 276 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484383831 "|design01|top:my_new_component_0|fp_mult:mult8|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_out4 " "Synthesized away node \"top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_out4\"" {  } { { "db/mult_72t.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_72t.tdf" 85 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1395 0 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1452 0 0 } } { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 228 0 0 } } { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 276 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484383831 "|design01|top:my_new_component_0|fp_mult:mult8|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_out6 " "Synthesized away node \"top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_out6\"" {  } { { "db/mult_72t.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_72t.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1395 0 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1452 0 0 } } { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 228 0 0 } } { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 276 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484383831 "|design01|top:my_new_component_0|fp_mult:mult8|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated|mac_out6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_out8 " "Synthesized away node \"top:my_new_component_0\|fp_mult:mult8\|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component\|lpm_mult:man_product2_mult\|mult_72t:auto_generated\|mac_out8\"" {  } { { "db/mult_72t.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/mult_72t.tdf" 95 2 0 } } { "lpm_mult.tdf" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1395 0 0 } } { "fp_mult.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/fp_mult.vhd" 1452 0 0 } } { "design01/synthesis/submodules/top.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/top.vhd" 228 0 0 } } { "design01/synthesis/design01.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/design01.vhd" 276 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484383831 "|design01|top:my_new_component_0|fp_mult:mult8|fp_mult_altfp_mult_v9o:fp_mult_altfp_mult_v9o_component|lpm_mult:man_product2_mult|mult_72t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1526484383831 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1526484383831 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 43 " "Parameter WIDTH set to 43" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484394723 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|infinity_magnitude_sub_dffe2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|infinity_magnitude_sub_dffe2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484394723 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|exp_result_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|exp_result_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484394723 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 216 " "Parameter WIDTH set to 216" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1526484394723 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484394723 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1526484394723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484394851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484394851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484394851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 43 " "Parameter \"WIDTH\" = \"43\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484394851 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484394851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f6m " "Found entity 1: shift_taps_f6m" {  } { { "db/shift_taps_f6m.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/shift_taps_f6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484394885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484394885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4e81 " "Found entity 1: altsyncram_4e81" {  } { { "db/altsyncram_4e81.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_4e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484394930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484394930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/cntr_7pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484394982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484394982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484395077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0 " "Instantiated megafunction \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:infinity_magnitude_sub_dffe2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484395077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484395077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484395077 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484395077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_g6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_g6m " "Found entity 1: shift_taps_g6m" {  } { { "db/shift_taps_g6m.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/shift_taps_g6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484395112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484395112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5e81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5e81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5e81 " "Found entity 1: altsyncram_5e81" {  } { { "db/altsyncram_5e81.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_5e81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484395152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484395152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484395198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484395198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484395234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484395234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484395317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0 " "Instantiated megafunction \"top:my_new_component_0\|fp_div:div1\|fp_div_altfp_div_cqh:fp_div_altfp_div_cqh_component\|fp_div_altfp_div_pst_1te:altfp_div_pst1\|altshift_taps:exp_result_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484395317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484395317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484395317 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484395317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v4m " "Found entity 1: shift_taps_v4m" {  } { { "db/shift_taps_v4m.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/shift_taps_v4m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484395352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484395352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b81 " "Found entity 1: altsyncram_2b81" {  } { { "db/altsyncram_2b81.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_2b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484395390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484395390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484395430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484395430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484395652 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"top:my_new_component_0\|fp_add_and_sub:add_sub0\|fp_add_and_sub_altfp_add_sub_mrk:fp_add_and_sub_altfp_add_sub_mrk_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484395652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484395652 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 216 " "Parameter \"WIDTH\" = \"216\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1526484395652 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1526484395652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u7m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u7m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u7m " "Found entity 1: shift_taps_u7m" {  } { { "db/shift_taps_u7m.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/shift_taps_u7m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484395686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484395686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7o31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7o31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7o31 " "Found entity 1: altsyncram_7o31" {  } { { "db/altsyncram_7o31.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/altsyncram_7o31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484395763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484395763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526484395893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484395893 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1526484397913 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 398 -1 0 } } { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "design01/synthesis/submodules/design01_jtag_uart_0.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_jtag_uart_0.v" 352 -1 0 } } { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "design01/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/design01_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "design01/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/design01/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1526484398437 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1526484398437 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484408675 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "top:my_new_component_0\|counter:counter_component_01\|tmp\[0\] Low " "Register top:my_new_component_0\|counter:counter_component_01\|tmp\[0\] will power up to Low" {  } { { "counter.vhd" "" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/counter.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1526484409182 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1526484409182 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "92 " "92 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526484422478 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[12\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[12\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[12\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[11\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[11\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[11\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[10\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[10\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[10\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[9\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[9\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[9\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[8\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[8\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[8\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[6\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[6\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[6\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[5\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[5\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[5\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[4\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[4\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[4\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[7\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[7\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[7\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[3\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[3\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[3\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[2\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[2\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[2\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[1\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[1\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[1\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""} { "Info" "ISCL_SCL_CELL_NAME" "top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[0\] " "Logic cell \"top:my_new_component_0\|fp_add:add4\|fp_add_altfp_add_sub_7jj:fp_add_altfp_add_sub_7jj_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\|add_sub_cella\[0\]\"" {  } { { "db/add_sub_uuk.tdf" "add_sub_cella\[0\]" { Text "/home/vipinsoni/MTP/mcg/mcgOnFPGA/db/add_sub_uuk.tdf" 37 15 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1526484422660 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1526484422660 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/quartus/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1526484423193 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1526484423193 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484423313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/vipinsoni/MTP/mcg/mcgOnFPGA/output_files/mcg_platform.map.smsg " "Generated suppressed messages file /home/vipinsoni/MTP/mcg/mcgOnFPGA/output_files/mcg_platform.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484429797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526484432525 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526484432525 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27421 " "Implemented 27421 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526484434811 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526484434811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26853 " "Implemented 26853 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526484434811 ""} { "Info" "ICUT_CUT_TM_RAMS" "447 " "Implemented 447 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1526484434811 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "114 " "Implemented 114 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1526484434811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526484434811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1391 " "Peak virtual memory: 1391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526484434910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 20:57:14 2018 " "Processing ended: Wed May 16 20:57:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526484434910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526484434910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:07 " "Total CPU time (on all processors): 00:02:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526484434910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526484434910 ""}
