
NUCLEO-F446ZE_UART_DMA_LL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003960  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08003b24  08003b24  00013b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b4c  08003b4c  00020030  2**0
                  CONTENTS
  4 .ARM          00000008  08003b4c  08003b4c  00013b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b54  08003b54  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b54  08003b54  00013b54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b58  08003b58  00013b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08003b5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000520  20000030  08003b8c  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  08003b8c  00020550  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c3e3  00000000  00000000  000200a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000233e  00000000  00000000  0002c486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dd0  00000000  00000000  0002e7c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a40  00000000  00000000  0002f598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023dde  00000000  00000000  0002ffd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d059  00000000  00000000  00053db6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d74da  00000000  00000000  00060e0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000039b4  00000000  00000000  001382ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  0013bca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000030 	.word	0x20000030
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08003b0c 	.word	0x08003b0c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000034 	.word	0x20000034
 8000200:	08003b0c 	.word	0x08003b0c

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b970 	b.w	80004fc <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9e08      	ldr	r6, [sp, #32]
 800023a:	460d      	mov	r5, r1
 800023c:	4604      	mov	r4, r0
 800023e:	460f      	mov	r7, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4694      	mov	ip, r2
 8000248:	d965      	bls.n	8000316 <__udivmoddi4+0xe2>
 800024a:	fab2 f382 	clz	r3, r2
 800024e:	b143      	cbz	r3, 8000262 <__udivmoddi4+0x2e>
 8000250:	fa02 fc03 	lsl.w	ip, r2, r3
 8000254:	f1c3 0220 	rsb	r2, r3, #32
 8000258:	409f      	lsls	r7, r3
 800025a:	fa20 f202 	lsr.w	r2, r0, r2
 800025e:	4317      	orrs	r7, r2
 8000260:	409c      	lsls	r4, r3
 8000262:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000266:	fa1f f58c 	uxth.w	r5, ip
 800026a:	fbb7 f1fe 	udiv	r1, r7, lr
 800026e:	0c22      	lsrs	r2, r4, #16
 8000270:	fb0e 7711 	mls	r7, lr, r1, r7
 8000274:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000278:	fb01 f005 	mul.w	r0, r1, r5
 800027c:	4290      	cmp	r0, r2
 800027e:	d90a      	bls.n	8000296 <__udivmoddi4+0x62>
 8000280:	eb1c 0202 	adds.w	r2, ip, r2
 8000284:	f101 37ff 	add.w	r7, r1, #4294967295
 8000288:	f080 811c 	bcs.w	80004c4 <__udivmoddi4+0x290>
 800028c:	4290      	cmp	r0, r2
 800028e:	f240 8119 	bls.w	80004c4 <__udivmoddi4+0x290>
 8000292:	3902      	subs	r1, #2
 8000294:	4462      	add	r2, ip
 8000296:	1a12      	subs	r2, r2, r0
 8000298:	b2a4      	uxth	r4, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002a6:	fb00 f505 	mul.w	r5, r0, r5
 80002aa:	42a5      	cmp	r5, r4
 80002ac:	d90a      	bls.n	80002c4 <__udivmoddi4+0x90>
 80002ae:	eb1c 0404 	adds.w	r4, ip, r4
 80002b2:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b6:	f080 8107 	bcs.w	80004c8 <__udivmoddi4+0x294>
 80002ba:	42a5      	cmp	r5, r4
 80002bc:	f240 8104 	bls.w	80004c8 <__udivmoddi4+0x294>
 80002c0:	4464      	add	r4, ip
 80002c2:	3802      	subs	r0, #2
 80002c4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c8:	1b64      	subs	r4, r4, r5
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11e      	cbz	r6, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40dc      	lsrs	r4, r3
 80002d0:	2300      	movs	r3, #0
 80002d2:	e9c6 4300 	strd	r4, r3, [r6]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d908      	bls.n	80002f0 <__udivmoddi4+0xbc>
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f000 80ed 	beq.w	80004be <__udivmoddi4+0x28a>
 80002e4:	2100      	movs	r1, #0
 80002e6:	e9c6 0500 	strd	r0, r5, [r6]
 80002ea:	4608      	mov	r0, r1
 80002ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f0:	fab3 f183 	clz	r1, r3
 80002f4:	2900      	cmp	r1, #0
 80002f6:	d149      	bne.n	800038c <__udivmoddi4+0x158>
 80002f8:	42ab      	cmp	r3, r5
 80002fa:	d302      	bcc.n	8000302 <__udivmoddi4+0xce>
 80002fc:	4282      	cmp	r2, r0
 80002fe:	f200 80f8 	bhi.w	80004f2 <__udivmoddi4+0x2be>
 8000302:	1a84      	subs	r4, r0, r2
 8000304:	eb65 0203 	sbc.w	r2, r5, r3
 8000308:	2001      	movs	r0, #1
 800030a:	4617      	mov	r7, r2
 800030c:	2e00      	cmp	r6, #0
 800030e:	d0e2      	beq.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	e9c6 4700 	strd	r4, r7, [r6]
 8000314:	e7df      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000316:	b902      	cbnz	r2, 800031a <__udivmoddi4+0xe6>
 8000318:	deff      	udf	#255	; 0xff
 800031a:	fab2 f382 	clz	r3, r2
 800031e:	2b00      	cmp	r3, #0
 8000320:	f040 8090 	bne.w	8000444 <__udivmoddi4+0x210>
 8000324:	1a8a      	subs	r2, r1, r2
 8000326:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800032a:	fa1f fe8c 	uxth.w	lr, ip
 800032e:	2101      	movs	r1, #1
 8000330:	fbb2 f5f7 	udiv	r5, r2, r7
 8000334:	fb07 2015 	mls	r0, r7, r5, r2
 8000338:	0c22      	lsrs	r2, r4, #16
 800033a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800033e:	fb0e f005 	mul.w	r0, lr, r5
 8000342:	4290      	cmp	r0, r2
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x124>
 8000346:	eb1c 0202 	adds.w	r2, ip, r2
 800034a:	f105 38ff 	add.w	r8, r5, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x122>
 8000350:	4290      	cmp	r0, r2
 8000352:	f200 80cb 	bhi.w	80004ec <__udivmoddi4+0x2b8>
 8000356:	4645      	mov	r5, r8
 8000358:	1a12      	subs	r2, r2, r0
 800035a:	b2a4      	uxth	r4, r4
 800035c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000360:	fb07 2210 	mls	r2, r7, r0, r2
 8000364:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000368:	fb0e fe00 	mul.w	lr, lr, r0
 800036c:	45a6      	cmp	lr, r4
 800036e:	d908      	bls.n	8000382 <__udivmoddi4+0x14e>
 8000370:	eb1c 0404 	adds.w	r4, ip, r4
 8000374:	f100 32ff 	add.w	r2, r0, #4294967295
 8000378:	d202      	bcs.n	8000380 <__udivmoddi4+0x14c>
 800037a:	45a6      	cmp	lr, r4
 800037c:	f200 80bb 	bhi.w	80004f6 <__udivmoddi4+0x2c2>
 8000380:	4610      	mov	r0, r2
 8000382:	eba4 040e 	sub.w	r4, r4, lr
 8000386:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800038a:	e79f      	b.n	80002cc <__udivmoddi4+0x98>
 800038c:	f1c1 0720 	rsb	r7, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 fc07 	lsr.w	ip, r2, r7
 8000396:	ea4c 0c03 	orr.w	ip, ip, r3
 800039a:	fa05 f401 	lsl.w	r4, r5, r1
 800039e:	fa20 f307 	lsr.w	r3, r0, r7
 80003a2:	40fd      	lsrs	r5, r7
 80003a4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	fb09 5518 	mls	r5, r9, r8, r5
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003bc:	fb08 f50e 	mul.w	r5, r8, lr
 80003c0:	42a5      	cmp	r5, r4
 80003c2:	fa02 f201 	lsl.w	r2, r2, r1
 80003c6:	fa00 f001 	lsl.w	r0, r0, r1
 80003ca:	d90b      	bls.n	80003e4 <__udivmoddi4+0x1b0>
 80003cc:	eb1c 0404 	adds.w	r4, ip, r4
 80003d0:	f108 3aff 	add.w	sl, r8, #4294967295
 80003d4:	f080 8088 	bcs.w	80004e8 <__udivmoddi4+0x2b4>
 80003d8:	42a5      	cmp	r5, r4
 80003da:	f240 8085 	bls.w	80004e8 <__udivmoddi4+0x2b4>
 80003de:	f1a8 0802 	sub.w	r8, r8, #2
 80003e2:	4464      	add	r4, ip
 80003e4:	1b64      	subs	r4, r4, r5
 80003e6:	b29d      	uxth	r5, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003f4:	fb03 fe0e 	mul.w	lr, r3, lr
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1da>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f103 35ff 	add.w	r5, r3, #4294967295
 8000404:	d26c      	bcs.n	80004e0 <__udivmoddi4+0x2ac>
 8000406:	45a6      	cmp	lr, r4
 8000408:	d96a      	bls.n	80004e0 <__udivmoddi4+0x2ac>
 800040a:	3b02      	subs	r3, #2
 800040c:	4464      	add	r4, ip
 800040e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000412:	fba3 9502 	umull	r9, r5, r3, r2
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	42ac      	cmp	r4, r5
 800041c:	46c8      	mov	r8, r9
 800041e:	46ae      	mov	lr, r5
 8000420:	d356      	bcc.n	80004d0 <__udivmoddi4+0x29c>
 8000422:	d053      	beq.n	80004cc <__udivmoddi4+0x298>
 8000424:	b156      	cbz	r6, 800043c <__udivmoddi4+0x208>
 8000426:	ebb0 0208 	subs.w	r2, r0, r8
 800042a:	eb64 040e 	sbc.w	r4, r4, lr
 800042e:	fa04 f707 	lsl.w	r7, r4, r7
 8000432:	40ca      	lsrs	r2, r1
 8000434:	40cc      	lsrs	r4, r1
 8000436:	4317      	orrs	r7, r2
 8000438:	e9c6 7400 	strd	r7, r4, [r6]
 800043c:	4618      	mov	r0, r3
 800043e:	2100      	movs	r1, #0
 8000440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000444:	f1c3 0120 	rsb	r1, r3, #32
 8000448:	fa02 fc03 	lsl.w	ip, r2, r3
 800044c:	fa20 f201 	lsr.w	r2, r0, r1
 8000450:	fa25 f101 	lsr.w	r1, r5, r1
 8000454:	409d      	lsls	r5, r3
 8000456:	432a      	orrs	r2, r5
 8000458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800045c:	fa1f fe8c 	uxth.w	lr, ip
 8000460:	fbb1 f0f7 	udiv	r0, r1, r7
 8000464:	fb07 1510 	mls	r5, r7, r0, r1
 8000468:	0c11      	lsrs	r1, r2, #16
 800046a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800046e:	fb00 f50e 	mul.w	r5, r0, lr
 8000472:	428d      	cmp	r5, r1
 8000474:	fa04 f403 	lsl.w	r4, r4, r3
 8000478:	d908      	bls.n	800048c <__udivmoddi4+0x258>
 800047a:	eb1c 0101 	adds.w	r1, ip, r1
 800047e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000482:	d22f      	bcs.n	80004e4 <__udivmoddi4+0x2b0>
 8000484:	428d      	cmp	r5, r1
 8000486:	d92d      	bls.n	80004e4 <__udivmoddi4+0x2b0>
 8000488:	3802      	subs	r0, #2
 800048a:	4461      	add	r1, ip
 800048c:	1b49      	subs	r1, r1, r5
 800048e:	b292      	uxth	r2, r2
 8000490:	fbb1 f5f7 	udiv	r5, r1, r7
 8000494:	fb07 1115 	mls	r1, r7, r5, r1
 8000498:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800049c:	fb05 f10e 	mul.w	r1, r5, lr
 80004a0:	4291      	cmp	r1, r2
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x282>
 80004a4:	eb1c 0202 	adds.w	r2, ip, r2
 80004a8:	f105 38ff 	add.w	r8, r5, #4294967295
 80004ac:	d216      	bcs.n	80004dc <__udivmoddi4+0x2a8>
 80004ae:	4291      	cmp	r1, r2
 80004b0:	d914      	bls.n	80004dc <__udivmoddi4+0x2a8>
 80004b2:	3d02      	subs	r5, #2
 80004b4:	4462      	add	r2, ip
 80004b6:	1a52      	subs	r2, r2, r1
 80004b8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004bc:	e738      	b.n	8000330 <__udivmoddi4+0xfc>
 80004be:	4631      	mov	r1, r6
 80004c0:	4630      	mov	r0, r6
 80004c2:	e708      	b.n	80002d6 <__udivmoddi4+0xa2>
 80004c4:	4639      	mov	r1, r7
 80004c6:	e6e6      	b.n	8000296 <__udivmoddi4+0x62>
 80004c8:	4610      	mov	r0, r2
 80004ca:	e6fb      	b.n	80002c4 <__udivmoddi4+0x90>
 80004cc:	4548      	cmp	r0, r9
 80004ce:	d2a9      	bcs.n	8000424 <__udivmoddi4+0x1f0>
 80004d0:	ebb9 0802 	subs.w	r8, r9, r2
 80004d4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004d8:	3b01      	subs	r3, #1
 80004da:	e7a3      	b.n	8000424 <__udivmoddi4+0x1f0>
 80004dc:	4645      	mov	r5, r8
 80004de:	e7ea      	b.n	80004b6 <__udivmoddi4+0x282>
 80004e0:	462b      	mov	r3, r5
 80004e2:	e794      	b.n	800040e <__udivmoddi4+0x1da>
 80004e4:	4640      	mov	r0, r8
 80004e6:	e7d1      	b.n	800048c <__udivmoddi4+0x258>
 80004e8:	46d0      	mov	r8, sl
 80004ea:	e77b      	b.n	80003e4 <__udivmoddi4+0x1b0>
 80004ec:	3d02      	subs	r5, #2
 80004ee:	4462      	add	r2, ip
 80004f0:	e732      	b.n	8000358 <__udivmoddi4+0x124>
 80004f2:	4608      	mov	r0, r1
 80004f4:	e70a      	b.n	800030c <__udivmoddi4+0xd8>
 80004f6:	4464      	add	r4, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e742      	b.n	8000382 <__udivmoddi4+0x14e>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000500:	b480      	push	{r7}
 8000502:	b083      	sub	sp, #12
 8000504:	af00      	add	r7, sp, #0
 8000506:	4603      	mov	r3, r0
 8000508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800050a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800050e:	2b00      	cmp	r3, #0
 8000510:	db0b      	blt.n	800052a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	f003 021f 	and.w	r2, r3, #31
 8000518:	4907      	ldr	r1, [pc, #28]	; (8000538 <__NVIC_EnableIRQ+0x38>)
 800051a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800051e:	095b      	lsrs	r3, r3, #5
 8000520:	2001      	movs	r0, #1
 8000522:	fa00 f202 	lsl.w	r2, r0, r2
 8000526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800052a:	bf00      	nop
 800052c:	370c      	adds	r7, #12
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
 8000536:	bf00      	nop
 8000538:	e000e100 	.word	0xe000e100

0800053c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	6039      	str	r1, [r7, #0]
 8000546:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054c:	2b00      	cmp	r3, #0
 800054e:	db0a      	blt.n	8000566 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	b2da      	uxtb	r2, r3
 8000554:	490c      	ldr	r1, [pc, #48]	; (8000588 <__NVIC_SetPriority+0x4c>)
 8000556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800055a:	0112      	lsls	r2, r2, #4
 800055c:	b2d2      	uxtb	r2, r2
 800055e:	440b      	add	r3, r1
 8000560:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000564:	e00a      	b.n	800057c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000566:	683b      	ldr	r3, [r7, #0]
 8000568:	b2da      	uxtb	r2, r3
 800056a:	4908      	ldr	r1, [pc, #32]	; (800058c <__NVIC_SetPriority+0x50>)
 800056c:	79fb      	ldrb	r3, [r7, #7]
 800056e:	f003 030f 	and.w	r3, r3, #15
 8000572:	3b04      	subs	r3, #4
 8000574:	0112      	lsls	r2, r2, #4
 8000576:	b2d2      	uxtb	r2, r2
 8000578:	440b      	add	r3, r1
 800057a:	761a      	strb	r2, [r3, #24]
}
 800057c:	bf00      	nop
 800057e:	370c      	adds	r7, #12
 8000580:	46bd      	mov	sp, r7
 8000582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000586:	4770      	bx	lr
 8000588:	e000e100 	.word	0xe000e100
 800058c:	e000ed00 	.word	0xe000ed00

08000590 <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
 8000598:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 800059a:	4a0c      	ldr	r2, [pc, #48]	; (80005cc <LL_DMA_EnableStream+0x3c>)
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	4413      	add	r3, r2
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	461a      	mov	r2, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	4413      	add	r3, r2
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4908      	ldr	r1, [pc, #32]	; (80005cc <LL_DMA_EnableStream+0x3c>)
 80005ac:	683a      	ldr	r2, [r7, #0]
 80005ae:	440a      	add	r2, r1
 80005b0:	7812      	ldrb	r2, [r2, #0]
 80005b2:	4611      	mov	r1, r2
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	440a      	add	r2, r1
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	6013      	str	r3, [r2, #0]
}
 80005be:	bf00      	nop
 80005c0:	370c      	adds	r7, #12
 80005c2:	46bd      	mov	sp, r7
 80005c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop
 80005cc:	08003b24 	.word	0x08003b24

080005d0 <LL_DMA_ConfigTransfer>:
  *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD
  *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH
  *@retval None
  */
__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Configuration)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	60f8      	str	r0, [r7, #12]
 80005d8:	60b9      	str	r1, [r7, #8]
 80005da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR,
 80005dc:	4a0e      	ldr	r2, [pc, #56]	; (8000618 <LL_DMA_ConfigTransfer+0x48>)
 80005de:	68bb      	ldr	r3, [r7, #8]
 80005e0:	4413      	add	r3, r2
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	461a      	mov	r2, r3
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	4413      	add	r3, r2
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f423 335f 	bic.w	r3, r3, #228352	; 0x37c00
 80005f0:	f423 7378 	bic.w	r3, r3, #992	; 0x3e0
 80005f4:	4908      	ldr	r1, [pc, #32]	; (8000618 <LL_DMA_ConfigTransfer+0x48>)
 80005f6:	68ba      	ldr	r2, [r7, #8]
 80005f8:	440a      	add	r2, r1
 80005fa:	7812      	ldrb	r2, [r2, #0]
 80005fc:	4611      	mov	r1, r2
 80005fe:	68fa      	ldr	r2, [r7, #12]
 8000600:	440a      	add	r2, r1
 8000602:	4611      	mov	r1, r2
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	4313      	orrs	r3, r2
 8000608:	600b      	str	r3, [r1, #0]
             DMA_SxCR_DIR | DMA_SxCR_CIRC | DMA_SxCR_PINC | DMA_SxCR_MINC | DMA_SxCR_PSIZE | DMA_SxCR_MSIZE | DMA_SxCR_PL | DMA_SxCR_PFCTRL,
             Configuration);
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	08003b24 	.word	0x08003b24

0800061c <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 800061c:	b480      	push	{r7}
 800061e:	b085      	sub	sp, #20
 8000620:	af00      	add	r7, sp, #0
 8000622:	60f8      	str	r0, [r7, #12]
 8000624:	60b9      	str	r1, [r7, #8]
 8000626:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8000628:	4a0d      	ldr	r2, [pc, #52]	; (8000660 <LL_DMA_SetDataLength+0x44>)
 800062a:	68bb      	ldr	r3, [r7, #8]
 800062c:	4413      	add	r3, r2
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	461a      	mov	r2, r3
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	4413      	add	r3, r2
 8000636:	685b      	ldr	r3, [r3, #4]
 8000638:	0c1b      	lsrs	r3, r3, #16
 800063a:	041b      	lsls	r3, r3, #16
 800063c:	4908      	ldr	r1, [pc, #32]	; (8000660 <LL_DMA_SetDataLength+0x44>)
 800063e:	68ba      	ldr	r2, [r7, #8]
 8000640:	440a      	add	r2, r1
 8000642:	7812      	ldrb	r2, [r2, #0]
 8000644:	4611      	mov	r1, r2
 8000646:	68fa      	ldr	r2, [r7, #12]
 8000648:	440a      	add	r2, r1
 800064a:	4611      	mov	r1, r2
 800064c:	687a      	ldr	r2, [r7, #4]
 800064e:	4313      	orrs	r3, r2
 8000650:	604b      	str	r3, [r1, #4]
}
 8000652:	bf00      	nop
 8000654:	3714      	adds	r7, #20
 8000656:	46bd      	mov	sp, r7
 8000658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	08003b24 	.word	0x08003b24

08000664 <LL_DMA_GetDataLength>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval Between 0 to 0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef* DMAx, uint32_t Stream)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT));
 800066e:	4a07      	ldr	r2, [pc, #28]	; (800068c <LL_DMA_GetDataLength+0x28>)
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	4413      	add	r3, r2
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	461a      	mov	r2, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4413      	add	r3, r2
 800067c:	685b      	ldr	r3, [r3, #4]
 800067e:	b29b      	uxth	r3, r3
}
 8000680:	4618      	mov	r0, r3
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	08003b24 	.word	0x08003b24

08000690 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)
{
 8000690:	b480      	push	{r7}
 8000692:	b085      	sub	sp, #20
 8000694:	af00      	add	r7, sp, #0
 8000696:	60f8      	str	r0, [r7, #12]
 8000698:	60b9      	str	r1, [r7, #8]
 800069a:	607a      	str	r2, [r7, #4]
 800069c:	603b      	str	r3, [r7, #0]
  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 800069e:	69bb      	ldr	r3, [r7, #24]
 80006a0:	2b40      	cmp	r3, #64	; 0x40
 80006a2:	d114      	bne.n	80006ce <LL_DMA_ConfigAddresses+0x3e>
  {
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, SrcAddress);
 80006a4:	4a17      	ldr	r2, [pc, #92]	; (8000704 <LL_DMA_ConfigAddresses+0x74>)
 80006a6:	68bb      	ldr	r3, [r7, #8]
 80006a8:	4413      	add	r3, r2
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	461a      	mov	r2, r3
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	4413      	add	r3, r2
 80006b2:	461a      	mov	r2, r3
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, DstAddress);
 80006b8:	4a12      	ldr	r2, [pc, #72]	; (8000704 <LL_DMA_ConfigAddresses+0x74>)
 80006ba:	68bb      	ldr	r3, [r7, #8]
 80006bc:	4413      	add	r3, r2
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	461a      	mov	r2, r3
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	4413      	add	r3, r2
 80006c6:	461a      	mov	r2, r3
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
  }
}
 80006cc:	e013      	b.n	80006f6 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
 80006ce:	4a0d      	ldr	r2, [pc, #52]	; (8000704 <LL_DMA_ConfigAddresses+0x74>)
 80006d0:	68bb      	ldr	r3, [r7, #8]
 80006d2:	4413      	add	r3, r2
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	461a      	mov	r2, r3
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	4413      	add	r3, r2
 80006dc:	461a      	mov	r2, r3
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
 80006e2:	4a08      	ldr	r2, [pc, #32]	; (8000704 <LL_DMA_ConfigAddresses+0x74>)
 80006e4:	68bb      	ldr	r3, [r7, #8]
 80006e6:	4413      	add	r3, r2
 80006e8:	781b      	ldrb	r3, [r3, #0]
 80006ea:	461a      	mov	r2, r3
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	4413      	add	r3, r2
 80006f0:	461a      	mov	r2, r3
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	60d3      	str	r3, [r2, #12]
}
 80006f6:	bf00      	nop
 80006f8:	3714      	adds	r7, #20
 80006fa:	46bd      	mov	sp, r7
 80006fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000700:	4770      	bx	lr
 8000702:	bf00      	nop
 8000704:	08003b24 	.word	0x08003b24

08000708 <LL_DMA_IsActiveFlag_TC5>:
  * @rmtoll HISR  TCIF0    LL_DMA_IsActiveFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF5)==(DMA_HISR_TCIF5));
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	685b      	ldr	r3, [r3, #4]
 8000714:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000718:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800071c:	bf0c      	ite	eq
 800071e:	2301      	moveq	r3, #1
 8000720:	2300      	movne	r3, #0
 8000722:	b2db      	uxtb	r3, r3
}
 8000724:	4618      	mov	r0, r3
 8000726:	370c      	adds	r7, #12
 8000728:	46bd      	mov	sp, r7
 800072a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072e:	4770      	bx	lr

08000730 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll HISR  TCIF6    LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	685b      	ldr	r3, [r3, #4]
 800073c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000740:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000744:	bf0c      	ite	eq
 8000746:	2301      	moveq	r3, #1
 8000748:	2300      	movne	r3, #0
 800074a:	b2db      	uxtb	r3, r3
}
 800074c:	4618      	mov	r0, r3
 800074e:	370c      	adds	r7, #12
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr

08000758 <LL_DMA_IsActiveFlag_TE5>:
  * @rmtoll HISR  TEIF0    LL_DMA_IsActiveFlag_TE5
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
{
 8000758:	b480      	push	{r7}
 800075a:	b083      	sub	sp, #12
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF5)==(DMA_HISR_TEIF5));
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000768:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800076c:	bf0c      	ite	eq
 800076e:	2301      	moveq	r3, #1
 8000770:	2300      	movne	r3, #0
 8000772:	b2db      	uxtb	r3, r3
}
 8000774:	4618      	mov	r0, r3
 8000776:	370c      	adds	r7, #12
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr

08000780 <LL_DMA_IsActiveFlag_TE6>:
  * @rmtoll HISR  TEIF6    LL_DMA_IsActiveFlag_TE6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF6)==(DMA_HISR_TEIF6));
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000790:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8000794:	bf0c      	ite	eq
 8000796:	2301      	moveq	r3, #1
 8000798:	2300      	movne	r3, #0
 800079a:	b2db      	uxtb	r3, r3
}
 800079c:	4618      	mov	r0, r3
 800079e:	370c      	adds	r7, #12
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr

080007a8 <LL_DMA_ClearFlag_TC5>:
  * @rmtoll HIFCR  CTCIF5    LL_DMA_ClearFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF5);
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80007b6:	60da      	str	r2, [r3, #12]
}
 80007b8:	bf00      	nop
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr

080007c4 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll HIFCR  CTCIF6    LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 80007c4:	b480      	push	{r7}
 80007c6:	b083      	sub	sp, #12
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80007d2:	60da      	str	r2, [r3, #12]
}
 80007d4:	bf00      	nop
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr

080007e0 <LL_DMA_ClearFlag_TE5>:
  * @rmtoll HIFCR  CTEIF5    LL_DMA_ClearFlag_TE5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF5);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007ee:	60da      	str	r2, [r3, #12]
}
 80007f0:	bf00      	nop
 80007f2:	370c      	adds	r7, #12
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr

080007fc <LL_DMA_ClearFlag_TE6>:
  * @rmtoll HIFCR  CTEIF6    LL_DMA_ClearFlag_TE6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)
{
 80007fc:	b480      	push	{r7}
 80007fe:	b083      	sub	sp, #12
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF6);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800080a:	60da      	str	r2, [r3, #12]
}
 800080c:	bf00      	nop
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000816:	4770      	bx	lr

08000818 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000818:	b480      	push	{r7}
 800081a:	b083      	sub	sp, #12
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TEIE);
 8000822:	4a0c      	ldr	r2, [pc, #48]	; (8000854 <LL_DMA_EnableIT_TE+0x3c>)
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	4413      	add	r3, r2
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	461a      	mov	r2, r3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	4413      	add	r3, r2
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4908      	ldr	r1, [pc, #32]	; (8000854 <LL_DMA_EnableIT_TE+0x3c>)
 8000834:	683a      	ldr	r2, [r7, #0]
 8000836:	440a      	add	r2, r1
 8000838:	7812      	ldrb	r2, [r2, #0]
 800083a:	4611      	mov	r1, r2
 800083c:	687a      	ldr	r2, [r7, #4]
 800083e:	440a      	add	r2, r1
 8000840:	f043 0304 	orr.w	r3, r3, #4
 8000844:	6013      	str	r3, [r2, #0]
}
 8000846:	bf00      	nop
 8000848:	370c      	adds	r7, #12
 800084a:	46bd      	mov	sp, r7
 800084c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000850:	4770      	bx	lr
 8000852:	bf00      	nop
 8000854:	08003b24 	.word	0x08003b24

08000858 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8000862:	4a0c      	ldr	r2, [pc, #48]	; (8000894 <LL_DMA_EnableIT_TC+0x3c>)
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	4413      	add	r3, r2
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	461a      	mov	r2, r3
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	4413      	add	r3, r2
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	4908      	ldr	r1, [pc, #32]	; (8000894 <LL_DMA_EnableIT_TC+0x3c>)
 8000874:	683a      	ldr	r2, [r7, #0]
 8000876:	440a      	add	r2, r1
 8000878:	7812      	ldrb	r2, [r2, #0]
 800087a:	4611      	mov	r1, r2
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	440a      	add	r2, r1
 8000880:	f043 0310 	orr.w	r3, r3, #16
 8000884:	6013      	str	r3, [r2, #0]
}
 8000886:	bf00      	nop
 8000888:	370c      	adds	r7, #12
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	08003b24 	.word	0x08003b24

08000898 <LL_DMA_DisableIT_HT>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_HTIE);
 80008a2:	4a0c      	ldr	r2, [pc, #48]	; (80008d4 <LL_DMA_DisableIT_HT+0x3c>)
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	4413      	add	r3, r2
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	461a      	mov	r2, r3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	4413      	add	r3, r2
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	4908      	ldr	r1, [pc, #32]	; (80008d4 <LL_DMA_DisableIT_HT+0x3c>)
 80008b4:	683a      	ldr	r2, [r7, #0]
 80008b6:	440a      	add	r2, r1
 80008b8:	7812      	ldrb	r2, [r2, #0]
 80008ba:	4611      	mov	r1, r2
 80008bc:	687a      	ldr	r2, [r7, #4]
 80008be:	440a      	add	r2, r1
 80008c0:	f023 0308 	bic.w	r3, r3, #8
 80008c4:	6013      	str	r3, [r2, #0]
}
 80008c6:	bf00      	nop
 80008c8:	370c      	adds	r7, #12
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	08003b24 	.word	0x08003b24

080008d8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80008d8:	b480      	push	{r7}
 80008da:	b085      	sub	sp, #20
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80008e0:	4b08      	ldr	r3, [pc, #32]	; (8000904 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008e4:	4907      	ldr	r1, [pc, #28]	; (8000904 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4313      	orrs	r3, r2
 80008ea:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80008ec:	4b05      	ldr	r3, [pc, #20]	; (8000904 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80008ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	4013      	ands	r3, r2
 80008f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80008f6:	68fb      	ldr	r3, [r7, #12]
}
 80008f8:	bf00      	nop
 80008fa:	3714      	adds	r7, #20
 80008fc:	46bd      	mov	sp, r7
 80008fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000902:	4770      	bx	lr
 8000904:	40023800 	.word	0x40023800

08000908 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll SR           IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx)
{
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f003 0310 	and.w	r3, r3, #16
 8000918:	2b10      	cmp	r3, #16
 800091a:	bf0c      	ite	eq
 800091c:	2301      	moveq	r3, #1
 800091e:	2300      	movne	r3, #0
 8000920:	b2db      	uxtb	r3, r3
}
 8000922:	4618      	mov	r0, r3
 8000924:	370c      	adds	r7, #12
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr

0800092e <LL_USART_ClearFlag_IDLE>:
  * @rmtoll SR           IDLE          LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 800092e:	b480      	push	{r7}
 8000930:	b085      	sub	sp, #20
 8000932:	af00      	add	r7, sp, #0
 8000934:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800093c:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8000944:	68fb      	ldr	r3, [r7, #12]
}
 8000946:	bf00      	nop
 8000948:	3714      	adds	r7, #20
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr

08000952 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8000952:	b480      	push	{r7}
 8000954:	b089      	sub	sp, #36	; 0x24
 8000956:	af00      	add	r7, sp, #0
 8000958:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	330c      	adds	r3, #12
 800095e:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	e853 3f00 	ldrex	r3, [r3]
 8000966:	60bb      	str	r3, [r7, #8]
   return(result);
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	f043 0310 	orr.w	r3, r3, #16
 800096e:	61fb      	str	r3, [r7, #28]
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	330c      	adds	r3, #12
 8000974:	69fa      	ldr	r2, [r7, #28]
 8000976:	61ba      	str	r2, [r7, #24]
 8000978:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800097a:	6979      	ldr	r1, [r7, #20]
 800097c:	69ba      	ldr	r2, [r7, #24]
 800097e:	e841 2300 	strex	r3, r2, [r1]
 8000982:	613b      	str	r3, [r7, #16]
   return(result);
 8000984:	693b      	ldr	r3, [r7, #16]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d1e7      	bne.n	800095a <LL_USART_EnableIT_IDLE+0x8>
}
 800098a:	bf00      	nop
 800098c:	bf00      	nop
 800098e:	3724      	adds	r7, #36	; 0x24
 8000990:	46bd      	mov	sp, r7
 8000992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000996:	4770      	bx	lr

08000998 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8000998:	b480      	push	{r7}
 800099a:	b089      	sub	sp, #36	; 0x24
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	3314      	adds	r3, #20
 80009a4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	e853 3f00 	ldrex	r3, [r3]
 80009ac:	60bb      	str	r3, [r7, #8]
   return(result);
 80009ae:	68bb      	ldr	r3, [r7, #8]
 80009b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009b4:	61fb      	str	r3, [r7, #28]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	3314      	adds	r3, #20
 80009ba:	69fa      	ldr	r2, [r7, #28]
 80009bc:	61ba      	str	r2, [r7, #24]
 80009be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80009c0:	6979      	ldr	r1, [r7, #20]
 80009c2:	69ba      	ldr	r2, [r7, #24]
 80009c4:	e841 2300 	strex	r3, r2, [r1]
 80009c8:	613b      	str	r3, [r7, #16]
   return(result);
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d1e7      	bne.n	80009a0 <LL_USART_EnableDMAReq_RX+0x8>
}
 80009d0:	bf00      	nop
 80009d2:	bf00      	nop
 80009d4:	3724      	adds	r7, #36	; 0x24
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr

080009de <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 80009de:	b480      	push	{r7}
 80009e0:	b089      	sub	sp, #36	; 0x24
 80009e2:	af00      	add	r7, sp, #0
 80009e4:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	3314      	adds	r3, #20
 80009ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80009ec:	68fb      	ldr	r3, [r7, #12]
 80009ee:	e853 3f00 	ldrex	r3, [r3]
 80009f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009fa:	61fb      	str	r3, [r7, #28]
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	3314      	adds	r3, #20
 8000a00:	69fa      	ldr	r2, [r7, #28]
 8000a02:	61ba      	str	r2, [r7, #24]
 8000a04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000a06:	6979      	ldr	r1, [r7, #20]
 8000a08:	69ba      	ldr	r2, [r7, #24]
 8000a0a:	e841 2300 	strex	r3, r2, [r1]
 8000a0e:	613b      	str	r3, [r7, #16]
   return(result);
 8000a10:	693b      	ldr	r3, [r7, #16]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d1e7      	bne.n	80009e6 <LL_USART_EnableDMAReq_TX+0x8>
}
 8000a16:	bf00      	nop
 8000a18:	bf00      	nop
 8000a1a:	3724      	adds	r7, #36	; 0x24
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr

08000a24 <LL_USART_DMA_GetRegAddr>:
  * @note   Address of Data Register is valid for both Transmit and Receive transfers.
  * @param  USARTx USART Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  /* return address of DR register */
  return ((uint32_t) &(USARTx->DR));
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	3304      	adds	r3, #4
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <LL_UART_DMA_RX_Config>:
 * @Function_Brief  : Config function for LL Uart Rx. Use this function in the
 * 					  MX_USART2_UART_Init() or use after UART and DMA Init func.
 ******************************************************************************/

void LL_UART_DMA_RX_Config(USART_TypeDef *USARTx ,DMA_TypeDef *DMAx, uint32_t Periphs ,
		uint32_t Stream, IRQn_Type IRQn, uint8_t DstAddress[], uint8_t Rx_Buffer_Size) {
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b086      	sub	sp, #24
 8000a40:	af02      	add	r7, sp, #8
 8000a42:	60f8      	str	r0, [r7, #12]
 8000a44:	60b9      	str	r1, [r7, #8]
 8000a46:	607a      	str	r2, [r7, #4]
 8000a48:	603b      	str	r3, [r7, #0]

	// Enable DMA Clock.
	LL_AHB1_GRP1_EnableClock(Periphs);
 8000a4a:	6878      	ldr	r0, [r7, #4]
 8000a4c:	f7ff ff44 	bl	80008d8 <LL_AHB1_GRP1_EnableClock>

	/*ENABLE DMA NVIC PRIOTIRY*/
	NVIC_SetPriority(IRQn, 0);
 8000a50:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8000a54:	2100      	movs	r1, #0
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fd70 	bl	800053c <__NVIC_SetPriority>

	/*ENABLE DMA NVIC IRQN*/
	NVIC_EnableIRQ(IRQn);
 8000a5c:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff fd4d 	bl	8000500 <__NVIC_EnableIRQ>

	/*CONFIGURE DMA TRANSFER*/
	LL_DMA_ConfigTransfer(	 DMAx, Stream,
 8000a66:	4a15      	ldr	r2, [pc, #84]	; (8000abc <LL_UART_DMA_RX_Config+0x80>)
 8000a68:	6839      	ldr	r1, [r7, #0]
 8000a6a:	68b8      	ldr	r0, [r7, #8]
 8000a6c:	f7ff fdb0 	bl	80005d0 <LL_DMA_ConfigTransfer>
	  						 LL_DMA_MEMORY_INCREMENT			|
	  						 LL_DMA_PDATAALIGN_BYTE				|
	  						 LL_DMA_MDATAALIGN_BYTE				);

	/*Configure transfer address and direction*/
	LL_DMA_ConfigAddresses(	 DMAx,
 8000a70:	68f8      	ldr	r0, [r7, #12]
 8000a72:	f7ff ffd7 	bl	8000a24 <LL_USART_DMA_GetRegAddr>
 8000a76:	4602      	mov	r2, r0
 8000a78:	69fb      	ldr	r3, [r7, #28]
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	9100      	str	r1, [sp, #0]
 8000a7e:	6839      	ldr	r1, [r7, #0]
 8000a80:	68b8      	ldr	r0, [r7, #8]
 8000a82:	f7ff fe05 	bl	8000690 <LL_DMA_ConfigAddresses>
							 LL_USART_DMA_GetRegAddr(USARTx),
	  		  	  	  	  	 (uint32_t)DstAddress,
							 LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	/* Set data lenght */
	LL_DMA_SetDataLength(DMAx, Stream, Rx_Buffer_Size);
 8000a86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	6839      	ldr	r1, [r7, #0]
 8000a8e:	68b8      	ldr	r0, [r7, #8]
 8000a90:	f7ff fdc4 	bl	800061c <LL_DMA_SetDataLength>

	/* Enable DMA Complate, IDLE and Error Interrupt. */
	LL_DMA_EnableIT_TC(DMAx, Stream);
 8000a94:	6839      	ldr	r1, [r7, #0]
 8000a96:	68b8      	ldr	r0, [r7, #8]
 8000a98:	f7ff fede 	bl	8000858 <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMAx, Stream);
 8000a9c:	6839      	ldr	r1, [r7, #0]
 8000a9e:	68b8      	ldr	r0, [r7, #8]
 8000aa0:	f7ff feba 	bl	8000818 <LL_DMA_EnableIT_TE>
	/* Disable Half Transfer Complate Interrupt*/
	LL_DMA_DisableIT_HT(DMAx, Stream);
 8000aa4:	6839      	ldr	r1, [r7, #0]
 8000aa6:	68b8      	ldr	r0, [r7, #8]
 8000aa8:	f7ff fef6 	bl	8000898 <LL_DMA_DisableIT_HT>

	/* Enable to UART IDLE*/
	LL_USART_EnableIT_IDLE(USARTx);
 8000aac:	68f8      	ldr	r0, [r7, #12]
 8000aae:	f7ff ff50 	bl	8000952 <LL_USART_EnableIT_IDLE>
}
 8000ab2:	bf00      	nop
 8000ab4:	3710      	adds	r7, #16
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	00020500 	.word	0x00020500

08000ac0 <LL_UART_DMA_TX_Config>:
 * @Function_Brief  : Config function for LL Uart Tx. Use this function in the
 * 					  MX_USART2_UART_Init() or use after UART and DMA Init func.
 ******************************************************************************/

void LL_UART_DMA_TX_Config(USART_TypeDef *USARTx ,DMA_TypeDef *DMAx, uint32_t Periphs ,
		uint32_t Stream, IRQn_Type IRQn, uint8_t SourceAddress[], uint8_t Tx_Buffer_Size) {
 8000ac0:	b590      	push	{r4, r7, lr}
 8000ac2:	b087      	sub	sp, #28
 8000ac4:	af02      	add	r7, sp, #8
 8000ac6:	60f8      	str	r0, [r7, #12]
 8000ac8:	60b9      	str	r1, [r7, #8]
 8000aca:	607a      	str	r2, [r7, #4]
 8000acc:	603b      	str	r3, [r7, #0]


	  LL_AHB1_GRP1_EnableClock(Periphs);
 8000ace:	6878      	ldr	r0, [r7, #4]
 8000ad0:	f7ff ff02 	bl	80008d8 <LL_AHB1_GRP1_EnableClock>

	  /*ENABLE DMA NVIC PRIOTIRY*/

	  NVIC_SetPriority(IRQn, 0);
 8000ad4:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8000ad8:	2100      	movs	r1, #0
 8000ada:	4618      	mov	r0, r3
 8000adc:	f7ff fd2e 	bl	800053c <__NVIC_SetPriority>

	  /*ENABLE DMA NVIC IRQN*/

	  NVIC_EnableIRQ(IRQn);
 8000ae0:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f7ff fd0b 	bl	8000500 <__NVIC_EnableIRQ>

	  /*CONFIGURE DMA TRANSFER*/
	  LL_DMA_ConfigTransfer(DMAx, Stream,
 8000aea:	4a14      	ldr	r2, [pc, #80]	; (8000b3c <LL_UART_DMA_TX_Config+0x7c>)
 8000aec:	6839      	ldr	r1, [r7, #0]
 8000aee:	68b8      	ldr	r0, [r7, #8]
 8000af0:	f7ff fd6e 	bl	80005d0 <LL_DMA_ConfigTransfer>
							 LL_DMA_PDATAALIGN_BYTE				|
							 LL_DMA_MDATAALIGN_BYTE				);

	  /*Configure transfer address and direction*/

	  LL_DMA_ConfigAddresses(DMAx,
 8000af4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8000af6:	68f8      	ldr	r0, [r7, #12]
 8000af8:	f7ff ff94 	bl	8000a24 <LL_USART_DMA_GetRegAddr>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2240      	movs	r2, #64	; 0x40
 8000b00:	9200      	str	r2, [sp, #0]
 8000b02:	4622      	mov	r2, r4
 8000b04:	6839      	ldr	r1, [r7, #0]
 8000b06:	68b8      	ldr	r0, [r7, #8]
 8000b08:	f7ff fdc2 	bl	8000690 <LL_DMA_ConfigAddresses>
							 LL_USART_DMA_GetRegAddr(USARTx) ,
							 LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	  /* Set data lenght */

	  LL_DMA_SetDataLength(DMAx, Stream, Tx_Buffer_Size);
 8000b0c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000b10:	461a      	mov	r2, r3
 8000b12:	6839      	ldr	r1, [r7, #0]
 8000b14:	68b8      	ldr	r0, [r7, #8]
 8000b16:	f7ff fd81 	bl	800061c <LL_DMA_SetDataLength>


	  LL_DMA_EnableIT_TC(DMAx, Stream);
 8000b1a:	6839      	ldr	r1, [r7, #0]
 8000b1c:	68b8      	ldr	r0, [r7, #8]
 8000b1e:	f7ff fe9b 	bl	8000858 <LL_DMA_EnableIT_TC>
	  LL_DMA_EnableIT_TE(DMAx, Stream);
 8000b22:	6839      	ldr	r1, [r7, #0]
 8000b24:	68b8      	ldr	r0, [r7, #8]
 8000b26:	f7ff fe77 	bl	8000818 <LL_DMA_EnableIT_TE>
	  LL_DMA_DisableIT_HT(DMAx, Stream);
 8000b2a:	6839      	ldr	r1, [r7, #0]
 8000b2c:	68b8      	ldr	r0, [r7, #8]
 8000b2e:	f7ff feb3 	bl	8000898 <LL_DMA_DisableIT_HT>

}
 8000b32:	bf00      	nop
 8000b34:	3714      	adds	r7, #20
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd90      	pop	{r4, r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	00020440 	.word	0x00020440

08000b40 <LL_UART_DMA_RX_Start>:
 * @Function_Input  : USARTx, DMAx, Stream
 * @Function_Output : None
 * @Function_Brief  : Start func. Uart Rx LL
 ******************************************************************************/

void LL_UART_DMA_RX_Start(USART_TypeDef *USARTx, DMA_TypeDef *DMAx, uint32_t Stream){
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	60f8      	str	r0, [r7, #12]
 8000b48:	60b9      	str	r1, [r7, #8]
 8000b4a:	607a      	str	r2, [r7, #4]

	LL_USART_EnableDMAReq_RX(USARTx);
 8000b4c:	68f8      	ldr	r0, [r7, #12]
 8000b4e:	f7ff ff23 	bl	8000998 <LL_USART_EnableDMAReq_RX>
	LL_DMA_EnableStream(DMAx, Stream);
 8000b52:	6879      	ldr	r1, [r7, #4]
 8000b54:	68b8      	ldr	r0, [r7, #8]
 8000b56:	f7ff fd1b 	bl	8000590 <LL_DMA_EnableStream>

}
 8000b5a:	bf00      	nop
 8000b5c:	3710      	adds	r7, #16
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <LL_UART_DMA_TX_Start>:
 * @Function_Input  : USARTx, DMAx, Stream
 * @Function_Output : None
 * @Function_Brief  : Start func. Uart Rx LL
 ******************************************************************************/

void LL_UART_DMA_TX_Start(USART_TypeDef *USARTx, DMA_TypeDef *DMAx, uint32_t Stream){
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b084      	sub	sp, #16
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	60f8      	str	r0, [r7, #12]
 8000b6a:	60b9      	str	r1, [r7, #8]
 8000b6c:	607a      	str	r2, [r7, #4]

	LL_USART_EnableDMAReq_TX(USARTx);
 8000b6e:	68f8      	ldr	r0, [r7, #12]
 8000b70:	f7ff ff35 	bl	80009de <LL_USART_EnableDMAReq_TX>
	LL_DMA_EnableStream(DMAx, Stream);
 8000b74:	6879      	ldr	r1, [r7, #4]
 8000b76:	68b8      	ldr	r0, [r7, #8]
 8000b78:	f7ff fd0a 	bl	8000590 <LL_DMA_EnableStream>

}
 8000b7c:	bf00      	nop
 8000b7e:	3710      	adds	r7, #16
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}

08000b84 <LL_UART_DMA_RX_Interrupt>:
 * @Function_Input  : DMAx
 * @Function_Output : None
 * @Function_Brief  : DMA RX Interrupt func.
 ******************************************************************************/

void LL_UART_DMA_RX_Interrupt(DMA_TypeDef *DMAx){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]

	if(LL_DMA_IsActiveFlag_TC5(DMAx)){ // User should change LL_DMA_IsActiveFlag_TCx with the correct stream.
 8000b8c:	6878      	ldr	r0, [r7, #4]
 8000b8e:	f7ff fdbb 	bl	8000708 <LL_DMA_IsActiveFlag_TC5>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d006      	beq.n	8000ba6 <LL_UART_DMA_RX_Interrupt+0x22>

			LL_DMA_ClearFlag_TC5(DMAx);
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f7ff fe05 	bl	80007a8 <LL_DMA_ClearFlag_TC5>

			Rx_Cmplt = 1;
 8000b9e:	4b0a      	ldr	r3, [pc, #40]	; (8000bc8 <LL_UART_DMA_RX_Interrupt+0x44>)
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	701a      	strb	r2, [r3, #0]

			LL_DMA_ClearFlag_TE5(DMAx);
			Rx_Error = 1;
	}

}
 8000ba4:	e00b      	b.n	8000bbe <LL_UART_DMA_RX_Interrupt+0x3a>
	else if(LL_DMA_IsActiveFlag_TE5(DMAx)){ // User should change LL_DMA_IsActiveFlag_TEx with the correct stream.
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f7ff fdd6 	bl	8000758 <LL_DMA_IsActiveFlag_TE5>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d005      	beq.n	8000bbe <LL_UART_DMA_RX_Interrupt+0x3a>
			LL_DMA_ClearFlag_TE5(DMAx);
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f7ff fe14 	bl	80007e0 <LL_DMA_ClearFlag_TE5>
			Rx_Error = 1;
 8000bb8:	4b04      	ldr	r3, [pc, #16]	; (8000bcc <LL_UART_DMA_RX_Interrupt+0x48>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	701a      	strb	r2, [r3, #0]
}
 8000bbe:	bf00      	nop
 8000bc0:	3708      	adds	r7, #8
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	20000057 	.word	0x20000057
 8000bcc:	20000056 	.word	0x20000056

08000bd0 <LL_UART_DMA_TX_Interrupt>:
 * @Function_Input  : DMAx
 * @Function_Output : None
 * @Function_Brief  : DMA TX Interrupt func.
 ******************************************************************************/

void LL_UART_DMA_TX_Interrupt(DMA_TypeDef *DMAx){
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]

	if(LL_DMA_IsActiveFlag_TC6(DMAx)){ // The user should change LL_DMA_IsActiveFlag_TCx with the correct stream.
 8000bd8:	6878      	ldr	r0, [r7, #4]
 8000bda:	f7ff fda9 	bl	8000730 <LL_DMA_IsActiveFlag_TC6>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d006      	beq.n	8000bf2 <LL_UART_DMA_TX_Interrupt+0x22>

		LL_DMA_ClearFlag_TC6(DMAx);
 8000be4:	6878      	ldr	r0, [r7, #4]
 8000be6:	f7ff fded 	bl	80007c4 <LL_DMA_ClearFlag_TC6>

		Tx_Cmplt = 1;
 8000bea:	4b0a      	ldr	r3, [pc, #40]	; (8000c14 <LL_UART_DMA_TX_Interrupt+0x44>)
 8000bec:	2201      	movs	r2, #1
 8000bee:	701a      	strb	r2, [r3, #0]
		LL_DMA_ClearFlag_TE6(DMAx);

		Tx_Error = 1;
	}

}
 8000bf0:	e00b      	b.n	8000c0a <LL_UART_DMA_TX_Interrupt+0x3a>
	else if(LL_DMA_IsActiveFlag_TE6(DMAx)){ // User should change LL_DMA_IsActiveFlag_TEx with the correct stream.
 8000bf2:	6878      	ldr	r0, [r7, #4]
 8000bf4:	f7ff fdc4 	bl	8000780 <LL_DMA_IsActiveFlag_TE6>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d005      	beq.n	8000c0a <LL_UART_DMA_TX_Interrupt+0x3a>
		LL_DMA_ClearFlag_TE6(DMAx);
 8000bfe:	6878      	ldr	r0, [r7, #4]
 8000c00:	f7ff fdfc 	bl	80007fc <LL_DMA_ClearFlag_TE6>
		Tx_Error = 1;
 8000c04:	4b04      	ldr	r3, [pc, #16]	; (8000c18 <LL_UART_DMA_TX_Interrupt+0x48>)
 8000c06:	2201      	movs	r2, #1
 8000c08:	701a      	strb	r2, [r3, #0]
}
 8000c0a:	bf00      	nop
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000548 	.word	0x20000548
 8000c18:	20000549 	.word	0x20000549

08000c1c <LL_UART_DMA_RX_IDLE_Interrupt>:
 * @Function_Output : None
 * @Function_Brief  : IDLE Interrupt func.
 ******************************************************************************/

void LL_UART_DMA_RX_IDLE_Interrupt(USART_TypeDef *USARTx, DMA_TypeDef *DMAx, uint32_t Stream,
		uint8_t Recieved_Data[], uint8_t Rx_Buffer[]){
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
 8000c28:	603b      	str	r3, [r7, #0]

	if(LL_USART_IsActiveFlag_IDLE(USARTx))
 8000c2a:	68f8      	ldr	r0, [r7, #12]
 8000c2c:	f7ff fe6c 	bl	8000908 <LL_USART_IsActiveFlag_IDLE>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f000 8094 	beq.w	8000d60 <LL_UART_DMA_RX_IDLE_Interrupt+0x144>
	{
		for(uint8_t i=0; i<Rx_Buffer_Size; i++) {
 8000c38:	2300      	movs	r3, #0
 8000c3a:	75fb      	strb	r3, [r7, #23]
 8000c3c:	e007      	b.n	8000c4e <LL_UART_DMA_RX_IDLE_Interrupt+0x32>
			Recieved_Data[i] = 0;	// Reset to Recieved_Data
 8000c3e:	7dfb      	ldrb	r3, [r7, #23]
 8000c40:	683a      	ldr	r2, [r7, #0]
 8000c42:	4413      	add	r3, r2
 8000c44:	2200      	movs	r2, #0
 8000c46:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=0; i<Rx_Buffer_Size; i++) {
 8000c48:	7dfb      	ldrb	r3, [r7, #23]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	75fb      	strb	r3, [r7, #23]
 8000c4e:	7dfb      	ldrb	r3, [r7, #23]
 8000c50:	2b09      	cmp	r3, #9
 8000c52:	d9f4      	bls.n	8000c3e <LL_UART_DMA_RX_IDLE_Interrupt+0x22>
		}

		LL_USART_ClearFlag_IDLE(USARTx); // Clear flag
 8000c54:	68f8      	ldr	r0, [r7, #12]
 8000c56:	f7ff fe6a 	bl	800092e <LL_USART_ClearFlag_IDLE>

		Pos = Rx_Buffer_Size - LL_DMA_GetDataLength(DMAx, Stream);
 8000c5a:	6879      	ldr	r1, [r7, #4]
 8000c5c:	68b8      	ldr	r0, [r7, #8]
 8000c5e:	f7ff fd01 	bl	8000664 <LL_DMA_GetDataLength>
 8000c62:	4603      	mov	r3, r0
 8000c64:	b2db      	uxtb	r3, r3
 8000c66:	f1c3 030a 	rsb	r3, r3, #10
 8000c6a:	b2da      	uxtb	r2, r3
 8000c6c:	4b3e      	ldr	r3, [pc, #248]	; (8000d68 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000c6e:	701a      	strb	r2, [r3, #0]

		if(LL_DMA_GetDataLength(DMAx, Stream) == Rx_Buffer_Size && Pos == 0 && Old_Pos == 0) { // Data Size = Rx_Buffer_Size
 8000c70:	6879      	ldr	r1, [r7, #4]
 8000c72:	68b8      	ldr	r0, [r7, #8]
 8000c74:	f7ff fcf6 	bl	8000664 <LL_DMA_GetDataLength>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b0a      	cmp	r3, #10
 8000c7c:	d119      	bne.n	8000cb2 <LL_UART_DMA_RX_IDLE_Interrupt+0x96>
 8000c7e:	4b3a      	ldr	r3, [pc, #232]	; (8000d68 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d115      	bne.n	8000cb2 <LL_UART_DMA_RX_IDLE_Interrupt+0x96>
 8000c86:	4b39      	ldr	r3, [pc, #228]	; (8000d6c <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d111      	bne.n	8000cb2 <LL_UART_DMA_RX_IDLE_Interrupt+0x96>

			for(uint8_t i=0; i<Rx_Buffer_Size; i++){
 8000c8e:	2300      	movs	r3, #0
 8000c90:	75bb      	strb	r3, [r7, #22]
 8000c92:	e00a      	b.n	8000caa <LL_UART_DMA_RX_IDLE_Interrupt+0x8e>

				Recieved_Data[i] = Rx_Buffer[i];
 8000c94:	7dbb      	ldrb	r3, [r7, #22]
 8000c96:	6a3a      	ldr	r2, [r7, #32]
 8000c98:	441a      	add	r2, r3
 8000c9a:	7dbb      	ldrb	r3, [r7, #22]
 8000c9c:	6839      	ldr	r1, [r7, #0]
 8000c9e:	440b      	add	r3, r1
 8000ca0:	7812      	ldrb	r2, [r2, #0]
 8000ca2:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=0; i<Rx_Buffer_Size; i++){
 8000ca4:	7dbb      	ldrb	r3, [r7, #22]
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	75bb      	strb	r3, [r7, #22]
 8000caa:	7dbb      	ldrb	r3, [r7, #22]
 8000cac:	2b09      	cmp	r3, #9
 8000cae:	d9f1      	bls.n	8000c94 <LL_UART_DMA_RX_IDLE_Interrupt+0x78>
 8000cb0:	e052      	b.n	8000d58 <LL_UART_DMA_RX_IDLE_Interrupt+0x13c>

			}

		}

		else if (Pos != Old_Pos){
 8000cb2:	4b2d      	ldr	r3, [pc, #180]	; (8000d68 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000cb4:	781a      	ldrb	r2, [r3, #0]
 8000cb6:	4b2d      	ldr	r3, [pc, #180]	; (8000d6c <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d04c      	beq.n	8000d58 <LL_UART_DMA_RX_IDLE_Interrupt+0x13c>

			if(Pos > Old_Pos){
 8000cbe:	4b2a      	ldr	r3, [pc, #168]	; (8000d68 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000cc0:	781a      	ldrb	r2, [r3, #0]
 8000cc2:	4b2a      	ldr	r3, [pc, #168]	; (8000d6c <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000cc4:	781b      	ldrb	r3, [r3, #0]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d919      	bls.n	8000cfe <LL_UART_DMA_RX_IDLE_Interrupt+0xe2>
				//        * [   4   ]            |                                    				 |
				//        * [   5   ]            |---------------------------------------------------|
				//        * [   6   ] <- pos
				//        * [   7   ]
				//        * [ N - 1 ]
				uint8_t a = 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	757b      	strb	r3, [r7, #21]
				for(uint8_t i=Old_Pos; i<Pos; i++){
 8000cce:	4b27      	ldr	r3, [pc, #156]	; (8000d6c <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	753b      	strb	r3, [r7, #20]
 8000cd4:	e00d      	b.n	8000cf2 <LL_UART_DMA_RX_IDLE_Interrupt+0xd6>

					Recieved_Data[0+a] = Rx_Buffer[i];
 8000cd6:	7d3b      	ldrb	r3, [r7, #20]
 8000cd8:	6a3a      	ldr	r2, [r7, #32]
 8000cda:	441a      	add	r2, r3
 8000cdc:	7d7b      	ldrb	r3, [r7, #21]
 8000cde:	6839      	ldr	r1, [r7, #0]
 8000ce0:	440b      	add	r3, r1
 8000ce2:	7812      	ldrb	r2, [r2, #0]
 8000ce4:	701a      	strb	r2, [r3, #0]
					a++;
 8000ce6:	7d7b      	ldrb	r3, [r7, #21]
 8000ce8:	3301      	adds	r3, #1
 8000cea:	757b      	strb	r3, [r7, #21]
				for(uint8_t i=Old_Pos; i<Pos; i++){
 8000cec:	7d3b      	ldrb	r3, [r7, #20]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	753b      	strb	r3, [r7, #20]
 8000cf2:	4b1d      	ldr	r3, [pc, #116]	; (8000d68 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	7d3a      	ldrb	r2, [r7, #20]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d3ec      	bcc.n	8000cd6 <LL_UART_DMA_RX_IDLE_Interrupt+0xba>
 8000cfc:	e02c      	b.n	8000d58 <LL_UART_DMA_RX_IDLE_Interrupt+0x13c>
				//		             * [   7   ]            |                                 |
				//		             * [ N - 1 ]            |---------------------------------|
				//						DATA = FIRST BLOCK + SECOND BLOCK
//				uint8_t First_Block = Rx_Buffer_Size - Old_Pos;
//				uint8_t Second_Block = Pos;
				uint8_t Last_Position =0;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	74fb      	strb	r3, [r7, #19]

				for(uint8_t i = Old_Pos; i<Rx_Buffer_Size; i++){ // first block copy to Recieved_Data
 8000d02:	4b1a      	ldr	r3, [pc, #104]	; (8000d6c <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	74bb      	strb	r3, [r7, #18]
 8000d08:	e00d      	b.n	8000d26 <LL_UART_DMA_RX_IDLE_Interrupt+0x10a>
					Recieved_Data[Last_Position] = Rx_Buffer[i];
 8000d0a:	7cbb      	ldrb	r3, [r7, #18]
 8000d0c:	6a3a      	ldr	r2, [r7, #32]
 8000d0e:	441a      	add	r2, r3
 8000d10:	7cfb      	ldrb	r3, [r7, #19]
 8000d12:	6839      	ldr	r1, [r7, #0]
 8000d14:	440b      	add	r3, r1
 8000d16:	7812      	ldrb	r2, [r2, #0]
 8000d18:	701a      	strb	r2, [r3, #0]
					Last_Position++;
 8000d1a:	7cfb      	ldrb	r3, [r7, #19]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	74fb      	strb	r3, [r7, #19]
				for(uint8_t i = Old_Pos; i<Rx_Buffer_Size; i++){ // first block copy to Recieved_Data
 8000d20:	7cbb      	ldrb	r3, [r7, #18]
 8000d22:	3301      	adds	r3, #1
 8000d24:	74bb      	strb	r3, [r7, #18]
 8000d26:	7cbb      	ldrb	r3, [r7, #18]
 8000d28:	2b09      	cmp	r3, #9
 8000d2a:	d9ee      	bls.n	8000d0a <LL_UART_DMA_RX_IDLE_Interrupt+0xee>
				}

				for(uint8_t i = 0; i < Pos; i++){ // second block copy to Recieved_Data
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	747b      	strb	r3, [r7, #17]
 8000d30:	e00d      	b.n	8000d4e <LL_UART_DMA_RX_IDLE_Interrupt+0x132>

					Recieved_Data[Last_Position] = Rx_Buffer[i];
 8000d32:	7c7b      	ldrb	r3, [r7, #17]
 8000d34:	6a3a      	ldr	r2, [r7, #32]
 8000d36:	441a      	add	r2, r3
 8000d38:	7cfb      	ldrb	r3, [r7, #19]
 8000d3a:	6839      	ldr	r1, [r7, #0]
 8000d3c:	440b      	add	r3, r1
 8000d3e:	7812      	ldrb	r2, [r2, #0]
 8000d40:	701a      	strb	r2, [r3, #0]
					Last_Position++;
 8000d42:	7cfb      	ldrb	r3, [r7, #19]
 8000d44:	3301      	adds	r3, #1
 8000d46:	74fb      	strb	r3, [r7, #19]
				for(uint8_t i = 0; i < Pos; i++){ // second block copy to Recieved_Data
 8000d48:	7c7b      	ldrb	r3, [r7, #17]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	747b      	strb	r3, [r7, #17]
 8000d4e:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	7c7a      	ldrb	r2, [r7, #17]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d3ec      	bcc.n	8000d32 <LL_UART_DMA_RX_IDLE_Interrupt+0x116>
				}
			}
		}

		Old_Pos = Pos;
 8000d58:	4b03      	ldr	r3, [pc, #12]	; (8000d68 <LL_UART_DMA_RX_IDLE_Interrupt+0x14c>)
 8000d5a:	781a      	ldrb	r2, [r3, #0]
 8000d5c:	4b03      	ldr	r3, [pc, #12]	; (8000d6c <LL_UART_DMA_RX_IDLE_Interrupt+0x150>)
 8000d5e:	701a      	strb	r2, [r3, #0]
	}

}
 8000d60:	bf00      	nop
 8000d62:	3718      	adds	r7, #24
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000062 	.word	0x20000062
 8000d6c:	20000063 	.word	0x20000063

08000d70 <__NVIC_GetPriorityGrouping>:
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d74:	4b04      	ldr	r3, [pc, #16]	; (8000d88 <__NVIC_GetPriorityGrouping+0x18>)
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	0a1b      	lsrs	r3, r3, #8
 8000d7a:	f003 0307 	and.w	r3, r3, #7
}
 8000d7e:	4618      	mov	r0, r3
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <__NVIC_EnableIRQ>:
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	db0b      	blt.n	8000db6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
 8000da0:	f003 021f 	and.w	r2, r3, #31
 8000da4:	4907      	ldr	r1, [pc, #28]	; (8000dc4 <__NVIC_EnableIRQ+0x38>)
 8000da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000daa:	095b      	lsrs	r3, r3, #5
 8000dac:	2001      	movs	r0, #1
 8000dae:	fa00 f202 	lsl.w	r2, r0, r2
 8000db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000db6:	bf00      	nop
 8000db8:	370c      	adds	r7, #12
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	e000e100 	.word	0xe000e100

08000dc8 <__NVIC_SetPriority>:
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b083      	sub	sp, #12
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	4603      	mov	r3, r0
 8000dd0:	6039      	str	r1, [r7, #0]
 8000dd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	db0a      	blt.n	8000df2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ddc:	683b      	ldr	r3, [r7, #0]
 8000dde:	b2da      	uxtb	r2, r3
 8000de0:	490c      	ldr	r1, [pc, #48]	; (8000e14 <__NVIC_SetPriority+0x4c>)
 8000de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de6:	0112      	lsls	r2, r2, #4
 8000de8:	b2d2      	uxtb	r2, r2
 8000dea:	440b      	add	r3, r1
 8000dec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000df0:	e00a      	b.n	8000e08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	b2da      	uxtb	r2, r3
 8000df6:	4908      	ldr	r1, [pc, #32]	; (8000e18 <__NVIC_SetPriority+0x50>)
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	f003 030f 	and.w	r3, r3, #15
 8000dfe:	3b04      	subs	r3, #4
 8000e00:	0112      	lsls	r2, r2, #4
 8000e02:	b2d2      	uxtb	r2, r2
 8000e04:	440b      	add	r3, r1
 8000e06:	761a      	strb	r2, [r3, #24]
}
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	e000e100 	.word	0xe000e100
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	b089      	sub	sp, #36	; 0x24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	60f8      	str	r0, [r7, #12]
 8000e24:	60b9      	str	r1, [r7, #8]
 8000e26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	f003 0307 	and.w	r3, r3, #7
 8000e2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	f1c3 0307 	rsb	r3, r3, #7
 8000e36:	2b04      	cmp	r3, #4
 8000e38:	bf28      	it	cs
 8000e3a:	2304      	movcs	r3, #4
 8000e3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	3304      	adds	r3, #4
 8000e42:	2b06      	cmp	r3, #6
 8000e44:	d902      	bls.n	8000e4c <NVIC_EncodePriority+0x30>
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3b03      	subs	r3, #3
 8000e4a:	e000      	b.n	8000e4e <NVIC_EncodePriority+0x32>
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e50:	f04f 32ff 	mov.w	r2, #4294967295
 8000e54:	69bb      	ldr	r3, [r7, #24]
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43da      	mvns	r2, r3
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	401a      	ands	r2, r3
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e64:	f04f 31ff 	mov.w	r1, #4294967295
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6e:	43d9      	mvns	r1, r3
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e74:	4313      	orrs	r3, r2
         );
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	3724      	adds	r7, #36	; 0x24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
	...

08000e84 <LL_DMA_SetDataTransferDirection>:
{
 8000e84:	b480      	push	{r7}
 8000e86:	b085      	sub	sp, #20
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8000e90:	4a0d      	ldr	r2, [pc, #52]	; (8000ec8 <LL_DMA_SetDataTransferDirection+0x44>)
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	4413      	add	r3, r2
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	4413      	add	r3, r2
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8000ea4:	4908      	ldr	r1, [pc, #32]	; (8000ec8 <LL_DMA_SetDataTransferDirection+0x44>)
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	440b      	add	r3, r1
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	4619      	mov	r1, r3
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	440b      	add	r3, r1
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	600b      	str	r3, [r1, #0]
}
 8000eba:	bf00      	nop
 8000ebc:	3714      	adds	r7, #20
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	08003b2c 	.word	0x08003b2c

08000ecc <LL_DMA_SetMode>:
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	60f8      	str	r0, [r7, #12]
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8000ed8:	4a0d      	ldr	r2, [pc, #52]	; (8000f10 <LL_DMA_SetMode+0x44>)
 8000eda:	68bb      	ldr	r3, [r7, #8]
 8000edc:	4413      	add	r3, r2
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	4413      	add	r3, r2
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 8000eec:	4908      	ldr	r1, [pc, #32]	; (8000f10 <LL_DMA_SetMode+0x44>)
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	440b      	add	r3, r1
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	440b      	add	r3, r1
 8000efa:	4619      	mov	r1, r3
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	600b      	str	r3, [r1, #0]
}
 8000f02:	bf00      	nop
 8000f04:	3714      	adds	r7, #20
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	08003b2c 	.word	0x08003b2c

08000f14 <LL_DMA_SetPeriphIncMode>:
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8000f20:	4a0d      	ldr	r2, [pc, #52]	; (8000f58 <LL_DMA_SetPeriphIncMode+0x44>)
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	4413      	add	r3, r2
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	461a      	mov	r2, r3
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000f34:	4908      	ldr	r1, [pc, #32]	; (8000f58 <LL_DMA_SetPeriphIncMode+0x44>)
 8000f36:	68bb      	ldr	r3, [r7, #8]
 8000f38:	440b      	add	r3, r1
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	440b      	add	r3, r1
 8000f42:	4619      	mov	r1, r3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	600b      	str	r3, [r1, #0]
}
 8000f4a:	bf00      	nop
 8000f4c:	3714      	adds	r7, #20
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	08003b2c 	.word	0x08003b2c

08000f5c <LL_DMA_SetMemoryIncMode>:
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b085      	sub	sp, #20
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	60f8      	str	r0, [r7, #12]
 8000f64:	60b9      	str	r1, [r7, #8]
 8000f66:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8000f68:	4a0d      	ldr	r2, [pc, #52]	; (8000fa0 <LL_DMA_SetMemoryIncMode+0x44>)
 8000f6a:	68bb      	ldr	r3, [r7, #8]
 8000f6c:	4413      	add	r3, r2
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	461a      	mov	r2, r3
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	4413      	add	r3, r2
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8000f7c:	4908      	ldr	r1, [pc, #32]	; (8000fa0 <LL_DMA_SetMemoryIncMode+0x44>)
 8000f7e:	68bb      	ldr	r3, [r7, #8]
 8000f80:	440b      	add	r3, r1
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	4619      	mov	r1, r3
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	440b      	add	r3, r1
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	600b      	str	r3, [r1, #0]
}
 8000f92:	bf00      	nop
 8000f94:	3714      	adds	r7, #20
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	08003b2c 	.word	0x08003b2c

08000fa4 <LL_DMA_SetPeriphSize>:
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60f8      	str	r0, [r7, #12]
 8000fac:	60b9      	str	r1, [r7, #8]
 8000fae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8000fb0:	4a0d      	ldr	r2, [pc, #52]	; (8000fe8 <LL_DMA_SetPeriphSize+0x44>)
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	461a      	mov	r2, r3
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	4413      	add	r3, r2
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8000fc4:	4908      	ldr	r1, [pc, #32]	; (8000fe8 <LL_DMA_SetPeriphSize+0x44>)
 8000fc6:	68bb      	ldr	r3, [r7, #8]
 8000fc8:	440b      	add	r3, r1
 8000fca:	781b      	ldrb	r3, [r3, #0]
 8000fcc:	4619      	mov	r1, r3
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	440b      	add	r3, r1
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	600b      	str	r3, [r1, #0]
}
 8000fda:	bf00      	nop
 8000fdc:	3714      	adds	r7, #20
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	08003b2c 	.word	0x08003b2c

08000fec <LL_DMA_SetMemorySize>:
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8000ff8:	4a0d      	ldr	r2, [pc, #52]	; (8001030 <LL_DMA_SetMemorySize+0x44>)
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	461a      	mov	r2, r3
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	4413      	add	r3, r2
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 800100c:	4908      	ldr	r1, [pc, #32]	; (8001030 <LL_DMA_SetMemorySize+0x44>)
 800100e:	68bb      	ldr	r3, [r7, #8]
 8001010:	440b      	add	r3, r1
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	4619      	mov	r1, r3
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	440b      	add	r3, r1
 800101a:	4619      	mov	r1, r3
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	4313      	orrs	r3, r2
 8001020:	600b      	str	r3, [r1, #0]
}
 8001022:	bf00      	nop
 8001024:	3714      	adds	r7, #20
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop
 8001030:	08003b2c 	.word	0x08003b2c

08001034 <LL_DMA_SetStreamPriorityLevel>:
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	60f8      	str	r0, [r7, #12]
 800103c:	60b9      	str	r1, [r7, #8]
 800103e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8001040:	4a0d      	ldr	r2, [pc, #52]	; (8001078 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	4413      	add	r3, r2
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	461a      	mov	r2, r3
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	4413      	add	r3, r2
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001054:	4908      	ldr	r1, [pc, #32]	; (8001078 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	440b      	add	r3, r1
 800105a:	781b      	ldrb	r3, [r3, #0]
 800105c:	4619      	mov	r1, r3
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	440b      	add	r3, r1
 8001062:	4619      	mov	r1, r3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4313      	orrs	r3, r2
 8001068:	600b      	str	r3, [r1, #0]
}
 800106a:	bf00      	nop
 800106c:	3714      	adds	r7, #20
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	08003b2c 	.word	0x08003b2c

0800107c <LL_DMA_SetChannelSelection>:
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	60b9      	str	r1, [r7, #8]
 8001086:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8001088:	4a0d      	ldr	r2, [pc, #52]	; (80010c0 <LL_DMA_SetChannelSelection+0x44>)
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	4413      	add	r3, r2
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	461a      	mov	r2, r3
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	4413      	add	r3, r2
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800109c:	4908      	ldr	r1, [pc, #32]	; (80010c0 <LL_DMA_SetChannelSelection+0x44>)
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	440b      	add	r3, r1
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	440b      	add	r3, r1
 80010aa:	4619      	mov	r1, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	600b      	str	r3, [r1, #0]
}
 80010b2:	bf00      	nop
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	08003b2c 	.word	0x08003b2c

080010c4 <LL_DMA_DisableFifoMode>:
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 80010ce:	4a0c      	ldr	r2, [pc, #48]	; (8001100 <LL_DMA_DisableFifoMode+0x3c>)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	4413      	add	r3, r2
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	461a      	mov	r2, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	4413      	add	r3, r2
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	4908      	ldr	r1, [pc, #32]	; (8001100 <LL_DMA_DisableFifoMode+0x3c>)
 80010e0:	683a      	ldr	r2, [r7, #0]
 80010e2:	440a      	add	r2, r1
 80010e4:	7812      	ldrb	r2, [r2, #0]
 80010e6:	4611      	mov	r1, r2
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	440a      	add	r2, r1
 80010ec:	f023 0304 	bic.w	r3, r3, #4
 80010f0:	6153      	str	r3, [r2, #20]
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	08003b2c 	.word	0x08003b2c

08001104 <LL_RCC_HSE_EnableBypass>:
  * @brief  Enable HSE external oscillator (HSE Bypass)
  * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8001108:	4b05      	ldr	r3, [pc, #20]	; (8001120 <LL_RCC_HSE_EnableBypass+0x1c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a04      	ldr	r2, [pc, #16]	; (8001120 <LL_RCC_HSE_EnableBypass+0x1c>)
 800110e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001112:	6013      	str	r3, [r2, #0]
}
 8001114:	bf00      	nop
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	40023800 	.word	0x40023800

08001124 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001128:	4b05      	ldr	r3, [pc, #20]	; (8001140 <LL_RCC_HSE_Enable+0x1c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a04      	ldr	r2, [pc, #16]	; (8001140 <LL_RCC_HSE_Enable+0x1c>)
 800112e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001132:	6013      	str	r3, [r2, #0]
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	40023800 	.word	0x40023800

08001144 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8001148:	4b07      	ldr	r3, [pc, #28]	; (8001168 <LL_RCC_HSE_IsReady+0x24>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001150:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001154:	bf0c      	ite	eq
 8001156:	2301      	moveq	r3, #1
 8001158:	2300      	movne	r3, #0
 800115a:	b2db      	uxtb	r3, r3
}
 800115c:	4618      	mov	r0, r3
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	40023800 	.word	0x40023800

0800116c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001174:	4b06      	ldr	r3, [pc, #24]	; (8001190 <LL_RCC_SetSysClkSource+0x24>)
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	f023 0203 	bic.w	r2, r3, #3
 800117c:	4904      	ldr	r1, [pc, #16]	; (8001190 <LL_RCC_SetSysClkSource+0x24>)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4313      	orrs	r3, r2
 8001182:	608b      	str	r3, [r1, #8]
}
 8001184:	bf00      	nop
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118e:	4770      	bx	lr
 8001190:	40023800 	.word	0x40023800

08001194 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001198:	4b04      	ldr	r3, [pc, #16]	; (80011ac <LL_RCC_GetSysClkSource+0x18>)
 800119a:	689b      	ldr	r3, [r3, #8]
 800119c:	f003 030c 	and.w	r3, r3, #12
}
 80011a0:	4618      	mov	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40023800 	.word	0x40023800

080011b0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80011b8:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <LL_RCC_SetAHBPrescaler+0x24>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011c0:	4904      	ldr	r1, [pc, #16]	; (80011d4 <LL_RCC_SetAHBPrescaler+0x24>)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	608b      	str	r3, [r1, #8]
}
 80011c8:	bf00      	nop
 80011ca:	370c      	adds	r7, #12
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr
 80011d4:	40023800 	.word	0x40023800

080011d8 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80011e0:	4b06      	ldr	r3, [pc, #24]	; (80011fc <LL_RCC_SetAPB1Prescaler+0x24>)
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011e8:	4904      	ldr	r1, [pc, #16]	; (80011fc <LL_RCC_SetAPB1Prescaler+0x24>)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	608b      	str	r3, [r1, #8]
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	40023800 	.word	0x40023800

08001200 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001208:	4b06      	ldr	r3, [pc, #24]	; (8001224 <LL_RCC_SetAPB2Prescaler+0x24>)
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001210:	4904      	ldr	r1, [pc, #16]	; (8001224 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	4313      	orrs	r3, r2
 8001216:	608b      	str	r3, [r1, #8]
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr
 8001224:	40023800 	.word	0x40023800

08001228 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8001230:	4b07      	ldr	r3, [pc, #28]	; (8001250 <LL_RCC_SetTIMPrescaler+0x28>)
 8001232:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001236:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800123a:	4905      	ldr	r1, [pc, #20]	; (8001250 <LL_RCC_SetTIMPrescaler+0x28>)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	4313      	orrs	r3, r2
 8001240:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8001244:	bf00      	nop
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr
 8001250:	40023800 	.word	0x40023800

08001254 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001258:	4b05      	ldr	r3, [pc, #20]	; (8001270 <LL_RCC_PLL_Enable+0x1c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4a04      	ldr	r2, [pc, #16]	; (8001270 <LL_RCC_PLL_Enable+0x1c>)
 800125e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001262:	6013      	str	r3, [r2, #0]
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	40023800 	.word	0x40023800

08001274 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001278:	4b07      	ldr	r3, [pc, #28]	; (8001298 <LL_RCC_PLL_IsReady+0x24>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001280:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001284:	bf0c      	ite	eq
 8001286:	2301      	moveq	r3, #1
 8001288:	2300      	movne	r3, #0
 800128a:	b2db      	uxtb	r3, r3
}
 800128c:	4618      	mov	r0, r3
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr
 8001296:	bf00      	nop
 8001298:	40023800 	.word	0x40023800

0800129c <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	607a      	str	r2, [r7, #4]
 80012a8:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80012aa:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80012ac:	685a      	ldr	r2, [r3, #4]
 80012ae:	4b11      	ldr	r3, [pc, #68]	; (80012f4 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 80012b0:	4013      	ands	r3, r2
 80012b2:	68f9      	ldr	r1, [r7, #12]
 80012b4:	68ba      	ldr	r2, [r7, #8]
 80012b6:	4311      	orrs	r1, r2
 80012b8:	687a      	ldr	r2, [r7, #4]
 80012ba:	0192      	lsls	r2, r2, #6
 80012bc:	430a      	orrs	r2, r1
 80012be:	490c      	ldr	r1, [pc, #48]	; (80012f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80012c0:	4313      	orrs	r3, r2
 80012c2:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80012c4:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80012cc:	4908      	ldr	r1, [pc, #32]	; (80012f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80012dc:	4904      	ldr	r1, [pc, #16]	; (80012f0 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80012e4:	bf00      	nop
 80012e6:	3714      	adds	r7, #20
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	40023800 	.word	0x40023800
 80012f4:	ffbf8000 	.word	0xffbf8000

080012f8 <LL_RCC_PLL_ConfigDomain_48M>:
  *         @arg @ref LL_RCC_PLLQ_DIV_14
  *         @arg @ref LL_RCC_PLLQ_DIV_15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b085      	sub	sp, #20
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	60f8      	str	r0, [r7, #12]
 8001300:	60b9      	str	r1, [r7, #8]
 8001302:	607a      	str	r2, [r7, #4]
 8001304:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,
 8001306:	4b0a      	ldr	r3, [pc, #40]	; (8001330 <LL_RCC_PLL_ConfigDomain_48M+0x38>)
 8001308:	685a      	ldr	r2, [r3, #4]
 800130a:	4b0a      	ldr	r3, [pc, #40]	; (8001334 <LL_RCC_PLL_ConfigDomain_48M+0x3c>)
 800130c:	4013      	ands	r3, r2
 800130e:	68f9      	ldr	r1, [r7, #12]
 8001310:	68ba      	ldr	r2, [r7, #8]
 8001312:	4311      	orrs	r1, r2
 8001314:	687a      	ldr	r2, [r7, #4]
 8001316:	0192      	lsls	r2, r2, #6
 8001318:	4311      	orrs	r1, r2
 800131a:	683a      	ldr	r2, [r7, #0]
 800131c:	430a      	orrs	r2, r1
 800131e:	4904      	ldr	r1, [pc, #16]	; (8001330 <LL_RCC_PLL_ConfigDomain_48M+0x38>)
 8001320:	4313      	orrs	r3, r2
 8001322:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLQ);
}
 8001324:	bf00      	nop
 8001326:	3714      	adds	r7, #20
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	40023800 	.word	0x40023800
 8001334:	f0bf8000 	.word	0xf0bf8000

08001338 <LL_AHB1_GRP1_EnableClock>:
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001340:	4b08      	ldr	r3, [pc, #32]	; (8001364 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001342:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001344:	4907      	ldr	r1, [pc, #28]	; (8001364 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4313      	orrs	r3, r2
 800134a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800134c:	4b05      	ldr	r3, [pc, #20]	; (8001364 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800134e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4013      	ands	r3, r2
 8001354:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001356:	68fb      	ldr	r3, [r7, #12]
}
 8001358:	bf00      	nop
 800135a:	3714      	adds	r7, #20
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	40023800 	.word	0x40023800

08001368 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001370:	4b08      	ldr	r3, [pc, #32]	; (8001394 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001372:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001374:	4907      	ldr	r1, [pc, #28]	; (8001394 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4313      	orrs	r3, r2
 800137a:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <LL_APB1_GRP1_EnableClock+0x2c>)
 800137e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	4013      	ands	r3, r2
 8001384:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001386:	68fb      	ldr	r3, [r7, #12]
}
 8001388:	bf00      	nop
 800138a:	3714      	adds	r7, #20
 800138c:	46bd      	mov	sp, r7
 800138e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001392:	4770      	bx	lr
 8001394:	40023800 	.word	0x40023800

08001398 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001398:	b480      	push	{r7}
 800139a:	b087      	sub	sp, #28
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 80013a2:	4a17      	ldr	r2, [pc, #92]	; (8001400 <LL_SYSCFG_SetEXTISource+0x68>)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	3302      	adds	r3, #2
 80013aa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	0c1b      	lsrs	r3, r3, #16
 80013b2:	43db      	mvns	r3, r3
 80013b4:	ea02 0103 	and.w	r1, r2, r3
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	0c1b      	lsrs	r3, r3, #16
 80013bc:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	fa93 f3a3 	rbit	r3, r3
 80013c4:	60fb      	str	r3, [r7, #12]
  return result;
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d101      	bne.n	80013d4 <LL_SYSCFG_SetEXTISource+0x3c>
    return 32U;
 80013d0:	2320      	movs	r3, #32
 80013d2:	e003      	b.n	80013dc <LL_SYSCFG_SetEXTISource+0x44>
  return __builtin_clz(value);
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	fab3 f383 	clz	r3, r3
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	461a      	mov	r2, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	fa03 f202 	lsl.w	r2, r3, r2
 80013e4:	4806      	ldr	r0, [pc, #24]	; (8001400 <LL_SYSCFG_SetEXTISource+0x68>)
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	430a      	orrs	r2, r1
 80013ec:	3302      	adds	r3, #2
 80013ee:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80013f2:	bf00      	nop
 80013f4:	371c      	adds	r7, #28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	40013800 	.word	0x40013800

08001404 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800140c:	4b06      	ldr	r3, [pc, #24]	; (8001428 <LL_FLASH_SetLatency+0x24>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f023 020f 	bic.w	r2, r3, #15
 8001414:	4904      	ldr	r1, [pc, #16]	; (8001428 <LL_FLASH_SetLatency+0x24>)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	4313      	orrs	r3, r2
 800141a:	600b      	str	r3, [r1, #0]
}
 800141c:	bf00      	nop
 800141e:	370c      	adds	r7, #12
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	40023c00 	.word	0x40023c00

0800142c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001430:	4b04      	ldr	r3, [pc, #16]	; (8001444 <LL_FLASH_GetLatency+0x18>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 030f 	and.w	r3, r3, #15
}
 8001438:	4618      	mov	r0, r3
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	40023c00 	.word	0x40023c00

08001448 <LL_PWR_DisableOverDriveMode>:
  * @brief  Disable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 800144c:	4b05      	ldr	r3, [pc, #20]	; (8001464 <LL_PWR_DisableOverDriveMode+0x1c>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a04      	ldr	r2, [pc, #16]	; (8001464 <LL_PWR_DisableOverDriveMode+0x1c>)
 8001452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001456:	6013      	str	r3, [r2, #0]
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	40007000 	.word	0x40007000

08001468 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8001470:	4b06      	ldr	r3, [pc, #24]	; (800148c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001478:	4904      	ldr	r1, [pc, #16]	; (800148c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4313      	orrs	r3, r2
 800147e:	600b      	str	r3, [r1, #0]
}
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	40007000 	.word	0x40007000

08001490 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8001494:	4b07      	ldr	r3, [pc, #28]	; (80014b4 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800149c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80014a0:	bf0c      	ite	eq
 80014a2:	2301      	moveq	r3, #1
 80014a4:	2300      	movne	r3, #0
 80014a6:	b2db      	uxtb	r3, r3
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
 80014b2:	bf00      	nop
 80014b4:	40007000 	.word	0x40007000

080014b8 <LL_USART_Enable>:
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	60da      	str	r2, [r3, #12]
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <LL_USART_ConfigAsyncMode>:
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	691b      	ldr	r3, [r3, #16]
 80014e4:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	695b      	ldr	r3, [r3, #20]
 80014f0:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	615a      	str	r2, [r3, #20]
}
 80014f8:	bf00      	nop
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001504:	b480      	push	{r7}
 8001506:	b08b      	sub	sp, #44	; 0x2c
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	fa93 f3a3 	rbit	r3, r3
 800151e:	613b      	str	r3, [r7, #16]
  return result;
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d101      	bne.n	800152e <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800152a:	2320      	movs	r3, #32
 800152c:	e003      	b.n	8001536 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	fab3 f383 	clz	r3, r3
 8001534:	b2db      	uxtb	r3, r3
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	2103      	movs	r1, #3
 800153a:	fa01 f303 	lsl.w	r3, r1, r3
 800153e:	43db      	mvns	r3, r3
 8001540:	401a      	ands	r2, r3
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001546:	6a3b      	ldr	r3, [r7, #32]
 8001548:	fa93 f3a3 	rbit	r3, r3
 800154c:	61fb      	str	r3, [r7, #28]
  return result;
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8001552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001558:	2320      	movs	r3, #32
 800155a:	e003      	b.n	8001564 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800155c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800155e:	fab3 f383 	clz	r3, r3
 8001562:	b2db      	uxtb	r3, r3
 8001564:	005b      	lsls	r3, r3, #1
 8001566:	6879      	ldr	r1, [r7, #4]
 8001568:	fa01 f303 	lsl.w	r3, r1, r3
 800156c:	431a      	orrs	r2, r3
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	601a      	str	r2, [r3, #0]
}
 8001572:	bf00      	nop
 8001574:	372c      	adds	r7, #44	; 0x2c
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr

0800157e <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800157e:	b480      	push	{r7}
 8001580:	b08b      	sub	sp, #44	; 0x2c
 8001582:	af00      	add	r7, sp, #0
 8001584:	60f8      	str	r0, [r7, #12]
 8001586:	60b9      	str	r1, [r7, #8]
 8001588:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	68da      	ldr	r2, [r3, #12]
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	fa93 f3a3 	rbit	r3, r3
 8001598:	613b      	str	r3, [r7, #16]
  return result;
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d101      	bne.n	80015a8 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80015a4:	2320      	movs	r3, #32
 80015a6:	e003      	b.n	80015b0 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	fab3 f383 	clz	r3, r3
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	005b      	lsls	r3, r3, #1
 80015b2:	2103      	movs	r1, #3
 80015b4:	fa01 f303 	lsl.w	r3, r1, r3
 80015b8:	43db      	mvns	r3, r3
 80015ba:	401a      	ands	r2, r3
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c0:	6a3b      	ldr	r3, [r7, #32]
 80015c2:	fa93 f3a3 	rbit	r3, r3
 80015c6:	61fb      	str	r3, [r7, #28]
  return result;
 80015c8:	69fb      	ldr	r3, [r7, #28]
 80015ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80015cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80015d2:	2320      	movs	r3, #32
 80015d4:	e003      	b.n	80015de <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80015d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d8:	fab3 f383 	clz	r3, r3
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	6879      	ldr	r1, [r7, #4]
 80015e2:	fa01 f303 	lsl.w	r3, r1, r3
 80015e6:	431a      	orrs	r2, r3
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	60da      	str	r2, [r3, #12]
}
 80015ec:	bf00      	nop
 80015ee:	372c      	adds	r7, #44	; 0x2c
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
 8001600:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	041a      	lsls	r2, r3, #16
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	619a      	str	r2, [r3, #24]
}
 800160a:	bf00      	nop
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
	...

08001618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800161e:	f000 fbb9 	bl	8001d94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001622:	f000 f841 	bl	80016a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001626:	f000 fa05 	bl	8001a34 <MX_GPIO_Init>
  MX_DMA_Init();
 800162a:	f000 f9db 	bl	80019e4 <MX_DMA_Init>
  MX_USART3_UART_Init();
 800162e:	f000 f959 	bl	80018e4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001632:	f000 f9a9 	bl	8001988 <MX_USB_OTG_FS_PCD_Init>

  MX_USART2_UART_Init();
 8001636:	f000 f895 	bl	8001764 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  LL_UART_DMA_RX_Config(USART2, DMA1, LL_AHB1_GRP1_PERIPH_DMA1, LL_DMA_STREAM_5,
 800163a:	230a      	movs	r3, #10
 800163c:	9302      	str	r3, [sp, #8]
 800163e:	4b16      	ldr	r3, [pc, #88]	; (8001698 <main+0x80>)
 8001640:	9301      	str	r3, [sp, #4]
 8001642:	2310      	movs	r3, #16
 8001644:	9300      	str	r3, [sp, #0]
 8001646:	2305      	movs	r3, #5
 8001648:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800164c:	4913      	ldr	r1, [pc, #76]	; (800169c <main+0x84>)
 800164e:	4814      	ldr	r0, [pc, #80]	; (80016a0 <main+0x88>)
 8001650:	f7ff f9f4 	bl	8000a3c <LL_UART_DMA_RX_Config>
		  DMA1_Stream5_IRQn, Rx_Buffer, sizeof(Rx_Buffer));
  LL_UART_DMA_RX_Start(USART2, DMA1, LL_DMA_STREAM_5);
 8001654:	2205      	movs	r2, #5
 8001656:	4911      	ldr	r1, [pc, #68]	; (800169c <main+0x84>)
 8001658:	4811      	ldr	r0, [pc, #68]	; (80016a0 <main+0x88>)
 800165a:	f7ff fa71 	bl	8000b40 <LL_UART_DMA_RX_Start>

  LL_UART_DMA_TX_Config(USART2, DMA1, LL_AHB1_GRP1_PERIPH_DMA1, LL_DMA_STREAM_6,
 800165e:	2324      	movs	r3, #36	; 0x24
 8001660:	9302      	str	r3, [sp, #8]
 8001662:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <main+0x8c>)
 8001664:	9301      	str	r3, [sp, #4]
 8001666:	2311      	movs	r3, #17
 8001668:	9300      	str	r3, [sp, #0]
 800166a:	2306      	movs	r3, #6
 800166c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001670:	490a      	ldr	r1, [pc, #40]	; (800169c <main+0x84>)
 8001672:	480b      	ldr	r0, [pc, #44]	; (80016a0 <main+0x88>)
 8001674:	f7ff fa24 	bl	8000ac0 <LL_UART_DMA_TX_Config>
  		  DMA1_Stream6_IRQn, Tx_Buffer, sizeof(Tx_Buffer));

  LL_UART_DMA_TX_Start(USART2, DMA1, LL_DMA_STREAM_6);
 8001678:	2206      	movs	r2, #6
 800167a:	4908      	ldr	r1, [pc, #32]	; (800169c <main+0x84>)
 800167c:	4808      	ldr	r0, [pc, #32]	; (80016a0 <main+0x88>)
 800167e:	f7ff fa70 	bl	8000b62 <LL_UART_DMA_TX_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  LL_UART_DMA_TX_Start(USART2, DMA1, LL_DMA_STREAM_6);
 8001682:	2206      	movs	r2, #6
 8001684:	4905      	ldr	r1, [pc, #20]	; (800169c <main+0x84>)
 8001686:	4806      	ldr	r0, [pc, #24]	; (80016a0 <main+0x88>)
 8001688:	f7ff fa6b 	bl	8000b62 <LL_UART_DMA_TX_Start>
	  HAL_Delay(1000);
 800168c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001690:	f000 fbf2 	bl	8001e78 <HAL_Delay>
	  LL_UART_DMA_TX_Start(USART2, DMA1, LL_DMA_STREAM_6);
 8001694:	e7f5      	b.n	8001682 <main+0x6a>
 8001696:	bf00      	nop
 8001698:	2000004c 	.word	0x2000004c
 800169c:	40026000 	.word	0x40026000
 80016a0:	40004400 	.word	0x40004400
 80016a4:	20000000 	.word	0x20000000

080016a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 80016ac:	2005      	movs	r0, #5
 80016ae:	f7ff fea9 	bl	8001404 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 80016b2:	bf00      	nop
 80016b4:	f7ff feba 	bl	800142c <LL_FLASH_GetLatency>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b05      	cmp	r3, #5
 80016bc:	d1fa      	bne.n	80016b4 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80016be:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 80016c2:	f7ff fed1 	bl	8001468 <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_DisableOverDriveMode();
 80016c6:	f7ff febf 	bl	8001448 <LL_PWR_DisableOverDriveMode>
  LL_RCC_HSE_EnableBypass();
 80016ca:	f7ff fd1b 	bl	8001104 <LL_RCC_HSE_EnableBypass>
  LL_RCC_HSE_Enable();
 80016ce:	f7ff fd29 	bl	8001124 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 80016d2:	bf00      	nop
 80016d4:	f7ff fd36 	bl	8001144 <LL_RCC_HSE_IsReady>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d1fa      	bne.n	80016d4 <SystemClock_Config+0x2c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLP_DIV_2);
 80016de:	2300      	movs	r3, #0
 80016e0:	22a8      	movs	r2, #168	; 0xa8
 80016e2:	2104      	movs	r1, #4
 80016e4:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80016e8:	f7ff fdd8 	bl	800129c <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_ConfigDomain_48M(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLQ_DIV_7);
 80016ec:	f04f 63e0 	mov.w	r3, #117440512	; 0x7000000
 80016f0:	22a8      	movs	r2, #168	; 0xa8
 80016f2:	2104      	movs	r1, #4
 80016f4:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80016f8:	f7ff fdfe 	bl	80012f8 <LL_RCC_PLL_ConfigDomain_48M>
  LL_RCC_PLL_Enable();
 80016fc:	f7ff fdaa 	bl	8001254 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001700:	bf00      	nop
 8001702:	f7ff fdb7 	bl	8001274 <LL_RCC_PLL_IsReady>
 8001706:	4603      	mov	r3, r0
 8001708:	2b01      	cmp	r3, #1
 800170a:	d1fa      	bne.n	8001702 <SystemClock_Config+0x5a>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 800170c:	bf00      	nop
 800170e:	f7ff febf 	bl	8001490 <LL_PWR_IsActiveFlag_VOS>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0fa      	beq.n	800170e <SystemClock_Config+0x66>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001718:	2000      	movs	r0, #0
 800171a:	f7ff fd49 	bl	80011b0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 800171e:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8001722:	f7ff fd59 	bl	80011d8 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8001726:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800172a:	f7ff fd69 	bl	8001200 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800172e:	2002      	movs	r0, #2
 8001730:	f7ff fd1c 	bl	800116c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001734:	bf00      	nop
 8001736:	f7ff fd2d 	bl	8001194 <LL_RCC_GetSysClkSource>
 800173a:	4603      	mov	r3, r0
 800173c:	2b08      	cmp	r3, #8
 800173e:	d1fa      	bne.n	8001736 <SystemClock_Config+0x8e>
  {

  }
  LL_SetSystemCoreClock(168000000);
 8001740:	4807      	ldr	r0, [pc, #28]	; (8001760 <SystemClock_Config+0xb8>)
 8001742:	f002 f9af 	bl	8003aa4 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001746:	2000      	movs	r0, #0
 8001748:	f000 fb46 	bl	8001dd8 <HAL_InitTick>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001752:	f000 f9ef 	bl	8001b34 <Error_Handler>
  }
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001756:	2000      	movs	r0, #0
 8001758:	f7ff fd66 	bl	8001228 <LL_RCC_SetTIMPrescaler>
}
 800175c:	bf00      	nop
 800175e:	bd80      	pop	{r7, pc}
 8001760:	0a037a00 	.word	0x0a037a00

08001764 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08e      	sub	sp, #56	; 0x38
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 800176a:	f107 031c 	add.w	r3, r7, #28
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
 8001778:	611a      	str	r2, [r3, #16]
 800177a:	615a      	str	r2, [r3, #20]
 800177c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177e:	1d3b      	adds	r3, r7, #4
 8001780:	2200      	movs	r2, #0
 8001782:	601a      	str	r2, [r3, #0]
 8001784:	605a      	str	r2, [r3, #4]
 8001786:	609a      	str	r2, [r3, #8]
 8001788:	60da      	str	r2, [r3, #12]
 800178a:	611a      	str	r2, [r3, #16]
 800178c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800178e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001792:	f7ff fde9 	bl	8001368 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001796:	2001      	movs	r0, #1
 8001798:	f7ff fdce 	bl	8001338 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_3;
 800179c:	230c      	movs	r3, #12
 800179e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80017a0:	2302      	movs	r3, #2
 80017a2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80017a4:	2303      	movs	r3, #3
 80017a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80017a8:	2300      	movs	r3, #0
 80017aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80017b0:	2307      	movs	r3, #7
 80017b2:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017b4:	1d3b      	adds	r3, r7, #4
 80017b6:	4619      	mov	r1, r3
 80017b8:	4847      	ldr	r0, [pc, #284]	; (80018d8 <MX_USART2_UART_Init+0x174>)
 80017ba:	f001 f997 	bl	8002aec <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_5, LL_DMA_CHANNEL_4);
 80017be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80017c2:	2105      	movs	r1, #5
 80017c4:	4845      	ldr	r0, [pc, #276]	; (80018dc <MX_USART2_UART_Init+0x178>)
 80017c6:	f7ff fc59 	bl	800107c <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2105      	movs	r1, #5
 80017ce:	4843      	ldr	r0, [pc, #268]	; (80018dc <MX_USART2_UART_Init+0x178>)
 80017d0:	f7ff fb58 	bl	8000e84 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_5, LL_DMA_PRIORITY_HIGH);
 80017d4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017d8:	2105      	movs	r1, #5
 80017da:	4840      	ldr	r0, [pc, #256]	; (80018dc <MX_USART2_UART_Init+0x178>)
 80017dc:	f7ff fc2a 	bl	8001034 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MODE_NORMAL);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2105      	movs	r1, #5
 80017e4:	483d      	ldr	r0, [pc, #244]	; (80018dc <MX_USART2_UART_Init+0x178>)
 80017e6:	f7ff fb71 	bl	8000ecc <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_PERIPH_NOINCREMENT);
 80017ea:	2200      	movs	r2, #0
 80017ec:	2105      	movs	r1, #5
 80017ee:	483b      	ldr	r0, [pc, #236]	; (80018dc <MX_USART2_UART_Init+0x178>)
 80017f0:	f7ff fb90 	bl	8000f14 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MEMORY_INCREMENT);
 80017f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80017f8:	2105      	movs	r1, #5
 80017fa:	4838      	ldr	r0, [pc, #224]	; (80018dc <MX_USART2_UART_Init+0x178>)
 80017fc:	f7ff fbae 	bl	8000f5c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_5, LL_DMA_PDATAALIGN_BYTE);
 8001800:	2200      	movs	r2, #0
 8001802:	2105      	movs	r1, #5
 8001804:	4835      	ldr	r0, [pc, #212]	; (80018dc <MX_USART2_UART_Init+0x178>)
 8001806:	f7ff fbcd 	bl	8000fa4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_5, LL_DMA_MDATAALIGN_BYTE);
 800180a:	2200      	movs	r2, #0
 800180c:	2105      	movs	r1, #5
 800180e:	4833      	ldr	r0, [pc, #204]	; (80018dc <MX_USART2_UART_Init+0x178>)
 8001810:	f7ff fbec 	bl	8000fec <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_5);
 8001814:	2105      	movs	r1, #5
 8001816:	4831      	ldr	r0, [pc, #196]	; (80018dc <MX_USART2_UART_Init+0x178>)
 8001818:	f7ff fc54 	bl	80010c4 <LL_DMA_DisableFifoMode>

  /* USART2_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_6, LL_DMA_CHANNEL_4);
 800181c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001820:	2106      	movs	r1, #6
 8001822:	482e      	ldr	r0, [pc, #184]	; (80018dc <MX_USART2_UART_Init+0x178>)
 8001824:	f7ff fc2a 	bl	800107c <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8001828:	2240      	movs	r2, #64	; 0x40
 800182a:	2106      	movs	r1, #6
 800182c:	482b      	ldr	r0, [pc, #172]	; (80018dc <MX_USART2_UART_Init+0x178>)
 800182e:	f7ff fb29 	bl	8000e84 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_6, LL_DMA_PRIORITY_HIGH);
 8001832:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001836:	2106      	movs	r1, #6
 8001838:	4828      	ldr	r0, [pc, #160]	; (80018dc <MX_USART2_UART_Init+0x178>)
 800183a:	f7ff fbfb 	bl	8001034 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MODE_NORMAL);
 800183e:	2200      	movs	r2, #0
 8001840:	2106      	movs	r1, #6
 8001842:	4826      	ldr	r0, [pc, #152]	; (80018dc <MX_USART2_UART_Init+0x178>)
 8001844:	f7ff fb42 	bl	8000ecc <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_PERIPH_NOINCREMENT);
 8001848:	2200      	movs	r2, #0
 800184a:	2106      	movs	r1, #6
 800184c:	4823      	ldr	r0, [pc, #140]	; (80018dc <MX_USART2_UART_Init+0x178>)
 800184e:	f7ff fb61 	bl	8000f14 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MEMORY_INCREMENT);
 8001852:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001856:	2106      	movs	r1, #6
 8001858:	4820      	ldr	r0, [pc, #128]	; (80018dc <MX_USART2_UART_Init+0x178>)
 800185a:	f7ff fb7f 	bl	8000f5c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_6, LL_DMA_PDATAALIGN_BYTE);
 800185e:	2200      	movs	r2, #0
 8001860:	2106      	movs	r1, #6
 8001862:	481e      	ldr	r0, [pc, #120]	; (80018dc <MX_USART2_UART_Init+0x178>)
 8001864:	f7ff fb9e 	bl	8000fa4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_6, LL_DMA_MDATAALIGN_BYTE);
 8001868:	2200      	movs	r2, #0
 800186a:	2106      	movs	r1, #6
 800186c:	481b      	ldr	r0, [pc, #108]	; (80018dc <MX_USART2_UART_Init+0x178>)
 800186e:	f7ff fbbd 	bl	8000fec <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_6);
 8001872:	2106      	movs	r1, #6
 8001874:	4819      	ldr	r0, [pc, #100]	; (80018dc <MX_USART2_UART_Init+0x178>)
 8001876:	f7ff fc25 	bl	80010c4 <LL_DMA_DisableFifoMode>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800187a:	f7ff fa79 	bl	8000d70 <__NVIC_GetPriorityGrouping>
 800187e:	4603      	mov	r3, r0
 8001880:	2200      	movs	r2, #0
 8001882:	2100      	movs	r1, #0
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff fac9 	bl	8000e1c <NVIC_EncodePriority>
 800188a:	4603      	mov	r3, r0
 800188c:	4619      	mov	r1, r3
 800188e:	2026      	movs	r0, #38	; 0x26
 8001890:	f7ff fa9a 	bl	8000dc8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8001894:	2026      	movs	r0, #38	; 0x26
 8001896:	f7ff fa79 	bl	8000d8c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */


  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800189a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800189e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80018a0:	2300      	movs	r3, #0
 80018a2:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80018a4:	2300      	movs	r3, #0
 80018a6:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80018a8:	2300      	movs	r3, #0
 80018aa:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80018ac:	230c      	movs	r3, #12
 80018ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80018b0:	2300      	movs	r3, #0
 80018b2:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80018b4:	2300      	movs	r3, #0
 80018b6:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80018b8:	f107 031c 	add.w	r3, r7, #28
 80018bc:	4619      	mov	r1, r3
 80018be:	4808      	ldr	r0, [pc, #32]	; (80018e0 <MX_USART2_UART_Init+0x17c>)
 80018c0:	f001 fd76 	bl	80033b0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 80018c4:	4806      	ldr	r0, [pc, #24]	; (80018e0 <MX_USART2_UART_Init+0x17c>)
 80018c6:	f7ff fe07 	bl	80014d8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 80018ca:	4805      	ldr	r0, [pc, #20]	; (80018e0 <MX_USART2_UART_Init+0x17c>)
 80018cc:	f7ff fdf4 	bl	80014b8 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018d0:	bf00      	nop
 80018d2:	3738      	adds	r7, #56	; 0x38
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40020000 	.word	0x40020000
 80018dc:	40026000 	.word	0x40026000
 80018e0:	40004400 	.word	0x40004400

080018e4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b08e      	sub	sp, #56	; 0x38
 80018e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART3_Init 0 */

  /* USER CODE END USART3_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80018ea:	f107 031c 	add.w	r3, r7, #28
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]
 80018f2:	605a      	str	r2, [r3, #4]
 80018f4:	609a      	str	r2, [r3, #8]
 80018f6:	60da      	str	r2, [r3, #12]
 80018f8:	611a      	str	r2, [r3, #16]
 80018fa:	615a      	str	r2, [r3, #20]
 80018fc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fe:	1d3b      	adds	r3, r7, #4
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
 800190a:	611a      	str	r2, [r3, #16]
 800190c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART3);
 800190e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001912:	f7ff fd29 	bl	8001368 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8001916:	2008      	movs	r0, #8
 8001918:	f7ff fd0e 	bl	8001338 <LL_AHB1_GRP1_EnableClock>
  /**USART3 GPIO Configuration
  PD8   ------> USART3_TX
  PD9   ------> USART3_RX
  */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800191c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001920:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001922:	2302      	movs	r3, #2
 8001924:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001926:	2303      	movs	r3, #3
 8001928:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001932:	2307      	movs	r3, #7
 8001934:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001936:	1d3b      	adds	r3, r7, #4
 8001938:	4619      	mov	r1, r3
 800193a:	4811      	ldr	r0, [pc, #68]	; (8001980 <MX_USART3_UART_Init+0x9c>)
 800193c:	f001 f8d6 	bl	8002aec <LL_GPIO_Init>

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001940:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001944:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001946:	2300      	movs	r3, #0
 8001948:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800194a:	2300      	movs	r3, #0
 800194c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800194e:	2300      	movs	r3, #0
 8001950:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001952:	230c      	movs	r3, #12
 8001954:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001956:	2300      	movs	r3, #0
 8001958:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800195a:	2300      	movs	r3, #0
 800195c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART3, &USART_InitStruct);
 800195e:	f107 031c 	add.w	r3, r7, #28
 8001962:	4619      	mov	r1, r3
 8001964:	4807      	ldr	r0, [pc, #28]	; (8001984 <MX_USART3_UART_Init+0xa0>)
 8001966:	f001 fd23 	bl	80033b0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART3);
 800196a:	4806      	ldr	r0, [pc, #24]	; (8001984 <MX_USART3_UART_Init+0xa0>)
 800196c:	f7ff fdb4 	bl	80014d8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART3);
 8001970:	4804      	ldr	r0, [pc, #16]	; (8001984 <MX_USART3_UART_Init+0xa0>)
 8001972:	f7ff fda1 	bl	80014b8 <LL_USART_Enable>
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001976:	bf00      	nop
 8001978:	3738      	adds	r7, #56	; 0x38
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40020c00 	.word	0x40020c00
 8001984:	40004800 	.word	0x40004800

08001988 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800198c:	4b14      	ldr	r3, [pc, #80]	; (80019e0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800198e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001992:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8001994:	4b12      	ldr	r3, [pc, #72]	; (80019e0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001996:	2206      	movs	r2, #6
 8001998:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800199a:	4b11      	ldr	r3, [pc, #68]	; (80019e0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800199c:	2202      	movs	r2, #2
 800199e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80019a0:	4b0f      	ldr	r3, [pc, #60]	; (80019e0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80019a6:	4b0e      	ldr	r3, [pc, #56]	; (80019e0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019a8:	2202      	movs	r2, #2
 80019aa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80019ac:	4b0c      	ldr	r3, [pc, #48]	; (80019e0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019ae:	2201      	movs	r2, #1
 80019b0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80019b2:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80019b8:	4b09      	ldr	r3, [pc, #36]	; (80019e0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80019be:	4b08      	ldr	r3, [pc, #32]	; (80019e0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80019c4:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80019ca:	4805      	ldr	r0, [pc, #20]	; (80019e0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80019cc:	f000 fcf2 	bl	80023b4 <HAL_PCD_Init>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80019d6:	f000 f8ad 	bl	8001b34 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80019da:	bf00      	nop
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	20000064 	.word	0x20000064

080019e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80019e8:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80019ec:	f7ff fca4 	bl	8001338 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019f0:	f7ff f9be 	bl	8000d70 <__NVIC_GetPriorityGrouping>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2200      	movs	r2, #0
 80019f8:	2100      	movs	r1, #0
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff fa0e 	bl	8000e1c <NVIC_EncodePriority>
 8001a00:	4603      	mov	r3, r0
 8001a02:	4619      	mov	r1, r3
 8001a04:	2010      	movs	r0, #16
 8001a06:	f7ff f9df 	bl	8000dc8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001a0a:	2010      	movs	r0, #16
 8001a0c:	f7ff f9be 	bl	8000d8c <__NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a10:	f7ff f9ae 	bl	8000d70 <__NVIC_GetPriorityGrouping>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2200      	movs	r2, #0
 8001a18:	2100      	movs	r1, #0
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff f9fe 	bl	8000e1c <NVIC_EncodePriority>
 8001a20:	4603      	mov	r3, r0
 8001a22:	4619      	mov	r1, r3
 8001a24:	2011      	movs	r0, #17
 8001a26:	f7ff f9cf 	bl	8000dc8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001a2a:	2011      	movs	r0, #17
 8001a2c:	f7ff f9ae 	bl	8000d8c <__NVIC_EnableIRQ>

}
 8001a30:	bf00      	nop
 8001a32:	bd80      	pop	{r7, pc}

08001a34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b088      	sub	sp, #32
 8001a38:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001a3a:	f107 0318 	add.w	r3, r7, #24
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	463b      	mov	r3, r7
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
 8001a4c:	609a      	str	r2, [r3, #8]
 8001a4e:	60da      	str	r2, [r3, #12]
 8001a50:	611a      	str	r2, [r3, #16]
 8001a52:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001a54:	2004      	movs	r0, #4
 8001a56:	f7ff fc6f 	bl	8001338 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001a5a:	2080      	movs	r0, #128	; 0x80
 8001a5c:	f7ff fc6c 	bl	8001338 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001a60:	2001      	movs	r0, #1
 8001a62:	f7ff fc69 	bl	8001338 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001a66:	2002      	movs	r0, #2
 8001a68:	f7ff fc66 	bl	8001338 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8001a6c:	2008      	movs	r0, #8
 8001a6e:	f7ff fc63 	bl	8001338 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOG);
 8001a72:	2040      	movs	r0, #64	; 0x40
 8001a74:	f7ff fc60 	bl	8001338 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 8001a78:	f244 0181 	movw	r1, #16513	; 0x4081
 8001a7c:	4829      	ldr	r0, [pc, #164]	; (8001b24 <MX_GPIO_Init+0xf0>)
 8001a7e:	f7ff fdbb 	bl	80015f8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin);
 8001a82:	2140      	movs	r1, #64	; 0x40
 8001a84:	4828      	ldr	r0, [pc, #160]	; (8001b28 <MX_GPIO_Init+0xf4>)
 8001a86:	f7ff fdb7 	bl	80015f8 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8001a8a:	4928      	ldr	r1, [pc, #160]	; (8001b2c <MX_GPIO_Init+0xf8>)
 8001a8c:	2002      	movs	r0, #2
 8001a8e:	f7ff fc83 	bl	8001398 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8001a92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a96:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001aa4:	f107 0318 	add.w	r3, r7, #24
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f000 fe55 	bl	8002758 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_PULL_NO);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ab4:	481e      	ldr	r0, [pc, #120]	; (8001b30 <MX_GPIO_Init+0xfc>)
 8001ab6:	f7ff fd62 	bl	800157e <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(USER_Btn_GPIO_Port, USER_Btn_Pin, LL_GPIO_MODE_INPUT);
 8001aba:	2200      	movs	r2, #0
 8001abc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ac0:	481b      	ldr	r0, [pc, #108]	; (8001b30 <MX_GPIO_Init+0xfc>)
 8001ac2:	f7ff fd1f 	bl	8001504 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8001ac6:	f244 0381 	movw	r3, #16513	; 0x4081
 8001aca:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001acc:	2301      	movs	r3, #1
 8001ace:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001adc:	463b      	mov	r3, r7
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4810      	ldr	r0, [pc, #64]	; (8001b24 <MX_GPIO_Init+0xf0>)
 8001ae2:	f001 f803 	bl	8002aec <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001ae6:	2340      	movs	r3, #64	; 0x40
 8001ae8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001aea:	2301      	movs	r3, #1
 8001aec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001aee:	2300      	movs	r3, #0
 8001af0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001af6:	2300      	movs	r3, #0
 8001af8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001afa:	463b      	mov	r3, r7
 8001afc:	4619      	mov	r1, r3
 8001afe:	480a      	ldr	r0, [pc, #40]	; (8001b28 <MX_GPIO_Init+0xf4>)
 8001b00:	f000 fff4 	bl	8002aec <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001b04:	2380      	movs	r3, #128	; 0x80
 8001b06:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001b10:	463b      	mov	r3, r7
 8001b12:	4619      	mov	r1, r3
 8001b14:	4804      	ldr	r0, [pc, #16]	; (8001b28 <MX_GPIO_Init+0xf4>)
 8001b16:	f000 ffe9 	bl	8002aec <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b1a:	bf00      	nop
 8001b1c:	3720      	adds	r7, #32
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40020400 	.word	0x40020400
 8001b28:	40021800 	.word	0x40021800
 8001b2c:	00f00003 	.word	0x00f00003
 8001b30:	40020800 	.word	0x40020800

08001b34 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */

void Error_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b38:	b672      	cpsid	i
}
 8001b3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b3c:	e7fe      	b.n	8001b3c <Error_Handler+0x8>
	...

08001b40 <LL_RCC_SetUSBClockSource>:
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, USBxSource);
 8001b48:	4b07      	ldr	r3, [pc, #28]	; (8001b68 <LL_RCC_SetUSBClockSource+0x28>)
 8001b4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001b4e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001b52:	4905      	ldr	r1, [pc, #20]	; (8001b68 <LL_RCC_SetUSBClockSource+0x28>)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	4313      	orrs	r3, r2
 8001b58:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8001b5c:	bf00      	nop
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	40023800 	.word	0x40023800

08001b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	607b      	str	r3, [r7, #4]
 8001b76:	4b10      	ldr	r3, [pc, #64]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7a:	4a0f      	ldr	r2, [pc, #60]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b80:	6453      	str	r3, [r2, #68]	; 0x44
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b8a:	607b      	str	r3, [r7, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	603b      	str	r3, [r7, #0]
 8001b92:	4b09      	ldr	r3, [pc, #36]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	4a08      	ldr	r2, [pc, #32]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba6:	603b      	str	r3, [r7, #0]
 8001ba8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800

08001bbc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b08a      	sub	sp, #40	; 0x28
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001bdc:	d142      	bne.n	8001c64 <HAL_PCD_MspInit+0xa8>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
    LL_RCC_SetUSBClockSource(LL_RCC_USB_CLKSOURCE_PLL);
 8001bde:	2000      	movs	r0, #0
 8001be0:	f7ff ffae 	bl	8001b40 <LL_RCC_SetUSBClockSource>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
 8001be8:	4b20      	ldr	r3, [pc, #128]	; (8001c6c <HAL_PCD_MspInit+0xb0>)
 8001bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bec:	4a1f      	ldr	r2, [pc, #124]	; (8001c6c <HAL_PCD_MspInit+0xb0>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	6313      	str	r3, [r2, #48]	; 0x30
 8001bf4:	4b1d      	ldr	r3, [pc, #116]	; (8001c6c <HAL_PCD_MspInit+0xb0>)
 8001bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf8:	f003 0301 	and.w	r3, r3, #1
 8001bfc:	613b      	str	r3, [r7, #16]
 8001bfe:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001c00:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001c04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c06:	2302      	movs	r3, #2
 8001c08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001c12:	230a      	movs	r3, #10
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c16:	f107 0314 	add.w	r3, r7, #20
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4814      	ldr	r0, [pc, #80]	; (8001c70 <HAL_PCD_MspInit+0xb4>)
 8001c1e:	f000 fa35 	bl	800208c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c22:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c30:	f107 0314 	add.w	r3, r7, #20
 8001c34:	4619      	mov	r1, r3
 8001c36:	480e      	ldr	r0, [pc, #56]	; (8001c70 <HAL_PCD_MspInit+0xb4>)
 8001c38:	f000 fa28 	bl	800208c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <HAL_PCD_MspInit+0xb0>)
 8001c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c40:	4a0a      	ldr	r2, [pc, #40]	; (8001c6c <HAL_PCD_MspInit+0xb0>)
 8001c42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c46:	6353      	str	r3, [r2, #52]	; 0x34
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	4b07      	ldr	r3, [pc, #28]	; (8001c6c <HAL_PCD_MspInit+0xb0>)
 8001c4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c50:	4a06      	ldr	r2, [pc, #24]	; (8001c6c <HAL_PCD_MspInit+0xb0>)
 8001c52:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c56:	6453      	str	r3, [r2, #68]	; 0x44
 8001c58:	4b04      	ldr	r3, [pc, #16]	; (8001c6c <HAL_PCD_MspInit+0xb0>)
 8001c5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001c64:	bf00      	nop
 8001c66:	3728      	adds	r7, #40	; 0x28
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40020000 	.word	0x40020000

08001c74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c78:	e7fe      	b.n	8001c78 <NMI_Handler+0x4>

08001c7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c7e:	e7fe      	b.n	8001c7e <HardFault_Handler+0x4>

08001c80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c84:	e7fe      	b.n	8001c84 <MemManage_Handler+0x4>

08001c86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c8a:	e7fe      	b.n	8001c8a <BusFault_Handler+0x4>

08001c8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c90:	e7fe      	b.n	8001c90 <UsageFault_Handler+0x4>

08001c92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cba:	4770      	bx	lr

08001cbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cc0:	f000 f8ba 	bl	8001e38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
	LL_UART_DMA_RX_Interrupt(DMA1);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <DMA1_Stream5_IRQHandler+0x10>)
 8001cce:	f7fe ff59 	bl	8000b84 <LL_UART_DMA_RX_Interrupt>
  /* USER CODE END DMA1_Stream5_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40026000 	.word	0x40026000

08001cdc <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */


	LL_UART_DMA_TX_Interrupt(DMA1);
 8001ce0:	4802      	ldr	r0, [pc, #8]	; (8001cec <DMA1_Stream6_IRQHandler+0x10>)
 8001ce2:	f7fe ff75 	bl	8000bd0 <LL_UART_DMA_TX_Interrupt>
  /* USER CODE END DMA1_Stream6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40026000 	.word	0x40026000

08001cf0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN USART2_IRQn 0 */
	LL_UART_DMA_RX_IDLE_Interrupt(USART2, DMA1, LL_DMA_STREAM_5, Recieved_Data, Rx_Buffer);
 8001cf6:	4b05      	ldr	r3, [pc, #20]	; (8001d0c <USART2_IRQHandler+0x1c>)
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	4b05      	ldr	r3, [pc, #20]	; (8001d10 <USART2_IRQHandler+0x20>)
 8001cfc:	2205      	movs	r2, #5
 8001cfe:	4905      	ldr	r1, [pc, #20]	; (8001d14 <USART2_IRQHandler+0x24>)
 8001d00:	4805      	ldr	r0, [pc, #20]	; (8001d18 <USART2_IRQHandler+0x28>)
 8001d02:	f7fe ff8b 	bl	8000c1c <LL_UART_DMA_RX_IDLE_Interrupt>
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	2000004c 	.word	0x2000004c
 8001d10:	20000058 	.word	0x20000058
 8001d14:	40026000 	.word	0x40026000
 8001d18:	40004400 	.word	0x40004400

08001d1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d20:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <SystemInit+0x20>)
 8001d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d26:	4a05      	ldr	r2, [pc, #20]	; (8001d3c <SystemInit+0x20>)
 8001d28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	e000ed00 	.word	0xe000ed00

08001d40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d40:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d44:	f7ff ffea 	bl	8001d1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d48:	480c      	ldr	r0, [pc, #48]	; (8001d7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d4a:	490d      	ldr	r1, [pc, #52]	; (8001d80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d4c:	4a0d      	ldr	r2, [pc, #52]	; (8001d84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d50:	e002      	b.n	8001d58 <LoopCopyDataInit>

08001d52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d56:	3304      	adds	r3, #4

08001d58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d5c:	d3f9      	bcc.n	8001d52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d5e:	4a0a      	ldr	r2, [pc, #40]	; (8001d88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d60:	4c0a      	ldr	r4, [pc, #40]	; (8001d8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d64:	e001      	b.n	8001d6a <LoopFillZerobss>

08001d66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d68:	3204      	adds	r2, #4

08001d6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d6c:	d3fb      	bcc.n	8001d66 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001d6e:	f001 fea9 	bl	8003ac4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d72:	f7ff fc51 	bl	8001618 <main>
  bx  lr    
 8001d76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d80:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8001d84:	08003b5c 	.word	0x08003b5c
  ldr r2, =_sbss
 8001d88:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001d8c:	20000550 	.word	0x20000550

08001d90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d90:	e7fe      	b.n	8001d90 <ADC_IRQHandler>
	...

08001d94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d98:	4b0e      	ldr	r3, [pc, #56]	; (8001dd4 <HAL_Init+0x40>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a0d      	ldr	r2, [pc, #52]	; (8001dd4 <HAL_Init+0x40>)
 8001d9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001da2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001da4:	4b0b      	ldr	r3, [pc, #44]	; (8001dd4 <HAL_Init+0x40>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <HAL_Init+0x40>)
 8001daa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001db0:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <HAL_Init+0x40>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a07      	ldr	r2, [pc, #28]	; (8001dd4 <HAL_Init+0x40>)
 8001db6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dbc:	2003      	movs	r0, #3
 8001dbe:	f000 f931 	bl	8002024 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dc2:	2000      	movs	r0, #0
 8001dc4:	f000 f808 	bl	8001dd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dc8:	f7ff fed0 	bl	8001b6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	40023c00 	.word	0x40023c00

08001dd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001de0:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <HAL_InitTick+0x54>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	4b12      	ldr	r3, [pc, #72]	; (8001e30 <HAL_InitTick+0x58>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	4619      	mov	r1, r3
 8001dea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dee:	fbb3 f3f1 	udiv	r3, r3, r1
 8001df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df6:	4618      	mov	r0, r3
 8001df8:	f000 f93b 	bl	8002072 <HAL_SYSTICK_Config>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e00e      	b.n	8001e24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2b0f      	cmp	r3, #15
 8001e0a:	d80a      	bhi.n	8001e22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	6879      	ldr	r1, [r7, #4]
 8001e10:	f04f 30ff 	mov.w	r0, #4294967295
 8001e14:	f000 f911 	bl	800203a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e18:	4a06      	ldr	r2, [pc, #24]	; (8001e34 <HAL_InitTick+0x5c>)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	e000      	b.n	8001e24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3708      	adds	r7, #8
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	20000024 	.word	0x20000024
 8001e30:	2000002c 	.word	0x2000002c
 8001e34:	20000028 	.word	0x20000028

08001e38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e3c:	4b06      	ldr	r3, [pc, #24]	; (8001e58 <HAL_IncTick+0x20>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	461a      	mov	r2, r3
 8001e42:	4b06      	ldr	r3, [pc, #24]	; (8001e5c <HAL_IncTick+0x24>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4413      	add	r3, r2
 8001e48:	4a04      	ldr	r2, [pc, #16]	; (8001e5c <HAL_IncTick+0x24>)
 8001e4a:	6013      	str	r3, [r2, #0]
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	2000002c 	.word	0x2000002c
 8001e5c:	2000054c 	.word	0x2000054c

08001e60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  return uwTick;
 8001e64:	4b03      	ldr	r3, [pc, #12]	; (8001e74 <HAL_GetTick+0x14>)
 8001e66:	681b      	ldr	r3, [r3, #0]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	2000054c 	.word	0x2000054c

08001e78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e80:	f7ff ffee 	bl	8001e60 <HAL_GetTick>
 8001e84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e90:	d005      	beq.n	8001e9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e92:	4b0a      	ldr	r3, [pc, #40]	; (8001ebc <HAL_Delay+0x44>)
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	461a      	mov	r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	4413      	add	r3, r2
 8001e9c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e9e:	bf00      	nop
 8001ea0:	f7ff ffde 	bl	8001e60 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	68fa      	ldr	r2, [r7, #12]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d8f7      	bhi.n	8001ea0 <HAL_Delay+0x28>
  {
  }
}
 8001eb0:	bf00      	nop
 8001eb2:	bf00      	nop
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	2000002c 	.word	0x2000002c

08001ec0 <__NVIC_SetPriorityGrouping>:
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f003 0307 	and.w	r3, r3, #7
 8001ece:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	; (8001f04 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ed6:	68ba      	ldr	r2, [r7, #8]
 8001ed8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001edc:	4013      	ands	r3, r2
 8001ede:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ee8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001eec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ef0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ef2:	4a04      	ldr	r2, [pc, #16]	; (8001f04 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	60d3      	str	r3, [r2, #12]
}
 8001ef8:	bf00      	nop
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	e000ed00 	.word	0xe000ed00

08001f08 <__NVIC_GetPriorityGrouping>:
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f0c:	4b04      	ldr	r3, [pc, #16]	; (8001f20 <__NVIC_GetPriorityGrouping+0x18>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	0a1b      	lsrs	r3, r3, #8
 8001f12:	f003 0307 	and.w	r3, r3, #7
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	e000ed00 	.word	0xe000ed00

08001f24 <__NVIC_SetPriority>:
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	6039      	str	r1, [r7, #0]
 8001f2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	db0a      	blt.n	8001f4e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	b2da      	uxtb	r2, r3
 8001f3c:	490c      	ldr	r1, [pc, #48]	; (8001f70 <__NVIC_SetPriority+0x4c>)
 8001f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f42:	0112      	lsls	r2, r2, #4
 8001f44:	b2d2      	uxtb	r2, r2
 8001f46:	440b      	add	r3, r1
 8001f48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001f4c:	e00a      	b.n	8001f64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	b2da      	uxtb	r2, r3
 8001f52:	4908      	ldr	r1, [pc, #32]	; (8001f74 <__NVIC_SetPriority+0x50>)
 8001f54:	79fb      	ldrb	r3, [r7, #7]
 8001f56:	f003 030f 	and.w	r3, r3, #15
 8001f5a:	3b04      	subs	r3, #4
 8001f5c:	0112      	lsls	r2, r2, #4
 8001f5e:	b2d2      	uxtb	r2, r2
 8001f60:	440b      	add	r3, r1
 8001f62:	761a      	strb	r2, [r3, #24]
}
 8001f64:	bf00      	nop
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	e000e100 	.word	0xe000e100
 8001f74:	e000ed00 	.word	0xe000ed00

08001f78 <NVIC_EncodePriority>:
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b089      	sub	sp, #36	; 0x24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f003 0307 	and.w	r3, r3, #7
 8001f8a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	f1c3 0307 	rsb	r3, r3, #7
 8001f92:	2b04      	cmp	r3, #4
 8001f94:	bf28      	it	cs
 8001f96:	2304      	movcs	r3, #4
 8001f98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	3304      	adds	r3, #4
 8001f9e:	2b06      	cmp	r3, #6
 8001fa0:	d902      	bls.n	8001fa8 <NVIC_EncodePriority+0x30>
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	3b03      	subs	r3, #3
 8001fa6:	e000      	b.n	8001faa <NVIC_EncodePriority+0x32>
 8001fa8:	2300      	movs	r3, #0
 8001faa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fac:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb0:	69bb      	ldr	r3, [r7, #24]
 8001fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb6:	43da      	mvns	r2, r3
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	401a      	ands	r2, r3
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fca:	43d9      	mvns	r1, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd0:	4313      	orrs	r3, r2
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3724      	adds	r7, #36	; 0x24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
	...

08001fe0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3b01      	subs	r3, #1
 8001fec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ff0:	d301      	bcc.n	8001ff6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e00f      	b.n	8002016 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ff6:	4a0a      	ldr	r2, [pc, #40]	; (8002020 <SysTick_Config+0x40>)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ffe:	210f      	movs	r1, #15
 8002000:	f04f 30ff 	mov.w	r0, #4294967295
 8002004:	f7ff ff8e 	bl	8001f24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002008:	4b05      	ldr	r3, [pc, #20]	; (8002020 <SysTick_Config+0x40>)
 800200a:	2200      	movs	r2, #0
 800200c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800200e:	4b04      	ldr	r3, [pc, #16]	; (8002020 <SysTick_Config+0x40>)
 8002010:	2207      	movs	r2, #7
 8002012:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002014:	2300      	movs	r3, #0
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	e000e010 	.word	0xe000e010

08002024 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7ff ff47 	bl	8001ec0 <__NVIC_SetPriorityGrouping>
}
 8002032:	bf00      	nop
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800203a:	b580      	push	{r7, lr}
 800203c:	b086      	sub	sp, #24
 800203e:	af00      	add	r7, sp, #0
 8002040:	4603      	mov	r3, r0
 8002042:	60b9      	str	r1, [r7, #8]
 8002044:	607a      	str	r2, [r7, #4]
 8002046:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002048:	2300      	movs	r3, #0
 800204a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800204c:	f7ff ff5c 	bl	8001f08 <__NVIC_GetPriorityGrouping>
 8002050:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	68b9      	ldr	r1, [r7, #8]
 8002056:	6978      	ldr	r0, [r7, #20]
 8002058:	f7ff ff8e 	bl	8001f78 <NVIC_EncodePriority>
 800205c:	4602      	mov	r2, r0
 800205e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002062:	4611      	mov	r1, r2
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff ff5d 	bl	8001f24 <__NVIC_SetPriority>
}
 800206a:	bf00      	nop
 800206c:	3718      	adds	r7, #24
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b082      	sub	sp, #8
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7ff ffb0 	bl	8001fe0 <SysTick_Config>
 8002080:	4603      	mov	r3, r0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
	...

0800208c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800208c:	b480      	push	{r7}
 800208e:	b089      	sub	sp, #36	; 0x24
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800209a:	2300      	movs	r3, #0
 800209c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800209e:	2300      	movs	r3, #0
 80020a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020a2:	2300      	movs	r3, #0
 80020a4:	61fb      	str	r3, [r7, #28]
 80020a6:	e165      	b.n	8002374 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020a8:	2201      	movs	r2, #1
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	fa02 f303 	lsl.w	r3, r2, r3
 80020b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	4013      	ands	r3, r2
 80020ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	f040 8154 	bne.w	800236e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f003 0303 	and.w	r3, r3, #3
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d005      	beq.n	80020de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020da:	2b02      	cmp	r3, #2
 80020dc:	d130      	bne.n	8002140 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	2203      	movs	r2, #3
 80020ea:	fa02 f303 	lsl.w	r3, r2, r3
 80020ee:	43db      	mvns	r3, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4013      	ands	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002102:	69ba      	ldr	r2, [r7, #24]
 8002104:	4313      	orrs	r3, r2
 8002106:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002114:	2201      	movs	r2, #1
 8002116:	69fb      	ldr	r3, [r7, #28]
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	43db      	mvns	r3, r3
 800211e:	69ba      	ldr	r2, [r7, #24]
 8002120:	4013      	ands	r3, r2
 8002122:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	091b      	lsrs	r3, r3, #4
 800212a:	f003 0201 	and.w	r2, r3, #1
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	69ba      	ldr	r2, [r7, #24]
 8002136:	4313      	orrs	r3, r2
 8002138:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f003 0303 	and.w	r3, r3, #3
 8002148:	2b03      	cmp	r3, #3
 800214a:	d017      	beq.n	800217c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	2203      	movs	r2, #3
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	4013      	ands	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	689a      	ldr	r2, [r3, #8]
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	4313      	orrs	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 0303 	and.w	r3, r3, #3
 8002184:	2b02      	cmp	r3, #2
 8002186:	d123      	bne.n	80021d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	08da      	lsrs	r2, r3, #3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3208      	adds	r2, #8
 8002190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002194:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002196:	69fb      	ldr	r3, [r7, #28]
 8002198:	f003 0307 	and.w	r3, r3, #7
 800219c:	009b      	lsls	r3, r3, #2
 800219e:	220f      	movs	r2, #15
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	43db      	mvns	r3, r3
 80021a6:	69ba      	ldr	r2, [r7, #24]
 80021a8:	4013      	ands	r3, r2
 80021aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	691a      	ldr	r2, [r3, #16]
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	69ba      	ldr	r2, [r7, #24]
 80021be:	4313      	orrs	r3, r2
 80021c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	08da      	lsrs	r2, r3, #3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	3208      	adds	r2, #8
 80021ca:	69b9      	ldr	r1, [r7, #24]
 80021cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	2203      	movs	r2, #3
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	43db      	mvns	r3, r3
 80021e2:	69ba      	ldr	r2, [r7, #24]
 80021e4:	4013      	ands	r3, r2
 80021e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f003 0203 	and.w	r2, r3, #3
 80021f0:	69fb      	ldr	r3, [r7, #28]
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	69ba      	ldr	r2, [r7, #24]
 8002202:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800220c:	2b00      	cmp	r3, #0
 800220e:	f000 80ae 	beq.w	800236e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	60fb      	str	r3, [r7, #12]
 8002216:	4b5d      	ldr	r3, [pc, #372]	; (800238c <HAL_GPIO_Init+0x300>)
 8002218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800221a:	4a5c      	ldr	r2, [pc, #368]	; (800238c <HAL_GPIO_Init+0x300>)
 800221c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002220:	6453      	str	r3, [r2, #68]	; 0x44
 8002222:	4b5a      	ldr	r3, [pc, #360]	; (800238c <HAL_GPIO_Init+0x300>)
 8002224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002226:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800222a:	60fb      	str	r3, [r7, #12]
 800222c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800222e:	4a58      	ldr	r2, [pc, #352]	; (8002390 <HAL_GPIO_Init+0x304>)
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	089b      	lsrs	r3, r3, #2
 8002234:	3302      	adds	r3, #2
 8002236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800223a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800223c:	69fb      	ldr	r3, [r7, #28]
 800223e:	f003 0303 	and.w	r3, r3, #3
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	220f      	movs	r2, #15
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	43db      	mvns	r3, r3
 800224c:	69ba      	ldr	r2, [r7, #24]
 800224e:	4013      	ands	r3, r2
 8002250:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a4f      	ldr	r2, [pc, #316]	; (8002394 <HAL_GPIO_Init+0x308>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d025      	beq.n	80022a6 <HAL_GPIO_Init+0x21a>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4e      	ldr	r2, [pc, #312]	; (8002398 <HAL_GPIO_Init+0x30c>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d01f      	beq.n	80022a2 <HAL_GPIO_Init+0x216>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a4d      	ldr	r2, [pc, #308]	; (800239c <HAL_GPIO_Init+0x310>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d019      	beq.n	800229e <HAL_GPIO_Init+0x212>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a4c      	ldr	r2, [pc, #304]	; (80023a0 <HAL_GPIO_Init+0x314>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d013      	beq.n	800229a <HAL_GPIO_Init+0x20e>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a4b      	ldr	r2, [pc, #300]	; (80023a4 <HAL_GPIO_Init+0x318>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d00d      	beq.n	8002296 <HAL_GPIO_Init+0x20a>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a4a      	ldr	r2, [pc, #296]	; (80023a8 <HAL_GPIO_Init+0x31c>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d007      	beq.n	8002292 <HAL_GPIO_Init+0x206>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a49      	ldr	r2, [pc, #292]	; (80023ac <HAL_GPIO_Init+0x320>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d101      	bne.n	800228e <HAL_GPIO_Init+0x202>
 800228a:	2306      	movs	r3, #6
 800228c:	e00c      	b.n	80022a8 <HAL_GPIO_Init+0x21c>
 800228e:	2307      	movs	r3, #7
 8002290:	e00a      	b.n	80022a8 <HAL_GPIO_Init+0x21c>
 8002292:	2305      	movs	r3, #5
 8002294:	e008      	b.n	80022a8 <HAL_GPIO_Init+0x21c>
 8002296:	2304      	movs	r3, #4
 8002298:	e006      	b.n	80022a8 <HAL_GPIO_Init+0x21c>
 800229a:	2303      	movs	r3, #3
 800229c:	e004      	b.n	80022a8 <HAL_GPIO_Init+0x21c>
 800229e:	2302      	movs	r3, #2
 80022a0:	e002      	b.n	80022a8 <HAL_GPIO_Init+0x21c>
 80022a2:	2301      	movs	r3, #1
 80022a4:	e000      	b.n	80022a8 <HAL_GPIO_Init+0x21c>
 80022a6:	2300      	movs	r3, #0
 80022a8:	69fa      	ldr	r2, [r7, #28]
 80022aa:	f002 0203 	and.w	r2, r2, #3
 80022ae:	0092      	lsls	r2, r2, #2
 80022b0:	4093      	lsls	r3, r2
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022b8:	4935      	ldr	r1, [pc, #212]	; (8002390 <HAL_GPIO_Init+0x304>)
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	089b      	lsrs	r3, r3, #2
 80022be:	3302      	adds	r3, #2
 80022c0:	69ba      	ldr	r2, [r7, #24]
 80022c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022c6:	4b3a      	ldr	r3, [pc, #232]	; (80023b0 <HAL_GPIO_Init+0x324>)
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80022ea:	4a31      	ldr	r2, [pc, #196]	; (80023b0 <HAL_GPIO_Init+0x324>)
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022f0:	4b2f      	ldr	r3, [pc, #188]	; (80023b0 <HAL_GPIO_Init+0x324>)
 80022f2:	68db      	ldr	r3, [r3, #12]
 80022f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	43db      	mvns	r3, r3
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	4013      	ands	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002314:	4a26      	ldr	r2, [pc, #152]	; (80023b0 <HAL_GPIO_Init+0x324>)
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800231a:	4b25      	ldr	r3, [pc, #148]	; (80023b0 <HAL_GPIO_Init+0x324>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	43db      	mvns	r3, r3
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	4013      	ands	r3, r2
 8002328:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d003      	beq.n	800233e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002336:	69ba      	ldr	r2, [r7, #24]
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	4313      	orrs	r3, r2
 800233c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800233e:	4a1c      	ldr	r2, [pc, #112]	; (80023b0 <HAL_GPIO_Init+0x324>)
 8002340:	69bb      	ldr	r3, [r7, #24]
 8002342:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002344:	4b1a      	ldr	r3, [pc, #104]	; (80023b0 <HAL_GPIO_Init+0x324>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	43db      	mvns	r3, r3
 800234e:	69ba      	ldr	r2, [r7, #24]
 8002350:	4013      	ands	r3, r2
 8002352:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d003      	beq.n	8002368 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	4313      	orrs	r3, r2
 8002366:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002368:	4a11      	ldr	r2, [pc, #68]	; (80023b0 <HAL_GPIO_Init+0x324>)
 800236a:	69bb      	ldr	r3, [r7, #24]
 800236c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	3301      	adds	r3, #1
 8002372:	61fb      	str	r3, [r7, #28]
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	2b0f      	cmp	r3, #15
 8002378:	f67f ae96 	bls.w	80020a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800237c:	bf00      	nop
 800237e:	bf00      	nop
 8002380:	3724      	adds	r7, #36	; 0x24
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr
 800238a:	bf00      	nop
 800238c:	40023800 	.word	0x40023800
 8002390:	40013800 	.word	0x40013800
 8002394:	40020000 	.word	0x40020000
 8002398:	40020400 	.word	0x40020400
 800239c:	40020800 	.word	0x40020800
 80023a0:	40020c00 	.word	0x40020c00
 80023a4:	40021000 	.word	0x40021000
 80023a8:	40021400 	.word	0x40021400
 80023ac:	40021800 	.word	0x40021800
 80023b0:	40013c00 	.word	0x40013c00

080023b4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af02      	add	r7, sp, #8
 80023ba:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e108      	b.n	80025d8 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f893 3495 	ldrb.w	r3, [r3, #1173]	; 0x495
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d106      	bne.n	80023e6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 2494 	strb.w	r2, [r3, #1172]	; 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff fbeb 	bl	8001bbc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2203      	movs	r2, #3
 80023ea:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80023f4:	d102      	bne.n	80023fc <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f001 f8b9 	bl	8003578 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6818      	ldr	r0, [r3, #0]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	7c1a      	ldrb	r2, [r3, #16]
 800240e:	f88d 2000 	strb.w	r2, [sp]
 8002412:	3304      	adds	r3, #4
 8002414:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002416:	f001 f84b 	bl	80034b0 <USB_CoreInit>
 800241a:	4603      	mov	r3, r0
 800241c:	2b00      	cmp	r3, #0
 800241e:	d005      	beq.n	800242c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2202      	movs	r2, #2
 8002424:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e0d5      	b.n	80025d8 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	2100      	movs	r1, #0
 8002432:	4618      	mov	r0, r3
 8002434:	f001 f8b1 	bl	800359a <USB_SetCurrentMode>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d005      	beq.n	800244a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2202      	movs	r2, #2
 8002442:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e0c6      	b.n	80025d8 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800244a:	2300      	movs	r3, #0
 800244c:	73fb      	strb	r3, [r7, #15]
 800244e:	e04a      	b.n	80024e6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002450:	7bfa      	ldrb	r2, [r7, #15]
 8002452:	6879      	ldr	r1, [r7, #4]
 8002454:	4613      	mov	r3, r2
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	4413      	add	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	440b      	add	r3, r1
 800245e:	3315      	adds	r3, #21
 8002460:	2201      	movs	r2, #1
 8002462:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002464:	7bfa      	ldrb	r2, [r7, #15]
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	4613      	mov	r3, r2
 800246a:	00db      	lsls	r3, r3, #3
 800246c:	4413      	add	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	440b      	add	r3, r1
 8002472:	3314      	adds	r3, #20
 8002474:	7bfa      	ldrb	r2, [r7, #15]
 8002476:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002478:	7bfa      	ldrb	r2, [r7, #15]
 800247a:	7bfb      	ldrb	r3, [r7, #15]
 800247c:	b298      	uxth	r0, r3
 800247e:	6879      	ldr	r1, [r7, #4]
 8002480:	4613      	mov	r3, r2
 8002482:	00db      	lsls	r3, r3, #3
 8002484:	4413      	add	r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	440b      	add	r3, r1
 800248a:	332e      	adds	r3, #46	; 0x2e
 800248c:	4602      	mov	r2, r0
 800248e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002490:	7bfa      	ldrb	r2, [r7, #15]
 8002492:	6879      	ldr	r1, [r7, #4]
 8002494:	4613      	mov	r3, r2
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	4413      	add	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	440b      	add	r3, r1
 800249e:	3318      	adds	r3, #24
 80024a0:	2200      	movs	r2, #0
 80024a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80024a4:	7bfa      	ldrb	r2, [r7, #15]
 80024a6:	6879      	ldr	r1, [r7, #4]
 80024a8:	4613      	mov	r3, r2
 80024aa:	00db      	lsls	r3, r3, #3
 80024ac:	4413      	add	r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	331c      	adds	r3, #28
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80024b8:	7bfa      	ldrb	r2, [r7, #15]
 80024ba:	6879      	ldr	r1, [r7, #4]
 80024bc:	4613      	mov	r3, r2
 80024be:	00db      	lsls	r3, r3, #3
 80024c0:	4413      	add	r3, r2
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	3320      	adds	r3, #32
 80024c8:	2200      	movs	r2, #0
 80024ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80024cc:	7bfa      	ldrb	r2, [r7, #15]
 80024ce:	6879      	ldr	r1, [r7, #4]
 80024d0:	4613      	mov	r3, r2
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	4413      	add	r3, r2
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	440b      	add	r3, r1
 80024da:	3324      	adds	r3, #36	; 0x24
 80024dc:	2200      	movs	r2, #0
 80024de:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024e0:	7bfb      	ldrb	r3, [r7, #15]
 80024e2:	3301      	adds	r3, #1
 80024e4:	73fb      	strb	r3, [r7, #15]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	791b      	ldrb	r3, [r3, #4]
 80024ea:	7bfa      	ldrb	r2, [r7, #15]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d3af      	bcc.n	8002450 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80024f0:	2300      	movs	r3, #0
 80024f2:	73fb      	strb	r3, [r7, #15]
 80024f4:	e044      	b.n	8002580 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80024f6:	7bfa      	ldrb	r2, [r7, #15]
 80024f8:	6879      	ldr	r1, [r7, #4]
 80024fa:	4613      	mov	r3, r2
 80024fc:	00db      	lsls	r3, r3, #3
 80024fe:	4413      	add	r3, r2
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	440b      	add	r3, r1
 8002504:	f203 2355 	addw	r3, r3, #597	; 0x255
 8002508:	2200      	movs	r2, #0
 800250a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800250c:	7bfa      	ldrb	r2, [r7, #15]
 800250e:	6879      	ldr	r1, [r7, #4]
 8002510:	4613      	mov	r3, r2
 8002512:	00db      	lsls	r3, r3, #3
 8002514:	4413      	add	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	440b      	add	r3, r1
 800251a:	f503 7315 	add.w	r3, r3, #596	; 0x254
 800251e:	7bfa      	ldrb	r2, [r7, #15]
 8002520:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002522:	7bfa      	ldrb	r2, [r7, #15]
 8002524:	6879      	ldr	r1, [r7, #4]
 8002526:	4613      	mov	r3, r2
 8002528:	00db      	lsls	r3, r3, #3
 800252a:	4413      	add	r3, r2
 800252c:	009b      	lsls	r3, r3, #2
 800252e:	440b      	add	r3, r1
 8002530:	f503 7316 	add.w	r3, r3, #600	; 0x258
 8002534:	2200      	movs	r2, #0
 8002536:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002538:	7bfa      	ldrb	r2, [r7, #15]
 800253a:	6879      	ldr	r1, [r7, #4]
 800253c:	4613      	mov	r3, r2
 800253e:	00db      	lsls	r3, r3, #3
 8002540:	4413      	add	r3, r2
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	440b      	add	r3, r1
 8002546:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800254e:	7bfa      	ldrb	r2, [r7, #15]
 8002550:	6879      	ldr	r1, [r7, #4]
 8002552:	4613      	mov	r3, r2
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	4413      	add	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	440b      	add	r3, r1
 800255c:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002564:	7bfa      	ldrb	r2, [r7, #15]
 8002566:	6879      	ldr	r1, [r7, #4]
 8002568:	4613      	mov	r3, r2
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4413      	add	r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	440b      	add	r3, r1
 8002572:	f503 7319 	add.w	r3, r3, #612	; 0x264
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800257a:	7bfb      	ldrb	r3, [r7, #15]
 800257c:	3301      	adds	r3, #1
 800257e:	73fb      	strb	r3, [r7, #15]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	791b      	ldrb	r3, [r3, #4]
 8002584:	7bfa      	ldrb	r2, [r7, #15]
 8002586:	429a      	cmp	r2, r3
 8002588:	d3b5      	bcc.n	80024f6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6818      	ldr	r0, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	7c1a      	ldrb	r2, [r3, #16]
 8002592:	f88d 2000 	strb.w	r2, [sp]
 8002596:	3304      	adds	r3, #4
 8002598:	cb0e      	ldmia	r3, {r1, r2, r3}
 800259a:	f001 f84b 	bl	8003634 <USB_DevInit>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2202      	movs	r2, #2
 80025a8:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
    return HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	e013      	b.n	80025d8 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2201      	movs	r2, #1
 80025ba:	f883 2495 	strb.w	r2, [r3, #1173]	; 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	7b1b      	ldrb	r3, [r3, #12]
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d102      	bne.n	80025cc <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80025c6:	6878      	ldr	r0, [r7, #4]
 80025c8:	f000 f80a 	bl	80025e0 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f001 fa06 	bl	80039e2 <USB_DevDisconnect>

  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b085      	sub	sp, #20
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f8c3 24d8 	str.w	r2, [r3, #1240]	; 0x4d8
  hpcd->LPM_State = LPM_L0;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 24cc 	strb.w	r2, [r3, #1228]	; 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	699b      	ldr	r3, [r3, #24]
 8002602:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800260e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002612:	f043 0303 	orr.w	r3, r3, #3
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800261a:	2300      	movs	r3, #0
}
 800261c:	4618      	mov	r0, r3
 800261e:	3714      	adds	r7, #20
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002630:	4b05      	ldr	r3, [pc, #20]	; (8002648 <LL_EXTI_EnableIT_0_31+0x20>)
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	4904      	ldr	r1, [pc, #16]	; (8002648 <LL_EXTI_EnableIT_0_31+0x20>)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4313      	orrs	r3, r2
 800263a:	600b      	str	r3, [r1, #0]
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	40013c00 	.word	0x40013c00

0800264c <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 800264c:	b480      	push	{r7}
 800264e:	b083      	sub	sp, #12
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002654:	4b06      	ldr	r3, [pc, #24]	; (8002670 <LL_EXTI_DisableIT_0_31+0x24>)
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	43db      	mvns	r3, r3
 800265c:	4904      	ldr	r1, [pc, #16]	; (8002670 <LL_EXTI_DisableIT_0_31+0x24>)
 800265e:	4013      	ands	r3, r2
 8002660:	600b      	str	r3, [r1, #0]
}
 8002662:	bf00      	nop
 8002664:	370c      	adds	r7, #12
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	40013c00 	.word	0x40013c00

08002674 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 800267c:	4b05      	ldr	r3, [pc, #20]	; (8002694 <LL_EXTI_EnableEvent_0_31+0x20>)
 800267e:	685a      	ldr	r2, [r3, #4]
 8002680:	4904      	ldr	r1, [pc, #16]	; (8002694 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	4313      	orrs	r3, r2
 8002686:	604b      	str	r3, [r1, #4]

}
 8002688:	bf00      	nop
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr
 8002694:	40013c00 	.word	0x40013c00

08002698 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80026a0:	4b06      	ldr	r3, [pc, #24]	; (80026bc <LL_EXTI_DisableEvent_0_31+0x24>)
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	43db      	mvns	r3, r3
 80026a8:	4904      	ldr	r1, [pc, #16]	; (80026bc <LL_EXTI_DisableEvent_0_31+0x24>)
 80026aa:	4013      	ands	r3, r2
 80026ac:	604b      	str	r3, [r1, #4]
}
 80026ae:	bf00      	nop
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	40013c00 	.word	0x40013c00

080026c0 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80026c0:	b480      	push	{r7}
 80026c2:	b083      	sub	sp, #12
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 80026c8:	4b05      	ldr	r3, [pc, #20]	; (80026e0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	4904      	ldr	r1, [pc, #16]	; (80026e0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	608b      	str	r3, [r1, #8]

}
 80026d4:	bf00      	nop
 80026d6:	370c      	adds	r7, #12
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	40013c00 	.word	0x40013c00

080026e4 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 80026ec:	4b06      	ldr	r3, [pc, #24]	; (8002708 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80026ee:	689a      	ldr	r2, [r3, #8]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	43db      	mvns	r3, r3
 80026f4:	4904      	ldr	r1, [pc, #16]	; (8002708 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	608b      	str	r3, [r1, #8]

}
 80026fa:	bf00      	nop
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	40013c00 	.word	0x40013c00

0800270c <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8002714:	4b05      	ldr	r3, [pc, #20]	; (800272c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002716:	68da      	ldr	r2, [r3, #12]
 8002718:	4904      	ldr	r1, [pc, #16]	; (800272c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4313      	orrs	r3, r2
 800271e:	60cb      	str	r3, [r1, #12]
}
 8002720:	bf00      	nop
 8002722:	370c      	adds	r7, #12
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr
 800272c:	40013c00 	.word	0x40013c00

08002730 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8002738:	4b06      	ldr	r3, [pc, #24]	; (8002754 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800273a:	68da      	ldr	r2, [r3, #12]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	43db      	mvns	r3, r3
 8002740:	4904      	ldr	r1, [pc, #16]	; (8002754 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002742:	4013      	ands	r3, r2
 8002744:	60cb      	str	r3, [r1, #12]
}
 8002746:	bf00      	nop
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	40013c00 	.word	0x40013c00

08002758 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8002760:	2300      	movs	r3, #0
 8002762:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	791b      	ldrb	r3, [r3, #4]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d065      	beq.n	8002838 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d06b      	beq.n	800284c <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	795b      	ldrb	r3, [r3, #5]
 8002778:	2b02      	cmp	r3, #2
 800277a:	d01c      	beq.n	80027b6 <LL_EXTI_Init+0x5e>
 800277c:	2b02      	cmp	r3, #2
 800277e:	dc25      	bgt.n	80027cc <LL_EXTI_Init+0x74>
 8002780:	2b00      	cmp	r3, #0
 8002782:	d002      	beq.n	800278a <LL_EXTI_Init+0x32>
 8002784:	2b01      	cmp	r3, #1
 8002786:	d00b      	beq.n	80027a0 <LL_EXTI_Init+0x48>
 8002788:	e020      	b.n	80027cc <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff ff82 	bl	8002698 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff45 	bl	8002628 <LL_EXTI_EnableIT_0_31>
          break;
 800279e:	e018      	b.n	80027d2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff ff51 	bl	800264c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff ff60 	bl	8002674 <LL_EXTI_EnableEvent_0_31>
          break;
 80027b4:	e00d      	b.n	80027d2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7ff ff34 	bl	8002628 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff ff55 	bl	8002674 <LL_EXTI_EnableEvent_0_31>
          break;
 80027ca:	e002      	b.n	80027d2 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	73fb      	strb	r3, [r7, #15]
          break;
 80027d0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	799b      	ldrb	r3, [r3, #6]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d038      	beq.n	800284c <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	799b      	ldrb	r3, [r3, #6]
 80027de:	2b03      	cmp	r3, #3
 80027e0:	d01c      	beq.n	800281c <LL_EXTI_Init+0xc4>
 80027e2:	2b03      	cmp	r3, #3
 80027e4:	dc25      	bgt.n	8002832 <LL_EXTI_Init+0xda>
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d002      	beq.n	80027f0 <LL_EXTI_Init+0x98>
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d00b      	beq.n	8002806 <LL_EXTI_Init+0xae>
 80027ee:	e020      	b.n	8002832 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff ff9b 	bl	8002730 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4618      	mov	r0, r3
 8002800:	f7ff ff5e 	bl	80026c0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002804:	e022      	b.n	800284c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff ff6a 	bl	80026e4 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff ff79 	bl	800270c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800281a:	e017      	b.n	800284c <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4618      	mov	r0, r3
 8002822:	f7ff ff4d 	bl	80026c0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff ff6e 	bl	800270c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002830:	e00c      	b.n	800284c <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	73fb      	strb	r3, [r7, #15]
            break;
 8002836:	e009      	b.n	800284c <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff ff05 	bl	800264c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff ff26 	bl	8002698 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 800284c:	7bfb      	ldrb	r3, [r7, #15]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <LL_GPIO_SetPinMode>:
{
 8002856:	b480      	push	{r7}
 8002858:	b08b      	sub	sp, #44	; 0x2c
 800285a:	af00      	add	r7, sp, #0
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	fa93 f3a3 	rbit	r3, r3
 8002870:	613b      	str	r3, [r7, #16]
  return result;
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002876:	69bb      	ldr	r3, [r7, #24]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 800287c:	2320      	movs	r3, #32
 800287e:	e003      	b.n	8002888 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	fab3 f383 	clz	r3, r3
 8002886:	b2db      	uxtb	r3, r3
 8002888:	005b      	lsls	r3, r3, #1
 800288a:	2103      	movs	r1, #3
 800288c:	fa01 f303 	lsl.w	r3, r1, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	401a      	ands	r2, r3
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002898:	6a3b      	ldr	r3, [r7, #32]
 800289a:	fa93 f3a3 	rbit	r3, r3
 800289e:	61fb      	str	r3, [r7, #28]
  return result;
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80028a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80028aa:	2320      	movs	r3, #32
 80028ac:	e003      	b.n	80028b6 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80028ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b0:	fab3 f383 	clz	r3, r3
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	6879      	ldr	r1, [r7, #4]
 80028ba:	fa01 f303 	lsl.w	r3, r1, r3
 80028be:	431a      	orrs	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	601a      	str	r2, [r3, #0]
}
 80028c4:	bf00      	nop
 80028c6:	372c      	adds	r7, #44	; 0x2c
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <LL_GPIO_SetPinOutputType>:
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	60b9      	str	r1, [r7, #8]
 80028da:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	685a      	ldr	r2, [r3, #4]
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	43db      	mvns	r3, r3
 80028e4:	401a      	ands	r2, r3
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	6879      	ldr	r1, [r7, #4]
 80028ea:	fb01 f303 	mul.w	r3, r1, r3
 80028ee:	431a      	orrs	r2, r3
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	605a      	str	r2, [r3, #4]
}
 80028f4:	bf00      	nop
 80028f6:	3714      	adds	r7, #20
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr

08002900 <LL_GPIO_SetPinSpeed>:
{
 8002900:	b480      	push	{r7}
 8002902:	b08b      	sub	sp, #44	; 0x2c
 8002904:	af00      	add	r7, sp, #0
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	fa93 f3a3 	rbit	r3, r3
 800291a:	613b      	str	r3, [r7, #16]
  return result;
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002920:	69bb      	ldr	r3, [r7, #24]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8002926:	2320      	movs	r3, #32
 8002928:	e003      	b.n	8002932 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	fab3 f383 	clz	r3, r3
 8002930:	b2db      	uxtb	r3, r3
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	2103      	movs	r1, #3
 8002936:	fa01 f303 	lsl.w	r3, r1, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	401a      	ands	r2, r3
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	6a3b      	ldr	r3, [r7, #32]
 8002944:	fa93 f3a3 	rbit	r3, r3
 8002948:	61fb      	str	r3, [r7, #28]
  return result;
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800294e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002950:	2b00      	cmp	r3, #0
 8002952:	d101      	bne.n	8002958 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8002954:	2320      	movs	r3, #32
 8002956:	e003      	b.n	8002960 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8002958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295a:	fab3 f383 	clz	r3, r3
 800295e:	b2db      	uxtb	r3, r3
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	6879      	ldr	r1, [r7, #4]
 8002964:	fa01 f303 	lsl.w	r3, r1, r3
 8002968:	431a      	orrs	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	609a      	str	r2, [r3, #8]
}
 800296e:	bf00      	nop
 8002970:	372c      	adds	r7, #44	; 0x2c
 8002972:	46bd      	mov	sp, r7
 8002974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002978:	4770      	bx	lr

0800297a <LL_GPIO_SetPinPull>:
{
 800297a:	b480      	push	{r7}
 800297c:	b08b      	sub	sp, #44	; 0x2c
 800297e:	af00      	add	r7, sp, #0
 8002980:	60f8      	str	r0, [r7, #12]
 8002982:	60b9      	str	r1, [r7, #8]
 8002984:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	68da      	ldr	r2, [r3, #12]
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	fa93 f3a3 	rbit	r3, r3
 8002994:	613b      	str	r3, [r7, #16]
  return result;
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d101      	bne.n	80029a4 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80029a0:	2320      	movs	r3, #32
 80029a2:	e003      	b.n	80029ac <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	fab3 f383 	clz	r3, r3
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	2103      	movs	r1, #3
 80029b0:	fa01 f303 	lsl.w	r3, r1, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	401a      	ands	r2, r3
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029bc:	6a3b      	ldr	r3, [r7, #32]
 80029be:	fa93 f3a3 	rbit	r3, r3
 80029c2:	61fb      	str	r3, [r7, #28]
  return result;
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80029c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d101      	bne.n	80029d2 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 80029ce:	2320      	movs	r3, #32
 80029d0:	e003      	b.n	80029da <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 80029d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d4:	fab3 f383 	clz	r3, r3
 80029d8:	b2db      	uxtb	r3, r3
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	6879      	ldr	r1, [r7, #4]
 80029de:	fa01 f303 	lsl.w	r3, r1, r3
 80029e2:	431a      	orrs	r2, r3
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	60da      	str	r2, [r3, #12]
}
 80029e8:	bf00      	nop
 80029ea:	372c      	adds	r7, #44	; 0x2c
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <LL_GPIO_SetAFPin_0_7>:
{
 80029f4:	b480      	push	{r7}
 80029f6:	b08b      	sub	sp, #44	; 0x2c
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6a1a      	ldr	r2, [r3, #32]
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	fa93 f3a3 	rbit	r3, r3
 8002a0e:	613b      	str	r3, [r7, #16]
  return result;
 8002a10:	693b      	ldr	r3, [r7, #16]
 8002a12:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d101      	bne.n	8002a1e <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8002a1a:	2320      	movs	r3, #32
 8002a1c:	e003      	b.n	8002a26 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8002a1e:	69bb      	ldr	r3, [r7, #24]
 8002a20:	fab3 f383 	clz	r3, r3
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	210f      	movs	r1, #15
 8002a2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002a2e:	43db      	mvns	r3, r3
 8002a30:	401a      	ands	r2, r3
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a36:	6a3b      	ldr	r3, [r7, #32]
 8002a38:	fa93 f3a3 	rbit	r3, r3
 8002a3c:	61fb      	str	r3, [r7, #28]
  return result;
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d101      	bne.n	8002a4c <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8002a48:	2320      	movs	r3, #32
 8002a4a:	e003      	b.n	8002a54 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8002a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4e:	fab3 f383 	clz	r3, r3
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	fa01 f303 	lsl.w	r3, r1, r3
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	621a      	str	r2, [r3, #32]
}
 8002a62:	bf00      	nop
 8002a64:	372c      	adds	r7, #44	; 0x2c
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr

08002a6e <LL_GPIO_SetAFPin_8_15>:
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b08b      	sub	sp, #44	; 0x2c
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	60f8      	str	r0, [r7, #12]
 8002a76:	60b9      	str	r1, [r7, #8]
 8002a78:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	0a1b      	lsrs	r3, r3, #8
 8002a82:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	fa93 f3a3 	rbit	r3, r3
 8002a8a:	613b      	str	r3, [r7, #16]
  return result;
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d101      	bne.n	8002a9a <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8002a96:	2320      	movs	r3, #32
 8002a98:	e003      	b.n	8002aa2 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	fab3 f383 	clz	r3, r3
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	210f      	movs	r1, #15
 8002aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	401a      	ands	r2, r3
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	0a1b      	lsrs	r3, r3, #8
 8002ab2:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab4:	6a3b      	ldr	r3, [r7, #32]
 8002ab6:	fa93 f3a3 	rbit	r3, r3
 8002aba:	61fb      	str	r3, [r7, #28]
  return result;
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8002ac6:	2320      	movs	r3, #32
 8002ac8:	e003      	b.n	8002ad2 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002acc:	fab3 f383 	clz	r3, r3
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8002ada:	431a      	orrs	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002ae0:	bf00      	nop
 8002ae2:	372c      	adds	r7, #44	; 0x2c
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b08a      	sub	sp, #40	; 0x28
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002af6:	2300      	movs	r3, #0
 8002af8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t currentpin = 0x00000000U;
 8002afa:	2300      	movs	r3, #0
 8002afc:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	fa93 f3a3 	rbit	r3, r3
 8002b0a:	617b      	str	r3, [r7, #20]
  return result;
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d101      	bne.n	8002b1a <LL_GPIO_Init+0x2e>
    return 32U;
 8002b16:	2320      	movs	r3, #32
 8002b18:	e003      	b.n	8002b22 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	fab3 f383 	clz	r3, r3
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002b24:	e057      	b.n	8002bd6 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b32:	4013      	ands	r3, r2
 8002b34:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 8002b36:	6a3b      	ldr	r3, [r7, #32]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d049      	beq.n	8002bd0 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d003      	beq.n	8002b4c <LL_GPIO_Init+0x60>
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d10d      	bne.n	8002b68 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	461a      	mov	r2, r3
 8002b52:	6a39      	ldr	r1, [r7, #32]
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f7ff fed3 	bl	8002900 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	68db      	ldr	r3, [r3, #12]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	6a39      	ldr	r1, [r7, #32]
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f7ff feb4 	bl	80028d0 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	6a39      	ldr	r1, [r7, #32]
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	f7ff ff02 	bl	800297a <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	d121      	bne.n	8002bc2 <LL_GPIO_Init+0xd6>
 8002b7e:	6a3b      	ldr	r3, [r7, #32]
 8002b80:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	fa93 f3a3 	rbit	r3, r3
 8002b88:	60bb      	str	r3, [r7, #8]
  return result;
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d101      	bne.n	8002b98 <LL_GPIO_Init+0xac>
    return 32U;
 8002b94:	2320      	movs	r3, #32
 8002b96:	e003      	b.n	8002ba0 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	fab3 f383 	clz	r3, r3
 8002b9e:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002ba0:	2b07      	cmp	r3, #7
 8002ba2:	d807      	bhi.n	8002bb4 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	695b      	ldr	r3, [r3, #20]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	6a39      	ldr	r1, [r7, #32]
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f7ff ff21 	bl	80029f4 <LL_GPIO_SetAFPin_0_7>
 8002bb2:	e006      	b.n	8002bc2 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	695b      	ldr	r3, [r3, #20]
 8002bb8:	461a      	mov	r2, r3
 8002bba:	6a39      	ldr	r1, [r7, #32]
 8002bbc:	6878      	ldr	r0, [r7, #4]
 8002bbe:	f7ff ff56 	bl	8002a6e <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	461a      	mov	r2, r3
 8002bc8:	6a39      	ldr	r1, [r7, #32]
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f7ff fe43 	bl	8002856 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd2:	3301      	adds	r3, #1
 8002bd4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d1a0      	bne.n	8002b26 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8002be4:	2300      	movs	r3, #0
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3728      	adds	r7, #40	; 0x28
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
	...

08002bf0 <LL_RCC_GetSysClkSource>:
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002bf4:	4b04      	ldr	r3, [pc, #16]	; (8002c08 <LL_RCC_GetSysClkSource+0x18>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f003 030c 	and.w	r3, r3, #12
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	40023800 	.word	0x40023800

08002c0c <LL_RCC_GetAHBPrescaler>:
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002c10:	4b04      	ldr	r3, [pc, #16]	; (8002c24 <LL_RCC_GetAHBPrescaler+0x18>)
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	40023800 	.word	0x40023800

08002c28 <LL_RCC_GetAPB1Prescaler>:
{
 8002c28:	b480      	push	{r7}
 8002c2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002c2c:	4b04      	ldr	r3, [pc, #16]	; (8002c40 <LL_RCC_GetAPB1Prescaler+0x18>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	40023800 	.word	0x40023800

08002c44 <LL_RCC_GetAPB2Prescaler>:
{
 8002c44:	b480      	push	{r7}
 8002c46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002c48:	4b04      	ldr	r3, [pc, #16]	; (8002c5c <LL_RCC_GetAPB2Prescaler+0x18>)
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr
 8002c5a:	bf00      	nop
 8002c5c:	40023800 	.word	0x40023800

08002c60 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002c64:	4b04      	ldr	r3, [pc, #16]	; (8002c78 <LL_RCC_PLL_GetMainSource+0x18>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	40023800 	.word	0x40023800

08002c7c <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002c80:	4b04      	ldr	r3, [pc, #16]	; (8002c94 <LL_RCC_PLL_GetN+0x18>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	099b      	lsrs	r3, r3, #6
 8002c86:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr
 8002c94:	40023800 	.word	0x40023800

08002c98 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002c9c:	4b04      	ldr	r3, [pc, #16]	; (8002cb0 <LL_RCC_PLL_GetP+0x18>)
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cac:	4770      	bx	lr
 8002cae:	bf00      	nop
 8002cb0:	40023800 	.word	0x40023800

08002cb4 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002cb8:	4b04      	ldr	r3, [pc, #16]	; (8002ccc <LL_RCC_PLL_GetR+0x18>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	40023800 	.word	0x40023800

08002cd0 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002cd4:	4b04      	ldr	r3, [pc, #16]	; (8002ce8 <LL_RCC_PLL_GetDivider+0x18>)
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8002cdc:	4618      	mov	r0, r3
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	40023800 	.word	0x40023800

08002cec <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002cf4:	f000 f820 	bl	8002d38 <RCC_GetSystemClockFreq>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f000 f85c 	bl	8002dc0 <RCC_GetHCLKClockFreq>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 f86a 	bl	8002dec <RCC_GetPCLK1ClockFreq>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f000 f876 	bl	8002e14 <RCC_GetPCLK2ClockFreq>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	60da      	str	r2, [r3, #12]
}
 8002d2e:	bf00      	nop
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
	...

08002d38 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002d42:	f7ff ff55 	bl	8002bf0 <LL_RCC_GetSysClkSource>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b0c      	cmp	r3, #12
 8002d4a:	d82d      	bhi.n	8002da8 <RCC_GetSystemClockFreq+0x70>
 8002d4c:	a201      	add	r2, pc, #4	; (adr r2, 8002d54 <RCC_GetSystemClockFreq+0x1c>)
 8002d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d52:	bf00      	nop
 8002d54:	08002d89 	.word	0x08002d89
 8002d58:	08002da9 	.word	0x08002da9
 8002d5c:	08002da9 	.word	0x08002da9
 8002d60:	08002da9 	.word	0x08002da9
 8002d64:	08002d8f 	.word	0x08002d8f
 8002d68:	08002da9 	.word	0x08002da9
 8002d6c:	08002da9 	.word	0x08002da9
 8002d70:	08002da9 	.word	0x08002da9
 8002d74:	08002d95 	.word	0x08002d95
 8002d78:	08002da9 	.word	0x08002da9
 8002d7c:	08002da9 	.word	0x08002da9
 8002d80:	08002da9 	.word	0x08002da9
 8002d84:	08002d9f 	.word	0x08002d9f
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002d88:	4b0b      	ldr	r3, [pc, #44]	; (8002db8 <RCC_GetSystemClockFreq+0x80>)
 8002d8a:	607b      	str	r3, [r7, #4]
      break;
 8002d8c:	e00f      	b.n	8002dae <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002d8e:	4b0b      	ldr	r3, [pc, #44]	; (8002dbc <RCC_GetSystemClockFreq+0x84>)
 8002d90:	607b      	str	r3, [r7, #4]
      break;
 8002d92:	e00c      	b.n	8002dae <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002d94:	2008      	movs	r0, #8
 8002d96:	f000 f851 	bl	8002e3c <RCC_PLL_GetFreqDomain_SYS>
 8002d9a:	6078      	str	r0, [r7, #4]
      break;
 8002d9c:	e007      	b.n	8002dae <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 8002d9e:	200c      	movs	r0, #12
 8002da0:	f000 f84c 	bl	8002e3c <RCC_PLL_GetFreqDomain_SYS>
 8002da4:	6078      	str	r0, [r7, #4]
      break;
 8002da6:	e002      	b.n	8002dae <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002da8:	4b03      	ldr	r3, [pc, #12]	; (8002db8 <RCC_GetSystemClockFreq+0x80>)
 8002daa:	607b      	str	r3, [r7, #4]
      break;
 8002dac:	bf00      	nop
  }

  return frequency;
 8002dae:	687b      	ldr	r3, [r7, #4]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3708      	adds	r7, #8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}
 8002db8:	00f42400 	.word	0x00f42400
 8002dbc:	007a1200 	.word	0x007a1200

08002dc0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002dc8:	f7ff ff20 	bl	8002c0c <LL_RCC_GetAHBPrescaler>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	091b      	lsrs	r3, r3, #4
 8002dd0:	f003 030f 	and.w	r3, r3, #15
 8002dd4:	4a04      	ldr	r2, [pc, #16]	; (8002de8 <RCC_GetHCLKClockFreq+0x28>)
 8002dd6:	5cd3      	ldrb	r3, [r2, r3]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	40d3      	lsrs	r3, r2
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	08003b34 	.word	0x08003b34

08002dec <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002df4:	f7ff ff18 	bl	8002c28 <LL_RCC_GetAPB1Prescaler>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	0a9b      	lsrs	r3, r3, #10
 8002dfc:	4a04      	ldr	r2, [pc, #16]	; (8002e10 <RCC_GetPCLK1ClockFreq+0x24>)
 8002dfe:	5cd3      	ldrb	r3, [r2, r3]
 8002e00:	461a      	mov	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	40d3      	lsrs	r3, r2
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3708      	adds	r7, #8
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	08003b44 	.word	0x08003b44

08002e14 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b082      	sub	sp, #8
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002e1c:	f7ff ff12 	bl	8002c44 <LL_RCC_GetAPB2Prescaler>
 8002e20:	4603      	mov	r3, r0
 8002e22:	0b5b      	lsrs	r3, r3, #13
 8002e24:	4a04      	ldr	r2, [pc, #16]	; (8002e38 <RCC_GetPCLK2ClockFreq+0x24>)
 8002e26:	5cd3      	ldrb	r3, [r2, r3]
 8002e28:	461a      	mov	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	40d3      	lsrs	r3, r2
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3708      	adds	r7, #8
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	08003b44 	.word	0x08003b44

08002e3c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002e3c:	b590      	push	{r4, r7, lr}
 8002e3e:	b087      	sub	sp, #28
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8002e44:	2300      	movs	r3, #0
 8002e46:	617b      	str	r3, [r7, #20]
 8002e48:	2300      	movs	r3, #0
 8002e4a:	60fb      	str	r3, [r7, #12]
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002e50:	f7ff ff06 	bl	8002c60 <LL_RCC_PLL_GetMainSource>
 8002e54:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d004      	beq.n	8002e66 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e62:	d003      	beq.n	8002e6c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002e64:	e005      	b.n	8002e72 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002e66:	4b1c      	ldr	r3, [pc, #112]	; (8002ed8 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8002e68:	617b      	str	r3, [r7, #20]
      break;
 8002e6a:	e005      	b.n	8002e78 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002e6c:	4b1b      	ldr	r3, [pc, #108]	; (8002edc <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 8002e6e:	617b      	str	r3, [r7, #20]
      break;
 8002e70:	e002      	b.n	8002e78 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8002e72:	4b19      	ldr	r3, [pc, #100]	; (8002ed8 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 8002e74:	617b      	str	r3, [r7, #20]
      break;
 8002e76:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b08      	cmp	r3, #8
 8002e7c:	d114      	bne.n	8002ea8 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002e7e:	f7ff ff27 	bl	8002cd0 <LL_RCC_PLL_GetDivider>
 8002e82:	4602      	mov	r2, r0
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	fbb3 f4f2 	udiv	r4, r3, r2
 8002e8a:	f7ff fef7 	bl	8002c7c <LL_RCC_PLL_GetN>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	fb03 f404 	mul.w	r4, r3, r4
 8002e94:	f7ff ff00 	bl	8002c98 <LL_RCC_PLL_GetP>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	0c1b      	lsrs	r3, r3, #16
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	005b      	lsls	r3, r3, #1
 8002ea0:	fbb4 f3f3 	udiv	r3, r4, r3
 8002ea4:	613b      	str	r3, [r7, #16]
 8002ea6:	e011      	b.n	8002ecc <RCC_PLL_GetFreqDomain_SYS+0x90>
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002ea8:	f7ff ff12 	bl	8002cd0 <LL_RCC_PLL_GetDivider>
 8002eac:	4602      	mov	r2, r0
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	fbb3 f4f2 	udiv	r4, r3, r2
 8002eb4:	f7ff fee2 	bl	8002c7c <LL_RCC_PLL_GetN>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	fb03 f404 	mul.w	r4, r3, r4
 8002ebe:	f7ff fef9 	bl	8002cb4 <LL_RCC_PLL_GetR>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	0f1b      	lsrs	r3, r3, #28
 8002ec6:	fbb4 f3f3 	udiv	r3, r4, r3
 8002eca:	613b      	str	r3, [r7, #16]
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002ecc:	693b      	ldr	r3, [r7, #16]
}
 8002ece:	4618      	mov	r0, r3
 8002ed0:	371c      	adds	r7, #28
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd90      	pop	{r4, r7, pc}
 8002ed6:	bf00      	nop
 8002ed8:	00f42400 	.word	0x00f42400
 8002edc:	007a1200 	.word	0x007a1200

08002ee0 <LL_USART_IsEnabled>:
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b083      	sub	sp, #12
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ef0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ef4:	bf0c      	ite	eq
 8002ef6:	2301      	moveq	r3, #1
 8002ef8:	2300      	movne	r3, #0
 8002efa:	b2db      	uxtb	r3, r3
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr

08002f08 <LL_USART_SetStopBitsLength>:
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	691b      	ldr	r3, [r3, #16]
 8002f16:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	611a      	str	r2, [r3, #16]
}
 8002f22:	bf00      	nop
 8002f24:	370c      	adds	r7, #12
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <LL_USART_SetHWFlowCtrl>:
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b083      	sub	sp, #12
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
 8002f36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	695b      	ldr	r3, [r3, #20]
 8002f3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	431a      	orrs	r2, r3
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	615a      	str	r2, [r3, #20]
}
 8002f48:	bf00      	nop
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <LL_USART_SetBaudRate>:
{
 8002f54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f58:	b0c0      	sub	sp, #256	; 0x100
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002f60:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8002f64:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8002f68:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f74:	f040 810c 	bne.w	8003190 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002f78:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002f82:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002f86:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002f8a:	4622      	mov	r2, r4
 8002f8c:	462b      	mov	r3, r5
 8002f8e:	1891      	adds	r1, r2, r2
 8002f90:	6639      	str	r1, [r7, #96]	; 0x60
 8002f92:	415b      	adcs	r3, r3
 8002f94:	667b      	str	r3, [r7, #100]	; 0x64
 8002f96:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002f9a:	4621      	mov	r1, r4
 8002f9c:	eb12 0801 	adds.w	r8, r2, r1
 8002fa0:	4629      	mov	r1, r5
 8002fa2:	eb43 0901 	adc.w	r9, r3, r1
 8002fa6:	f04f 0200 	mov.w	r2, #0
 8002faa:	f04f 0300 	mov.w	r3, #0
 8002fae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fb2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fb6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fba:	4690      	mov	r8, r2
 8002fbc:	4699      	mov	r9, r3
 8002fbe:	4623      	mov	r3, r4
 8002fc0:	eb18 0303 	adds.w	r3, r8, r3
 8002fc4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002fc8:	462b      	mov	r3, r5
 8002fca:	eb49 0303 	adc.w	r3, r9, r3
 8002fce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002fd2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	469a      	mov	sl, r3
 8002fda:	4693      	mov	fp, r2
 8002fdc:	eb1a 030a 	adds.w	r3, sl, sl
 8002fe0:	65bb      	str	r3, [r7, #88]	; 0x58
 8002fe2:	eb4b 030b 	adc.w	r3, fp, fp
 8002fe6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002fe8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002fec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002ff0:	f7fd f908 	bl	8000204 <__aeabi_uldivmod>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	4b64      	ldr	r3, [pc, #400]	; (800318c <LL_USART_SetBaudRate+0x238>)
 8002ffa:	fba3 2302 	umull	r2, r3, r3, r2
 8002ffe:	095b      	lsrs	r3, r3, #5
 8003000:	b29b      	uxth	r3, r3
 8003002:	011b      	lsls	r3, r3, #4
 8003004:	b29c      	uxth	r4, r3
 8003006:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800300a:	2200      	movs	r2, #0
 800300c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003010:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003014:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8003018:	4642      	mov	r2, r8
 800301a:	464b      	mov	r3, r9
 800301c:	1891      	adds	r1, r2, r2
 800301e:	6539      	str	r1, [r7, #80]	; 0x50
 8003020:	415b      	adcs	r3, r3
 8003022:	657b      	str	r3, [r7, #84]	; 0x54
 8003024:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003028:	4641      	mov	r1, r8
 800302a:	1851      	adds	r1, r2, r1
 800302c:	64b9      	str	r1, [r7, #72]	; 0x48
 800302e:	4649      	mov	r1, r9
 8003030:	414b      	adcs	r3, r1
 8003032:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003034:	f04f 0200 	mov.w	r2, #0
 8003038:	f04f 0300 	mov.w	r3, #0
 800303c:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8003040:	4659      	mov	r1, fp
 8003042:	00cb      	lsls	r3, r1, #3
 8003044:	4651      	mov	r1, sl
 8003046:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800304a:	4651      	mov	r1, sl
 800304c:	00ca      	lsls	r2, r1, #3
 800304e:	4610      	mov	r0, r2
 8003050:	4619      	mov	r1, r3
 8003052:	4603      	mov	r3, r0
 8003054:	4642      	mov	r2, r8
 8003056:	189b      	adds	r3, r3, r2
 8003058:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800305c:	464b      	mov	r3, r9
 800305e:	460a      	mov	r2, r1
 8003060:	eb42 0303 	adc.w	r3, r2, r3
 8003064:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003068:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800306c:	2200      	movs	r2, #0
 800306e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003072:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8003076:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800307a:	460b      	mov	r3, r1
 800307c:	18db      	adds	r3, r3, r3
 800307e:	643b      	str	r3, [r7, #64]	; 0x40
 8003080:	4613      	mov	r3, r2
 8003082:	eb42 0303 	adc.w	r3, r2, r3
 8003086:	647b      	str	r3, [r7, #68]	; 0x44
 8003088:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800308c:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8003090:	f7fd f8b8 	bl	8000204 <__aeabi_uldivmod>
 8003094:	4602      	mov	r2, r0
 8003096:	460b      	mov	r3, r1
 8003098:	4611      	mov	r1, r2
 800309a:	4b3c      	ldr	r3, [pc, #240]	; (800318c <LL_USART_SetBaudRate+0x238>)
 800309c:	fba3 2301 	umull	r2, r3, r3, r1
 80030a0:	095b      	lsrs	r3, r3, #5
 80030a2:	2264      	movs	r2, #100	; 0x64
 80030a4:	fb02 f303 	mul.w	r3, r2, r3
 80030a8:	1acb      	subs	r3, r1, r3
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80030b0:	4b36      	ldr	r3, [pc, #216]	; (800318c <LL_USART_SetBaudRate+0x238>)
 80030b2:	fba3 2302 	umull	r2, r3, r3, r2
 80030b6:	095b      	lsrs	r3, r3, #5
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	b29b      	uxth	r3, r3
 80030be:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	4423      	add	r3, r4
 80030c6:	b29c      	uxth	r4, r3
 80030c8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80030cc:	2200      	movs	r2, #0
 80030ce:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80030d2:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80030d6:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 80030da:	4642      	mov	r2, r8
 80030dc:	464b      	mov	r3, r9
 80030de:	1891      	adds	r1, r2, r2
 80030e0:	63b9      	str	r1, [r7, #56]	; 0x38
 80030e2:	415b      	adcs	r3, r3
 80030e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030e6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80030ea:	4641      	mov	r1, r8
 80030ec:	1851      	adds	r1, r2, r1
 80030ee:	6339      	str	r1, [r7, #48]	; 0x30
 80030f0:	4649      	mov	r1, r9
 80030f2:	414b      	adcs	r3, r1
 80030f4:	637b      	str	r3, [r7, #52]	; 0x34
 80030f6:	f04f 0200 	mov.w	r2, #0
 80030fa:	f04f 0300 	mov.w	r3, #0
 80030fe:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003102:	4659      	mov	r1, fp
 8003104:	00cb      	lsls	r3, r1, #3
 8003106:	4651      	mov	r1, sl
 8003108:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800310c:	4651      	mov	r1, sl
 800310e:	00ca      	lsls	r2, r1, #3
 8003110:	4610      	mov	r0, r2
 8003112:	4619      	mov	r1, r3
 8003114:	4603      	mov	r3, r0
 8003116:	4642      	mov	r2, r8
 8003118:	189b      	adds	r3, r3, r2
 800311a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800311e:	464b      	mov	r3, r9
 8003120:	460a      	mov	r2, r1
 8003122:	eb42 0303 	adc.w	r3, r2, r3
 8003126:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800312a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800312e:	2200      	movs	r2, #0
 8003130:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003134:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8003138:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800313c:	460b      	mov	r3, r1
 800313e:	18db      	adds	r3, r3, r3
 8003140:	62bb      	str	r3, [r7, #40]	; 0x28
 8003142:	4613      	mov	r3, r2
 8003144:	eb42 0303 	adc.w	r3, r2, r3
 8003148:	62fb      	str	r3, [r7, #44]	; 0x2c
 800314a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800314e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003152:	f7fd f857 	bl	8000204 <__aeabi_uldivmod>
 8003156:	4602      	mov	r2, r0
 8003158:	460b      	mov	r3, r1
 800315a:	4b0c      	ldr	r3, [pc, #48]	; (800318c <LL_USART_SetBaudRate+0x238>)
 800315c:	fba3 1302 	umull	r1, r3, r3, r2
 8003160:	095b      	lsrs	r3, r3, #5
 8003162:	2164      	movs	r1, #100	; 0x64
 8003164:	fb01 f303 	mul.w	r3, r1, r3
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	00db      	lsls	r3, r3, #3
 800316c:	3332      	adds	r3, #50	; 0x32
 800316e:	4a07      	ldr	r2, [pc, #28]	; (800318c <LL_USART_SetBaudRate+0x238>)
 8003170:	fba2 2303 	umull	r2, r3, r2, r3
 8003174:	095b      	lsrs	r3, r3, #5
 8003176:	b29b      	uxth	r3, r3
 8003178:	f003 0307 	and.w	r3, r3, #7
 800317c:	b29b      	uxth	r3, r3
 800317e:	4423      	add	r3, r4
 8003180:	b29b      	uxth	r3, r3
 8003182:	461a      	mov	r2, r3
 8003184:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003188:	609a      	str	r2, [r3, #8]
}
 800318a:	e108      	b.n	800339e <LL_USART_SetBaudRate+0x44a>
 800318c:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003190:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003194:	2200      	movs	r2, #0
 8003196:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800319a:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800319e:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 80031a2:	4642      	mov	r2, r8
 80031a4:	464b      	mov	r3, r9
 80031a6:	1891      	adds	r1, r2, r2
 80031a8:	6239      	str	r1, [r7, #32]
 80031aa:	415b      	adcs	r3, r3
 80031ac:	627b      	str	r3, [r7, #36]	; 0x24
 80031ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80031b2:	4641      	mov	r1, r8
 80031b4:	1854      	adds	r4, r2, r1
 80031b6:	4649      	mov	r1, r9
 80031b8:	eb43 0501 	adc.w	r5, r3, r1
 80031bc:	f04f 0200 	mov.w	r2, #0
 80031c0:	f04f 0300 	mov.w	r3, #0
 80031c4:	00eb      	lsls	r3, r5, #3
 80031c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031ca:	00e2      	lsls	r2, r4, #3
 80031cc:	4614      	mov	r4, r2
 80031ce:	461d      	mov	r5, r3
 80031d0:	4643      	mov	r3, r8
 80031d2:	18e3      	adds	r3, r4, r3
 80031d4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80031d8:	464b      	mov	r3, r9
 80031da:	eb45 0303 	adc.w	r3, r5, r3
 80031de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80031e2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80031e6:	2200      	movs	r2, #0
 80031e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80031ec:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80031f0:	f04f 0200 	mov.w	r2, #0
 80031f4:	f04f 0300 	mov.w	r3, #0
 80031f8:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 80031fc:	4629      	mov	r1, r5
 80031fe:	008b      	lsls	r3, r1, #2
 8003200:	4621      	mov	r1, r4
 8003202:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003206:	4621      	mov	r1, r4
 8003208:	008a      	lsls	r2, r1, #2
 800320a:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800320e:	f7fc fff9 	bl	8000204 <__aeabi_uldivmod>
 8003212:	4602      	mov	r2, r0
 8003214:	460b      	mov	r3, r1
 8003216:	4b65      	ldr	r3, [pc, #404]	; (80033ac <LL_USART_SetBaudRate+0x458>)
 8003218:	fba3 2302 	umull	r2, r3, r3, r2
 800321c:	095b      	lsrs	r3, r3, #5
 800321e:	b29b      	uxth	r3, r3
 8003220:	011b      	lsls	r3, r3, #4
 8003222:	b29c      	uxth	r4, r3
 8003224:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003228:	2200      	movs	r2, #0
 800322a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800322e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003232:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8003236:	4642      	mov	r2, r8
 8003238:	464b      	mov	r3, r9
 800323a:	1891      	adds	r1, r2, r2
 800323c:	61b9      	str	r1, [r7, #24]
 800323e:	415b      	adcs	r3, r3
 8003240:	61fb      	str	r3, [r7, #28]
 8003242:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003246:	4641      	mov	r1, r8
 8003248:	1851      	adds	r1, r2, r1
 800324a:	6139      	str	r1, [r7, #16]
 800324c:	4649      	mov	r1, r9
 800324e:	414b      	adcs	r3, r1
 8003250:	617b      	str	r3, [r7, #20]
 8003252:	f04f 0200 	mov.w	r2, #0
 8003256:	f04f 0300 	mov.w	r3, #0
 800325a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800325e:	4659      	mov	r1, fp
 8003260:	00cb      	lsls	r3, r1, #3
 8003262:	4651      	mov	r1, sl
 8003264:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003268:	4651      	mov	r1, sl
 800326a:	00ca      	lsls	r2, r1, #3
 800326c:	4610      	mov	r0, r2
 800326e:	4619      	mov	r1, r3
 8003270:	4603      	mov	r3, r0
 8003272:	4642      	mov	r2, r8
 8003274:	189b      	adds	r3, r3, r2
 8003276:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800327a:	464b      	mov	r3, r9
 800327c:	460a      	mov	r2, r1
 800327e:	eb42 0303 	adc.w	r3, r2, r3
 8003282:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003286:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800328a:	2200      	movs	r2, #0
 800328c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003290:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003294:	f04f 0200 	mov.w	r2, #0
 8003298:	f04f 0300 	mov.w	r3, #0
 800329c:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 80032a0:	4649      	mov	r1, r9
 80032a2:	008b      	lsls	r3, r1, #2
 80032a4:	4641      	mov	r1, r8
 80032a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032aa:	4641      	mov	r1, r8
 80032ac:	008a      	lsls	r2, r1, #2
 80032ae:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80032b2:	f7fc ffa7 	bl	8000204 <__aeabi_uldivmod>
 80032b6:	4602      	mov	r2, r0
 80032b8:	460b      	mov	r3, r1
 80032ba:	4611      	mov	r1, r2
 80032bc:	4b3b      	ldr	r3, [pc, #236]	; (80033ac <LL_USART_SetBaudRate+0x458>)
 80032be:	fba3 2301 	umull	r2, r3, r3, r1
 80032c2:	095b      	lsrs	r3, r3, #5
 80032c4:	2264      	movs	r2, #100	; 0x64
 80032c6:	fb02 f303 	mul.w	r3, r2, r3
 80032ca:	1acb      	subs	r3, r1, r3
 80032cc:	011b      	lsls	r3, r3, #4
 80032ce:	3332      	adds	r3, #50	; 0x32
 80032d0:	4a36      	ldr	r2, [pc, #216]	; (80033ac <LL_USART_SetBaudRate+0x458>)
 80032d2:	fba2 2303 	umull	r2, r3, r2, r3
 80032d6:	095b      	lsrs	r3, r3, #5
 80032d8:	b29b      	uxth	r3, r3
 80032da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032de:	b29b      	uxth	r3, r3
 80032e0:	4423      	add	r3, r4
 80032e2:	b29c      	uxth	r4, r3
 80032e4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80032e8:	2200      	movs	r2, #0
 80032ea:	67bb      	str	r3, [r7, #120]	; 0x78
 80032ec:	67fa      	str	r2, [r7, #124]	; 0x7c
 80032ee:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80032f2:	4642      	mov	r2, r8
 80032f4:	464b      	mov	r3, r9
 80032f6:	1891      	adds	r1, r2, r2
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	415b      	adcs	r3, r3
 80032fc:	60fb      	str	r3, [r7, #12]
 80032fe:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003302:	4641      	mov	r1, r8
 8003304:	1851      	adds	r1, r2, r1
 8003306:	6039      	str	r1, [r7, #0]
 8003308:	4649      	mov	r1, r9
 800330a:	414b      	adcs	r3, r1
 800330c:	607b      	str	r3, [r7, #4]
 800330e:	f04f 0200 	mov.w	r2, #0
 8003312:	f04f 0300 	mov.w	r3, #0
 8003316:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800331a:	4659      	mov	r1, fp
 800331c:	00cb      	lsls	r3, r1, #3
 800331e:	4651      	mov	r1, sl
 8003320:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003324:	4651      	mov	r1, sl
 8003326:	00ca      	lsls	r2, r1, #3
 8003328:	4610      	mov	r0, r2
 800332a:	4619      	mov	r1, r3
 800332c:	4603      	mov	r3, r0
 800332e:	4642      	mov	r2, r8
 8003330:	189b      	adds	r3, r3, r2
 8003332:	673b      	str	r3, [r7, #112]	; 0x70
 8003334:	464b      	mov	r3, r9
 8003336:	460a      	mov	r2, r1
 8003338:	eb42 0303 	adc.w	r3, r2, r3
 800333c:	677b      	str	r3, [r7, #116]	; 0x74
 800333e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003342:	2200      	movs	r2, #0
 8003344:	66bb      	str	r3, [r7, #104]	; 0x68
 8003346:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003348:	f04f 0200 	mov.w	r2, #0
 800334c:	f04f 0300 	mov.w	r3, #0
 8003350:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8003354:	4649      	mov	r1, r9
 8003356:	008b      	lsls	r3, r1, #2
 8003358:	4641      	mov	r1, r8
 800335a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800335e:	4641      	mov	r1, r8
 8003360:	008a      	lsls	r2, r1, #2
 8003362:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003366:	f7fc ff4d 	bl	8000204 <__aeabi_uldivmod>
 800336a:	4602      	mov	r2, r0
 800336c:	460b      	mov	r3, r1
 800336e:	4b0f      	ldr	r3, [pc, #60]	; (80033ac <LL_USART_SetBaudRate+0x458>)
 8003370:	fba3 1302 	umull	r1, r3, r3, r2
 8003374:	095b      	lsrs	r3, r3, #5
 8003376:	2164      	movs	r1, #100	; 0x64
 8003378:	fb01 f303 	mul.w	r3, r1, r3
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	011b      	lsls	r3, r3, #4
 8003380:	3332      	adds	r3, #50	; 0x32
 8003382:	4a0a      	ldr	r2, [pc, #40]	; (80033ac <LL_USART_SetBaudRate+0x458>)
 8003384:	fba2 2303 	umull	r2, r3, r2, r3
 8003388:	095b      	lsrs	r3, r3, #5
 800338a:	b29b      	uxth	r3, r3
 800338c:	f003 030f 	and.w	r3, r3, #15
 8003390:	b29b      	uxth	r3, r3
 8003392:	4423      	add	r3, r4
 8003394:	b29b      	uxth	r3, r3
 8003396:	461a      	mov	r2, r3
 8003398:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800339c:	609a      	str	r2, [r3, #8]
}
 800339e:	bf00      	nop
 80033a0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80033a4:	46bd      	mov	sp, r7
 80033a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80033aa:	bf00      	nop
 80033ac:	51eb851f 	.word	0x51eb851f

080033b0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b088      	sub	sp, #32
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
 80033b8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80033be:	2300      	movs	r3, #0
 80033c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f7ff fd8c 	bl	8002ee0 <LL_USART_IsEnabled>
 80033c8:	4603      	mov	r3, r0
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d15e      	bne.n	800348c <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80033d6:	f023 030c 	bic.w	r3, r3, #12
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	6851      	ldr	r1, [r2, #4]
 80033de:	683a      	ldr	r2, [r7, #0]
 80033e0:	68d2      	ldr	r2, [r2, #12]
 80033e2:	4311      	orrs	r1, r2
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	6912      	ldr	r2, [r2, #16]
 80033e8:	4311      	orrs	r1, r2
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	6992      	ldr	r2, [r2, #24]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	431a      	orrs	r2, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	4619      	mov	r1, r3
 80033fc:	6878      	ldr	r0, [r7, #4]
 80033fe:	f7ff fd83 	bl	8002f08 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	695b      	ldr	r3, [r3, #20]
 8003406:	4619      	mov	r1, r3
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f7ff fd90 	bl	8002f2e <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800340e:	f107 0308 	add.w	r3, r7, #8
 8003412:	4618      	mov	r0, r3
 8003414:	f7ff fc6a 	bl	8002cec <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4a1f      	ldr	r2, [pc, #124]	; (8003498 <LL_USART_Init+0xe8>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d102      	bne.n	8003426 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	61bb      	str	r3, [r7, #24]
 8003424:	e021      	b.n	800346a <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a1c      	ldr	r2, [pc, #112]	; (800349c <LL_USART_Init+0xec>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d102      	bne.n	8003434 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	61bb      	str	r3, [r7, #24]
 8003432:	e01a      	b.n	800346a <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4a1a      	ldr	r2, [pc, #104]	; (80034a0 <LL_USART_Init+0xf0>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d102      	bne.n	8003442 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	61bb      	str	r3, [r7, #24]
 8003440:	e013      	b.n	800346a <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a17      	ldr	r2, [pc, #92]	; (80034a4 <LL_USART_Init+0xf4>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d102      	bne.n	8003450 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	61bb      	str	r3, [r7, #24]
 800344e:	e00c      	b.n	800346a <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	4a15      	ldr	r2, [pc, #84]	; (80034a8 <LL_USART_Init+0xf8>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d102      	bne.n	800345e <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	61bb      	str	r3, [r7, #24]
 800345c:	e005      	b.n	800346a <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	4a12      	ldr	r2, [pc, #72]	; (80034ac <LL_USART_Init+0xfc>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d101      	bne.n	800346a <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003466:	693b      	ldr	r3, [r7, #16]
 8003468:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d00d      	beq.n	800348c <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d009      	beq.n	800348c <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8003478:	2300      	movs	r3, #0
 800347a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8003484:	69b9      	ldr	r1, [r7, #24]
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f7ff fd64 	bl	8002f54 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800348c:	7ffb      	ldrb	r3, [r7, #31]
}
 800348e:	4618      	mov	r0, r3
 8003490:	3720      	adds	r7, #32
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40011000 	.word	0x40011000
 800349c:	40004400 	.word	0x40004400
 80034a0:	40004800 	.word	0x40004800
 80034a4:	40011400 	.word	0x40011400
 80034a8:	40004c00 	.word	0x40004c00
 80034ac:	40005000 	.word	0x40005000

080034b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80034b0:	b084      	sub	sp, #16
 80034b2:	b580      	push	{r7, lr}
 80034b4:	b084      	sub	sp, #16
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
 80034ba:	f107 001c 	add.w	r0, r7, #28
 80034be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80034c2:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d123      	bne.n	8003512 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ce:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80034de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80034f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d105      	bne.n	8003506 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 fa9a 	bl	8003a40 <USB_CoreReset>
 800350c:	4603      	mov	r3, r0
 800350e:	73fb      	strb	r3, [r7, #15]
 8003510:	e01b      	b.n	800354a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 fa8e 	bl	8003a40 <USB_CoreReset>
 8003524:	4603      	mov	r3, r0
 8003526:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003528:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800352c:	2b00      	cmp	r3, #0
 800352e:	d106      	bne.n	800353e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003534:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	639a      	str	r2, [r3, #56]	; 0x38
 800353c:	e005      	b.n	800354a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003542:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800354a:	7fbb      	ldrb	r3, [r7, #30]
 800354c:	2b01      	cmp	r3, #1
 800354e:	d10b      	bne.n	8003568 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	689b      	ldr	r3, [r3, #8]
 8003554:	f043 0206 	orr.w	r2, r3, #6
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f043 0220 	orr.w	r2, r3, #32
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003568:	7bfb      	ldrb	r3, [r7, #15]
}
 800356a:	4618      	mov	r0, r3
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003574:	b004      	add	sp, #16
 8003576:	4770      	bx	lr

08003578 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f023 0201 	bic.w	r2, r3, #1
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	370c      	adds	r7, #12
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr

0800359a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800359a:	b580      	push	{r7, lr}
 800359c:	b084      	sub	sp, #16
 800359e:	af00      	add	r7, sp, #0
 80035a0:	6078      	str	r0, [r7, #4]
 80035a2:	460b      	mov	r3, r1
 80035a4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80035a6:	2300      	movs	r3, #0
 80035a8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80035b6:	78fb      	ldrb	r3, [r7, #3]
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d115      	bne.n	80035e8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80035c8:	200a      	movs	r0, #10
 80035ca:	f7fe fc55 	bl	8001e78 <HAL_Delay>
      ms += 10U;
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	330a      	adds	r3, #10
 80035d2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f000 fa25 	bl	8003a24 <USB_GetMode>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d01e      	beq.n	800361e <USB_SetCurrentMode+0x84>
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2bc7      	cmp	r3, #199	; 0xc7
 80035e4:	d9f0      	bls.n	80035c8 <USB_SetCurrentMode+0x2e>
 80035e6:	e01a      	b.n	800361e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80035e8:	78fb      	ldrb	r3, [r7, #3]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d115      	bne.n	800361a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80035fa:	200a      	movs	r0, #10
 80035fc:	f7fe fc3c 	bl	8001e78 <HAL_Delay>
      ms += 10U;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	330a      	adds	r3, #10
 8003604:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f000 fa0c 	bl	8003a24 <USB_GetMode>
 800360c:	4603      	mov	r3, r0
 800360e:	2b00      	cmp	r3, #0
 8003610:	d005      	beq.n	800361e <USB_SetCurrentMode+0x84>
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2bc7      	cmp	r3, #199	; 0xc7
 8003616:	d9f0      	bls.n	80035fa <USB_SetCurrentMode+0x60>
 8003618:	e001      	b.n	800361e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e005      	b.n	800362a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2bc8      	cmp	r3, #200	; 0xc8
 8003622:	d101      	bne.n	8003628 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e000      	b.n	800362a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003628:	2300      	movs	r3, #0
}
 800362a:	4618      	mov	r0, r3
 800362c:	3710      	adds	r7, #16
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
	...

08003634 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003634:	b084      	sub	sp, #16
 8003636:	b580      	push	{r7, lr}
 8003638:	b086      	sub	sp, #24
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
 800363e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8003642:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003646:	2300      	movs	r3, #0
 8003648:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800364e:	2300      	movs	r3, #0
 8003650:	613b      	str	r3, [r7, #16]
 8003652:	e009      	b.n	8003668 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	3340      	adds	r3, #64	; 0x40
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	4413      	add	r3, r2
 800365e:	2200      	movs	r2, #0
 8003660:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003662:	693b      	ldr	r3, [r7, #16]
 8003664:	3301      	adds	r3, #1
 8003666:	613b      	str	r3, [r7, #16]
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	2b0e      	cmp	r3, #14
 800366c:	d9f2      	bls.n	8003654 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800366e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8003672:	2b00      	cmp	r3, #0
 8003674:	d11c      	bne.n	80036b0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003684:	f043 0302 	orr.w	r3, r3, #2
 8003688:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800368e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	601a      	str	r2, [r3, #0]
 80036ae:	e005      	b.n	80036bc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80036c2:	461a      	mov	r2, r3
 80036c4:	2300      	movs	r3, #0
 80036c6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80036c8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d10d      	bne.n	80036ec <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80036d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d104      	bne.n	80036e2 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80036d8:	2100      	movs	r1, #0
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 f968 	bl	80039b0 <USB_SetDevSpeed>
 80036e0:	e008      	b.n	80036f4 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80036e2:	2101      	movs	r1, #1
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f000 f963 	bl	80039b0 <USB_SetDevSpeed>
 80036ea:	e003      	b.n	80036f4 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80036ec:	2103      	movs	r1, #3
 80036ee:	6878      	ldr	r0, [r7, #4]
 80036f0:	f000 f95e 	bl	80039b0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80036f4:	2110      	movs	r1, #16
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f000 f8fa 	bl	80038f0 <USB_FlushTxFifo>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d001      	beq.n	8003706 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 f924 	bl	8003954 <USB_FlushRxFifo>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8003712:	2301      	movs	r3, #1
 8003714:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800371c:	461a      	mov	r2, r3
 800371e:	2300      	movs	r3, #0
 8003720:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003728:	461a      	mov	r2, r3
 800372a:	2300      	movs	r3, #0
 800372c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003734:	461a      	mov	r2, r3
 8003736:	2300      	movs	r3, #0
 8003738:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800373a:	2300      	movs	r3, #0
 800373c:	613b      	str	r3, [r7, #16]
 800373e:	e043      	b.n	80037c8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	015a      	lsls	r2, r3, #5
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	4413      	add	r3, r2
 8003748:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003752:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003756:	d118      	bne.n	800378a <USB_DevInit+0x156>
    {
      if (i == 0U)
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10a      	bne.n	8003774 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	015a      	lsls	r2, r3, #5
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	4413      	add	r3, r2
 8003766:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800376a:	461a      	mov	r2, r3
 800376c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003770:	6013      	str	r3, [r2, #0]
 8003772:	e013      	b.n	800379c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	015a      	lsls	r2, r3, #5
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	4413      	add	r3, r2
 800377c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003780:	461a      	mov	r2, r3
 8003782:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003786:	6013      	str	r3, [r2, #0]
 8003788:	e008      	b.n	800379c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	015a      	lsls	r2, r3, #5
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	4413      	add	r3, r2
 8003792:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003796:	461a      	mov	r2, r3
 8003798:	2300      	movs	r3, #0
 800379a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	015a      	lsls	r2, r3, #5
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	4413      	add	r3, r2
 80037a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037a8:	461a      	mov	r2, r3
 80037aa:	2300      	movs	r3, #0
 80037ac:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80037ae:	693b      	ldr	r3, [r7, #16]
 80037b0:	015a      	lsls	r2, r3, #5
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	4413      	add	r3, r2
 80037b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80037ba:	461a      	mov	r2, r3
 80037bc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80037c0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	3301      	adds	r3, #1
 80037c6:	613b      	str	r3, [r7, #16]
 80037c8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80037cc:	461a      	mov	r2, r3
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d3b5      	bcc.n	8003740 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80037d4:	2300      	movs	r3, #0
 80037d6:	613b      	str	r3, [r7, #16]
 80037d8:	e043      	b.n	8003862 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	015a      	lsls	r2, r3, #5
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	4413      	add	r3, r2
 80037e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80037ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80037f0:	d118      	bne.n	8003824 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10a      	bne.n	800380e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	015a      	lsls	r2, r3, #5
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	4413      	add	r3, r2
 8003800:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003804:	461a      	mov	r2, r3
 8003806:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800380a:	6013      	str	r3, [r2, #0]
 800380c:	e013      	b.n	8003836 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	015a      	lsls	r2, r3, #5
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	4413      	add	r3, r2
 8003816:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800381a:	461a      	mov	r2, r3
 800381c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003820:	6013      	str	r3, [r2, #0]
 8003822:	e008      	b.n	8003836 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	015a      	lsls	r2, r3, #5
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	4413      	add	r3, r2
 800382c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003830:	461a      	mov	r2, r3
 8003832:	2300      	movs	r3, #0
 8003834:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	015a      	lsls	r2, r3, #5
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	4413      	add	r3, r2
 800383e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003842:	461a      	mov	r2, r3
 8003844:	2300      	movs	r3, #0
 8003846:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	015a      	lsls	r2, r3, #5
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	4413      	add	r3, r2
 8003850:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003854:	461a      	mov	r2, r3
 8003856:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800385a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	3301      	adds	r3, #1
 8003860:	613b      	str	r3, [r7, #16]
 8003862:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003866:	461a      	mov	r2, r3
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	4293      	cmp	r3, r2
 800386c:	d3b5      	bcc.n	80037da <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800387c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003880:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800388e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003890:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003894:	2b00      	cmp	r3, #0
 8003896:	d105      	bne.n	80038a4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	f043 0210 	orr.w	r2, r3, #16
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	699a      	ldr	r2, [r3, #24]
 80038a8:	4b10      	ldr	r3, [pc, #64]	; (80038ec <USB_DevInit+0x2b8>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80038b0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d005      	beq.n	80038c4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	f043 0208 	orr.w	r2, r3, #8
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80038c4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d107      	bne.n	80038dc <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	699b      	ldr	r3, [r3, #24]
 80038d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80038d4:	f043 0304 	orr.w	r3, r3, #4
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80038dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3718      	adds	r7, #24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80038e8:	b004      	add	sp, #16
 80038ea:	4770      	bx	lr
 80038ec:	803c3800 	.word	0x803c3800

080038f0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80038fa:	2300      	movs	r3, #0
 80038fc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	3301      	adds	r3, #1
 8003902:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800390a:	d901      	bls.n	8003910 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800390c:	2303      	movs	r3, #3
 800390e:	e01b      	b.n	8003948 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	691b      	ldr	r3, [r3, #16]
 8003914:	2b00      	cmp	r3, #0
 8003916:	daf2      	bge.n	80038fe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003918:	2300      	movs	r3, #0
 800391a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	019b      	lsls	r3, r3, #6
 8003920:	f043 0220 	orr.w	r2, r3, #32
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	3301      	adds	r3, #1
 800392c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003934:	d901      	bls.n	800393a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e006      	b.n	8003948 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	f003 0320 	and.w	r3, r3, #32
 8003942:	2b20      	cmp	r3, #32
 8003944:	d0f0      	beq.n	8003928 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3714      	adds	r7, #20
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003954:	b480      	push	{r7}
 8003956:	b085      	sub	sp, #20
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	3301      	adds	r3, #1
 8003964:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800396c:	d901      	bls.n	8003972 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e018      	b.n	80039a4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	2b00      	cmp	r3, #0
 8003978:	daf2      	bge.n	8003960 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800397a:	2300      	movs	r3, #0
 800397c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2210      	movs	r2, #16
 8003982:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	3301      	adds	r3, #1
 8003988:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003990:	d901      	bls.n	8003996 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e006      	b.n	80039a4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	f003 0310 	and.w	r3, r3, #16
 800399e:	2b10      	cmp	r3, #16
 80039a0:	d0f0      	beq.n	8003984 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3714      	adds	r7, #20
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	460b      	mov	r3, r1
 80039ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	78fb      	ldrb	r3, [r7, #3]
 80039ca:	68f9      	ldr	r1, [r7, #12]
 80039cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80039d0:	4313      	orrs	r3, r2
 80039d2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3714      	adds	r7, #20
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr

080039e2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80039e2:	b480      	push	{r7}
 80039e4:	b085      	sub	sp, #20
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80039fc:	f023 0303 	bic.w	r3, r3, #3
 8003a00:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a10:	f043 0302 	orr.w	r3, r3, #2
 8003a14:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003a16:	2300      	movs	r3, #0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3714      	adds	r7, #20
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a22:	4770      	bx	lr

08003a24 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	f003 0301 	and.w	r3, r3, #1
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3e:	4770      	bx	lr

08003a40 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b085      	sub	sp, #20
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	3301      	adds	r3, #1
 8003a50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003a58:	d901      	bls.n	8003a5e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e01b      	b.n	8003a96 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	691b      	ldr	r3, [r3, #16]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	daf2      	bge.n	8003a4c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003a66:	2300      	movs	r3, #0
 8003a68:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	691b      	ldr	r3, [r3, #16]
 8003a6e:	f043 0201 	orr.w	r2, r3, #1
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8003a82:	d901      	bls.n	8003a88 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	e006      	b.n	8003a96 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	f003 0301 	and.w	r3, r3, #1
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d0f0      	beq.n	8003a76 <USB_CoreReset+0x36>

  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3714      	adds	r7, #20
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
	...

08003aa4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003aac:	4a04      	ldr	r2, [pc, #16]	; (8003ac0 <LL_SetSystemCoreClock+0x1c>)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6013      	str	r3, [r2, #0]
}
 8003ab2:	bf00      	nop
 8003ab4:	370c      	adds	r7, #12
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	20000024 	.word	0x20000024

08003ac4 <__libc_init_array>:
 8003ac4:	b570      	push	{r4, r5, r6, lr}
 8003ac6:	4d0d      	ldr	r5, [pc, #52]	; (8003afc <__libc_init_array+0x38>)
 8003ac8:	4c0d      	ldr	r4, [pc, #52]	; (8003b00 <__libc_init_array+0x3c>)
 8003aca:	1b64      	subs	r4, r4, r5
 8003acc:	10a4      	asrs	r4, r4, #2
 8003ace:	2600      	movs	r6, #0
 8003ad0:	42a6      	cmp	r6, r4
 8003ad2:	d109      	bne.n	8003ae8 <__libc_init_array+0x24>
 8003ad4:	4d0b      	ldr	r5, [pc, #44]	; (8003b04 <__libc_init_array+0x40>)
 8003ad6:	4c0c      	ldr	r4, [pc, #48]	; (8003b08 <__libc_init_array+0x44>)
 8003ad8:	f000 f818 	bl	8003b0c <_init>
 8003adc:	1b64      	subs	r4, r4, r5
 8003ade:	10a4      	asrs	r4, r4, #2
 8003ae0:	2600      	movs	r6, #0
 8003ae2:	42a6      	cmp	r6, r4
 8003ae4:	d105      	bne.n	8003af2 <__libc_init_array+0x2e>
 8003ae6:	bd70      	pop	{r4, r5, r6, pc}
 8003ae8:	f855 3b04 	ldr.w	r3, [r5], #4
 8003aec:	4798      	blx	r3
 8003aee:	3601      	adds	r6, #1
 8003af0:	e7ee      	b.n	8003ad0 <__libc_init_array+0xc>
 8003af2:	f855 3b04 	ldr.w	r3, [r5], #4
 8003af6:	4798      	blx	r3
 8003af8:	3601      	adds	r6, #1
 8003afa:	e7f2      	b.n	8003ae2 <__libc_init_array+0x1e>
 8003afc:	08003b54 	.word	0x08003b54
 8003b00:	08003b54 	.word	0x08003b54
 8003b04:	08003b54 	.word	0x08003b54
 8003b08:	08003b58 	.word	0x08003b58

08003b0c <_init>:
 8003b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b0e:	bf00      	nop
 8003b10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b12:	bc08      	pop	{r3}
 8003b14:	469e      	mov	lr, r3
 8003b16:	4770      	bx	lr

08003b18 <_fini>:
 8003b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b1a:	bf00      	nop
 8003b1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b1e:	bc08      	pop	{r3}
 8003b20:	469e      	mov	lr, r3
 8003b22:	4770      	bx	lr
