// Seed: 1667116157
module module_0 (
    output wand  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  tri0  id_4
    , id_10,
    input  wor   id_5,
    output uwire id_6,
    output wand  id_7,
    input  tri0  id_8
);
  assign id_10 = -1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input uwire id_2
    , id_5,
    input supply1 id_3
);
  wire id_6;
  xor primCall (id_1, id_6, id_5, id_0);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_3,
      id_0,
      id_3,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_0 #(
    parameter id_1 = 32'd86
) (
    input uwire id_0,
    input wire _id_1,
    output supply1 id_2,
    output tri1 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    input uwire module_2,
    input wor id_8,
    input wand id_9,
    input supply0 id_10,
    output tri1 id_11,
    output tri0 id_12,
    output tri id_13,
    input tri1 id_14,
    output wand id_15,
    input wire id_16
);
  parameter id_18 = -1;
  logic [id_1 : ""] id_19;
  or primCall (id_2, id_5, id_16, id_14, id_9, id_6, id_0);
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_2,
      id_0,
      id_10,
      id_14,
      id_11,
      id_13,
      id_8
  );
endmodule
