{"vcs1":{"timestamp_begin":1731840782.700538403, "rt":1.62, "ut":0.55, "st":0.23}}
{"vcselab":{"timestamp_begin":1731840784.381225720, "rt":0.94, "ut":0.24, "st":0.14}}
{"link":{"timestamp_begin":1731840785.398611752, "rt":0.43, "ut":0.11, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731840782.188381134}
{"VCS_COMP_START_TIME": 1731840782.188381134}
{"VCS_COMP_END_TIME": 1731842726.121695279}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331688}}
{"stitch_vcselab": {"peak_mem": 231548}}
