Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e8e73e83f6e04528aec6dd74b3ea0ec3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_9 -L c_reg_fd_v12_0_5 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_i_stream2filter_wrapper_behav xil_defaultlib.tb_i_stream2filter_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv_comp
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling module xil_defaultlib.Serial2Parallel
Compiling module xil_defaultlib.i_stream2filter_Serial2Parallel_...
Compiling module xil_defaultlib.i_stream2filter_Serial2Parallel_...
Compiling module xil_defaultlib.i_stream2filter_Serial2Parallel_...
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12 [\c_shift_ram_v12_0_12(c_xdevicef...]
Compiling architecture i_stream2filter_c_shift_ram_0_1_arch of entity xil_defaultlib.i_stream2filter_c_shift_ram_0_1 [i_stream2filter_c_shift_ram_0_1_...]
Compiling architecture i_stream2filter_c_shift_ram_0_3_arch of entity xil_defaultlib.i_stream2filter_c_shift_ram_0_3 [i_stream2filter_c_shift_ram_0_3_...]
Compiling architecture i_stream2filter_c_shift_ram_0_4_arch of entity xil_defaultlib.i_stream2filter_c_shift_ram_0_4 [i_stream2filter_c_shift_ram_0_4_...]
Compiling architecture i_stream2filter_c_shift_ram_0_5_arch of entity xil_defaultlib.i_stream2filter_c_shift_ram_0_5 [i_stream2filter_c_shift_ram_0_5_...]
Compiling module xil_defaultlib.median_filter
Compiling module xil_defaultlib.i_stream2filter_median_filter_0_...
Compiling module xil_defaultlib.valid_counter
Compiling module xil_defaultlib.i_stream2filter_valid_counter_0_...
Compiling module xil_defaultlib.i_stream2filter
Compiling module xil_defaultlib.i_stream2filter_wrapper
Compiling module xil_defaultlib.tb_i_stream2filter_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_i_stream2filter_wrapper_behav
