#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 26 17:44:46 2021
# Process ID: 42188
# Current directory: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30744 C:\Users\andre\Documents\GitHub\PFRL_pizzamiglio_prisciantelli\project_reti_logiche_DEFINITIVO\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/vivado.log
# Journal file: C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/andre/Documents/GitHub/PFRL_pizzamiglio_prisciantelli/project_reti_logiche_DEFINITIVO/project_reti_logiche/project_reti_logiche.xpr
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_sim
close_design
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
run all
close_sim
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
open_run impl_1
close_sim
current_design synth_1
close_design
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
close_sim
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
run all
report_utilization
report_timing
