<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:41:29.503+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'sobel_edge_detector_Pipeline_VITIS_LOOP_55_5_VITIS_LOOP_58_6' consists of the following:&#xD;&#xA;&#x9;'store' operation 0 bit ('j_write_ln16', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16) of constant 0 on local variable 'j', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16 [264]  (1.588 ns)&#xD;&#xA;&#x9;'load' operation 8 bit ('j_load', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58) on local variable 'j', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16 [273]  (0.000 ns)&#xD;&#xA;&#x9;'icmp' operation 1 bit ('icmp_ln58', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58) [277]  (1.915 ns)&#xD;&#xA;&#x9;'select' operation 8 bit ('select_ln16', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16) [279]  (1.248 ns)&#xD;&#xA;&#x9;'add' operation 8 bit ('add_ln58', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58) [832]  (1.915 ns)&#xD;&#xA;&#x9;'store' operation 0 bit ('j_write_ln16', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16) of variable 'add_ln58', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:58 on local variable 'j', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:16 [835]  (1.588 ns)&#xD;&#xA;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:41:25.714+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (8.254 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:41:25.698+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between axis read operation ('p_0', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) and axis read operation ('p_01', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:41:24.698+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis read operation ('p_08', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) and axis read operation ('p_01', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:41:24.290+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('p_05', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) and axis read operation ('p_01', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:41:24.212+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('p_04', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) and axis read operation ('p_01', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:41:23.868+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('p_03', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) and axis read operation ('p_01', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:41:23.837+0330" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'sobel_edge_detector_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_26_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('p_02', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) and axis read operation ('p_01', Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36) on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:36).&#xD;&#xA;Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:41:23.787+0330" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'edge_out' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:6:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-142.html" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:41:20.865+0330" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'x' (Sobel_Edge_Detector_PL/src/sobel_edge_detector.cpp:6:0)&#xD;&#xA;Resolution: For help on HLS 214-142 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-142.html" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:41:20.834+0330" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_edge_detector_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:42:23.556+0330" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_edge_detector_fcmp_32ns_32ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:42:19.540+0330" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'sobel_edge_detector_fadd_32ns_32ns_32_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.&#xD;" projectName="Sobel_Edge_Detector_PL" solutionName="solution1" date="2024-11-13T22:42:15.570+0330" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
