$date
	Sat Oct 22 19:54:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#371185
b111 !
1"
#371186
b111 &
b111 %
1$
#371187
0"
#371190
b10110 &
b10110 %
#371194
b1011 &
b1011 %
#371198
b100010 &
b100010 %
#371202
b10001 &
b10001 %
#371206
b110100 &
b110100 %
#371210
b11010 &
b11010 %
#371214
b1101 &
b1101 %
#371218
b101000 &
b101000 %
#371222
b10100 &
b10100 %
#371226
b1010 &
b1010 %
#371230
b101 &
b101 %
#371234
b10000 &
b10000 %
#371238
b1000 &
b1000 %
#371242
b100 &
b100 %
#371246
b10 &
b10 %
#371250
b1 &
b1 %
1#
#371254
b0 &
0#
b0 %
0$
#1364210
b10 &
b10 %
1$
b10 !
1"
#1364211
0"
#1364214
b1 &
1#
b1 %
#1364218
b0 &
b0 %
0#
0$
#2354479
b1000 !
1"
#2354482
b1000 &
b1000 %
1$
#2354483
0"
#2354486
b100 &
b100 %
#2354490
b10 &
b10 %
#2354494
b1 &
1#
b1 %
#2354498
b0 &
b0 %
0#
0$
#4500012
