<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA发端设计 | Poster's Blog</title><meta name="author" content="Poster"><meta name="copyright" content="Poster"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="接收机与FPGA 目录  接收机与FPGA  目录 作业要求 具体实现  发送的10101数据从txt文件中读取 使用FIR核进行根升余弦 采用DDS生成中频载波 乘法器实现上变频 结果验证 附录 MATLAB Verilog     代码优化及思考  目录  HDL IP核设置（FIR） 代码附录 代码学习      作业要求  具体实现 发送的10101数据从txt文件中读取  MATLAB仿">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA发端设计">
<meta property="og:url" content="http://example.com/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/index.html">
<meta property="og:site_name" content="Poster&#39;s Blog">
<meta property="og:description" content="接收机与FPGA 目录  接收机与FPGA  目录 作业要求 具体实现  发送的10101数据从txt文件中读取 使用FIR核进行根升余弦 采用DDS生成中频载波 乘法器实现上变频 结果验证 附录 MATLAB Verilog     代码优化及思考  目录  HDL IP核设置（FIR） 代码附录 代码学习      作业要求  具体实现 发送的10101数据从txt文件中读取  MATLAB仿">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/images/satellite.jpg">
<meta property="article:published_time" content="2022-12-12T03:11:57.000Z">
<meta property="article:modified_time" content="2025-02-01T13:39:11.267Z">
<meta property="article:author" content="Poster">
<meta property="article:tag" content="MATLAB">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/images/satellite.jpg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        if (name && globalFn[key][name]) return
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":true,"languages":{"hits_empty":"未找到符合您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA发端设计',
  isPost: true,
  isHome: false,
  isHighlightShrink: true,
  isToc: true,
  postUpdate: '2025-02-01 21:39:11'
}</script><!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">

<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/hexo-math@4.0.0/dist/style.css">
<!-- hexo injector head_end end --><meta name="generator" content="Hexo 7.3.0"></head><body><div id="loading-box"><div class="loading-left-bg"></div><div class="loading-right-bg"></div><div class="spinner-box"><div class="configure-border-1"><div class="configure-core"></div></div><div class="configure-border-2"><div class="configure-core"></div></div><div class="loading-word">加载中...</div></div></div><script>(()=>{
  const $loadingBox = document.getElementById('loading-box')
  const $body = document.body
  const preloader = {
    endLoading: () => {
      $body.style.overflow = ''
      $loadingBox.classList.add('loaded')
    },
    initLoading: () => {
      $body.style.overflow = 'hidden'
      $loadingBox.classList.remove('loaded')
    }
  }

  preloader.initLoading()
  window.addEventListener('load', preloader.endLoading)

  if (false) {
    btf.addGlobalFn('pjaxSend', preloader.initLoading, 'preloader_init')
    btf.addGlobalFn('pjaxComplete', preloader.endLoading, 'preloader_end')
  }
})()</script><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/images/miku.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">18</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">13</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories"><span> Categories</span></a></div><div class="menus_item"><span class="site-page group"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></li></ul></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(/images/Hardware.jpg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">Poster's Blog</span></a><a class="nav-page-title" href="/"><span class="site-name">FPGA发端设计</span></a></span><div id="menus"><div id="search-button"><span class="site-page social-icon search"><i class="fas fa-search fa-fw"></i><span> 搜索</span></span></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories"><span> Categories</span></a></div><div class="menus_item"><span class="site-page group"><i class="fa-fw fas fa-list"></i><span> List</span><i class="fas fa-chevron-down"></i></span><ul class="menus_item_child"><li><a class="site-page child" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></li><li><a class="site-page child" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></li></ul></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">FPGA发端设计</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-12-12T03:11:57.000Z" title="发表于 2022-12-12 11:11:57">2022-12-12</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-02-01T13:39:11.267Z" title="更新于 2025-02-01 21:39:11">2025-02-01</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/">工程实践</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="page"><div id="article-container"><h1>接收机与FPGA</h1>
<h2 id="目录">目录</h2>
<ul>
<li><a href="#%E6%8E%A5%E6%94%B6%E6%9C%BA%E4%B8%8Efpga">接收机与FPGA</a>
<ul>
<li><a href="#%E7%9B%AE%E5%BD%95">目录</a></li>
<li><a href="#%E4%BD%9C%E4%B8%9A%E8%A6%81%E6%B1%82">作业要求</a></li>
<li><a href="#%E5%85%B7%E4%BD%93%E5%AE%9E%E7%8E%B0">具体实现</a>
<ul>
<li><a href="#%E5%8F%91%E9%80%81%E7%9A%8410101%E6%95%B0%E6%8D%AE%E4%BB%8Etxt%E6%96%87%E4%BB%B6%E4%B8%AD%E8%AF%BB%E5%8F%96">发送的10101数据从txt文件中读取</a></li>
<li><a href="#%E4%BD%BF%E7%94%A8fir%E6%A0%B8%E8%BF%9B%E8%A1%8C%E6%A0%B9%E5%8D%87%E4%BD%99%E5%BC%A6">使用FIR核进行根升余弦</a></li>
<li><a href="#%E9%87%87%E7%94%A8dds%E7%94%9F%E6%88%90%E4%B8%AD%E9%A2%91%E8%BD%BD%E6%B3%A2">采用DDS生成中频载波</a></li>
<li><a href="#%E4%B9%98%E6%B3%95%E5%99%A8%E5%AE%9E%E7%8E%B0%E4%B8%8A%E5%8F%98%E9%A2%91">乘法器实现上变频</a></li>
<li><a href="#%E7%BB%93%E6%9E%9C%E9%AA%8C%E8%AF%81">结果验证</a></li>
<li><a href="#%E9%99%84%E5%BD%95">附录</a></li>
<li><a href="#matlab">MATLAB</a></li>
<li><a href="#verilog">Verilog</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#%E4%BB%A3%E7%A0%81%E4%BC%98%E5%8C%96%E5%8F%8A%E6%80%9D%E8%80%83">代码优化及思考</a>
<ul>
<li><a href="#%E7%9B%AE%E5%BD%95-1">目录</a>
<ul>
<li><a href="#hdl">HDL</a></li>
<li><a href="#ip%E6%A0%B8%E8%AE%BE%E7%BD%AEfir">IP核设置（FIR）</a></li>
<li><a href="#%E4%BB%A3%E7%A0%81%E9%99%84%E5%BD%95">代码附录</a></li>
<li><a href="#%E4%BB%A3%E7%A0%81%E5%AD%A6%E4%B9%A0">代码学习</a></li>
</ul>
</li>
</ul>
</li>
</ul>
<h2 id="作业要求">作业要求</h2>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_1v64rbhHXb.png" alt></p>
<h2 id="具体实现">具体实现</h2>
<h3 id="发送的10101数据从txt文件中读取">发送的10101数据从txt文件中读取</h3>
<ul>
<li><strong>MATLAB仿真</strong><figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">data_len = <span class="number">1024</span>;        <span class="comment">%数据长度</span></span><br><span class="line">data = randi([<span class="number">0</span> <span class="number">1</span>],<span class="number">1</span>,data_len); </span><br><span class="line">fid = fopen(<span class="string">&#x27;send_data.txt&#x27;</span>, <span class="string">&#x27;w&#x27;</span>); <span class="comment">%创建txt文件</span></span><br><span class="line"><span class="keyword">for</span> <span class="built_in">i</span> = <span class="number">1</span>:<span class="built_in">length</span>(data)</span><br><span class="line">    <span class="keyword">if</span>(<span class="built_in">i</span> &lt; <span class="built_in">length</span>(data))</span><br><span class="line">        fprintf(fid,<span class="string">&#x27;%d\n&#x27;</span>,data(<span class="built_in">i</span>));</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        fprintf(fid,<span class="string">&#x27;%d&#x27;</span>,data(<span class="built_in">i</span>));</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span>  </span><br><span class="line"><span class="comment">% fprintf(fid,&#x27;%d\n&#x27;,sin_14bit);</span></span><br><span class="line">fclose(fid);</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<blockquote>
<p>生成1024个0，1随机数，生成txt文件；<br>
生成之后需要对发送序列进行映射，然后上采样，此处设计为4倍上采样</p>
</blockquote>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">data = importdata(<span class="string">&#x27;send_data.txt&#x27;</span>);</span><br><span class="line">data_1 = (data&#x27;<span class="number">-1</span>/<span class="number">2</span>)*<span class="number">2</span>;</span><br><span class="line">data_up = upsample(data_1,<span class="number">4</span>);</span><br></pre></td></tr></table></figure>
</li>
<li><strong>Verilog实现</strong>
<blockquote>
<p>读取txt文件在仿真文件中实现，映射及上采样代码在设计文件中实现</p>
</blockquote>
<ul>
<li>
<p>Design文件</p>
<p><strong>核心代码</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//映射0变-1 + 4倍上采样</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] data_map = <span class="number">2&#x27;b00</span>;  <span class="comment">//映射加插值后的信号</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] cnt = <span class="number">2&#x27;b00</span>;   <span class="comment">//计数，4为一个周期</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (rst == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">        data_map &lt;= <span class="number">2&#x27;b00</span>;</span><br><span class="line">        cnt &lt;= <span class="number">2&#x27;b00</span>;       </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(cnt)</span><br><span class="line">        <span class="number">2&#x27;b01</span>:<span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(data == <span class="number">1&#x27;b1</span>&amp;&amp;data_nd == <span class="number">1&#x27;b1</span>)<span class="keyword">begin</span></span><br><span class="line">                data_map &lt;=<span class="number">2&#x27;b01</span>;</span><br><span class="line">                cnt &lt;= cnt + <span class="number">2&#x27;b01</span>;</span><br><span class="line">            <span class="keyword">end</span>                            <span class="comment">//data为1时不变</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(data_nd == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                data_map &lt;= <span class="number">2&#x27;b11</span>;</span><br><span class="line">                cnt &lt;= cnt +<span class="number">2&#x27;b01</span>;</span><br><span class="line">            <span class="keyword">end</span>                            <span class="comment">//data为0时变为-1</span></span><br><span class="line">        <span class="keyword">end</span>    </span><br><span class="line">        <span class="keyword">default</span>:<span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= cnt +<span class="number">2&#x27;b01</span>;</span><br><span class="line">            data_map &lt;= <span class="number">2&#x27;b00</span>;</span><br><span class="line">            <span class="keyword">end</span>    </span><br><span class="line">        <span class="keyword">endcase</span>       </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span> </span><br></pre></td></tr></table></figure>
</li>
<li>
<p>Testbench文件</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tb_bpsk_send(</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">reg</span> rst;</span><br><span class="line"><span class="keyword">reg</span> data = <span class="number">1&#x27;b0</span>;    </span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    clk = <span class="number">1&#x27;b0</span>;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> #<span class="number">10</span> clk = ~clk;    <span class="comment">//50MHz clock</span></span><br><span class="line">  <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    rst = <span class="number">1&#x27;b1</span>;</span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    rst = <span class="number">1&#x27;b0</span>;</span><br><span class="line">  <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">1</span>-<span class="number">1</span>:<span class="number">0</span>] data_mem [<span class="number">0</span>:<span class="number">1023</span>] ;<span class="comment">//定义一个位宽为2bit，深度为1024的mem</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">     <span class="built_in">$readmemh</span>(<span class="string">&quot;G:/vivado_project/bpsk/bpsk.srcs/sources_1/send_data.txt&quot;</span>,data_mem);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">integer</span> i;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] counter = <span class="number">2&#x27;d0</span>;</span><br><span class="line"><span class="keyword">reg</span> data_nd = <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">   <span class="keyword">if</span> (rst|i==<span class="number">1023</span>) <span class="keyword">begin</span></span><br><span class="line">      data &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">      i &lt;= <span class="number">0</span>; </span><br><span class="line">      counter &lt;= <span class="number">2&#x27;d0</span>; </span><br><span class="line">      data_nd &lt;= <span class="number">1&#x27;b0</span>;   </span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">case</span>(counter)</span><br><span class="line">         <span class="number">2&#x27;d1</span>:<span class="keyword">begin</span></span><br><span class="line">            data &lt;= data_mem[i];</span><br><span class="line">            i &lt;= i + <span class="number">1</span>;</span><br><span class="line">            counter &lt;= counter + <span class="number">2&#x27;d1</span>;</span><br><span class="line">            data_nd &lt;= <span class="number">1&#x27;b1</span>; <span class="comment">//数据有效使能</span></span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">default</span>:<span class="keyword">begin</span></span><br><span class="line">            counter &lt;= counter + <span class="number">2&#x27;d1</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">23</span>:<span class="number">0</span>] s_up;</span><br><span class="line"></span><br><span class="line">bpsk_send bpsk_send_m(</span><br><span class="line">    <span class="variable">.clk</span>(clk),</span><br><span class="line">    <span class="variable">.rst</span>(rst),</span><br><span class="line">    <span class="variable">.data</span>(data),</span><br><span class="line">    <span class="variable">.data_nd</span>(data_nd),</span><br><span class="line"></span><br><span class="line">    <span class="variable">.s_up</span>(s_up)</span><br><span class="line">); </span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</li>
<li>
<p>仿真波形</p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_zWhnCiauIL.png" alt></p>
</li>
</ul>
</li>
</ul>
<h3 id="使用FIR核进行根升余弦">使用FIR核进行根升余弦</h3>
<ul>
<li>Matlab<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">alfs = <span class="number">0.35</span>;            <span class="comment">% 滚降系数</span></span><br><span class="line">osr = <span class="number">4</span>;             </span><br><span class="line">fir_rcos = rcosdesign(alfs,<span class="number">6</span>,osr,<span class="string">&quot;sqrt&quot;</span>);</span><br><span class="line">max_fir_rcos = <span class="built_in">max</span>(<span class="built_in">abs</span>(fir_rcos));</span><br><span class="line">fir_rcos_bit = <span class="built_in">round</span>((<span class="number">2</span>^<span class="number">7</span><span class="number">-1</span>)*fir_rcos/max_fir_rcos); <span class="comment">%8bit量化</span></span><br><span class="line">fid = fopen(<span class="string">&#x27;fir_data.coe&#x27;</span>, <span class="string">&#x27;w&#x27;</span>); <span class="comment">%创建COE文件</span></span><br><span class="line">fprintf(fid, <span class="string">&#x27;Radix=10;\n&#x27;</span>);</span><br><span class="line">fprintf(fid, <span class="string">&#x27;CoefData=\n&#x27;</span>);</span><br><span class="line"><span class="keyword">for</span> <span class="built_in">i</span> = <span class="number">1</span>:<span class="built_in">length</span>(fir_rcos_bit)</span><br><span class="line">    <span class="keyword">if</span>(<span class="built_in">i</span> &lt; <span class="built_in">length</span>(fir_rcos_bit))</span><br><span class="line">        fprintf(fid,<span class="string">&#x27;%d\n&#x27;</span>,fir_rcos_bit(<span class="built_in">i</span>));</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        fprintf(fid,<span class="string">&#x27;%d&#x27;</span>,fir_rcos_bit(<span class="built_in">i</span>));</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span>  </span><br><span class="line"><span class="comment">% fprintf(fid,&#x27;%d\n&#x27;,sin_14bit);</span></span><br><span class="line">fclose(fid);</span><br><span class="line"></span><br><span class="line">data_bx = conv(fir_rcos_bit,data_up);                 <span class="comment">%通过滤波器</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
</li>
<li>verilog实现
<ul>
<li>
<p>Design</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//根升余弦滤波FIR</span></span><br><span class="line"><span class="keyword">wire</span> s_axis_data_tready;</span><br><span class="line"><span class="keyword">wire</span> m_axis_data_tvalid;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] fir_out;</span><br><span class="line">shape_fir shape_fir_m (</span><br><span class="line">  <span class="variable">.aclk</span>(clk),                              <span class="comment">// input wire aclk</span></span><br><span class="line">  <span class="variable">.s_axis_data_tvalid</span>(<span class="number">1&#x27;b1</span>),  <span class="comment">// input wire s_axis_data_tvalid</span></span><br><span class="line">  <span class="variable">.s_axis_data_tready</span>(s_axis_data_tready),  <span class="comment">// output wire s_axis_data_tready</span></span><br><span class="line">  <span class="variable">.s_axis_data_tdata</span>(&#123;<span class="number">6&#x27;b0</span>,data_map&#125;),    <span class="comment">// input wire [7 : 0] s_axis_data_tdata</span></span><br><span class="line">  <span class="variable">.m_axis_data_tvalid</span>(m_axis_data_tvalid),  <span class="comment">// output wire m_axis_data_tvalid</span></span><br><span class="line">  <span class="variable">.m_axis_data_tdata</span>(fir_out)    <span class="comment">// output wire [15 : 0] m_axis_data_tdata</span></span><br><span class="line">);</span><br></pre></td></tr></table></figure>
</li>
<li>
<p>IP核设置</p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image__UmkxlkUmm.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_Ihnmxp3W6G.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_D3-QTZeSCY.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_P-pVu2iPUn.png" alt></p>
<p>仿真通道文件和之前一样，为了检查错误，加了一个计数器用于检测</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//用于观察的计数器</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">32</span>:<span class="number">0</span>] cnt_1 = <span class="number">33&#x27;d0</span>;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">   <span class="keyword">if</span>(rst)<span class="keyword">begin</span></span><br><span class="line">      cnt_1 &lt;= <span class="number">33&#x27;d0</span>;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">      cnt_1 &lt;= cnt_1 + <span class="number">33&#x27;d1</span>;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
<li>
<p>仿真输出</p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_WfW7HIqmwN.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_3aMKoHegSM.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_FHSD7U-dn-.png" alt></p>
</li>
</ul>
</li>
</ul>
<h3 id="采用DDS生成中频载波">采用DDS生成中频载波</h3>
<ul>
<li>MATLAB
<blockquote>
<p>生成载波序列，并对其量化，产生coe文件</p>
</blockquote>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br></pre></td><td class="code"><pre><span class="line">fs = <span class="number">16000</span>;            <span class="comment">% 采样率</span></span><br><span class="line">fc = <span class="number">2000</span>;             <span class="comment">% 载波频率</span></span><br><span class="line">t = <span class="number">0</span>:<span class="built_in">length</span>(data_bx)<span class="number">-1</span>;</span><br><span class="line">carrier = <span class="built_in">cos</span>(<span class="number">2</span>*<span class="built_in">pi</span>*fc/fs*t);                      <span class="comment">%载波</span></span><br><span class="line">cos_bit = <span class="built_in">round</span>((<span class="number">2</span>^<span class="number">7</span><span class="number">-1</span>)*carrier/<span class="built_in">max</span>(<span class="built_in">abs</span>(carrier)));<span class="comment">%8bit量化</span></span><br><span class="line"></span><br><span class="line">fid = fopen(<span class="string">&#x27;cos_bit.coe&#x27;</span>, <span class="string">&#x27;w&#x27;</span>); <span class="comment">%创建COE文件</span></span><br><span class="line">fprintf(fid, <span class="string">&#x27;memory_initialization_radix=10;\n&#x27;</span>);</span><br><span class="line">fprintf(fid, <span class="string">&#x27;memory_initialization_vector=\n&#x27;</span>);</span><br><span class="line"><span class="keyword">for</span> <span class="built_in">i</span> = <span class="number">1</span>:<span class="built_in">length</span>(cos_bit)</span><br><span class="line">    <span class="keyword">if</span>(<span class="built_in">i</span> &lt; <span class="built_in">length</span>(cos_bit))</span><br><span class="line">        fprintf(fid,<span class="string">&#x27;%d\n&#x27;</span>,cos_bit(<span class="built_in">i</span>));</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        fprintf(fid,<span class="string">&#x27;%d&#x27;</span>,cos_bit(<span class="built_in">i</span>));</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span>  </span><br><span class="line"><span class="comment">% fprintf(fid,&#x27;%d\n&#x27;,cos_bit);</span></span><br><span class="line">fclose(fid);</span><br><span class="line"><span class="built_in">plot</span>(cos_bit);</span><br><span class="line"></span><br></pre></td></tr></table></figure>
</li>
<li>verilog
<ul>
<li>
<p>design</p>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line">//DDS生成中频载波</span><br><span class="line">reg [<span class="number">12</span>:<span class="number">0</span>] addra;</span><br><span class="line">wire [<span class="number">7</span>:<span class="number">0</span>] cos_out;</span><br><span class="line">reg [<span class="number">7</span>:<span class="number">0</span>] cook;</span><br><span class="line">parameter add_M = <span class="number">1</span>;</span><br><span class="line">always @(posedge clk) begin</span><br><span class="line">   <span class="keyword">if</span> (rst|addra==<span class="number">13</span>&#x27;d4119) begin</span><br><span class="line">      addra &lt;= <span class="number">13</span>&#x27;d0; </span><br><span class="line">      cook &lt;= <span class="number">8</span>&#x27;d0;   </span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">if</span>(cook==<span class="number">8</span>&#x27;d22) begin</span><br><span class="line">      addra &lt;= addra + add_M;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> begin</span><br><span class="line">      addra &lt;= addra;</span><br><span class="line">      cook &lt;= cook + <span class="number">8</span>&#x27;d1;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line">cos_local cos_local_m (</span><br><span class="line">  .clka(clk),    // input wire clka</span><br><span class="line">  .ena(<span class="number">1</span>&#x27;b1),      // input wire ena</span><br><span class="line">  .addra(addra),  // input wire [<span class="number">12</span> : <span class="number">0</span>] addra</span><br><span class="line">  .douta(cos_out)  // output wire [<span class="number">7</span> : <span class="number">0</span>] douta</span><br><span class="line">);</span><br></pre></td></tr></table></figure>
</li>
<li>
<p>仿真输出</p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_nC6O7gGtkK.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_8jvOY-_1u1.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_DL5Hh3Jguq.png" alt></p>
</li>
</ul>
</li>
</ul>
<h3 id="乘法器实现上变频">乘法器实现上变频</h3>
<ul>
<li>
<p>MATLAB</p>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">s_up = data_bx .* cos_bit;</span><br></pre></td></tr></table></figure>
</li>
<li>
<p>Verilog</p>
<p>Design</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//乘法器</span></span><br><span class="line"><span class="comment">//wire [23:0] s_up;</span></span><br><span class="line">mult_s mult_s_m (</span><br><span class="line">  <span class="variable">.CLK</span>(clk),  <span class="comment">// input wire CLK</span></span><br><span class="line">  <span class="variable">.A</span>(fir_out),      <span class="comment">// input wire [15 : 0] A</span></span><br><span class="line">  <span class="variable">.B</span>(cos_out),      <span class="comment">// input wire [7 : 0] B</span></span><br><span class="line">  <span class="variable">.P</span>(s_up)      <span class="comment">// output wire [23 : 0] P</span></span><br><span class="line">);</span><br></pre></td></tr></table></figure>
<p>IP核设置</p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_1PNwW617fX.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_RWVjiclv_j.png" alt></p>
</li>
<li>
<p>仿真输出</p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_EliAfxYvQe.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_ySQCVNstiS.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_I2DjBiZKfW.png" alt></p>
</li>
</ul>
<h3 id="结果验证">结果验证</h3>
<blockquote>
<p>首先需要在vivado中输出txt文件</p>
</blockquote>
<ul>
<li>MATLAB<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">data_out = importdata(<span class="string">&quot;test.txt&quot;</span>);</span><br><span class="line">y = s_up - data_out&#x27;;</span><br><span class="line"><span class="built_in">plot</span>(y);</span><br></pre></td></tr></table></figure>
<img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_Ch21N1HNpA.png" alt>
<blockquote>
<p>这张图出现的原因是输入数据为1024，4倍上采样之后为4096个点，理论上通过滤波器之后应该是4096个点，但MATLAB中卷积之后为4120个点，滤波器两边的拖尾造成</p>
</blockquote>
</li>
<li>Verilog<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">14</span>:<span class="number">0</span>] counter_1;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">32</span>:<span class="number">0</span>] cnt_1 = <span class="number">33&#x27;d0</span>;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">       counter_1 &lt;= <span class="number">15&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (cnt_1 == <span class="number">33&#x27;d4160</span>) <span class="keyword">begin</span></span><br><span class="line">      <span class="built_in">$fclose</span>(save_file);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line"><span class="comment">//       $fdisplay(save_file,&quot;%d&quot;,$signed(s_up));</span></span><br><span class="line">        <span class="built_in">$fwrite</span>(save_file,<span class="string">&quot;%d\n&quot;</span>,<span class="built_in">$signed</span>(s_up)); </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span>   </span><br><span class="line"><span class="comment">//用于观察的计数器</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">   <span class="keyword">if</span>(rst)<span class="keyword">begin</span></span><br><span class="line">      cnt_1 &lt;= <span class="number">33&#x27;d0</span>;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">      cnt_1 &lt;= cnt_1 + <span class="number">33&#x27;d1</span>;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
</li>
</ul>
<h3 id="附录">附录</h3>
<h3 id="MATLAB">MATLAB</h3>
<figure class="highlight matlab"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br></pre></td><td class="code"><pre><span class="line">clc;clear;close all;</span><br><span class="line"><span class="comment">% data_len = 1024;        %数据长度</span></span><br><span class="line"><span class="comment">% data = randi([0 1],1,data_len); </span></span><br><span class="line"><span class="comment">% fid = fopen(&#x27;send_data.txt&#x27;, &#x27;w&#x27;); %创建COE文件</span></span><br><span class="line"><span class="comment">% for i = 1:length(data)</span></span><br><span class="line"><span class="comment">%     if(i &lt; length(data))</span></span><br><span class="line"><span class="comment">%         fprintf(fid,&#x27;%d\n&#x27;,data(i));</span></span><br><span class="line"><span class="comment">%     else</span></span><br><span class="line"><span class="comment">%         fprintf(fid,&#x27;%d&#x27;,data(i));</span></span><br><span class="line"><span class="comment">%     end</span></span><br><span class="line"><span class="comment">% end  </span></span><br><span class="line"><span class="comment">% % fprintf(fid,&#x27;%d\n&#x27;,sin_14bit);</span></span><br><span class="line"><span class="comment">% fclose(fid);</span></span><br><span class="line"><span class="comment">% CreatCodeFile(data,&#x27;data.coe&#x27;,10);</span></span><br><span class="line">data = importdata(<span class="string">&#x27;send_data.txt&#x27;</span>);</span><br><span class="line"><span class="comment">%% 根升余弦滤波器</span></span><br><span class="line">alfs = <span class="number">0.35</span>;            <span class="comment">% 滚降系数</span></span><br><span class="line">osr = <span class="number">4</span>;             </span><br><span class="line">fir_rcos = rcosdesign(alfs,<span class="number">6</span>,osr,<span class="string">&quot;sqrt&quot;</span>);</span><br><span class="line">max_fir_rcos = <span class="built_in">max</span>(<span class="built_in">abs</span>(fir_rcos));</span><br><span class="line">fir_rcos_bit = <span class="built_in">round</span>((<span class="number">2</span>^<span class="number">7</span><span class="number">-1</span>)*fir_rcos/max_fir_rcos); <span class="comment">%8bit量化</span></span><br><span class="line"><span class="comment">% fid = fopen(&#x27;fir_data.coe&#x27;, &#x27;w&#x27;); %创建COE文件</span></span><br><span class="line"><span class="comment">% fprintf(fid, &#x27;Radix=10;\n&#x27;);</span></span><br><span class="line"><span class="comment">% fprintf(fid, &#x27;CoefData=\n&#x27;);</span></span><br><span class="line"><span class="comment">% for i = 1:length(fir_rcos_bit)</span></span><br><span class="line"><span class="comment">%     if(i &lt; length(fir_rcos_bit))</span></span><br><span class="line"><span class="comment">%         fprintf(fid,&#x27;%d\n&#x27;,fir_rcos_bit(i));</span></span><br><span class="line"><span class="comment">%     else</span></span><br><span class="line"><span class="comment">%         fprintf(fid,&#x27;%d&#x27;,fir_rcos_bit(i));</span></span><br><span class="line"><span class="comment">%     end</span></span><br><span class="line"><span class="comment">% end  </span></span><br><span class="line"><span class="comment">% % fprintf(fid,&#x27;%d\n&#x27;,sin_14bit);</span></span><br><span class="line"><span class="comment">% fclose(fid);</span></span><br><span class="line">data_1 = (data&#x27;<span class="number">-1</span>/<span class="number">2</span>)*<span class="number">2</span>;</span><br><span class="line">data_up = upsample(data_1,<span class="number">4</span>);</span><br><span class="line">data_bx = conv(fir_rcos_bit,data_up);                 <span class="comment">%通过滤波器</span></span><br><span class="line">fs = <span class="number">16000</span>;            <span class="comment">% 采样率</span></span><br><span class="line">fc = <span class="number">2000</span>;             <span class="comment">% 载波频率</span></span><br><span class="line">t = <span class="number">0</span>:<span class="built_in">length</span>(data_bx)<span class="number">-1</span>;</span><br><span class="line">carrier = <span class="built_in">cos</span>(<span class="number">2</span>*<span class="built_in">pi</span>*fc/fs*t);                      <span class="comment">%载波</span></span><br><span class="line">cos_bit = <span class="built_in">round</span>((<span class="number">2</span>^<span class="number">7</span><span class="number">-1</span>)*carrier/<span class="built_in">max</span>(<span class="built_in">abs</span>(carrier)));<span class="comment">%8bit量化</span></span><br><span class="line"><span class="comment">% fid = fopen(&#x27;cos_bit.coe&#x27;, &#x27;w&#x27;); %创建COE文件</span></span><br><span class="line"><span class="comment">% fprintf(fid, &#x27;memory_initialization_radix=10;\n&#x27;);</span></span><br><span class="line"><span class="comment">% fprintf(fid, &#x27;memory_initialization_vector=\n&#x27;);</span></span><br><span class="line"><span class="comment">% for i = 1:length(cos_bit)</span></span><br><span class="line"><span class="comment">%     if(i &lt; length(cos_bit))</span></span><br><span class="line"><span class="comment">%         fprintf(fid,&#x27;%d\n&#x27;,cos_bit(i));</span></span><br><span class="line"><span class="comment">%     else</span></span><br><span class="line"><span class="comment">%         fprintf(fid,&#x27;%d&#x27;,cos_bit(i));</span></span><br><span class="line"><span class="comment">%     end</span></span><br><span class="line"><span class="comment">% end  </span></span><br><span class="line"><span class="comment">% % fprintf(fid,&#x27;%d\n&#x27;,cos_bit);</span></span><br><span class="line"><span class="comment">% fclose(fid);</span></span><br><span class="line"><span class="comment">% plot(cos_bit);</span></span><br><span class="line">s_up = data_bx .* cos_bit;</span><br><span class="line">data_out = importdata(<span class="string">&quot;test.txt&quot;</span>);</span><br><span class="line">y = s_up - data_out&#x27;;</span><br><span class="line"><span class="built_in">plot</span>(y);</span><br></pre></td></tr></table></figure>
<h3 id="Verilog">Verilog</h3>
<p>Design</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> bpsk_send(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,            <span class="comment">//低有效</span></span><br><span class="line">    <span class="keyword">input</span> data,</span><br><span class="line">    <span class="keyword">input</span> data_nd,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">23</span>:<span class="number">0</span>] s_up</span><br><span class="line">    );   </span><br><span class="line"><span class="comment">//映射0变-1 + 4倍上采样</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] data_map = <span class="number">2&#x27;b00</span>;  <span class="comment">//映射加插值后的信号</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] cnt = <span class="number">2&#x27;b00</span>;   <span class="comment">//计数，4为一个周期</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (rst == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">        data_map &lt;= <span class="number">2&#x27;b00</span>;</span><br><span class="line">        cnt &lt;= <span class="number">2&#x27;b00</span>;       </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(cnt)</span><br><span class="line">        <span class="number">2&#x27;b01</span>:<span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(data == <span class="number">1&#x27;b1</span>&amp;&amp;data_nd == <span class="number">1&#x27;b1</span>)<span class="keyword">begin</span></span><br><span class="line">                data_map &lt;=<span class="number">2&#x27;b01</span>;</span><br><span class="line">                cnt &lt;= cnt + <span class="number">2&#x27;b01</span>;</span><br><span class="line">            <span class="keyword">end</span>                            <span class="comment">//data为1时不变</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(data_nd == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">                data_map &lt;= <span class="number">2&#x27;b11</span>;</span><br><span class="line">                cnt &lt;= cnt +<span class="number">2&#x27;b01</span>;</span><br><span class="line">            <span class="keyword">end</span>                            <span class="comment">//data为0时变为-1</span></span><br><span class="line">        <span class="keyword">end</span>    </span><br><span class="line">        <span class="keyword">default</span>:<span class="keyword">begin</span></span><br><span class="line">            cnt &lt;= cnt +<span class="number">2&#x27;b01</span>;</span><br><span class="line">            data_map &lt;= <span class="number">2&#x27;b00</span>;</span><br><span class="line">            <span class="keyword">end</span>    </span><br><span class="line">        <span class="keyword">endcase</span>       </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span>   </span><br><span class="line"><span class="comment">//根升余弦滤波FIR</span></span><br><span class="line"><span class="keyword">wire</span> s_axis_data_tready;</span><br><span class="line"><span class="keyword">wire</span> m_axis_data_tvalid;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] fir_out;</span><br><span class="line">shape_fir shape_fir_m (</span><br><span class="line">  <span class="variable">.aclk</span>(clk),                              <span class="comment">// input wire aclk</span></span><br><span class="line">  <span class="variable">.s_axis_data_tvalid</span>(<span class="number">1&#x27;b1</span>),  <span class="comment">// input wire s_axis_data_tvalid</span></span><br><span class="line">  <span class="variable">.s_axis_data_tready</span>(s_axis_data_tready),  <span class="comment">// output wire s_axis_data_tready</span></span><br><span class="line">  <span class="variable">.s_axis_data_tdata</span>(&#123;<span class="number">6&#x27;b0</span>,data_map&#125;),    <span class="comment">// input wire [7 : 0] s_axis_data_tdata</span></span><br><span class="line">  <span class="variable">.m_axis_data_tvalid</span>(m_axis_data_tvalid),  <span class="comment">// output wire m_axis_data_tvalid</span></span><br><span class="line">  <span class="variable">.m_axis_data_tdata</span>(fir_out)    <span class="comment">// output wire [15 : 0] m_axis_data_tdata</span></span><br><span class="line">);</span><br><span class="line"><span class="comment">//DDS生成中频载波</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">12</span>:<span class="number">0</span>] addra;</span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] cos_out;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] cook;          <span class="comment">//用于截断有效数据的计数标志</span></span><br><span class="line"><span class="keyword">parameter</span> add_M = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst||addra==<span class="number">13&#x27;d4119</span>) <span class="keyword">begin</span></span><br><span class="line">           addra &lt;= <span class="number">13&#x27;d0</span>; </span><br><span class="line">           cook &lt;= <span class="number">8&#x27;d0</span>;   </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(cook==<span class="number">8&#x27;d22</span>) <span class="keyword">begin</span></span><br><span class="line">           addra &lt;= addra + add_M;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">           addra &lt;= addra;</span><br><span class="line">           cook &lt;= cook + <span class="number">8&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">cos_local cos_local_m (</span><br><span class="line">  <span class="variable">.clka</span>(clk),    <span class="comment">// input wire clka</span></span><br><span class="line">  <span class="variable">.ena</span>(<span class="number">1&#x27;b1</span>),      <span class="comment">// input wire ena</span></span><br><span class="line">  <span class="variable">.addra</span>(addra),  <span class="comment">// input wire [12 : 0] addra</span></span><br><span class="line">  <span class="variable">.douta</span>(cos_out)  <span class="comment">// output wire [7 : 0] douta</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//乘法器</span></span><br><span class="line"><span class="comment">//wire [23:0] s_up;</span></span><br><span class="line">mult_s mult_s_m (</span><br><span class="line">  <span class="variable">.CLK</span>(clk),  <span class="comment">// input wire CLK</span></span><br><span class="line">  <span class="variable">.A</span>(fir_out),      <span class="comment">// input wire [15 : 0] A</span></span><br><span class="line">  <span class="variable">.B</span>(cos_out),      <span class="comment">// input wire [7 : 0] B</span></span><br><span class="line">  <span class="variable">.P</span>(s_up)      <span class="comment">// output wire [23 : 0] P</span></span><br><span class="line">);  </span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>Testbench</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"><span class="keyword">module</span> tb_bpsk_send(</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">reg</span> rst;</span><br><span class="line"><span class="keyword">reg</span> data = <span class="number">1&#x27;b0</span>;    </span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    clk = <span class="number">1&#x27;b0</span>;</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> #<span class="number">10</span> clk = ~clk;    <span class="comment">//50MHz clock</span></span><br><span class="line">  <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    rst = <span class="number">1&#x27;b1</span>;</span><br><span class="line">    #<span class="number">200</span></span><br><span class="line">    rst = <span class="number">1&#x27;b0</span>;</span><br><span class="line">  <span class="keyword">end</span> </span><br><span class="line"><span class="keyword">reg</span>  [<span class="number">1</span>-<span class="number">1</span>:<span class="number">0</span>] data_mem [<span class="number">0</span>:<span class="number">1023</span>] ;<span class="comment">//定义一个位宽为2bit，深度为1024的mem</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">     <span class="built_in">$readmemh</span>(<span class="string">&quot;G:/vivado_project/bpsk/bpsk.srcs/sources_1/send_data.txt&quot;</span>,data_mem);</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">integer</span> i;</span><br><span class="line"><span class="comment">//reg [1:0] counter = 2&#x27;d0;</span></span><br><span class="line"><span class="comment">//always @(posedge clk) begin</span></span><br><span class="line"><span class="comment">//   if (rst|i==1023) begin</span></span><br><span class="line"><span class="comment">//      data &lt;= 1&#x27;b0;</span></span><br><span class="line"><span class="comment">//      i &lt;= 0; </span></span><br><span class="line"><span class="comment">//      counter &lt;= 2&#x27;d0;    </span></span><br><span class="line"><span class="comment">//   end</span></span><br><span class="line"><span class="comment">//   else begin</span></span><br><span class="line"><span class="comment">//      i &lt;= i + 1;</span></span><br><span class="line"><span class="comment">//      data &lt;= data_mem[i];    </span></span><br><span class="line"><span class="comment">//   end</span></span><br><span class="line"><span class="comment">//end</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] counter = <span class="number">2&#x27;d0</span>;</span><br><span class="line"><span class="keyword">reg</span> data_nd = <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">   <span class="keyword">if</span> (rst|i==<span class="number">1023</span>) <span class="keyword">begin</span></span><br><span class="line">      data &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">      i &lt;= <span class="number">0</span>; </span><br><span class="line">      counter &lt;= <span class="number">2&#x27;d0</span>; </span><br><span class="line">      data_nd &lt;= <span class="number">1&#x27;b0</span>;   </span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">case</span>(counter)</span><br><span class="line">         <span class="number">2&#x27;d1</span>:<span class="keyword">begin</span></span><br><span class="line">            data &lt;= data_mem[i];</span><br><span class="line">            i &lt;= i + <span class="number">1</span>;</span><br><span class="line">            counter &lt;= counter + <span class="number">2&#x27;d1</span>;</span><br><span class="line">            data_nd &lt;= <span class="number">1&#x27;b1</span>; </span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">default</span>:<span class="keyword">begin</span></span><br><span class="line">            counter &lt;= counter + <span class="number">2&#x27;d1</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">endcase</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">23</span>:<span class="number">0</span>] s_up;</span><br><span class="line"></span><br><span class="line">bpsk_send bpsk_send_m(</span><br><span class="line">    <span class="variable">.clk</span>(clk),</span><br><span class="line">    <span class="variable">.rst</span>(rst),</span><br><span class="line">    <span class="variable">.data</span>(data),</span><br><span class="line">    <span class="variable">.data_nd</span>(data_nd),</span><br><span class="line"></span><br><span class="line">    <span class="variable">.s_up</span>(s_up)</span><br><span class="line">);    </span><br><span class="line"><span class="keyword">integer</span> save_file;</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    save_file = <span class="built_in">$fopen</span>(<span class="string">&quot;G:/vivado_project/bpsk/bpsk.srcs/sources_1/test.txt&quot;</span>);    <span class="comment">//打开所创建的文件；若找不到该文件，则会自动创建该文件。</span></span><br><span class="line">    <span class="keyword">if</span>(save_file == <span class="number">0</span>)<span class="keyword">begin</span> </span><br><span class="line">        <span class="built_in">$display</span> (<span class="string">&quot;can not open the file!&quot;</span>);    <span class="comment">//如果创建文件失败，则会显示&quot;can not open the file!&quot;信息。</span></span><br><span class="line">        <span class="built_in">$stop</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">14</span>:<span class="number">0</span>] counter_1;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">32</span>:<span class="number">0</span>] cnt_1 = <span class="number">33&#x27;d0</span>;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">       counter_1 &lt;= <span class="number">15&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (cnt_1 == <span class="number">33&#x27;d4160</span>) <span class="keyword">begin</span></span><br><span class="line">      <span class="built_in">$fclose</span>(save_file);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line"><span class="comment">//       $fdisplay(save_file,&quot;%d&quot;,$signed(s_up));</span></span><br><span class="line">        <span class="built_in">$fwrite</span>(save_file,<span class="string">&quot;%d\n&quot;</span>,<span class="built_in">$signed</span>(s_up)); </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span>   </span><br><span class="line"><span class="comment">//用于观察的计数器</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">   <span class="keyword">if</span>(rst)<span class="keyword">begin</span></span><br><span class="line">      cnt_1 &lt;= <span class="number">33&#x27;d0</span>;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">      cnt_1 &lt;= cnt_1 + <span class="number">33&#x27;d1</span>;</span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<h1>代码优化及思考</h1>
<h2 id="目录-2">目录</h2>
<ul>
<li><a href="#HDL">HDL</a></li>
<li><a href="#IP%E6%A0%B8%E8%AE%BE%E7%BD%AEFIR">IP核设置（FIR）</a></li>
<li><a href="#%E4%BB%A3%E7%A0%81%E9%99%84%E5%BD%95">代码附录</a></li>
<li><a href="#%E4%BB%A3%E7%A0%81%E5%AD%A6%E4%B9%A0">代码学习</a></li>
</ul>
<blockquote>
<p>MATLAB代码基本不变，主要是verilog代码<br>
（直接数据输入，上采样环节在IP核中设置）</p>
</blockquote>
<h3 id="HDL">HDL</h3>
<hr>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] data_map = <span class="number">2&#x27;b00</span>;   <span class="comment">//映射之后的序列</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (rst == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span></span><br><span class="line">        data_map &lt;= <span class="number">2&#x27;b00</span>;     </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(data_nd)</span><br><span class="line">        <span class="number">1&#x27;b1</span>:<span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(data == <span class="number">1&#x27;b1</span>)<span class="keyword">begin</span></span><br><span class="line">                data_map &lt;=<span class="number">2&#x27;b01</span>;</span><br><span class="line">            <span class="keyword">end</span>                            <span class="comment">//data为1时变 1</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                data_map &lt;= <span class="number">2&#x27;b11</span>;</span><br><span class="line">            <span class="keyword">end</span>                            <span class="comment">//data为0时变-1</span></span><br><span class="line">        <span class="keyword">end</span>    </span><br><span class="line">        <span class="keyword">default</span>:<span class="keyword">begin</span></span><br><span class="line">            data_map &lt;= <span class="number">2&#x27;b00</span>;</span><br><span class="line">            <span class="keyword">end</span>    </span><br><span class="line">        <span class="keyword">endcase</span>       </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p><strong>映射序列的写法</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] data_map ;</span><br><span class="line"><span class="keyword">assign</span> data_map = data ? <span class="number">2&#x27;b01</span> : <span class="number">2&#x27;b11</span> ;</span><br><span class="line"><span class="comment">//映射0变-1；</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
<ul>
<li>
<p>结果输出</p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_Kd2oaW4TDu.png" alt></p>
</li>
</ul>
<h3 id="IP核设置（FIR）">IP核设置（FIR）</h3>
<ul>
<li>
<p>内插倍数设置为4</p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_2o1qaQgoTl.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_cL-KLAeLgm.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_2ojNqmO2cj.png" alt></p>
</li>
<li>
<p>输出结果 <strong>（错误→正确）</strong></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_AMd2vSSChk.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_DWgoxNCpkz.png" alt></p>
<blockquote>
<p>⁉️<strong>输出序列是错的</strong><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_KPMW08p9hJ.png" alt><br>
🚗找了好久，序列的前三个数与MATLAB数据就差个负号，以为是映射方式错了，改了半天，原来是使能信号，修改如下；</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">fir_compiler_0 fir_compiler (</span><br><span class="line">  <span class="variable">.aclk</span>(clk),                              <span class="comment">// input wire aclk</span></span><br><span class="line">  <span class="variable">.s_axis_data_tvalid</span>(data_nd),  <span class="comment">// input wire s_axis_data_tvalid</span></span><br><span class="line">  <span class="variable">.s_axis_data_tready</span>(s_axis_data_tready),  <span class="comment">// output wire s_axis_data_tready</span></span><br><span class="line">  <span class="variable">.s_axis_data_tdata</span>(&#123;<span class="number">6&#x27;d0</span>,data_map&#125;),    <span class="comment">// input wire [7 : 0] s_axis_data_tdata</span></span><br><span class="line">  <span class="variable">.m_axis_data_tvalid</span>(m_axis_data_tvalid),  <span class="comment">// output wire m_axis_data_tvalid</span></span><br><span class="line">  <span class="variable">.m_axis_data_tdata</span>(fir_out)    <span class="comment">// output wire [15 : 0] m_axis_data_tdata</span></span><br><span class="line">);</span><br><span class="line"></span><br></pre></td></tr></table></figure>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_I8FmsnU2fq.png" alt></p>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_2TAe28geDF.png" alt></p>
</li>
</ul>
<hr>
<h3 id="代码附录">代码附录</h3>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> bpsk_send(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">input</span> data,</span><br><span class="line">    <span class="keyword">input</span> data_nd   </span><br><span class="line">    );</span><br><span class="line"><span class="comment">// reg [1:0] data_map = 2&#x27;b00;   //映射之后的序列</span></span><br><span class="line"><span class="comment">// always @(posedge clk) begin</span></span><br><span class="line"><span class="comment">//     if (rst == 1&#x27;b1) begin</span></span><br><span class="line"><span class="comment">//         data_map &lt;= 2&#x27;b00;     </span></span><br><span class="line"><span class="comment">//     end</span></span><br><span class="line"><span class="comment">//     else begin</span></span><br><span class="line"><span class="comment">//         case(data_nd)</span></span><br><span class="line"><span class="comment">//         1&#x27;b1:begin</span></span><br><span class="line"><span class="comment">//             if(data == 1&#x27;b1)begin</span></span><br><span class="line"><span class="comment">//                 data_map &lt;=2&#x27;b01;</span></span><br><span class="line"><span class="comment">//             end                            //data为1时变 1</span></span><br><span class="line"><span class="comment">//             else begin</span></span><br><span class="line"><span class="comment">//                 data_map &lt;= 2&#x27;b11;</span></span><br><span class="line"><span class="comment">//             end                            //data为0时变-1</span></span><br><span class="line"><span class="comment">//         end    </span></span><br><span class="line"><span class="comment">//         default:begin</span></span><br><span class="line"><span class="comment">//             data_map &lt;= 2&#x27;b00;</span></span><br><span class="line"><span class="comment">//             end    </span></span><br><span class="line"><span class="comment">//         endcase       </span></span><br><span class="line"><span class="comment">//     end</span></span><br><span class="line"><span class="comment">// end</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] data_map ;</span><br><span class="line"><span class="keyword">assign</span> data_map = data ? <span class="number">2&#x27;b01</span> : <span class="number">2&#x27;b11</span> ;</span><br><span class="line"><span class="comment">//FIR根生余弦成形</span></span><br><span class="line"><span class="keyword">wire</span>    s_axis_data_tready;</span><br><span class="line"><span class="keyword">wire</span>    m_axis_data_tvalid;  </span><br><span class="line"><span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>]    fir_out;</span><br><span class="line">fir_compiler_0 fir_compiler (</span><br><span class="line">  <span class="variable">.aclk</span>(clk),                              <span class="comment">// input wire aclk</span></span><br><span class="line">  <span class="variable">.s_axis_data_tvalid</span>(data_nd),  <span class="comment">// input wire s_axis_data_tvalid</span></span><br><span class="line">  <span class="variable">.s_axis_data_tready</span>(s_axis_data_tready),  <span class="comment">// output wire s_axis_data_tready</span></span><br><span class="line">  <span class="variable">.s_axis_data_tdata</span>(&#123;<span class="number">6&#x27;d0</span>,data_map&#125;),    <span class="comment">// input wire [7 : 0] s_axis_data_tdata</span></span><br><span class="line">  <span class="variable">.m_axis_data_tvalid</span>(m_axis_data_tvalid),  <span class="comment">// output wire m_axis_data_tvalid</span></span><br><span class="line">  <span class="variable">.m_axis_data_tdata</span>(fir_out)    <span class="comment">// output wire [15 : 0] m_axis_data_tdata</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//DDS生成中频载波</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">12</span>:<span class="number">0</span>] addra = <span class="number">13&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] cos_out;</span><br><span class="line">    <span class="keyword">parameter</span> add_M = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst||addra==<span class="number">13&#x27;d4119</span>) <span class="keyword">begin</span></span><br><span class="line">           addra &lt;= <span class="number">13&#x27;d0</span>;    </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span>(m_axis_data_tvalid) <span class="keyword">begin</span></span><br><span class="line">           addra &lt;= addra + add_M;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">           addra &lt;= addra;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">gen_cos gen_cos_m (</span><br><span class="line">  <span class="variable">.clka</span>(clk),    <span class="comment">// input wire clka</span></span><br><span class="line">  <span class="variable">.ena</span>(m_axis_data_tvalid),      <span class="comment">// input wire ena</span></span><br><span class="line">  <span class="variable">.addra</span>(addra),  <span class="comment">// input wire [12 : 0] addra</span></span><br><span class="line">  <span class="variable">.douta</span>(cos_out)  <span class="comment">// output wire [7 : 0] douta</span></span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//延时一个周期</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] cos_delay = <span class="number">8&#x27;d0</span>;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst) <span class="keyword">begin</span></span><br><span class="line">        cos_delay &lt;= <span class="number">8&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">        cos_delay &lt;= cos_out;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_iZjbOl9Jiw.png" alt></p>
<p><strong>testbench</strong></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> tb_bpsk_send(</span><br><span class="line"> );</span><br><span class="line">   <span class="keyword">reg</span> clk;</span><br><span class="line">   <span class="keyword">reg</span> rst;</span><br><span class="line">   <span class="keyword">reg</span>  data = <span class="number">1&#x27;b0</span>;</span><br><span class="line">   <span class="keyword">reg</span>  data_mem [<span class="number">1023</span>:<span class="number">0</span>];</span><br><span class="line">   <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">      clk = <span class="number">0</span>;</span><br><span class="line">      rst = <span class="number">1</span>;</span><br><span class="line">      <span class="built_in">$readmemb</span>(<span class="string">&quot;G:/vivado_project/bpsk_send/bpsk_send.srcs/sim_1/new/send_data.txt&quot;</span>,data_mem);</span><br><span class="line">      #<span class="number">200</span></span><br><span class="line">      rst = <span class="number">0</span>;</span><br><span class="line">   <span class="keyword">end</span> </span><br><span class="line">   <span class="keyword">always</span> #<span class="number">10</span> clk = ~ clk;</span><br><span class="line"></span><br><span class="line">   <span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>] index = <span class="number">10&#x27;d0</span>;</span><br><span class="line">   <span class="keyword">reg</span> data_nd = <span class="number">1&#x27;b0</span>;</span><br><span class="line">   <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">         data &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">         index &lt;= <span class="number">10&#x27;d0</span>; </span><br><span class="line">         data_nd &lt;= <span class="number">1&#x27;b0</span>;   </span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">               index &lt;= index + <span class="number">1</span>;</span><br><span class="line">               data &lt;= data_mem[index];</span><br><span class="line">               data_nd &lt;= <span class="number">1&#x27;b1</span>; </span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    bpsk_send bpsk_send_m(</span><br><span class="line">       <span class="variable">.clk</span>(clk),</span><br><span class="line">       <span class="variable">.rst</span>(rst),</span><br><span class="line">       <span class="variable">.data</span>(data),</span><br><span class="line">       <span class="variable">.data_nd</span>(data_nd)</span><br><span class="line">       );</span><br><span class="line"></span><br><span class="line">   <span class="keyword">reg</span> [<span class="number">30</span>:<span class="number">0</span>] cnt ;</span><br><span class="line">   <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">      <span class="keyword">if</span>(rst)<span class="keyword">begin</span></span><br><span class="line">         cnt &lt;= <span class="number">31&#x27;d0</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">      <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">         cnt &lt;= cnt + <span class="number">31&#x27;d1</span>;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p><img src="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/image_L_M2_ky_Ue.png" alt></p>
<h3 id="代码学习">代码学习</h3>
<p>读写txt文件</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//testbench</span></span><br><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"><span class="keyword">module</span> Recv_tb ();</span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">reg</span> rst;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">319</span>:<span class="number">0</span>] din_da;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">319</span>:<span class="number">0</span>] din_da_memory [<span class="number">1023</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> START_TIME = <span class="number">40</span>;</span><br><span class="line">    <span class="keyword">parameter</span> INTERVAL = <span class="number">1000</span>;</span><br><span class="line">    <span class="keyword">parameter</span> IS_POINT = <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">integer</span> handle01;</span><br><span class="line"></span><br><span class="line">    Recv Recv_m(</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rst</span>(rst),</span><br><span class="line"></span><br><span class="line">        <span class="variable">.din_da</span>(din_da)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        clk = <span class="number">0</span>;</span><br><span class="line">        rst = <span class="number">0</span>;</span><br><span class="line">        din_da = <span class="number">0</span>;</span><br><span class="line">        <span class="built_in">$readmemb</span>(<span class="string">&quot;G:/Match_Filter/Matlab/Testbench/din_da.txt&quot;</span>,din_da_memory);</span><br><span class="line">        handle01 = <span class="built_in">$fopen</span>(<span class="string">&quot;G:/Match_Filter/Output_data/dout_I.txt&quot;</span>,<span class="string">&quot;w&quot;</span>);<span class="built_in">$fclose</span>(handle01);       </span><br><span class="line"></span><br><span class="line">        #<span class="number">20</span>;</span><br><span class="line">        rst = <span class="number">1</span>;</span><br><span class="line">        #<span class="number">50</span>;</span><br><span class="line">        rst = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> #<span class="number">1</span> clk = ~clk;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>] index = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst)<span class="keyword">begin</span></span><br><span class="line">            din_da &lt;= <span class="number">320&#x27;d0</span>;</span><br><span class="line">            index &lt;= <span class="number">10&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            index &lt;= index + <span class="number">1&#x27;b1</span>;</span><br><span class="line">            din_da &lt;= din_da_memory[index];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">30</span>:<span class="number">0</span>] cnt_global = <span class="number">31&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        cnt_global &lt;= cnt_global + <span class="number">31&#x27;d1</span>;                         </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(IS_POINT)<span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(cnt_global == <span class="number">31&#x27;d40</span>)<span class="keyword">begin</span></span><br><span class="line">                <span class="built_in">$fopen</span>(<span class="string">&quot;G:/Match_Filter/Output_data/dout_I.txt&quot;</span>,<span class="string">&quot;a+&quot;</span>);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span>(cnt_global &gt;= <span class="number">31&#x27;d40</span> &amp;&amp; cnt_global &lt;= <span class="number">31&#x27;d1040</span>)<span class="keyword">begin</span></span><br><span class="line">                <span class="built_in">$fwrite</span>(handle01,<span class="string">&quot;%d\n&quot;</span>,<span class="built_in">$signed</span>(Recv_tb<span class="variable">.Recv_m</span><span class="variable">.Match_filter_top_m</span><span class="variable">.dout_I_01</span>));</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                <span class="built_in">$fclose</span>(handle01);</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>
</div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info is-center"><div class="avatar-img"><img src="/images/miku.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">Poster</div><div class="author-info-description">路漫漫其修远兮，吾将上下而求索</div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">18</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">13</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">3</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/poster5867"><i class="fab fa-github"></i><span>Follow Me</span></a></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">This is my Blog</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">1.</span> <span class="toc-text">接收机与FPGA</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%9B%AE%E5%BD%95"><span class="toc-number">1.1.</span> <span class="toc-text">目录</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BD%9C%E4%B8%9A%E8%A6%81%E6%B1%82"><span class="toc-number">1.2.</span> <span class="toc-text">作业要求</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%B7%E4%BD%93%E5%AE%9E%E7%8E%B0"><span class="toc-number">1.3.</span> <span class="toc-text">具体实现</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%91%E9%80%81%E7%9A%8410101%E6%95%B0%E6%8D%AE%E4%BB%8Etxt%E6%96%87%E4%BB%B6%E4%B8%AD%E8%AF%BB%E5%8F%96"><span class="toc-number">1.3.1.</span> <span class="toc-text">发送的10101数据从txt文件中读取</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BD%BF%E7%94%A8FIR%E6%A0%B8%E8%BF%9B%E8%A1%8C%E6%A0%B9%E5%8D%87%E4%BD%99%E5%BC%A6"><span class="toc-number">1.3.2.</span> <span class="toc-text">使用FIR核进行根升余弦</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%87%87%E7%94%A8DDS%E7%94%9F%E6%88%90%E4%B8%AD%E9%A2%91%E8%BD%BD%E6%B3%A2"><span class="toc-number">1.3.3.</span> <span class="toc-text">采用DDS生成中频载波</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B9%98%E6%B3%95%E5%99%A8%E5%AE%9E%E7%8E%B0%E4%B8%8A%E5%8F%98%E9%A2%91"><span class="toc-number">1.3.4.</span> <span class="toc-text">乘法器实现上变频</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%93%E6%9E%9C%E9%AA%8C%E8%AF%81"><span class="toc-number">1.3.5.</span> <span class="toc-text">结果验证</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%99%84%E5%BD%95"><span class="toc-number">1.3.6.</span> <span class="toc-text">附录</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#MATLAB"><span class="toc-number">1.3.7.</span> <span class="toc-text">MATLAB</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Verilog"><span class="toc-number">1.3.8.</span> <span class="toc-text">Verilog</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link"><span class="toc-number">2.</span> <span class="toc-text">代码优化及思考</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%9B%AE%E5%BD%95-2"><span class="toc-number">2.1.</span> <span class="toc-text">目录</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#HDL"><span class="toc-number">2.1.1.</span> <span class="toc-text">HDL</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#IP%E6%A0%B8%E8%AE%BE%E7%BD%AE%EF%BC%88FIR%EF%BC%89"><span class="toc-number">2.1.2.</span> <span class="toc-text">IP核设置（FIR）</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E9%99%84%E5%BD%95"><span class="toc-number">2.1.3.</span> <span class="toc-text">代码附录</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%A3%E7%A0%81%E5%AD%A6%E4%B9%A0"><span class="toc-number">2.1.4.</span> <span class="toc-text">代码学习</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-post-series"><div class="item-headline"><i class="fa-solid fa-layer-group"></i><span>系列文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD/" title="硬件培训2022"><img src="/images/Hardware.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="硬件培训2022"></a><div class="content"><a class="title" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD/" title="硬件培训2022">硬件培训2022</a><time datetime="2022-12-12T03:11:57.000Z" title="发表于 2022-12-12 11:11:57">2022-12-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/04%E8%BD%BD%E6%B3%A2%E5%90%8C%E6%AD%A5/%E8%BD%BD%E6%B3%A2%E5%90%8C%E6%AD%A5%E5%AD%A6%E4%B9%A0%E5%8F%8A%E4%BB%BF%E7%9C%9F/" title="载波同步学习及仿真"><img src="/images/satellite.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="载波同步学习及仿真"></a><div class="content"><a class="title" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/04%E8%BD%BD%E6%B3%A2%E5%90%8C%E6%AD%A5/%E8%BD%BD%E6%B3%A2%E5%90%8C%E6%AD%A5%E5%AD%A6%E4%B9%A0%E5%8F%8A%E4%BB%BF%E7%9C%9F/" title="载波同步学习及仿真">载波同步学习及仿真</a><time datetime="2022-12-12T03:11:57.000Z" title="发表于 2022-12-12 11:11:57">2022-12-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/02BPSK-DSSS/BPSK-DSSS%E7%B3%BB%E7%BB%9F/" title="BPSK-DSSS收发系统"><img src="/images/satellite.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="BPSK-DSSS收发系统"></a><div class="content"><a class="title" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/02BPSK-DSSS/BPSK-DSSS%E7%B3%BB%E7%BB%9F/" title="BPSK-DSSS收发系统">BPSK-DSSS收发系统</a><time datetime="2022-12-12T03:11:57.000Z" title="发表于 2022-12-12 11:11:57">2022-12-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/01BPSK/BPSK%E6%94%B6%E5%8F%91%E7%B3%BB%E7%BB%9F/" title="BPSK收发系统"><img src="/images/satellite.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="BPSK收发系统"></a><div class="content"><a class="title" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/01BPSK/BPSK%E6%94%B6%E5%8F%91%E7%B3%BB%E7%BB%9F/" title="BPSK收发系统">BPSK收发系统</a><time datetime="2022-12-12T03:11:57.000Z" title="发表于 2022-12-12 11:11:57">2022-12-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/03DDS/DDS%E5%8E%9F%E7%90%86%E5%8F%8A%E7%AE%80%E5%8D%95%E5%BA%94%E7%94%A8/" title="DDS原理及简单应用"><img src="/images/satellite.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="DDS原理及简单应用"></a><div class="content"><a class="title" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/03DDS/DDS%E5%8E%9F%E7%90%86%E5%8F%8A%E7%AE%80%E5%8D%95%E5%BA%94%E7%94%A8/" title="DDS原理及简单应用">DDS原理及简单应用</a><time datetime="2022-12-12T03:11:57.000Z" title="发表于 2022-12-12 11:11:57">2022-12-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/05%E5%AE%9A%E6%97%B6%E5%90%8C%E6%AD%A5/%E5%AE%9A%E6%97%B6%E5%90%8C%E6%AD%A5%E5%AD%A6%E4%B9%A0%E5%8F%8A%E4%BB%BF%E7%9C%9F/" title="定时同步学习及仿真"><img src="/images/satellite.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="定时同步学习及仿真"></a><div class="content"><a class="title" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/05%E5%AE%9A%E6%97%B6%E5%90%8C%E6%AD%A5/%E5%AE%9A%E6%97%B6%E5%90%8C%E6%AD%A5%E5%AD%A6%E4%B9%A0%E5%8F%8A%E4%BB%BF%E7%9C%9F/" title="定时同步学习及仿真">定时同步学习及仿真</a><time datetime="2022-12-12T03:11:57.000Z" title="发表于 2022-12-12 11:11:57">2022-12-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/06%E7%A0%81%E7%8E%AF/%E7%A0%81%E7%8E%AF%E5%AD%A6%E4%B9%A0%E5%8F%8A%E4%BB%BF%E7%9C%9F/" title="码环学习及仿真"><img src="/images/satellite.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="码环学习及仿真"></a><div class="content"><a class="title" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/06%E7%A0%81%E7%8E%AF/%E7%A0%81%E7%8E%AF%E5%AD%A6%E4%B9%A0%E5%8F%8A%E4%BB%BF%E7%9C%9F/" title="码环学习及仿真">码环学习及仿真</a><time datetime="2022-12-12T03:11:57.000Z" title="发表于 2022-12-12 11:11:57">2022-12-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/" title="FPGA发端设计"><img src="/images/satellite.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="FPGA发端设计"></a><div class="content"><a class="title" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/08FPGA%E5%8F%8A%E6%8E%A5%E6%94%B6%E6%9C%BA/FPGA%E5%8F%91%E7%AB%AF%E8%AE%BE%E8%AE%A1/" title="FPGA发端设计">FPGA发端设计</a><time datetime="2022-12-12T03:11:57.000Z" title="发表于 2022-12-12 11:11:57">2022-12-12</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/07%E6%8D%95%E8%8E%B7%E5%92%8C%E7%A7%AF%E7%B4%AF/%E6%8D%95%E8%8E%B7%E5%92%8C%E7%A7%AF%E7%B4%AF%E5%AD%A6%E4%B9%A0%E5%8F%8A%E4%BB%BF%E7%9C%9F/" title="捕获和积累学习及仿真"><img src="/images/satellite.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="捕获和积累学习及仿真"></a><div class="content"><a class="title" href="/2022/12/12/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/03-%E7%A1%AC%E4%BB%B6%E5%9F%B9%E8%AE%AD2022/07%E6%8D%95%E8%8E%B7%E5%92%8C%E7%A7%AF%E7%B4%AF/%E6%8D%95%E8%8E%B7%E5%92%8C%E7%A7%AF%E7%B4%AF%E5%AD%A6%E4%B9%A0%E5%8F%8A%E4%BB%BF%E7%9C%9F/" title="捕获和积累学习及仿真">捕获和积累学习及仿真</a><time datetime="2022-12-12T03:11:57.000Z" title="发表于 2022-12-12 11:11:57">2022-12-12</time></div></div></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2024/10/31/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/02-FPGA/FPGA_Study/" title="通信FPGA相关合集"><img src="/images/FPGA-BANNER.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="通信FPGA相关合集"/></a><div class="content"><a class="title" href="/2024/10/31/%E5%B7%A5%E7%A8%8B%E5%AE%9E%E8%B7%B5/02-FPGA/FPGA_Study/" title="通信FPGA相关合集">通信FPGA相关合集</a><time datetime="2024-10-31T13:12:06.000Z" title="发表于 2024-10-31 21:12:06">2024-10-31</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/10/31/%E7%90%86%E8%AE%BA%E5%AD%A6%E4%B9%A0/DFT-s-OFDM/dft-s-ofdm_waveform/" title="DFT-S-OFDM 波形设计"><img src="/images/lte_waveform.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="DFT-S-OFDM 波形设计"/></a><div class="content"><a class="title" href="/2024/10/31/%E7%90%86%E8%AE%BA%E5%AD%A6%E4%B9%A0/DFT-s-OFDM/dft-s-ofdm_waveform/" title="DFT-S-OFDM 波形设计">DFT-S-OFDM 波形设计</a><time datetime="2024-10-31T13:12:06.000Z" title="发表于 2024-10-31 21:12:06">2024-10-31</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/10/29/%E7%90%86%E8%AE%BA%E5%AD%A6%E4%B9%A0/%E6%8A%80%E8%83%BD%E5%AD%A6%E4%B9%A0/%E6%8A%80%E8%83%BD%E6%80%BB%E7%BB%93/" title="技能总结"><img src="/images/skills.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="技能总结"/></a><div class="content"><a class="title" href="/2024/10/29/%E7%90%86%E8%AE%BA%E5%AD%A6%E4%B9%A0/%E6%8A%80%E8%83%BD%E5%AD%A6%E4%B9%A0/%E6%8A%80%E8%83%BD%E6%80%BB%E7%BB%93/" title="技能总结">技能总结</a><time datetime="2024-10-29T13:05:30.000Z" title="发表于 2024-10-29 21:05:30">2024-10-29</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/10/28/%E7%90%86%E8%AE%BA%E5%AD%A6%E4%B9%A0/OFDM%E5%AD%A6%E4%B9%A0/ofdm%E7%9B%B8%E5%85%B3%E5%AD%A6%E4%B9%A0/" title="OFDM相关学习"><img src="/images/ofdm.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="OFDM相关学习"/></a><div class="content"><a class="title" href="/2024/10/28/%E7%90%86%E8%AE%BA%E5%AD%A6%E4%B9%A0/OFDM%E5%AD%A6%E4%B9%A0/ofdm%E7%9B%B8%E5%85%B3%E5%AD%A6%E4%B9%A0/" title="OFDM相关学习">OFDM相关学习</a><time datetime="2024-10-28T07:53:12.000Z" title="发表于 2024-10-28 15:53:12">2024-10-28</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/10/16/%E7%90%86%E8%AE%BA%E5%AD%A6%E4%B9%A0/%E6%80%9D%E8%80%83%E8%AE%B0%E5%BD%95/%E7%90%90%E7%A2%8E%E7%9F%A5%E8%AF%86%E8%AE%B0%E5%BD%95/" title="思考知识记录"><img src="/images/thinking.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="思考知识记录"/></a><div class="content"><a class="title" href="/2024/10/16/%E7%90%86%E8%AE%BA%E5%AD%A6%E4%B9%A0/%E6%80%9D%E8%80%83%E8%AE%B0%E5%BD%95/%E7%90%90%E7%A2%8E%E7%9F%A5%E8%AF%86%E8%AE%B0%E5%BD%95/" title="思考知识记录">思考知识记录</a><time datetime="2024-10-16T02:02:03.000Z" title="发表于 2024-10-16 10:02:03">2024-10-16</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2019 - 2025 By Poster</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><div class="js-pjax"><script>(() => {
  const loadMathjax = () => {
    if (!window.MathJax) {
      window.MathJax = {
        tex: {
          inlineMath: [['$', '$'], ['\\(', '\\)']],
          tags: 'all',
        },
        chtml: {
          scale: 1.1
        },
        options: {
          enableMenu: true,
          renderActions: {
            findScript: [10, doc => {
              for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
                const display = !!node.type.match(/; *mode=display/)
                const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
                const text = document.createTextNode('')
                node.parentNode.replaceChild(text, node)
                math.start = {node: text, delim: '', n: 0}
                math.end = {node: text, delim: '', n: 0}
                doc.math.push(math)
              }
            }, '']
          }
        }
      }
      
      const script = document.createElement('script')
      script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
      script.id = 'MathJax-script'
      script.async = true
      document.head.appendChild(script)
    } else {
      MathJax.startup.document.state(0)
      MathJax.texReset()
      MathJax.typesetPromise()
    }
  }

  btf.addGlobalFn('encrypt', loadMathjax, 'mathjax')
  window.pjax ? loadMathjax() : window.addEventListener('load', loadMathjax)
})()</script></div><canvas class="fireworks" mobile="false"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/fireworks.min.js"></script><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script defer="defer" id="fluttering_ribbon" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>