SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Foundation_ISE
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -1
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc7k325t
SET_PREFERENCE projectname coregen
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily kintex7
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package fbg676
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry Verilog
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE removerpms false
SET_CORE_CLASS PSF
SET_CORE_PATH C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_7series_gtx_v2_02_a\
SET_CORE_GUIPATH C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_7series_gtx_v2_02_a\tooldata\coregen\gui\chipscope_ibert_7series_gtx.tcl
SET_CORE_NAME IBERT 7 Series GTX (ChipScope Pro - IBERT)
SET_CORE_VERSION 2.02.a
SET_CORE_VLNV xilinx.com:ip:chipscope_ibert_7series_gtx:2.02.a
SET_CORE_DATASHEET C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_7series_gtx_v2_02_a\doc\chipscope_ibert_7series_gtx.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_7series_gtx_v2_02_a\doc\chipscope_ibert_7series_gtx.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\14.7\ISE_DS\ISE\coregen\iprepo\Chipscope\pcores\chipscope_ibert_7series_gtx_v2_02_a\doc\html\change_log.html><Version Information>
