{"design__instance__count": 506, "design__instance__area": 4903.45, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 7.714200182817876e-05, "power__switching__total": 3.3010368497343734e-05, "power__leakage__total": 4.89457452346187e-09, "power__total": 0.00011015726340701804, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.6027964964468977, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.3001705635680971, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.24542776838837468, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.3435019033108961, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.245428, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.343502, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.8433791681520524, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.5383644793459097, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6698721766888908, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.3795748267580188, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.669872, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.379575, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.9171969554575179, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.6108428935565874, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10019695079458109, "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.7152595385091414, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.100197, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.71526, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 133, "design__max_fanout_violation__count": 4, "design__max_cap_violation__count": 2, "clock__skew__worst_hold": -0.9111406886869048, "clock__skew__worst_setup": -2.5514022727820267, "timing__hold__ws": 0.0962129014802493, "timing__setup__ws": 0.3514060253359563, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.096213, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 0.351406, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 108.465 119.185", "design__core__bbox": "5.52 10.88 102.58 106.08", "design__io": 19, "design__die__area": 12927.4, "design__core__area": 9240.11, "design__instance__count__stdcell": 635, "design__instance__area__stdcell": 5064.86, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.548138, "design__instance__utilization__stdcell": 0.548138, "design__rows": 35, "design__rows:unithd": 35, "design__sites": 7385, "design__sites:unithd": 7385, "design__instance__count__class:buffer": 9, "design__instance__area__class:buffer": 53.8016, "design__instance__count__class:inverter": 32, "design__instance__area__class:inverter": 120.115, "design__instance__count__class:sequential_cell": 136, "design__instance__area__class:sequential_cell": 3031.66, "design__instance__count__class:multi_input_combinational_cell": 152, "design__instance__area__class:multi_input_combinational_cell": 1043.5, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 17, "design__io__hpwl": 758010, "design__instance__count__class:timing_repair_buffer": 32, "design__instance__area__class:timing_repair_buffer": 290.278, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 17.32, "design__instance__displacement__mean": 0.024, "design__instance__displacement__max": 4.1, "route__wirelength__estimated": 5209.2, "design__violations": 0, "design__instance__count__class:clock_buffer": 1, "design__instance__area__class:clock_buffer": 3.7536, "design__instance__count__setup_buffer": 1, "design__instance__count__hold_buffer": 1, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 144, "design__instance__area__class:antenna_cell": 360.346, "route__net": 375, "route__net__special": 2, "route__drc_errors__iter:0": 112, "route__wirelength__iter:0": 5975, "route__drc_errors__iter:1": 26, "route__wirelength__iter:1": 5855, "route__drc_errors__iter:2": 0, "route__wirelength__iter:2": 5856, "route__drc_errors": 0, "route__wirelength": 5856, "route__vias": 2533, "route__vias__singlecut": 2533, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 593.595, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.5936696857702377, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.2910859413675662, "timing__hold__ws__corner:min_tt_025C_1v80": 0.24530833614312286, "timing__setup__ws__corner:min_tt_025C_1v80": 1.3602109823486745, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.245308, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.360211, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.824696334565274, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.519672763974683, "timing__hold__ws__corner:min_ss_100C_1v60": 0.6734469839069838, "timing__setup__ws__corner:min_ss_100C_1v60": 0.40782778308772794, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.673447, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.407828, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.9111406886869048, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.6048630101322287, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10156541173343678, "timing__setup__ws__corner:min_ff_n40C_1v95": 1.7263653217831647, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.101565, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1.726365, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.6086243903348865, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.305934508608059, "timing__hold__ws__corner:max_tt_025C_1v80": 0.24220731661418826, "timing__setup__ws__corner:max_tt_025C_1v80": 1.3237974424679637, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.242207, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.323797, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 133, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.856399642108496, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.5514022727820267, "timing__hold__ws__corner:max_ss_100C_1v60": 0.6647119154356421, "timing__setup__ws__corner:max_ss_100C_1v60": 0.3514060253359563, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.664712, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.351406, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 1, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.9209653300654288, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.6146598959343521, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.0962129014802493, "timing__setup__ws__corner:max_ff_n40C_1v95": 1.7013976264985375, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.096213, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1.701398, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_ff_n40C_1v95": 1.79998, "design_powergrid__drop__average__net:vccd1__corner:nom_ff_n40C_1v95": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_ff_n40C_1v95": 1.54221e-05, "design_powergrid__voltage__worst__net:vssd1__corner:nom_ff_n40C_1v95": 1.95096e-05, "design_powergrid__drop__average__net:vssd1__corner:nom_ff_n40C_1v95": 2.23777e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_ff_n40C_1v95": 1.95096e-05, "design_powergrid__voltage__worst": 1.95096e-05, "design_powergrid__voltage__worst__net:vccd1": 1.79998, "design_powergrid__drop__worst": 1.95096e-05, "design_powergrid__drop__worst__net:vccd1": 1.54221e-05, "design_powergrid__voltage__worst__net:vssd1": 1.95096e-05, "design_powergrid__drop__worst__net:vssd1": 1.95096e-05, "ir__voltage__worst": 1.8, "ir__drop__avg": 2.11e-06, "ir__drop__worst": 1.54e-05, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}