###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID eda-1.EECS.Berkeley.EDU)
#  Generated on:      Thu Nov 16 09:43:36 2023
#  Design:            t
#  Command:           write_def ../def_output.def -routing -no_special_net
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN t ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "place_opt" ;
    NET alpha_value REAL ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 30.000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 30.000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 30000 30000 ) ;

ROW CORE_ROW_0 unithd 0 0 FS DO 65 BY 1 STEP 460 0
 ;
ROW CORE_ROW_1 unithd 0 2720 N DO 65 BY 1 STEP 460 0
 ;
ROW CORE_ROW_2 unithd 0 5440 FS DO 65 BY 1 STEP 460 0
 ;
ROW CORE_ROW_3 unithd 0 8160 N DO 65 BY 1 STEP 460 0
 ;
ROW CORE_ROW_4 unithd 0 10880 FS DO 65 BY 1 STEP 460 0
 ;
ROW CORE_ROW_5 unithd 0 13600 N DO 65 BY 1 STEP 460 0
 ;
ROW CORE_ROW_6 unithd 0 16320 FS DO 65 BY 1 STEP 460 0
 ;
ROW CORE_ROW_7 unithd 0 19040 N DO 65 BY 1 STEP 460 0
 ;
ROW CORE_ROW_8 unithd 0 21760 FS DO 65 BY 1 STEP 460 0
 ;
ROW CORE_ROW_9 unithd 0 24480 N DO 65 BY 1 STEP 460 0
 ;
ROW CORE_ROW_10 unithd 0 27200 FS DO 65 BY 1 STEP 460 0
 ;

TRACKS X 920 DO 43 STEP 690 LAYER met5 ;
TRACKS Y 3830 DO 8 STEP 3660 LAYER met5 ;
TRACKS Y 780 DO 48 STEP 610 LAYER met4 ;
TRACKS X 920 DO 43 STEP 690 LAYER met4 ;
TRACKS X 230 DO 65 STEP 460 LAYER met3 ;
TRACKS Y 780 DO 48 STEP 610 LAYER met3 ;
TRACKS Y 170 DO 88 STEP 340 LAYER met2 ;
TRACKS X 230 DO 65 STEP 460 LAYER met2 ;
TRACKS X 230 DO 65 STEP 460 LAYER met1 ;
TRACKS Y 170 DO 88 STEP 340 LAYER met1 ;
TRACKS Y 170 DO 88 STEP 340 LAYER li1 ;
TRACKS X 230 DO 65 STEP 460 LAYER li1 ;

GCELLGRID X 27830 DO 2 STEP 2170 ;
GCELLGRID X 230 DO 7 STEP 4600 ;
GCELLGRID X 0 DO 2 STEP 230 ;
GCELLGRID Y 27370 DO 2 STEP 2630 ;
GCELLGRID Y 170 DO 9 STEP 3400 ;
GCELLGRID Y 0 DO 2 STEP 170 ;

COMPONENTS 11 ;
- FE_OFC2_o_0 sky130_fd_sc_hd__buf_8 + SOURCE TIMING + PLACED ( 22080 5440 ) FS
 ;
- FE_OFC1_o_2 sky130_fd_sc_hd__buf_8 + SOURCE TIMING + PLACED ( 6440 5440 ) S
 ;
- FE_OFC0_o_3 sky130_fd_sc_hd__buf_8 + SOURCE TIMING + PLACED ( 20240 2720 ) N
 ;
- g145__2398 sky130_fd_sc_hd__and2_1 + PLACED ( 7820 8160 ) N
 ;
- g146__5107 sky130_fd_sc_hd__and2_1 + PLACED ( 7360 2720 ) N
 ;
- g148__6260 sky130_fd_sc_hd__and2_1 + PLACED ( 16560 5440 ) FS
 ;
- g147__4319 sky130_fd_sc_hd__nand2_1 + PLACED ( 15180 2720 ) N
 ;
- g151__8428 sky130_fd_sc_hd__xnor2_1 + PLACED ( 3680 0 ) FS
 ;
- g149__5526 sky130_fd_sc_hd__nand3_1 + PLACED ( 24840 0 ) S
 ;
- g150__6783 sky130_fd_sc_hd__and3_1 + PLACED ( 14720 0 ) FS
 ;
- g152 sky130_fd_sc_hd__inv_1 + PLACED ( 17940 10880 ) S
 ;
END COMPONENTS

PINS 16 ;
- i1[3] + NET i1[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER met2 ( -70 0 ) ( 70 485 )
  + FIXED ( 29670 0 ) N ;
- i1[2] + NET i1[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER met2 ( -70 0 ) ( 70 485 )
  + FIXED ( 21850 0 ) N ;
- i1[1] + NET i1[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER met2 ( -70 0 ) ( 70 485 )
  + FIXED ( 13570 0 ) N ;
- i1[0] + NET i1[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER met2 ( -70 0 ) ( 70 485 )
  + FIXED ( 4830 0 ) N ;
- i2[3] + NET i2[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER met2 ( -70 0 ) ( 70 485 )
  + FIXED ( 27370 0 ) N ;
- i2[2] + NET i2[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER met2 ( -70 0 ) ( 70 485 )
  + FIXED ( 19550 0 ) N ;
- i2[1] + NET i2[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER met2 ( -70 0 ) ( 70 485 )
  + FIXED ( 11270 0 ) N ;
- i2[0] + NET i2[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER met4 ( -150 0 ) ( 150 800 )
  + FIXED ( 29210 0 ) N ;
- o[3] + NET o[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met4 ( -150 0 ) ( 150 800 )
  + FIXED ( 23000 0 ) N ;
- o[2] + NET o[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met4 ( -150 0 ) ( 150 800 )
  + FIXED ( 9200 0 ) N ;
- o[1] + NET i1[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met4 ( -150 0 ) ( 150 800 )
  + FIXED ( 2990 0 ) N ;
- o[0] + NET o[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER met4 ( -150 0 ) ( 150 800 )
  + FIXED ( 23690 0 ) N ;
- VSS + NET VSS + SPECIAL + DIRECTION INOUT + USE GROUND
 + PORT
  + LAYER met5 ( -2700 0 ) ( 2700 5400 )
  + FIXED ( 30000 10200 ) W
 + PORT
  + LAYER met5 ( -2700 0 ) ( 2700 5400 )
  + FIXED ( 0 10200 ) E
 ;
- VDD + NET VDD + SPECIAL + DIRECTION INOUT + USE POWER
 + PORT
  + LAYER met5 ( -2700 0 ) ( 2700 5400 )
  + FIXED ( 30000 20400 ) W
 + PORT
  + LAYER met5 ( -2700 0 ) ( 2700 5400 )
  + FIXED ( 0 20400 ) E
 ;
END PINS

NETS 19 ;
- FE_OFN2_o_0
  ( g147__4319 Y ) ( FE_OFC2_o_0 A )
 ;
- FE_OFN1_o_2
  ( g145__2398 X ) ( FE_OFC1_o_2 A )
 ;
- FE_OFN0_o_3
  ( g148__6260 X ) ( FE_OFC0_o_3 A )
 ;
- i1[3]
  ( PIN i1[3] )
 ;
- i1[2]
  ( PIN i1[2] ) ( g150__6783 B )
 ;
- i1[1]
  ( PIN o[1] ) ( PIN i1[1] ) ( g150__6783 A ) ( g151__8428 B )
 ;
- i1[0]
  ( PIN i1[0] ) ( g150__6783 C ) ( g151__8428 A )
 ;
- i2[3]
  ( PIN i2[3] ) ( g152 A ) ( g149__5526 A ) ( g145__2398 B )
 ;
- i2[2]
  ( PIN i2[2] ) ( g149__5526 B ) ( g146__5107 B )
 ;
- i2[1]
  ( PIN i2[1] ) ( g147__4319 B )
 ;
- i2[0]
  ( PIN i2[0] ) ( g149__5526 C )
 ;
- o[3]
  ( FE_OFC0_o_3 X ) ( PIN o[3] )
 ;
- o[2]
  ( FE_OFC1_o_2 X ) ( PIN o[2] )
 ;
- o[0]
  ( FE_OFC2_o_0 X ) ( PIN o[0] )
 ;
- n_0
  ( g152 Y ) ( g148__6260 B )
 ;
- n_1
  ( g150__6783 X ) ( g148__6260 A )
 ;
- n_2
  ( g149__5526 Y ) ( g147__4319 A )
 ;
- n_3
  ( g151__8428 Y ) ( g146__5107 A )
 ;
- n_6
  ( g146__5107 X ) ( g145__2398 A )
 ;
END NETS

END DESIGN
