Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b036348d864345dcabf90f11f60a3bfd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot votechain_tb_behav xil_defaultlib.votechain_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sram
Compiling module xil_defaultlib.BRAM
Compiling module xil_defaultlib.votechain1_BRAM_0_0
Compiling module xil_defaultlib.button_debounce
Compiling module xil_defaultlib.votechain1_button_debounce_0_0
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.votechain1_controller_0_0
Compiling module xil_defaultlib.addr_timing_ctrl
Compiling module xil_defaultlib.w_ram(msgAddr_BW=16)
Compiling module xil_defaultlib.extend(msgAddr_BW=16)
Compiling module xil_defaultlib.k_rom
Compiling module xil_defaultlib.update_h(msgAddr_BW=16)
Compiling module xil_defaultlib.sha256_top
Compiling module xil_defaultlib.data_mining
Compiling module xil_defaultlib.votechain1_data_mining_0_0
Compiling module xil_defaultlib.data_validation
Compiling module xil_defaultlib.votechain1_data_validation_0_0
Compiling module xil_defaultlib.votechain1
Compiling module xil_defaultlib.votechain1_wrapper
Compiling module xil_defaultlib.votechain_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot votechain_tb_behav
