# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../vga_controller.vhd" \
"../../../../vga_pattern.vhd" \
"../../../../top_vga_design.vhd" \
"../../../../vga_test.srcs/sources_1/new/tb_top_vga.vhd" \

# Do not sort compile order
nosort
