Vivado Simulator 2020.1.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 10f1c7b6fdc749bdaf655b41b34796fe --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_master_tb_behav xil_defaultlib.i2c_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'dout' [/home/student/Desktop/Verilog-Cores/i2c_master/sim/i2c_master_tb.v:21]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/student/Desktop/Verilog-Cores/i2c_master/src/i2c_master.v" Line 1. Module i2c_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/student/Desktop/Verilog-Cores/i2c_master/src/i2c_clk.v" Line 6. Module i2c_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/student/Desktop/Verilog-Cores/i2c_master/src/i2c_master.v" Line 1. Module i2c_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/student/Desktop/Verilog-Cores/i2c_master/src/i2c_clk.v" Line 6. Module i2c_clk doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.i2c_clk
Compiling module xil_defaultlib.i2c_master
Compiling module xil_defaultlib.i2c_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_master_tb_behav
