
NUCLEO_WIFI_Client.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fd0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c0  080030dc  080030dc  000130dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800329c  0800329c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800329c  0800329c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800329c  0800329c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800329c  0800329c  0001329c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080032a0  080032a0  000132a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080032a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000180  20000070  08003314  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001f0  08003314  000201f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008813  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001bbf  00000000  00000000  000288ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000007a8  00000000  00000000  0002a470  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000006b0  00000000  00000000  0002ac18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014cf7  00000000  00000000  0002b2c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007ad6  00000000  00000000  0003ffbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006b7ba  00000000  00000000  00047a95  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b324f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023d0  00000000  00000000  000b32cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080030c4 	.word	0x080030c4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080030c4 	.word	0x080030c4

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4b2d      	ldr	r3, [pc, #180]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a2c      	ldr	r2, [pc, #176]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b2a      	ldr	r3, [pc, #168]	; (8000218 <MX_GPIO_Init+0xcc>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000178:	4b27      	ldr	r3, [pc, #156]	; (8000218 <MX_GPIO_Init+0xcc>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a26      	ldr	r2, [pc, #152]	; (8000218 <MX_GPIO_Init+0xcc>)
 800017e:	f043 0320 	orr.w	r3, r3, #32
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b24      	ldr	r3, [pc, #144]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0320 	and.w	r3, r3, #32
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000190:	4b21      	ldr	r3, [pc, #132]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a20      	ldr	r2, [pc, #128]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000196:	f043 0304 	orr.w	r3, r3, #4
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b1e      	ldr	r3, [pc, #120]	; (8000218 <MX_GPIO_Init+0xcc>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0304 	and.w	r3, r3, #4
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001a8:	4b1b      	ldr	r3, [pc, #108]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	4a1a      	ldr	r2, [pc, #104]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001ae:	f043 0308 	orr.w	r3, r3, #8
 80001b2:	6193      	str	r3, [r2, #24]
 80001b4:	4b18      	ldr	r3, [pc, #96]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	f003 0308 	and.w	r3, r3, #8
 80001bc:	603b      	str	r3, [r7, #0]
 80001be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80001c0:	2200      	movs	r2, #0
 80001c2:	2120      	movs	r1, #32
 80001c4:	4815      	ldr	r0, [pc, #84]	; (800021c <MX_GPIO_Init+0xd0>)
 80001c6:	f000 ff17 	bl	8000ff8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80001ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001d0:	4b13      	ldr	r3, [pc, #76]	; (8000220 <MX_GPIO_Init+0xd4>)
 80001d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d4:	2300      	movs	r3, #0
 80001d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80001d8:	f107 0310 	add.w	r3, r7, #16
 80001dc:	4619      	mov	r1, r3
 80001de:	4811      	ldr	r0, [pc, #68]	; (8000224 <MX_GPIO_Init+0xd8>)
 80001e0:	f000 fdb0 	bl	8000d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80001e4:	2320      	movs	r3, #32
 80001e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001e8:	2301      	movs	r3, #1
 80001ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ec:	2300      	movs	r3, #0
 80001ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001f0:	2302      	movs	r3, #2
 80001f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80001f4:	f107 0310 	add.w	r3, r7, #16
 80001f8:	4619      	mov	r1, r3
 80001fa:	4808      	ldr	r0, [pc, #32]	; (800021c <MX_GPIO_Init+0xd0>)
 80001fc:	f000 fda2 	bl	8000d44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000200:	2200      	movs	r2, #0
 8000202:	2100      	movs	r1, #0
 8000204:	2028      	movs	r0, #40	; 0x28
 8000206:	f000 fcf0 	bl	8000bea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800020a:	2028      	movs	r0, #40	; 0x28
 800020c:	f000 fd09 	bl	8000c22 <HAL_NVIC_EnableIRQ>

}
 8000210:	bf00      	nop
 8000212:	3720      	adds	r7, #32
 8000214:	46bd      	mov	sp, r7
 8000216:	bd80      	pop	{r7, pc}
 8000218:	40021000 	.word	0x40021000
 800021c:	40010800 	.word	0x40010800
 8000220:	10110000 	.word	0x10110000
 8000224:	40011000 	.word	0x40011000

08000228 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800022c:	f000 fb82 	bl	8000934 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000230:	f000 f83a 	bl	80002a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000234:	f7ff ff8a 	bl	800014c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000238:	f000 fa26 	bl	8000688 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800023c:	f000 f9fa 	bl	8000634 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Client_Init();
 8000240:	f000 fb04 	bl	800084c <Client_Init>
  //Client_SentTo_Server("test1");
  //Client_SentTo_Server("test2");
  //Client_SentTo_Server("test3");
  //Client_SentTo_Server("test4");
  //Client_SentTo_Server("test5");
  HAL_Delay(50);
 8000244:	2032      	movs	r0, #50	; 0x32
 8000246:	f000 fbd7 	bl	80009f8 <HAL_Delay>
  HAL_UART_Receive_IT(&huart1,&Uart1_Rx_Char,1);
 800024a:	2201      	movs	r2, #1
 800024c:	490f      	ldr	r1, [pc, #60]	; (800028c <main+0x64>)
 800024e:	4810      	ldr	r0, [pc, #64]	; (8000290 <main+0x68>)
 8000250:	f001 fc0e 	bl	8001a70 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(Wifi_Get_Command_Flag == 1) {
 8000254:	4b0f      	ldr	r3, [pc, #60]	; (8000294 <main+0x6c>)
 8000256:	781b      	ldrb	r3, [r3, #0]
 8000258:	2b01      	cmp	r3, #1
 800025a:	d108      	bne.n	800026e <main+0x46>
		  /*收到数据会拉起此标志，在此写业务代码 Wifi_Command_Buffer中为收到的数据*/
		  //此时Wifi_Command_Buffer的尾部为\r\0   指令匹配时需要注意
		  Client_SentTo_Server("i got");
 800025c:	480e      	ldr	r0, [pc, #56]	; (8000298 <main+0x70>)
 800025e:	f000 fb37 	bl	80008d0 <Client_SentTo_Server>
		  Client_SentTo_Server(Wifi_Command_Buffer);
 8000262:	480e      	ldr	r0, [pc, #56]	; (800029c <main+0x74>)
 8000264:	f000 fb34 	bl	80008d0 <Client_SentTo_Server>
		  Wifi_Get_Command_Flag = 0;
 8000268:	4b0a      	ldr	r3, [pc, #40]	; (8000294 <main+0x6c>)
 800026a:	2200      	movs	r2, #0
 800026c:	701a      	strb	r2, [r3, #0]
	  }
	  if(Rx_Line_Flag == 1) {
 800026e:	4b0c      	ldr	r3, [pc, #48]	; (80002a0 <main+0x78>)
 8000270:	781b      	ldrb	r3, [r3, #0]
 8000272:	2b01      	cmp	r3, #1
 8000274:	d1ee      	bne.n	8000254 <main+0x2c>
		  Strcpy(Wifi_Command_Buffer, Uart1_Rx_Buffer);
 8000276:	490b      	ldr	r1, [pc, #44]	; (80002a4 <main+0x7c>)
 8000278:	4808      	ldr	r0, [pc, #32]	; (800029c <main+0x74>)
 800027a:	f000 fb37 	bl	80008ec <Strcpy>
		  Wifi_Get_Command_Flag = 1;
 800027e:	4b05      	ldr	r3, [pc, #20]	; (8000294 <main+0x6c>)
 8000280:	2201      	movs	r2, #1
 8000282:	701a      	strb	r2, [r3, #0]
		  Rx_Line_Flag = 0;
 8000284:	4b06      	ldr	r3, [pc, #24]	; (80002a0 <main+0x78>)
 8000286:	2200      	movs	r2, #0
 8000288:	701a      	strb	r2, [r3, #0]
	  if(Wifi_Get_Command_Flag == 1) {
 800028a:	e7e3      	b.n	8000254 <main+0x2c>
 800028c:	20000164 	.word	0x20000164
 8000290:	20000168 	.word	0x20000168
 8000294:	20000156 	.word	0x20000156
 8000298:	080030dc 	.word	0x080030dc
 800029c:	200000f0 	.word	0x200000f0
 80002a0:	20000155 	.word	0x20000155
 80002a4:	2000008c 	.word	0x2000008c

080002a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b090      	sub	sp, #64	; 0x40
 80002ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ae:	f107 0318 	add.w	r3, r7, #24
 80002b2:	2228      	movs	r2, #40	; 0x28
 80002b4:	2100      	movs	r1, #0
 80002b6:	4618      	mov	r0, r3
 80002b8:	f001 ffaa 	bl	8002210 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002bc:	1d3b      	adds	r3, r7, #4
 80002be:	2200      	movs	r2, #0
 80002c0:	601a      	str	r2, [r3, #0]
 80002c2:	605a      	str	r2, [r3, #4]
 80002c4:	609a      	str	r2, [r3, #8]
 80002c6:	60da      	str	r2, [r3, #12]
 80002c8:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002ca:	2302      	movs	r3, #2
 80002cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ce:	2301      	movs	r3, #1
 80002d0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002d2:	2310      	movs	r3, #16
 80002d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d6:	2302      	movs	r3, #2
 80002d8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002da:	2300      	movs	r3, #0
 80002dc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002de:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80002e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e4:	f107 0318 	add.w	r3, r7, #24
 80002e8:	4618      	mov	r0, r3
 80002ea:	f000 febf 	bl	800106c <HAL_RCC_OscConfig>
 80002ee:	4603      	mov	r3, r0
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d001      	beq.n	80002f8 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002f4:	f000 f860 	bl	80003b8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f8:	230f      	movs	r3, #15
 80002fa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002fc:	2302      	movs	r3, #2
 80002fe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000300:	2300      	movs	r3, #0
 8000302:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000304:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000308:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800030a:	2300      	movs	r3, #0
 800030c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800030e:	1d3b      	adds	r3, r7, #4
 8000310:	2102      	movs	r1, #2
 8000312:	4618      	mov	r0, r3
 8000314:	f001 f92a 	bl	800156c <HAL_RCC_ClockConfig>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800031e:	f000 f84b 	bl	80003b8 <Error_Handler>
  }
}
 8000322:	bf00      	nop
 8000324:	3740      	adds	r7, #64	; 0x40
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
	...

0800032c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

//UART接收中断
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart1.Instance) {
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	681a      	ldr	r2, [r3, #0]
 8000338:	4b1a      	ldr	r3, [pc, #104]	; (80003a4 <HAL_UART_RxCpltCallback+0x78>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	429a      	cmp	r2, r3
 800033e:	d12d      	bne.n	800039c <HAL_UART_RxCpltCallback+0x70>
		if(Rx_Line_Flag == 0) {
 8000340:	4b19      	ldr	r3, [pc, #100]	; (80003a8 <HAL_UART_RxCpltCallback+0x7c>)
 8000342:	781b      	ldrb	r3, [r3, #0]
 8000344:	2b00      	cmp	r3, #0
 8000346:	d124      	bne.n	8000392 <HAL_UART_RxCpltCallback+0x66>
			if(Uart1_Rx_Char == '\n') {
 8000348:	4b18      	ldr	r3, [pc, #96]	; (80003ac <HAL_UART_RxCpltCallback+0x80>)
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	2b0a      	cmp	r3, #10
 800034e:	d113      	bne.n	8000378 <HAL_UART_RxCpltCallback+0x4c>
				Uart1_Rx_Buffer[Rx_Buffer_Size] = '\0';
 8000350:	4b17      	ldr	r3, [pc, #92]	; (80003b0 <HAL_UART_RxCpltCallback+0x84>)
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	461a      	mov	r2, r3
 8000356:	4b17      	ldr	r3, [pc, #92]	; (80003b4 <HAL_UART_RxCpltCallback+0x88>)
 8000358:	2100      	movs	r1, #0
 800035a:	5499      	strb	r1, [r3, r2]
				//if(Rx_Buffer_Size >= 5) {
					Rx_Line_Flag = 1;
 800035c:	4b12      	ldr	r3, [pc, #72]	; (80003a8 <HAL_UART_RxCpltCallback+0x7c>)
 800035e:	2201      	movs	r2, #1
 8000360:	701a      	strb	r2, [r3, #0]
				//}
				if(Rx_Buffer_Size == 0){
 8000362:	4b13      	ldr	r3, [pc, #76]	; (80003b0 <HAL_UART_RxCpltCallback+0x84>)
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	2b00      	cmp	r3, #0
 8000368:	d102      	bne.n	8000370 <HAL_UART_RxCpltCallback+0x44>
					Rx_Line_Flag = 0;
 800036a:	4b0f      	ldr	r3, [pc, #60]	; (80003a8 <HAL_UART_RxCpltCallback+0x7c>)
 800036c:	2200      	movs	r2, #0
 800036e:	701a      	strb	r2, [r3, #0]
				}
				Rx_Buffer_Size = 0;
 8000370:	4b0f      	ldr	r3, [pc, #60]	; (80003b0 <HAL_UART_RxCpltCallback+0x84>)
 8000372:	2200      	movs	r2, #0
 8000374:	701a      	strb	r2, [r3, #0]
 8000376:	e00c      	b.n	8000392 <HAL_UART_RxCpltCallback+0x66>
			}else {
				Uart1_Rx_Buffer[Rx_Buffer_Size] = Uart1_Rx_Char;
 8000378:	4b0d      	ldr	r3, [pc, #52]	; (80003b0 <HAL_UART_RxCpltCallback+0x84>)
 800037a:	781b      	ldrb	r3, [r3, #0]
 800037c:	461a      	mov	r2, r3
 800037e:	4b0b      	ldr	r3, [pc, #44]	; (80003ac <HAL_UART_RxCpltCallback+0x80>)
 8000380:	7819      	ldrb	r1, [r3, #0]
 8000382:	4b0c      	ldr	r3, [pc, #48]	; (80003b4 <HAL_UART_RxCpltCallback+0x88>)
 8000384:	5499      	strb	r1, [r3, r2]
				Rx_Buffer_Size++;
 8000386:	4b0a      	ldr	r3, [pc, #40]	; (80003b0 <HAL_UART_RxCpltCallback+0x84>)
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	3301      	adds	r3, #1
 800038c:	b2da      	uxtb	r2, r3
 800038e:	4b08      	ldr	r3, [pc, #32]	; (80003b0 <HAL_UART_RxCpltCallback+0x84>)
 8000390:	701a      	strb	r2, [r3, #0]
			}
		}
		HAL_UART_Receive_IT(&huart1,&Uart1_Rx_Char,1);
 8000392:	2201      	movs	r2, #1
 8000394:	4905      	ldr	r1, [pc, #20]	; (80003ac <HAL_UART_RxCpltCallback+0x80>)
 8000396:	4803      	ldr	r0, [pc, #12]	; (80003a4 <HAL_UART_RxCpltCallback+0x78>)
 8000398:	f001 fb6a 	bl	8001a70 <HAL_UART_Receive_IT>
	}
}
 800039c:	bf00      	nop
 800039e:	3708      	adds	r7, #8
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}
 80003a4:	20000168 	.word	0x20000168
 80003a8:	20000155 	.word	0x20000155
 80003ac:	20000164 	.word	0x20000164
 80003b0:	20000154 	.word	0x20000154
 80003b4:	2000008c 	.word	0x2000008c

080003b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003b8:	b480      	push	{r7}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80003bc:	bf00      	nop
 80003be:	46bd      	mov	sp, r7
 80003c0:	bc80      	pop	{r7}
 80003c2:	4770      	bx	lr

080003c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b085      	sub	sp, #20
 80003c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80003ca:	4b15      	ldr	r3, [pc, #84]	; (8000420 <HAL_MspInit+0x5c>)
 80003cc:	699b      	ldr	r3, [r3, #24]
 80003ce:	4a14      	ldr	r2, [pc, #80]	; (8000420 <HAL_MspInit+0x5c>)
 80003d0:	f043 0301 	orr.w	r3, r3, #1
 80003d4:	6193      	str	r3, [r2, #24]
 80003d6:	4b12      	ldr	r3, [pc, #72]	; (8000420 <HAL_MspInit+0x5c>)
 80003d8:	699b      	ldr	r3, [r3, #24]
 80003da:	f003 0301 	and.w	r3, r3, #1
 80003de:	60bb      	str	r3, [r7, #8]
 80003e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003e2:	4b0f      	ldr	r3, [pc, #60]	; (8000420 <HAL_MspInit+0x5c>)
 80003e4:	69db      	ldr	r3, [r3, #28]
 80003e6:	4a0e      	ldr	r2, [pc, #56]	; (8000420 <HAL_MspInit+0x5c>)
 80003e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003ec:	61d3      	str	r3, [r2, #28]
 80003ee:	4b0c      	ldr	r3, [pc, #48]	; (8000420 <HAL_MspInit+0x5c>)
 80003f0:	69db      	ldr	r3, [r3, #28]
 80003f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003f6:	607b      	str	r3, [r7, #4]
 80003f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80003fa:	4b0a      	ldr	r3, [pc, #40]	; (8000424 <HAL_MspInit+0x60>)
 80003fc:	685b      	ldr	r3, [r3, #4]
 80003fe:	60fb      	str	r3, [r7, #12]
 8000400:	68fb      	ldr	r3, [r7, #12]
 8000402:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000406:	60fb      	str	r3, [r7, #12]
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800040e:	60fb      	str	r3, [r7, #12]
 8000410:	4a04      	ldr	r2, [pc, #16]	; (8000424 <HAL_MspInit+0x60>)
 8000412:	68fb      	ldr	r3, [r7, #12]
 8000414:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000416:	bf00      	nop
 8000418:	3714      	adds	r7, #20
 800041a:	46bd      	mov	sp, r7
 800041c:	bc80      	pop	{r7}
 800041e:	4770      	bx	lr
 8000420:	40021000 	.word	0x40021000
 8000424:	40010000 	.word	0x40010000

08000428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800042c:	bf00      	nop
 800042e:	46bd      	mov	sp, r7
 8000430:	bc80      	pop	{r7}
 8000432:	4770      	bx	lr

08000434 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000438:	e7fe      	b.n	8000438 <HardFault_Handler+0x4>

0800043a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800043a:	b480      	push	{r7}
 800043c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800043e:	e7fe      	b.n	800043e <MemManage_Handler+0x4>

08000440 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000444:	e7fe      	b.n	8000444 <BusFault_Handler+0x4>

08000446 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000446:	b480      	push	{r7}
 8000448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800044a:	e7fe      	b.n	800044a <UsageFault_Handler+0x4>

0800044c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800044c:	b480      	push	{r7}
 800044e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000450:	bf00      	nop
 8000452:	46bd      	mov	sp, r7
 8000454:	bc80      	pop	{r7}
 8000456:	4770      	bx	lr

08000458 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800045c:	bf00      	nop
 800045e:	46bd      	mov	sp, r7
 8000460:	bc80      	pop	{r7}
 8000462:	4770      	bx	lr

08000464 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000468:	bf00      	nop
 800046a:	46bd      	mov	sp, r7
 800046c:	bc80      	pop	{r7}
 800046e:	4770      	bx	lr

08000470 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000474:	f000 faa4 	bl	80009c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000478:	bf00      	nop
 800047a:	bd80      	pop	{r7, pc}

0800047c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000480:	4802      	ldr	r0, [pc, #8]	; (800048c <USART1_IRQHandler+0x10>)
 8000482:	f001 fb49 	bl	8001b18 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000486:	bf00      	nop
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	20000168 	.word	0x20000168

08000490 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000494:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000498:	f000 fdc6 	bl	8001028 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800049c:	bf00      	nop
 800049e:	bd80      	pop	{r7, pc}

080004a0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b086      	sub	sp, #24
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	60f8      	str	r0, [r7, #12]
 80004a8:	60b9      	str	r1, [r7, #8]
 80004aa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004ac:	2300      	movs	r3, #0
 80004ae:	617b      	str	r3, [r7, #20]
 80004b0:	e00a      	b.n	80004c8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80004b2:	f3af 8000 	nop.w
 80004b6:	4601      	mov	r1, r0
 80004b8:	68bb      	ldr	r3, [r7, #8]
 80004ba:	1c5a      	adds	r2, r3, #1
 80004bc:	60ba      	str	r2, [r7, #8]
 80004be:	b2ca      	uxtb	r2, r1
 80004c0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004c2:	697b      	ldr	r3, [r7, #20]
 80004c4:	3301      	adds	r3, #1
 80004c6:	617b      	str	r3, [r7, #20]
 80004c8:	697a      	ldr	r2, [r7, #20]
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	429a      	cmp	r2, r3
 80004ce:	dbf0      	blt.n	80004b2 <_read+0x12>
	}

return len;
 80004d0:	687b      	ldr	r3, [r7, #4]
}
 80004d2:	4618      	mov	r0, r3
 80004d4:	3718      	adds	r7, #24
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}

080004da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80004da:	b580      	push	{r7, lr}
 80004dc:	b086      	sub	sp, #24
 80004de:	af00      	add	r7, sp, #0
 80004e0:	60f8      	str	r0, [r7, #12]
 80004e2:	60b9      	str	r1, [r7, #8]
 80004e4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004e6:	2300      	movs	r3, #0
 80004e8:	617b      	str	r3, [r7, #20]
 80004ea:	e009      	b.n	8000500 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80004ec:	68bb      	ldr	r3, [r7, #8]
 80004ee:	1c5a      	adds	r2, r3, #1
 80004f0:	60ba      	str	r2, [r7, #8]
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	4618      	mov	r0, r3
 80004f6:	f000 f971 	bl	80007dc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80004fa:	697b      	ldr	r3, [r7, #20]
 80004fc:	3301      	adds	r3, #1
 80004fe:	617b      	str	r3, [r7, #20]
 8000500:	697a      	ldr	r2, [r7, #20]
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	429a      	cmp	r2, r3
 8000506:	dbf1      	blt.n	80004ec <_write+0x12>
	}
	return len;
 8000508:	687b      	ldr	r3, [r7, #4]
}
 800050a:	4618      	mov	r0, r3
 800050c:	3718      	adds	r7, #24
 800050e:	46bd      	mov	sp, r7
 8000510:	bd80      	pop	{r7, pc}

08000512 <_close>:

int _close(int file)
{
 8000512:	b480      	push	{r7}
 8000514:	b083      	sub	sp, #12
 8000516:	af00      	add	r7, sp, #0
 8000518:	6078      	str	r0, [r7, #4]
	return -1;
 800051a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800051e:	4618      	mov	r0, r3
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	bc80      	pop	{r7}
 8000526:	4770      	bx	lr

08000528 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000528:	b480      	push	{r7}
 800052a:	b083      	sub	sp, #12
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
 8000530:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000538:	605a      	str	r2, [r3, #4]
	return 0;
 800053a:	2300      	movs	r3, #0
}
 800053c:	4618      	mov	r0, r3
 800053e:	370c      	adds	r7, #12
 8000540:	46bd      	mov	sp, r7
 8000542:	bc80      	pop	{r7}
 8000544:	4770      	bx	lr

08000546 <_isatty>:

int _isatty(int file)
{
 8000546:	b480      	push	{r7}
 8000548:	b083      	sub	sp, #12
 800054a:	af00      	add	r7, sp, #0
 800054c:	6078      	str	r0, [r7, #4]
	return 1;
 800054e:	2301      	movs	r3, #1
}
 8000550:	4618      	mov	r0, r3
 8000552:	370c      	adds	r7, #12
 8000554:	46bd      	mov	sp, r7
 8000556:	bc80      	pop	{r7}
 8000558:	4770      	bx	lr

0800055a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800055a:	b480      	push	{r7}
 800055c:	b085      	sub	sp, #20
 800055e:	af00      	add	r7, sp, #0
 8000560:	60f8      	str	r0, [r7, #12]
 8000562:	60b9      	str	r1, [r7, #8]
 8000564:	607a      	str	r2, [r7, #4]
	return 0;
 8000566:	2300      	movs	r3, #0
}
 8000568:	4618      	mov	r0, r3
 800056a:	3714      	adds	r7, #20
 800056c:	46bd      	mov	sp, r7
 800056e:	bc80      	pop	{r7}
 8000570:	4770      	bx	lr
	...

08000574 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800057c:	4b11      	ldr	r3, [pc, #68]	; (80005c4 <_sbrk+0x50>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	2b00      	cmp	r3, #0
 8000582:	d102      	bne.n	800058a <_sbrk+0x16>
		heap_end = &end;
 8000584:	4b0f      	ldr	r3, [pc, #60]	; (80005c4 <_sbrk+0x50>)
 8000586:	4a10      	ldr	r2, [pc, #64]	; (80005c8 <_sbrk+0x54>)
 8000588:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800058a:	4b0e      	ldr	r3, [pc, #56]	; (80005c4 <_sbrk+0x50>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000590:	4b0c      	ldr	r3, [pc, #48]	; (80005c4 <_sbrk+0x50>)
 8000592:	681a      	ldr	r2, [r3, #0]
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	4413      	add	r3, r2
 8000598:	466a      	mov	r2, sp
 800059a:	4293      	cmp	r3, r2
 800059c:	d907      	bls.n	80005ae <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800059e:	f001 fe0d 	bl	80021bc <__errno>
 80005a2:	4602      	mov	r2, r0
 80005a4:	230c      	movs	r3, #12
 80005a6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80005a8:	f04f 33ff 	mov.w	r3, #4294967295
 80005ac:	e006      	b.n	80005bc <_sbrk+0x48>
	}

	heap_end += incr;
 80005ae:	4b05      	ldr	r3, [pc, #20]	; (80005c4 <_sbrk+0x50>)
 80005b0:	681a      	ldr	r2, [r3, #0]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4413      	add	r3, r2
 80005b6:	4a03      	ldr	r2, [pc, #12]	; (80005c4 <_sbrk+0x50>)
 80005b8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80005ba:	68fb      	ldr	r3, [r7, #12]
}
 80005bc:	4618      	mov	r0, r3
 80005be:	3710      	adds	r7, #16
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	20000158 	.word	0x20000158
 80005c8:	200001f0 	.word	0x200001f0

080005cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80005d0:	4b15      	ldr	r3, [pc, #84]	; (8000628 <SystemInit+0x5c>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a14      	ldr	r2, [pc, #80]	; (8000628 <SystemInit+0x5c>)
 80005d6:	f043 0301 	orr.w	r3, r3, #1
 80005da:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <SystemInit+0x5c>)
 80005de:	685a      	ldr	r2, [r3, #4]
 80005e0:	4911      	ldr	r1, [pc, #68]	; (8000628 <SystemInit+0x5c>)
 80005e2:	4b12      	ldr	r3, [pc, #72]	; (800062c <SystemInit+0x60>)
 80005e4:	4013      	ands	r3, r2
 80005e6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80005e8:	4b0f      	ldr	r3, [pc, #60]	; (8000628 <SystemInit+0x5c>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a0e      	ldr	r2, [pc, #56]	; (8000628 <SystemInit+0x5c>)
 80005ee:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80005f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005f6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80005f8:	4b0b      	ldr	r3, [pc, #44]	; (8000628 <SystemInit+0x5c>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a0a      	ldr	r2, [pc, #40]	; (8000628 <SystemInit+0x5c>)
 80005fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000602:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000604:	4b08      	ldr	r3, [pc, #32]	; (8000628 <SystemInit+0x5c>)
 8000606:	685b      	ldr	r3, [r3, #4]
 8000608:	4a07      	ldr	r2, [pc, #28]	; (8000628 <SystemInit+0x5c>)
 800060a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800060e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000610:	4b05      	ldr	r3, [pc, #20]	; (8000628 <SystemInit+0x5c>)
 8000612:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000616:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000618:	4b05      	ldr	r3, [pc, #20]	; (8000630 <SystemInit+0x64>)
 800061a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800061e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000620:	bf00      	nop
 8000622:	46bd      	mov	sp, r7
 8000624:	bc80      	pop	{r7}
 8000626:	4770      	bx	lr
 8000628:	40021000 	.word	0x40021000
 800062c:	f8ff0000 	.word	0xf8ff0000
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000638:	4b11      	ldr	r3, [pc, #68]	; (8000680 <MX_USART1_UART_Init+0x4c>)
 800063a:	4a12      	ldr	r2, [pc, #72]	; (8000684 <MX_USART1_UART_Init+0x50>)
 800063c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800063e:	4b10      	ldr	r3, [pc, #64]	; (8000680 <MX_USART1_UART_Init+0x4c>)
 8000640:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000644:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000646:	4b0e      	ldr	r3, [pc, #56]	; (8000680 <MX_USART1_UART_Init+0x4c>)
 8000648:	2200      	movs	r2, #0
 800064a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800064c:	4b0c      	ldr	r3, [pc, #48]	; (8000680 <MX_USART1_UART_Init+0x4c>)
 800064e:	2200      	movs	r2, #0
 8000650:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <MX_USART1_UART_Init+0x4c>)
 8000654:	2200      	movs	r2, #0
 8000656:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000658:	4b09      	ldr	r3, [pc, #36]	; (8000680 <MX_USART1_UART_Init+0x4c>)
 800065a:	220c      	movs	r2, #12
 800065c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800065e:	4b08      	ldr	r3, [pc, #32]	; (8000680 <MX_USART1_UART_Init+0x4c>)
 8000660:	2200      	movs	r2, #0
 8000662:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <MX_USART1_UART_Init+0x4c>)
 8000666:	2200      	movs	r2, #0
 8000668:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800066a:	4805      	ldr	r0, [pc, #20]	; (8000680 <MX_USART1_UART_Init+0x4c>)
 800066c:	f001 f91a 	bl	80018a4 <HAL_UART_Init>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000676:	f7ff fe9f 	bl	80003b8 <Error_Handler>
  }

}
 800067a:	bf00      	nop
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	20000168 	.word	0x20000168
 8000684:	40013800 	.word	0x40013800

08000688 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800068c:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <MX_USART2_UART_Init+0x4c>)
 800068e:	4a12      	ldr	r2, [pc, #72]	; (80006d8 <MX_USART2_UART_Init+0x50>)
 8000690:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000692:	4b10      	ldr	r3, [pc, #64]	; (80006d4 <MX_USART2_UART_Init+0x4c>)
 8000694:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000698:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800069a:	4b0e      	ldr	r3, [pc, #56]	; (80006d4 <MX_USART2_UART_Init+0x4c>)
 800069c:	2200      	movs	r2, #0
 800069e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006a0:	4b0c      	ldr	r3, [pc, #48]	; (80006d4 <MX_USART2_UART_Init+0x4c>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006a6:	4b0b      	ldr	r3, [pc, #44]	; (80006d4 <MX_USART2_UART_Init+0x4c>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006ac:	4b09      	ldr	r3, [pc, #36]	; (80006d4 <MX_USART2_UART_Init+0x4c>)
 80006ae:	220c      	movs	r2, #12
 80006b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006b2:	4b08      	ldr	r3, [pc, #32]	; (80006d4 <MX_USART2_UART_Init+0x4c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006b8:	4b06      	ldr	r3, [pc, #24]	; (80006d4 <MX_USART2_UART_Init+0x4c>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006be:	4805      	ldr	r0, [pc, #20]	; (80006d4 <MX_USART2_UART_Init+0x4c>)
 80006c0:	f001 f8f0 	bl	80018a4 <HAL_UART_Init>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006ca:	f7ff fe75 	bl	80003b8 <Error_Handler>
  }

}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	200001a8 	.word	0x200001a8
 80006d8:	40004400 	.word	0x40004400

080006dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b08a      	sub	sp, #40	; 0x28
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e4:	f107 0318 	add.w	r3, r7, #24
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a35      	ldr	r2, [pc, #212]	; (80007cc <HAL_UART_MspInit+0xf0>)
 80006f8:	4293      	cmp	r3, r2
 80006fa:	d13a      	bne.n	8000772 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006fc:	4b34      	ldr	r3, [pc, #208]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	4a33      	ldr	r2, [pc, #204]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 8000702:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000706:	6193      	str	r3, [r2, #24]
 8000708:	4b31      	ldr	r3, [pc, #196]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 800070a:	699b      	ldr	r3, [r3, #24]
 800070c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000710:	617b      	str	r3, [r7, #20]
 8000712:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000714:	4b2e      	ldr	r3, [pc, #184]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 8000716:	699b      	ldr	r3, [r3, #24]
 8000718:	4a2d      	ldr	r2, [pc, #180]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 800071a:	f043 0304 	orr.w	r3, r3, #4
 800071e:	6193      	str	r3, [r2, #24]
 8000720:	4b2b      	ldr	r3, [pc, #172]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 8000722:	699b      	ldr	r3, [r3, #24]
 8000724:	f003 0304 	and.w	r3, r3, #4
 8000728:	613b      	str	r3, [r7, #16]
 800072a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800072c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000732:	2302      	movs	r3, #2
 8000734:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000736:	2303      	movs	r3, #3
 8000738:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800073a:	f107 0318 	add.w	r3, r7, #24
 800073e:	4619      	mov	r1, r3
 8000740:	4824      	ldr	r0, [pc, #144]	; (80007d4 <HAL_UART_MspInit+0xf8>)
 8000742:	f000 faff 	bl	8000d44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000746:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800074a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800074c:	2300      	movs	r3, #0
 800074e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000754:	f107 0318 	add.w	r3, r7, #24
 8000758:	4619      	mov	r1, r3
 800075a:	481e      	ldr	r0, [pc, #120]	; (80007d4 <HAL_UART_MspInit+0xf8>)
 800075c:	f000 faf2 	bl	8000d44 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000760:	2200      	movs	r2, #0
 8000762:	2100      	movs	r1, #0
 8000764:	2025      	movs	r0, #37	; 0x25
 8000766:	f000 fa40 	bl	8000bea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800076a:	2025      	movs	r0, #37	; 0x25
 800076c:	f000 fa59 	bl	8000c22 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000770:	e028      	b.n	80007c4 <HAL_UART_MspInit+0xe8>
  else if(uartHandle->Instance==USART2)
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a18      	ldr	r2, [pc, #96]	; (80007d8 <HAL_UART_MspInit+0xfc>)
 8000778:	4293      	cmp	r3, r2
 800077a:	d123      	bne.n	80007c4 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART2_CLK_ENABLE();
 800077c:	4b14      	ldr	r3, [pc, #80]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 800077e:	69db      	ldr	r3, [r3, #28]
 8000780:	4a13      	ldr	r2, [pc, #76]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 8000782:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000786:	61d3      	str	r3, [r2, #28]
 8000788:	4b11      	ldr	r3, [pc, #68]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 800078a:	69db      	ldr	r3, [r3, #28]
 800078c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000794:	4b0e      	ldr	r3, [pc, #56]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 8000796:	699b      	ldr	r3, [r3, #24]
 8000798:	4a0d      	ldr	r2, [pc, #52]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 800079a:	f043 0304 	orr.w	r3, r3, #4
 800079e:	6193      	str	r3, [r2, #24]
 80007a0:	4b0b      	ldr	r3, [pc, #44]	; (80007d0 <HAL_UART_MspInit+0xf4>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	f003 0304 	and.w	r3, r3, #4
 80007a8:	60bb      	str	r3, [r7, #8]
 80007aa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007ac:	230c      	movs	r3, #12
 80007ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b0:	2302      	movs	r3, #2
 80007b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b4:	2302      	movs	r3, #2
 80007b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b8:	f107 0318 	add.w	r3, r7, #24
 80007bc:	4619      	mov	r1, r3
 80007be:	4805      	ldr	r0, [pc, #20]	; (80007d4 <HAL_UART_MspInit+0xf8>)
 80007c0:	f000 fac0 	bl	8000d44 <HAL_GPIO_Init>
}
 80007c4:	bf00      	nop
 80007c6:	3728      	adds	r7, #40	; 0x28
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	40013800 	.word	0x40013800
 80007d0:	40021000 	.word	0x40021000
 80007d4:	40010800 	.word	0x40010800
 80007d8:	40004400 	.word	0x40004400

080007dc <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 80007e4:	1d39      	adds	r1, r7, #4
 80007e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007ea:	2201      	movs	r2, #1
 80007ec:	4803      	ldr	r0, [pc, #12]	; (80007fc <__io_putchar+0x20>)
 80007ee:	f001 f8a6 	bl	800193e <HAL_UART_Transmit>
  //HAL_UART_Transmit_IT(&huart1, (uint8_t *)&ch, 1);
  return ch;
 80007f2:	687b      	ldr	r3, [r7, #4]
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	3708      	adds	r7, #8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000168 	.word	0x20000168

08000800 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000800:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000802:	e003      	b.n	800080c <LoopCopyDataInit>

08000804 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000804:	4b0b      	ldr	r3, [pc, #44]	; (8000834 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000806:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000808:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800080a:	3104      	adds	r1, #4

0800080c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800080c:	480a      	ldr	r0, [pc, #40]	; (8000838 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800080e:	4b0b      	ldr	r3, [pc, #44]	; (800083c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000810:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000812:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000814:	d3f6      	bcc.n	8000804 <CopyDataInit>
  ldr r2, =_sbss
 8000816:	4a0a      	ldr	r2, [pc, #40]	; (8000840 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000818:	e002      	b.n	8000820 <LoopFillZerobss>

0800081a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800081a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800081c:	f842 3b04 	str.w	r3, [r2], #4

08000820 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000820:	4b08      	ldr	r3, [pc, #32]	; (8000844 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000822:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000824:	d3f9      	bcc.n	800081a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000826:	f7ff fed1 	bl	80005cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800082a:	f001 fccd 	bl	80021c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800082e:	f7ff fcfb 	bl	8000228 <main>
  bx lr
 8000832:	4770      	bx	lr
  ldr r3, =_sidata
 8000834:	080032a4 	.word	0x080032a4
  ldr r0, =_sdata
 8000838:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800083c:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000840:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000844:	200001f0 	.word	0x200001f0

08000848 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000848:	e7fe      	b.n	8000848 <ADC1_2_IRQHandler>
	...

0800084c <Client_Init>:
	HAL_Delay(100);
	printf("AT+CIPSTO=0\r\n");
	HAL_Delay(100);
}

void Client_Init(void) {
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8000850:	2032      	movs	r0, #50	; 0x32
 8000852:	f000 f8d1 	bl	80009f8 <HAL_Delay>
	printf("AT+RST\r\n");
 8000856:	4817      	ldr	r0, [pc, #92]	; (80008b4 <Client_Init+0x68>)
 8000858:	f001 fd56 	bl	8002308 <puts>
	HAL_Delay(300);
 800085c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000860:	f000 f8ca 	bl	80009f8 <HAL_Delay>
	printf("AT+CWMODE=1\r\n");
 8000864:	4814      	ldr	r0, [pc, #80]	; (80008b8 <Client_Init+0x6c>)
 8000866:	f001 fd4f 	bl	8002308 <puts>
	HAL_Delay(50);
 800086a:	2032      	movs	r0, #50	; 0x32
 800086c:	f000 f8c4 	bl	80009f8 <HAL_Delay>
	printf("AT+CWJAP=\"untitledx6\",\"./text.out\"\r\n");
 8000870:	4812      	ldr	r0, [pc, #72]	; (80008bc <Client_Init+0x70>)
 8000872:	f001 fd49 	bl	8002308 <puts>
	HAL_Delay(5000);
 8000876:	f241 3088 	movw	r0, #5000	; 0x1388
 800087a:	f000 f8bd 	bl	80009f8 <HAL_Delay>
	printf("AT+CIPMUX=0\r\n");
 800087e:	4810      	ldr	r0, [pc, #64]	; (80008c0 <Client_Init+0x74>)
 8000880:	f001 fd42 	bl	8002308 <puts>
	HAL_Delay(100);
 8000884:	2064      	movs	r0, #100	; 0x64
 8000886:	f000 f8b7 	bl	80009f8 <HAL_Delay>
	printf("AT+CIPSTART=\"TCP\",\"172.20.10.6\",1347\r\n");
 800088a:	480e      	ldr	r0, [pc, #56]	; (80008c4 <Client_Init+0x78>)
 800088c:	f001 fd3c 	bl	8002308 <puts>
	HAL_Delay(100);
 8000890:	2064      	movs	r0, #100	; 0x64
 8000892:	f000 f8b1 	bl	80009f8 <HAL_Delay>
	printf("AT+CIPMODE=1\r\n");
 8000896:	480c      	ldr	r0, [pc, #48]	; (80008c8 <Client_Init+0x7c>)
 8000898:	f001 fd36 	bl	8002308 <puts>
	HAL_Delay(100);
 800089c:	2064      	movs	r0, #100	; 0x64
 800089e:	f000 f8ab 	bl	80009f8 <HAL_Delay>
	printf("AT+CIPSEND\r\n");
 80008a2:	480a      	ldr	r0, [pc, #40]	; (80008cc <Client_Init+0x80>)
 80008a4:	f001 fd30 	bl	8002308 <puts>
	HAL_Delay(100);
 80008a8:	2064      	movs	r0, #100	; 0x64
 80008aa:	f000 f8a5 	bl	80009f8 <HAL_Delay>

}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	080030e4 	.word	0x080030e4
 80008b8:	08003134 	.word	0x08003134
 80008bc:	08003144 	.word	0x08003144
 80008c0:	08003168 	.word	0x08003168
 80008c4:	08003178 	.word	0x08003178
 80008c8:	080031a0 	.word	0x080031a0
 80008cc:	080031b0 	.word	0x080031b0

080008d0 <Client_SentTo_Server>:
void Client_SentTo_Server(uint8_t *Str) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]

	printf("%s\r\n", Str);
 80008d8:	6879      	ldr	r1, [r7, #4]
 80008da:	4803      	ldr	r0, [pc, #12]	; (80008e8 <Client_SentTo_Server+0x18>)
 80008dc:	f001 fca0 	bl	8002220 <iprintf>

}
 80008e0:	bf00      	nop
 80008e2:	3708      	adds	r7, #8
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	080031bc 	.word	0x080031bc

080008ec <Strcpy>:
		 if(s[i] == '\0') {
			 return i;
		 }
	 }
 }
 void Strcpy(uint8_t *s1, uint8_t *s2) {
 80008ec:	b480      	push	{r7}
 80008ee:	b085      	sub	sp, #20
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]
	 uint8_t i;
	 for(i = 0; s2[i] != '\0'; i++) {
 80008f6:	2300      	movs	r3, #0
 80008f8:	73fb      	strb	r3, [r7, #15]
 80008fa:	e00a      	b.n	8000912 <Strcpy+0x26>
		 s1[i] = s2[i];
 80008fc:	7bfb      	ldrb	r3, [r7, #15]
 80008fe:	683a      	ldr	r2, [r7, #0]
 8000900:	441a      	add	r2, r3
 8000902:	7bfb      	ldrb	r3, [r7, #15]
 8000904:	6879      	ldr	r1, [r7, #4]
 8000906:	440b      	add	r3, r1
 8000908:	7812      	ldrb	r2, [r2, #0]
 800090a:	701a      	strb	r2, [r3, #0]
	 for(i = 0; s2[i] != '\0'; i++) {
 800090c:	7bfb      	ldrb	r3, [r7, #15]
 800090e:	3301      	adds	r3, #1
 8000910:	73fb      	strb	r3, [r7, #15]
 8000912:	7bfb      	ldrb	r3, [r7, #15]
 8000914:	683a      	ldr	r2, [r7, #0]
 8000916:	4413      	add	r3, r2
 8000918:	781b      	ldrb	r3, [r3, #0]
 800091a:	2b00      	cmp	r3, #0
 800091c:	d1ee      	bne.n	80008fc <Strcpy+0x10>
	 }
	 s1[i] = '\0';
 800091e:	7bfb      	ldrb	r3, [r7, #15]
 8000920:	687a      	ldr	r2, [r7, #4]
 8000922:	4413      	add	r3, r2
 8000924:	2200      	movs	r2, #0
 8000926:	701a      	strb	r2, [r3, #0]
 }
 8000928:	bf00      	nop
 800092a:	3714      	adds	r7, #20
 800092c:	46bd      	mov	sp, r7
 800092e:	bc80      	pop	{r7}
 8000930:	4770      	bx	lr
	...

08000934 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000938:	4b08      	ldr	r3, [pc, #32]	; (800095c <HAL_Init+0x28>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a07      	ldr	r2, [pc, #28]	; (800095c <HAL_Init+0x28>)
 800093e:	f043 0310 	orr.w	r3, r3, #16
 8000942:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000944:	2003      	movs	r0, #3
 8000946:	f000 f945 	bl	8000bd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800094a:	2000      	movs	r0, #0
 800094c:	f000 f808 	bl	8000960 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000950:	f7ff fd38 	bl	80003c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000954:	2300      	movs	r3, #0
}
 8000956:	4618      	mov	r0, r3
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40022000 	.word	0x40022000

08000960 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000968:	4b12      	ldr	r3, [pc, #72]	; (80009b4 <HAL_InitTick+0x54>)
 800096a:	681a      	ldr	r2, [r3, #0]
 800096c:	4b12      	ldr	r3, [pc, #72]	; (80009b8 <HAL_InitTick+0x58>)
 800096e:	781b      	ldrb	r3, [r3, #0]
 8000970:	4619      	mov	r1, r3
 8000972:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000976:	fbb3 f3f1 	udiv	r3, r3, r1
 800097a:	fbb2 f3f3 	udiv	r3, r2, r3
 800097e:	4618      	mov	r0, r3
 8000980:	f000 f95d 	bl	8000c3e <HAL_SYSTICK_Config>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800098a:	2301      	movs	r3, #1
 800098c:	e00e      	b.n	80009ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2b0f      	cmp	r3, #15
 8000992:	d80a      	bhi.n	80009aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000994:	2200      	movs	r2, #0
 8000996:	6879      	ldr	r1, [r7, #4]
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	f000 f925 	bl	8000bea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009a0:	4a06      	ldr	r2, [pc, #24]	; (80009bc <HAL_InitTick+0x5c>)
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80009a6:	2300      	movs	r3, #0
 80009a8:	e000      	b.n	80009ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009aa:	2301      	movs	r3, #1
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	3708      	adds	r7, #8
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	20000000 	.word	0x20000000
 80009b8:	20000008 	.word	0x20000008
 80009bc:	20000004 	.word	0x20000004

080009c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009c4:	4b05      	ldr	r3, [pc, #20]	; (80009dc <HAL_IncTick+0x1c>)
 80009c6:	781b      	ldrb	r3, [r3, #0]
 80009c8:	461a      	mov	r2, r3
 80009ca:	4b05      	ldr	r3, [pc, #20]	; (80009e0 <HAL_IncTick+0x20>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4413      	add	r3, r2
 80009d0:	4a03      	ldr	r2, [pc, #12]	; (80009e0 <HAL_IncTick+0x20>)
 80009d2:	6013      	str	r3, [r2, #0]
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bc80      	pop	{r7}
 80009da:	4770      	bx	lr
 80009dc:	20000008 	.word	0x20000008
 80009e0:	200001e8 	.word	0x200001e8

080009e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  return uwTick;
 80009e8:	4b02      	ldr	r3, [pc, #8]	; (80009f4 <HAL_GetTick+0x10>)
 80009ea:	681b      	ldr	r3, [r3, #0]
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bc80      	pop	{r7}
 80009f2:	4770      	bx	lr
 80009f4:	200001e8 	.word	0x200001e8

080009f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a00:	f7ff fff0 	bl	80009e4 <HAL_GetTick>
 8000a04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a10:	d005      	beq.n	8000a1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a12:	4b09      	ldr	r3, [pc, #36]	; (8000a38 <HAL_Delay+0x40>)
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	461a      	mov	r2, r3
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000a1e:	bf00      	nop
 8000a20:	f7ff ffe0 	bl	80009e4 <HAL_GetTick>
 8000a24:	4602      	mov	r2, r0
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	68fa      	ldr	r2, [r7, #12]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	d8f7      	bhi.n	8000a20 <HAL_Delay+0x28>
  {
  }
}
 8000a30:	bf00      	nop
 8000a32:	3710      	adds	r7, #16
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	20000008 	.word	0x20000008

08000a3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	f003 0307 	and.w	r3, r3, #7
 8000a4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <__NVIC_SetPriorityGrouping+0x44>)
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a52:	68ba      	ldr	r2, [r7, #8]
 8000a54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a58:	4013      	ands	r3, r2
 8000a5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a60:	68bb      	ldr	r3, [r7, #8]
 8000a62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a6e:	4a04      	ldr	r2, [pc, #16]	; (8000a80 <__NVIC_SetPriorityGrouping+0x44>)
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	60d3      	str	r3, [r2, #12]
}
 8000a74:	bf00      	nop
 8000a76:	3714      	adds	r7, #20
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bc80      	pop	{r7}
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	e000ed00 	.word	0xe000ed00

08000a84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a88:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <__NVIC_GetPriorityGrouping+0x18>)
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	0a1b      	lsrs	r3, r3, #8
 8000a8e:	f003 0307 	and.w	r3, r3, #7
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bc80      	pop	{r7}
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	db0b      	blt.n	8000aca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	f003 021f 	and.w	r2, r3, #31
 8000ab8:	4906      	ldr	r1, [pc, #24]	; (8000ad4 <__NVIC_EnableIRQ+0x34>)
 8000aba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000abe:	095b      	lsrs	r3, r3, #5
 8000ac0:	2001      	movs	r0, #1
 8000ac2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000aca:	bf00      	nop
 8000acc:	370c      	adds	r7, #12
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bc80      	pop	{r7}
 8000ad2:	4770      	bx	lr
 8000ad4:	e000e100 	.word	0xe000e100

08000ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	4603      	mov	r3, r0
 8000ae0:	6039      	str	r1, [r7, #0]
 8000ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	db0a      	blt.n	8000b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	b2da      	uxtb	r2, r3
 8000af0:	490c      	ldr	r1, [pc, #48]	; (8000b24 <__NVIC_SetPriority+0x4c>)
 8000af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af6:	0112      	lsls	r2, r2, #4
 8000af8:	b2d2      	uxtb	r2, r2
 8000afa:	440b      	add	r3, r1
 8000afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b00:	e00a      	b.n	8000b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b02:	683b      	ldr	r3, [r7, #0]
 8000b04:	b2da      	uxtb	r2, r3
 8000b06:	4908      	ldr	r1, [pc, #32]	; (8000b28 <__NVIC_SetPriority+0x50>)
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	f003 030f 	and.w	r3, r3, #15
 8000b0e:	3b04      	subs	r3, #4
 8000b10:	0112      	lsls	r2, r2, #4
 8000b12:	b2d2      	uxtb	r2, r2
 8000b14:	440b      	add	r3, r1
 8000b16:	761a      	strb	r2, [r3, #24]
}
 8000b18:	bf00      	nop
 8000b1a:	370c      	adds	r7, #12
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bc80      	pop	{r7}
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	e000e100 	.word	0xe000e100
 8000b28:	e000ed00 	.word	0xe000ed00

08000b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b089      	sub	sp, #36	; 0x24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	f003 0307 	and.w	r3, r3, #7
 8000b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b40:	69fb      	ldr	r3, [r7, #28]
 8000b42:	f1c3 0307 	rsb	r3, r3, #7
 8000b46:	2b04      	cmp	r3, #4
 8000b48:	bf28      	it	cs
 8000b4a:	2304      	movcs	r3, #4
 8000b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b4e:	69fb      	ldr	r3, [r7, #28]
 8000b50:	3304      	adds	r3, #4
 8000b52:	2b06      	cmp	r3, #6
 8000b54:	d902      	bls.n	8000b5c <NVIC_EncodePriority+0x30>
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	3b03      	subs	r3, #3
 8000b5a:	e000      	b.n	8000b5e <NVIC_EncodePriority+0x32>
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b60:	f04f 32ff 	mov.w	r2, #4294967295
 8000b64:	69bb      	ldr	r3, [r7, #24]
 8000b66:	fa02 f303 	lsl.w	r3, r2, r3
 8000b6a:	43da      	mvns	r2, r3
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	401a      	ands	r2, r3
 8000b70:	697b      	ldr	r3, [r7, #20]
 8000b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b74:	f04f 31ff 	mov.w	r1, #4294967295
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b7e:	43d9      	mvns	r1, r3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b84:	4313      	orrs	r3, r2
         );
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	3724      	adds	r7, #36	; 0x24
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bc80      	pop	{r7}
 8000b8e:	4770      	bx	lr

08000b90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	3b01      	subs	r3, #1
 8000b9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ba0:	d301      	bcc.n	8000ba6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	e00f      	b.n	8000bc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ba6:	4a0a      	ldr	r2, [pc, #40]	; (8000bd0 <SysTick_Config+0x40>)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	3b01      	subs	r3, #1
 8000bac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bae:	210f      	movs	r1, #15
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	f7ff ff90 	bl	8000ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bb8:	4b05      	ldr	r3, [pc, #20]	; (8000bd0 <SysTick_Config+0x40>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bbe:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <SysTick_Config+0x40>)
 8000bc0:	2207      	movs	r2, #7
 8000bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	e000e010 	.word	0xe000e010

08000bd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f7ff ff2d 	bl	8000a3c <__NVIC_SetPriorityGrouping>
}
 8000be2:	bf00      	nop
 8000be4:	3708      	adds	r7, #8
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bea:	b580      	push	{r7, lr}
 8000bec:	b086      	sub	sp, #24
 8000bee:	af00      	add	r7, sp, #0
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	60b9      	str	r1, [r7, #8]
 8000bf4:	607a      	str	r2, [r7, #4]
 8000bf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000bfc:	f7ff ff42 	bl	8000a84 <__NVIC_GetPriorityGrouping>
 8000c00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c02:	687a      	ldr	r2, [r7, #4]
 8000c04:	68b9      	ldr	r1, [r7, #8]
 8000c06:	6978      	ldr	r0, [r7, #20]
 8000c08:	f7ff ff90 	bl	8000b2c <NVIC_EncodePriority>
 8000c0c:	4602      	mov	r2, r0
 8000c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c12:	4611      	mov	r1, r2
 8000c14:	4618      	mov	r0, r3
 8000c16:	f7ff ff5f 	bl	8000ad8 <__NVIC_SetPriority>
}
 8000c1a:	bf00      	nop
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	4603      	mov	r3, r0
 8000c2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff ff35 	bl	8000aa0 <__NVIC_EnableIRQ>
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}

08000c3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c3e:	b580      	push	{r7, lr}
 8000c40:	b082      	sub	sp, #8
 8000c42:	af00      	add	r7, sp, #0
 8000c44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ffa2 	bl	8000b90 <SysTick_Config>
 8000c4c:	4603      	mov	r3, r0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	3708      	adds	r7, #8
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c60:	2300      	movs	r3, #0
 8000c62:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c6a:	2b02      	cmp	r3, #2
 8000c6c:	d005      	beq.n	8000c7a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2204      	movs	r2, #4
 8000c72:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000c74:	2301      	movs	r3, #1
 8000c76:	73fb      	strb	r3, [r7, #15]
 8000c78:	e051      	b.n	8000d1e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	681a      	ldr	r2, [r3, #0]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f022 020e 	bic.w	r2, r2, #14
 8000c88:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f022 0201 	bic.w	r2, r2, #1
 8000c98:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4a22      	ldr	r2, [pc, #136]	; (8000d28 <HAL_DMA_Abort_IT+0xd0>)
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d029      	beq.n	8000cf8 <HAL_DMA_Abort_IT+0xa0>
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a20      	ldr	r2, [pc, #128]	; (8000d2c <HAL_DMA_Abort_IT+0xd4>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d022      	beq.n	8000cf4 <HAL_DMA_Abort_IT+0x9c>
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	4a1f      	ldr	r2, [pc, #124]	; (8000d30 <HAL_DMA_Abort_IT+0xd8>)
 8000cb4:	4293      	cmp	r3, r2
 8000cb6:	d01a      	beq.n	8000cee <HAL_DMA_Abort_IT+0x96>
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a1d      	ldr	r2, [pc, #116]	; (8000d34 <HAL_DMA_Abort_IT+0xdc>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d012      	beq.n	8000ce8 <HAL_DMA_Abort_IT+0x90>
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a1c      	ldr	r2, [pc, #112]	; (8000d38 <HAL_DMA_Abort_IT+0xe0>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d00a      	beq.n	8000ce2 <HAL_DMA_Abort_IT+0x8a>
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a1a      	ldr	r2, [pc, #104]	; (8000d3c <HAL_DMA_Abort_IT+0xe4>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d102      	bne.n	8000cdc <HAL_DMA_Abort_IT+0x84>
 8000cd6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000cda:	e00e      	b.n	8000cfa <HAL_DMA_Abort_IT+0xa2>
 8000cdc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000ce0:	e00b      	b.n	8000cfa <HAL_DMA_Abort_IT+0xa2>
 8000ce2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ce6:	e008      	b.n	8000cfa <HAL_DMA_Abort_IT+0xa2>
 8000ce8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cec:	e005      	b.n	8000cfa <HAL_DMA_Abort_IT+0xa2>
 8000cee:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cf2:	e002      	b.n	8000cfa <HAL_DMA_Abort_IT+0xa2>
 8000cf4:	2310      	movs	r3, #16
 8000cf6:	e000      	b.n	8000cfa <HAL_DMA_Abort_IT+0xa2>
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	4a11      	ldr	r2, [pc, #68]	; (8000d40 <HAL_DMA_Abort_IT+0xe8>)
 8000cfc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2201      	movs	r2, #1
 8000d02:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2200      	movs	r2, #0
 8000d0a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d003      	beq.n	8000d1e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d1a:	6878      	ldr	r0, [r7, #4]
 8000d1c:	4798      	blx	r3
    } 
  }
  return status;
 8000d1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3710      	adds	r7, #16
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	40020008 	.word	0x40020008
 8000d2c:	4002001c 	.word	0x4002001c
 8000d30:	40020030 	.word	0x40020030
 8000d34:	40020044 	.word	0x40020044
 8000d38:	40020058 	.word	0x40020058
 8000d3c:	4002006c 	.word	0x4002006c
 8000d40:	40020000 	.word	0x40020000

08000d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b08b      	sub	sp, #44	; 0x2c
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d52:	2300      	movs	r3, #0
 8000d54:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d56:	e127      	b.n	8000fa8 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d58:	2201      	movs	r2, #1
 8000d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d60:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	69fa      	ldr	r2, [r7, #28]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d6c:	69ba      	ldr	r2, [r7, #24]
 8000d6e:	69fb      	ldr	r3, [r7, #28]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	f040 8116 	bne.w	8000fa2 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	2b12      	cmp	r3, #18
 8000d7c:	d034      	beq.n	8000de8 <HAL_GPIO_Init+0xa4>
 8000d7e:	2b12      	cmp	r3, #18
 8000d80:	d80d      	bhi.n	8000d9e <HAL_GPIO_Init+0x5a>
 8000d82:	2b02      	cmp	r3, #2
 8000d84:	d02b      	beq.n	8000dde <HAL_GPIO_Init+0x9a>
 8000d86:	2b02      	cmp	r3, #2
 8000d88:	d804      	bhi.n	8000d94 <HAL_GPIO_Init+0x50>
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d031      	beq.n	8000df2 <HAL_GPIO_Init+0xae>
 8000d8e:	2b01      	cmp	r3, #1
 8000d90:	d01c      	beq.n	8000dcc <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d92:	e048      	b.n	8000e26 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000d94:	2b03      	cmp	r3, #3
 8000d96:	d043      	beq.n	8000e20 <HAL_GPIO_Init+0xdc>
 8000d98:	2b11      	cmp	r3, #17
 8000d9a:	d01b      	beq.n	8000dd4 <HAL_GPIO_Init+0x90>
          break;
 8000d9c:	e043      	b.n	8000e26 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000d9e:	4a89      	ldr	r2, [pc, #548]	; (8000fc4 <HAL_GPIO_Init+0x280>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d026      	beq.n	8000df2 <HAL_GPIO_Init+0xae>
 8000da4:	4a87      	ldr	r2, [pc, #540]	; (8000fc4 <HAL_GPIO_Init+0x280>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d806      	bhi.n	8000db8 <HAL_GPIO_Init+0x74>
 8000daa:	4a87      	ldr	r2, [pc, #540]	; (8000fc8 <HAL_GPIO_Init+0x284>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d020      	beq.n	8000df2 <HAL_GPIO_Init+0xae>
 8000db0:	4a86      	ldr	r2, [pc, #536]	; (8000fcc <HAL_GPIO_Init+0x288>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d01d      	beq.n	8000df2 <HAL_GPIO_Init+0xae>
          break;
 8000db6:	e036      	b.n	8000e26 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000db8:	4a85      	ldr	r2, [pc, #532]	; (8000fd0 <HAL_GPIO_Init+0x28c>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d019      	beq.n	8000df2 <HAL_GPIO_Init+0xae>
 8000dbe:	4a85      	ldr	r2, [pc, #532]	; (8000fd4 <HAL_GPIO_Init+0x290>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d016      	beq.n	8000df2 <HAL_GPIO_Init+0xae>
 8000dc4:	4a84      	ldr	r2, [pc, #528]	; (8000fd8 <HAL_GPIO_Init+0x294>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d013      	beq.n	8000df2 <HAL_GPIO_Init+0xae>
          break;
 8000dca:	e02c      	b.n	8000e26 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	623b      	str	r3, [r7, #32]
          break;
 8000dd2:	e028      	b.n	8000e26 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	68db      	ldr	r3, [r3, #12]
 8000dd8:	3304      	adds	r3, #4
 8000dda:	623b      	str	r3, [r7, #32]
          break;
 8000ddc:	e023      	b.n	8000e26 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	68db      	ldr	r3, [r3, #12]
 8000de2:	3308      	adds	r3, #8
 8000de4:	623b      	str	r3, [r7, #32]
          break;
 8000de6:	e01e      	b.n	8000e26 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	68db      	ldr	r3, [r3, #12]
 8000dec:	330c      	adds	r3, #12
 8000dee:	623b      	str	r3, [r7, #32]
          break;
 8000df0:	e019      	b.n	8000e26 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	689b      	ldr	r3, [r3, #8]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d102      	bne.n	8000e00 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000dfa:	2304      	movs	r3, #4
 8000dfc:	623b      	str	r3, [r7, #32]
          break;
 8000dfe:	e012      	b.n	8000e26 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	689b      	ldr	r3, [r3, #8]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d105      	bne.n	8000e14 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e08:	2308      	movs	r3, #8
 8000e0a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	69fa      	ldr	r2, [r7, #28]
 8000e10:	611a      	str	r2, [r3, #16]
          break;
 8000e12:	e008      	b.n	8000e26 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e14:	2308      	movs	r3, #8
 8000e16:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	69fa      	ldr	r2, [r7, #28]
 8000e1c:	615a      	str	r2, [r3, #20]
          break;
 8000e1e:	e002      	b.n	8000e26 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e20:	2300      	movs	r3, #0
 8000e22:	623b      	str	r3, [r7, #32]
          break;
 8000e24:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e26:	69bb      	ldr	r3, [r7, #24]
 8000e28:	2bff      	cmp	r3, #255	; 0xff
 8000e2a:	d801      	bhi.n	8000e30 <HAL_GPIO_Init+0xec>
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	e001      	b.n	8000e34 <HAL_GPIO_Init+0xf0>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	3304      	adds	r3, #4
 8000e34:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	2bff      	cmp	r3, #255	; 0xff
 8000e3a:	d802      	bhi.n	8000e42 <HAL_GPIO_Init+0xfe>
 8000e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	e002      	b.n	8000e48 <HAL_GPIO_Init+0x104>
 8000e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e44:	3b08      	subs	r3, #8
 8000e46:	009b      	lsls	r3, r3, #2
 8000e48:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	210f      	movs	r1, #15
 8000e50:	693b      	ldr	r3, [r7, #16]
 8000e52:	fa01 f303 	lsl.w	r3, r1, r3
 8000e56:	43db      	mvns	r3, r3
 8000e58:	401a      	ands	r2, r3
 8000e5a:	6a39      	ldr	r1, [r7, #32]
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e62:	431a      	orrs	r2, r3
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	f000 8096 	beq.w	8000fa2 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e76:	4b59      	ldr	r3, [pc, #356]	; (8000fdc <HAL_GPIO_Init+0x298>)
 8000e78:	699b      	ldr	r3, [r3, #24]
 8000e7a:	4a58      	ldr	r2, [pc, #352]	; (8000fdc <HAL_GPIO_Init+0x298>)
 8000e7c:	f043 0301 	orr.w	r3, r3, #1
 8000e80:	6193      	str	r3, [r2, #24]
 8000e82:	4b56      	ldr	r3, [pc, #344]	; (8000fdc <HAL_GPIO_Init+0x298>)
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	f003 0301 	and.w	r3, r3, #1
 8000e8a:	60bb      	str	r3, [r7, #8]
 8000e8c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e8e:	4a54      	ldr	r2, [pc, #336]	; (8000fe0 <HAL_GPIO_Init+0x29c>)
 8000e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e92:	089b      	lsrs	r3, r3, #2
 8000e94:	3302      	adds	r3, #2
 8000e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e9a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e9e:	f003 0303 	and.w	r3, r3, #3
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	220f      	movs	r2, #15
 8000ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eaa:	43db      	mvns	r3, r3
 8000eac:	68fa      	ldr	r2, [r7, #12]
 8000eae:	4013      	ands	r3, r2
 8000eb0:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a4b      	ldr	r2, [pc, #300]	; (8000fe4 <HAL_GPIO_Init+0x2a0>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d013      	beq.n	8000ee2 <HAL_GPIO_Init+0x19e>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a4a      	ldr	r2, [pc, #296]	; (8000fe8 <HAL_GPIO_Init+0x2a4>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d00d      	beq.n	8000ede <HAL_GPIO_Init+0x19a>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a49      	ldr	r2, [pc, #292]	; (8000fec <HAL_GPIO_Init+0x2a8>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d007      	beq.n	8000eda <HAL_GPIO_Init+0x196>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a48      	ldr	r2, [pc, #288]	; (8000ff0 <HAL_GPIO_Init+0x2ac>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d101      	bne.n	8000ed6 <HAL_GPIO_Init+0x192>
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	e006      	b.n	8000ee4 <HAL_GPIO_Init+0x1a0>
 8000ed6:	2304      	movs	r3, #4
 8000ed8:	e004      	b.n	8000ee4 <HAL_GPIO_Init+0x1a0>
 8000eda:	2302      	movs	r3, #2
 8000edc:	e002      	b.n	8000ee4 <HAL_GPIO_Init+0x1a0>
 8000ede:	2301      	movs	r3, #1
 8000ee0:	e000      	b.n	8000ee4 <HAL_GPIO_Init+0x1a0>
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ee6:	f002 0203 	and.w	r2, r2, #3
 8000eea:	0092      	lsls	r2, r2, #2
 8000eec:	4093      	lsls	r3, r2
 8000eee:	68fa      	ldr	r2, [r7, #12]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ef4:	493a      	ldr	r1, [pc, #232]	; (8000fe0 <HAL_GPIO_Init+0x29c>)
 8000ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef8:	089b      	lsrs	r3, r3, #2
 8000efa:	3302      	adds	r3, #2
 8000efc:	68fa      	ldr	r2, [r7, #12]
 8000efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d006      	beq.n	8000f1c <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f0e:	4b39      	ldr	r3, [pc, #228]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f10:	681a      	ldr	r2, [r3, #0]
 8000f12:	4938      	ldr	r1, [pc, #224]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f14:	69bb      	ldr	r3, [r7, #24]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	600b      	str	r3, [r1, #0]
 8000f1a:	e006      	b.n	8000f2a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f1c:	4b35      	ldr	r3, [pc, #212]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	43db      	mvns	r3, r3
 8000f24:	4933      	ldr	r1, [pc, #204]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f26:	4013      	ands	r3, r2
 8000f28:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d006      	beq.n	8000f44 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f36:	4b2f      	ldr	r3, [pc, #188]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f38:	685a      	ldr	r2, [r3, #4]
 8000f3a:	492e      	ldr	r1, [pc, #184]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f3c:	69bb      	ldr	r3, [r7, #24]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	604b      	str	r3, [r1, #4]
 8000f42:	e006      	b.n	8000f52 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f44:	4b2b      	ldr	r3, [pc, #172]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f46:	685a      	ldr	r2, [r3, #4]
 8000f48:	69bb      	ldr	r3, [r7, #24]
 8000f4a:	43db      	mvns	r3, r3
 8000f4c:	4929      	ldr	r1, [pc, #164]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f4e:	4013      	ands	r3, r2
 8000f50:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d006      	beq.n	8000f6c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f5e:	4b25      	ldr	r3, [pc, #148]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f60:	689a      	ldr	r2, [r3, #8]
 8000f62:	4924      	ldr	r1, [pc, #144]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f64:	69bb      	ldr	r3, [r7, #24]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	608b      	str	r3, [r1, #8]
 8000f6a:	e006      	b.n	8000f7a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f6c:	4b21      	ldr	r3, [pc, #132]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f6e:	689a      	ldr	r2, [r3, #8]
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	43db      	mvns	r3, r3
 8000f74:	491f      	ldr	r1, [pc, #124]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f76:	4013      	ands	r3, r2
 8000f78:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d006      	beq.n	8000f94 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f86:	4b1b      	ldr	r3, [pc, #108]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f88:	68da      	ldr	r2, [r3, #12]
 8000f8a:	491a      	ldr	r1, [pc, #104]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f8c:	69bb      	ldr	r3, [r7, #24]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	60cb      	str	r3, [r1, #12]
 8000f92:	e006      	b.n	8000fa2 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f94:	4b17      	ldr	r3, [pc, #92]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f96:	68da      	ldr	r2, [r3, #12]
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	43db      	mvns	r3, r3
 8000f9c:	4915      	ldr	r1, [pc, #84]	; (8000ff4 <HAL_GPIO_Init+0x2b0>)
 8000f9e:	4013      	ands	r3, r2
 8000fa0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fae:	fa22 f303 	lsr.w	r3, r2, r3
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	f47f aed0 	bne.w	8000d58 <HAL_GPIO_Init+0x14>
  }
}
 8000fb8:	bf00      	nop
 8000fba:	372c      	adds	r7, #44	; 0x2c
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	10210000 	.word	0x10210000
 8000fc8:	10110000 	.word	0x10110000
 8000fcc:	10120000 	.word	0x10120000
 8000fd0:	10310000 	.word	0x10310000
 8000fd4:	10320000 	.word	0x10320000
 8000fd8:	10220000 	.word	0x10220000
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	40010000 	.word	0x40010000
 8000fe4:	40010800 	.word	0x40010800
 8000fe8:	40010c00 	.word	0x40010c00
 8000fec:	40011000 	.word	0x40011000
 8000ff0:	40011400 	.word	0x40011400
 8000ff4:	40010400 	.word	0x40010400

08000ff8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	460b      	mov	r3, r1
 8001002:	807b      	strh	r3, [r7, #2]
 8001004:	4613      	mov	r3, r2
 8001006:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001008:	787b      	ldrb	r3, [r7, #1]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d003      	beq.n	8001016 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800100e:	887a      	ldrh	r2, [r7, #2]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001014:	e003      	b.n	800101e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001016:	887b      	ldrh	r3, [r7, #2]
 8001018:	041a      	lsls	r2, r3, #16
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	611a      	str	r2, [r3, #16]
}
 800101e:	bf00      	nop
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	bc80      	pop	{r7}
 8001026:	4770      	bx	lr

08001028 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001032:	4b08      	ldr	r3, [pc, #32]	; (8001054 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001034:	695a      	ldr	r2, [r3, #20]
 8001036:	88fb      	ldrh	r3, [r7, #6]
 8001038:	4013      	ands	r3, r2
 800103a:	2b00      	cmp	r3, #0
 800103c:	d006      	beq.n	800104c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800103e:	4a05      	ldr	r2, [pc, #20]	; (8001054 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001040:	88fb      	ldrh	r3, [r7, #6]
 8001042:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001044:	88fb      	ldrh	r3, [r7, #6]
 8001046:	4618      	mov	r0, r3
 8001048:	f000 f806 	bl	8001058 <HAL_GPIO_EXTI_Callback>
  }
}
 800104c:	bf00      	nop
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	40010400 	.word	0x40010400

08001058 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr

0800106c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d101      	bne.n	800107e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	e26c      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 0301 	and.w	r3, r3, #1
 8001086:	2b00      	cmp	r3, #0
 8001088:	f000 8087 	beq.w	800119a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800108c:	4b92      	ldr	r3, [pc, #584]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	f003 030c 	and.w	r3, r3, #12
 8001094:	2b04      	cmp	r3, #4
 8001096:	d00c      	beq.n	80010b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001098:	4b8f      	ldr	r3, [pc, #572]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f003 030c 	and.w	r3, r3, #12
 80010a0:	2b08      	cmp	r3, #8
 80010a2:	d112      	bne.n	80010ca <HAL_RCC_OscConfig+0x5e>
 80010a4:	4b8c      	ldr	r3, [pc, #560]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010b0:	d10b      	bne.n	80010ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010b2:	4b89      	ldr	r3, [pc, #548]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d06c      	beq.n	8001198 <HAL_RCC_OscConfig+0x12c>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d168      	bne.n	8001198 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e246      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010d2:	d106      	bne.n	80010e2 <HAL_RCC_OscConfig+0x76>
 80010d4:	4b80      	ldr	r3, [pc, #512]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a7f      	ldr	r2, [pc, #508]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80010da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010de:	6013      	str	r3, [r2, #0]
 80010e0:	e02e      	b.n	8001140 <HAL_RCC_OscConfig+0xd4>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d10c      	bne.n	8001104 <HAL_RCC_OscConfig+0x98>
 80010ea:	4b7b      	ldr	r3, [pc, #492]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4a7a      	ldr	r2, [pc, #488]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80010f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010f4:	6013      	str	r3, [r2, #0]
 80010f6:	4b78      	ldr	r3, [pc, #480]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a77      	ldr	r2, [pc, #476]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80010fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001100:	6013      	str	r3, [r2, #0]
 8001102:	e01d      	b.n	8001140 <HAL_RCC_OscConfig+0xd4>
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800110c:	d10c      	bne.n	8001128 <HAL_RCC_OscConfig+0xbc>
 800110e:	4b72      	ldr	r3, [pc, #456]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a71      	ldr	r2, [pc, #452]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 8001114:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001118:	6013      	str	r3, [r2, #0]
 800111a:	4b6f      	ldr	r3, [pc, #444]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a6e      	ldr	r2, [pc, #440]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 8001120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001124:	6013      	str	r3, [r2, #0]
 8001126:	e00b      	b.n	8001140 <HAL_RCC_OscConfig+0xd4>
 8001128:	4b6b      	ldr	r3, [pc, #428]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a6a      	ldr	r2, [pc, #424]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 800112e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001132:	6013      	str	r3, [r2, #0]
 8001134:	4b68      	ldr	r3, [pc, #416]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a67      	ldr	r2, [pc, #412]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 800113a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800113e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d013      	beq.n	8001170 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001148:	f7ff fc4c 	bl	80009e4 <HAL_GetTick>
 800114c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114e:	e008      	b.n	8001162 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001150:	f7ff fc48 	bl	80009e4 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	2b64      	cmp	r3, #100	; 0x64
 800115c:	d901      	bls.n	8001162 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800115e:	2303      	movs	r3, #3
 8001160:	e1fa      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001162:	4b5d      	ldr	r3, [pc, #372]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d0f0      	beq.n	8001150 <HAL_RCC_OscConfig+0xe4>
 800116e:	e014      	b.n	800119a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001170:	f7ff fc38 	bl	80009e4 <HAL_GetTick>
 8001174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001178:	f7ff fc34 	bl	80009e4 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b64      	cmp	r3, #100	; 0x64
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e1e6      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800118a:	4b53      	ldr	r3, [pc, #332]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1f0      	bne.n	8001178 <HAL_RCC_OscConfig+0x10c>
 8001196:	e000      	b.n	800119a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d063      	beq.n	800126e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011a6:	4b4c      	ldr	r3, [pc, #304]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f003 030c 	and.w	r3, r3, #12
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00b      	beq.n	80011ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80011b2:	4b49      	ldr	r3, [pc, #292]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f003 030c 	and.w	r3, r3, #12
 80011ba:	2b08      	cmp	r3, #8
 80011bc:	d11c      	bne.n	80011f8 <HAL_RCC_OscConfig+0x18c>
 80011be:	4b46      	ldr	r3, [pc, #280]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d116      	bne.n	80011f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011ca:	4b43      	ldr	r3, [pc, #268]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0302 	and.w	r3, r3, #2
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d005      	beq.n	80011e2 <HAL_RCC_OscConfig+0x176>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	691b      	ldr	r3, [r3, #16]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d001      	beq.n	80011e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e1ba      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011e2:	4b3d      	ldr	r3, [pc, #244]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	00db      	lsls	r3, r3, #3
 80011f0:	4939      	ldr	r1, [pc, #228]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80011f2:	4313      	orrs	r3, r2
 80011f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011f6:	e03a      	b.n	800126e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	691b      	ldr	r3, [r3, #16]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d020      	beq.n	8001242 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001200:	4b36      	ldr	r3, [pc, #216]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001202:	2201      	movs	r2, #1
 8001204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001206:	f7ff fbed 	bl	80009e4 <HAL_GetTick>
 800120a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800120c:	e008      	b.n	8001220 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800120e:	f7ff fbe9 	bl	80009e4 <HAL_GetTick>
 8001212:	4602      	mov	r2, r0
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	1ad3      	subs	r3, r2, r3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d901      	bls.n	8001220 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800121c:	2303      	movs	r3, #3
 800121e:	e19b      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001220:	4b2d      	ldr	r3, [pc, #180]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0302 	and.w	r3, r3, #2
 8001228:	2b00      	cmp	r3, #0
 800122a:	d0f0      	beq.n	800120e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122c:	4b2a      	ldr	r3, [pc, #168]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	00db      	lsls	r3, r3, #3
 800123a:	4927      	ldr	r1, [pc, #156]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 800123c:	4313      	orrs	r3, r2
 800123e:	600b      	str	r3, [r1, #0]
 8001240:	e015      	b.n	800126e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001242:	4b26      	ldr	r3, [pc, #152]	; (80012dc <HAL_RCC_OscConfig+0x270>)
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001248:	f7ff fbcc 	bl	80009e4 <HAL_GetTick>
 800124c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800124e:	e008      	b.n	8001262 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001250:	f7ff fbc8 	bl	80009e4 <HAL_GetTick>
 8001254:	4602      	mov	r2, r0
 8001256:	693b      	ldr	r3, [r7, #16]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	2b02      	cmp	r3, #2
 800125c:	d901      	bls.n	8001262 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e17a      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001262:	4b1d      	ldr	r3, [pc, #116]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0302 	and.w	r3, r3, #2
 800126a:	2b00      	cmp	r3, #0
 800126c:	d1f0      	bne.n	8001250 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f003 0308 	and.w	r3, r3, #8
 8001276:	2b00      	cmp	r3, #0
 8001278:	d03a      	beq.n	80012f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	699b      	ldr	r3, [r3, #24]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d019      	beq.n	80012b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001282:	4b17      	ldr	r3, [pc, #92]	; (80012e0 <HAL_RCC_OscConfig+0x274>)
 8001284:	2201      	movs	r2, #1
 8001286:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001288:	f7ff fbac 	bl	80009e4 <HAL_GetTick>
 800128c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800128e:	e008      	b.n	80012a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001290:	f7ff fba8 	bl	80009e4 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	1ad3      	subs	r3, r2, r3
 800129a:	2b02      	cmp	r3, #2
 800129c:	d901      	bls.n	80012a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800129e:	2303      	movs	r3, #3
 80012a0:	e15a      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012a2:	4b0d      	ldr	r3, [pc, #52]	; (80012d8 <HAL_RCC_OscConfig+0x26c>)
 80012a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d0f0      	beq.n	8001290 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80012ae:	2001      	movs	r0, #1
 80012b0:	f000 fada 	bl	8001868 <RCC_Delay>
 80012b4:	e01c      	b.n	80012f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012b6:	4b0a      	ldr	r3, [pc, #40]	; (80012e0 <HAL_RCC_OscConfig+0x274>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012bc:	f7ff fb92 	bl	80009e4 <HAL_GetTick>
 80012c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c2:	e00f      	b.n	80012e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012c4:	f7ff fb8e 	bl	80009e4 <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d908      	bls.n	80012e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e140      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
 80012d6:	bf00      	nop
 80012d8:	40021000 	.word	0x40021000
 80012dc:	42420000 	.word	0x42420000
 80012e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012e4:	4b9e      	ldr	r3, [pc, #632]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80012e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012e8:	f003 0302 	and.w	r3, r3, #2
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d1e9      	bne.n	80012c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f003 0304 	and.w	r3, r3, #4
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f000 80a6 	beq.w	800144a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012fe:	2300      	movs	r3, #0
 8001300:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001302:	4b97      	ldr	r3, [pc, #604]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001304:	69db      	ldr	r3, [r3, #28]
 8001306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d10d      	bne.n	800132a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800130e:	4b94      	ldr	r3, [pc, #592]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001310:	69db      	ldr	r3, [r3, #28]
 8001312:	4a93      	ldr	r2, [pc, #588]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001318:	61d3      	str	r3, [r2, #28]
 800131a:	4b91      	ldr	r3, [pc, #580]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 800131c:	69db      	ldr	r3, [r3, #28]
 800131e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001322:	60bb      	str	r3, [r7, #8]
 8001324:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001326:	2301      	movs	r3, #1
 8001328:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800132a:	4b8e      	ldr	r3, [pc, #568]	; (8001564 <HAL_RCC_OscConfig+0x4f8>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001332:	2b00      	cmp	r3, #0
 8001334:	d118      	bne.n	8001368 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001336:	4b8b      	ldr	r3, [pc, #556]	; (8001564 <HAL_RCC_OscConfig+0x4f8>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a8a      	ldr	r2, [pc, #552]	; (8001564 <HAL_RCC_OscConfig+0x4f8>)
 800133c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001340:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001342:	f7ff fb4f 	bl	80009e4 <HAL_GetTick>
 8001346:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001348:	e008      	b.n	800135c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800134a:	f7ff fb4b 	bl	80009e4 <HAL_GetTick>
 800134e:	4602      	mov	r2, r0
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	2b64      	cmp	r3, #100	; 0x64
 8001356:	d901      	bls.n	800135c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001358:	2303      	movs	r3, #3
 800135a:	e0fd      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800135c:	4b81      	ldr	r3, [pc, #516]	; (8001564 <HAL_RCC_OscConfig+0x4f8>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001364:	2b00      	cmp	r3, #0
 8001366:	d0f0      	beq.n	800134a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d106      	bne.n	800137e <HAL_RCC_OscConfig+0x312>
 8001370:	4b7b      	ldr	r3, [pc, #492]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001372:	6a1b      	ldr	r3, [r3, #32]
 8001374:	4a7a      	ldr	r2, [pc, #488]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001376:	f043 0301 	orr.w	r3, r3, #1
 800137a:	6213      	str	r3, [r2, #32]
 800137c:	e02d      	b.n	80013da <HAL_RCC_OscConfig+0x36e>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	68db      	ldr	r3, [r3, #12]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d10c      	bne.n	80013a0 <HAL_RCC_OscConfig+0x334>
 8001386:	4b76      	ldr	r3, [pc, #472]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001388:	6a1b      	ldr	r3, [r3, #32]
 800138a:	4a75      	ldr	r2, [pc, #468]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 800138c:	f023 0301 	bic.w	r3, r3, #1
 8001390:	6213      	str	r3, [r2, #32]
 8001392:	4b73      	ldr	r3, [pc, #460]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001394:	6a1b      	ldr	r3, [r3, #32]
 8001396:	4a72      	ldr	r2, [pc, #456]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001398:	f023 0304 	bic.w	r3, r3, #4
 800139c:	6213      	str	r3, [r2, #32]
 800139e:	e01c      	b.n	80013da <HAL_RCC_OscConfig+0x36e>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	68db      	ldr	r3, [r3, #12]
 80013a4:	2b05      	cmp	r3, #5
 80013a6:	d10c      	bne.n	80013c2 <HAL_RCC_OscConfig+0x356>
 80013a8:	4b6d      	ldr	r3, [pc, #436]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80013aa:	6a1b      	ldr	r3, [r3, #32]
 80013ac:	4a6c      	ldr	r2, [pc, #432]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80013ae:	f043 0304 	orr.w	r3, r3, #4
 80013b2:	6213      	str	r3, [r2, #32]
 80013b4:	4b6a      	ldr	r3, [pc, #424]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80013b6:	6a1b      	ldr	r3, [r3, #32]
 80013b8:	4a69      	ldr	r2, [pc, #420]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80013ba:	f043 0301 	orr.w	r3, r3, #1
 80013be:	6213      	str	r3, [r2, #32]
 80013c0:	e00b      	b.n	80013da <HAL_RCC_OscConfig+0x36e>
 80013c2:	4b67      	ldr	r3, [pc, #412]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80013c4:	6a1b      	ldr	r3, [r3, #32]
 80013c6:	4a66      	ldr	r2, [pc, #408]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80013c8:	f023 0301 	bic.w	r3, r3, #1
 80013cc:	6213      	str	r3, [r2, #32]
 80013ce:	4b64      	ldr	r3, [pc, #400]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80013d0:	6a1b      	ldr	r3, [r3, #32]
 80013d2:	4a63      	ldr	r2, [pc, #396]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80013d4:	f023 0304 	bic.w	r3, r3, #4
 80013d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d015      	beq.n	800140e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e2:	f7ff faff 	bl	80009e4 <HAL_GetTick>
 80013e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013e8:	e00a      	b.n	8001400 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ea:	f7ff fafb 	bl	80009e4 <HAL_GetTick>
 80013ee:	4602      	mov	r2, r0
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d901      	bls.n	8001400 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80013fc:	2303      	movs	r3, #3
 80013fe:	e0ab      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001400:	4b57      	ldr	r3, [pc, #348]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001402:	6a1b      	ldr	r3, [r3, #32]
 8001404:	f003 0302 	and.w	r3, r3, #2
 8001408:	2b00      	cmp	r3, #0
 800140a:	d0ee      	beq.n	80013ea <HAL_RCC_OscConfig+0x37e>
 800140c:	e014      	b.n	8001438 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800140e:	f7ff fae9 	bl	80009e4 <HAL_GetTick>
 8001412:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001414:	e00a      	b.n	800142c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001416:	f7ff fae5 	bl	80009e4 <HAL_GetTick>
 800141a:	4602      	mov	r2, r0
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	1ad3      	subs	r3, r2, r3
 8001420:	f241 3288 	movw	r2, #5000	; 0x1388
 8001424:	4293      	cmp	r3, r2
 8001426:	d901      	bls.n	800142c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001428:	2303      	movs	r3, #3
 800142a:	e095      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800142c:	4b4c      	ldr	r3, [pc, #304]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 800142e:	6a1b      	ldr	r3, [r3, #32]
 8001430:	f003 0302 	and.w	r3, r3, #2
 8001434:	2b00      	cmp	r3, #0
 8001436:	d1ee      	bne.n	8001416 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001438:	7dfb      	ldrb	r3, [r7, #23]
 800143a:	2b01      	cmp	r3, #1
 800143c:	d105      	bne.n	800144a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800143e:	4b48      	ldr	r3, [pc, #288]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001440:	69db      	ldr	r3, [r3, #28]
 8001442:	4a47      	ldr	r2, [pc, #284]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001444:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001448:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	69db      	ldr	r3, [r3, #28]
 800144e:	2b00      	cmp	r3, #0
 8001450:	f000 8081 	beq.w	8001556 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001454:	4b42      	ldr	r3, [pc, #264]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f003 030c 	and.w	r3, r3, #12
 800145c:	2b08      	cmp	r3, #8
 800145e:	d061      	beq.n	8001524 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	69db      	ldr	r3, [r3, #28]
 8001464:	2b02      	cmp	r3, #2
 8001466:	d146      	bne.n	80014f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001468:	4b3f      	ldr	r3, [pc, #252]	; (8001568 <HAL_RCC_OscConfig+0x4fc>)
 800146a:	2200      	movs	r2, #0
 800146c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800146e:	f7ff fab9 	bl	80009e4 <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001474:	e008      	b.n	8001488 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001476:	f7ff fab5 	bl	80009e4 <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	2b02      	cmp	r3, #2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e067      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001488:	4b35      	ldr	r3, [pc, #212]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d1f0      	bne.n	8001476 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6a1b      	ldr	r3, [r3, #32]
 8001498:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800149c:	d108      	bne.n	80014b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800149e:	4b30      	ldr	r3, [pc, #192]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	492d      	ldr	r1, [pc, #180]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80014ac:	4313      	orrs	r3, r2
 80014ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014b0:	4b2b      	ldr	r3, [pc, #172]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6a19      	ldr	r1, [r3, #32]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c0:	430b      	orrs	r3, r1
 80014c2:	4927      	ldr	r1, [pc, #156]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80014c4:	4313      	orrs	r3, r2
 80014c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014c8:	4b27      	ldr	r3, [pc, #156]	; (8001568 <HAL_RCC_OscConfig+0x4fc>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ce:	f7ff fa89 	bl	80009e4 <HAL_GetTick>
 80014d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014d4:	e008      	b.n	80014e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014d6:	f7ff fa85 	bl	80009e4 <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e037      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014e8:	4b1d      	ldr	r3, [pc, #116]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d0f0      	beq.n	80014d6 <HAL_RCC_OscConfig+0x46a>
 80014f4:	e02f      	b.n	8001556 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014f6:	4b1c      	ldr	r3, [pc, #112]	; (8001568 <HAL_RCC_OscConfig+0x4fc>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014fc:	f7ff fa72 	bl	80009e4 <HAL_GetTick>
 8001500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001504:	f7ff fa6e 	bl	80009e4 <HAL_GetTick>
 8001508:	4602      	mov	r2, r0
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e020      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001516:	4b12      	ldr	r3, [pc, #72]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1f0      	bne.n	8001504 <HAL_RCC_OscConfig+0x498>
 8001522:	e018      	b.n	8001556 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	2b01      	cmp	r3, #1
 800152a:	d101      	bne.n	8001530 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	e013      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001530:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <HAL_RCC_OscConfig+0x4f4>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6a1b      	ldr	r3, [r3, #32]
 8001540:	429a      	cmp	r2, r3
 8001542:	d106      	bne.n	8001552 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800154e:	429a      	cmp	r2, r3
 8001550:	d001      	beq.n	8001556 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
 8001554:	e000      	b.n	8001558 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001556:	2300      	movs	r3, #0
}
 8001558:	4618      	mov	r0, r3
 800155a:	3718      	adds	r7, #24
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40021000 	.word	0x40021000
 8001564:	40007000 	.word	0x40007000
 8001568:	42420060 	.word	0x42420060

0800156c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e0d0      	b.n	8001722 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001580:	4b6a      	ldr	r3, [pc, #424]	; (800172c <HAL_RCC_ClockConfig+0x1c0>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0307 	and.w	r3, r3, #7
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	429a      	cmp	r2, r3
 800158c:	d910      	bls.n	80015b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800158e:	4b67      	ldr	r3, [pc, #412]	; (800172c <HAL_RCC_ClockConfig+0x1c0>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f023 0207 	bic.w	r2, r3, #7
 8001596:	4965      	ldr	r1, [pc, #404]	; (800172c <HAL_RCC_ClockConfig+0x1c0>)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	4313      	orrs	r3, r2
 800159c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800159e:	4b63      	ldr	r3, [pc, #396]	; (800172c <HAL_RCC_ClockConfig+0x1c0>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	683a      	ldr	r2, [r7, #0]
 80015a8:	429a      	cmp	r2, r3
 80015aa:	d001      	beq.n	80015b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e0b8      	b.n	8001722 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0302 	and.w	r3, r3, #2
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d020      	beq.n	80015fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f003 0304 	and.w	r3, r3, #4
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d005      	beq.n	80015d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015c8:	4b59      	ldr	r3, [pc, #356]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	4a58      	ldr	r2, [pc, #352]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 80015ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80015d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 0308 	and.w	r3, r3, #8
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d005      	beq.n	80015ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80015e0:	4b53      	ldr	r3, [pc, #332]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	4a52      	ldr	r2, [pc, #328]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 80015e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80015ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015ec:	4b50      	ldr	r3, [pc, #320]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	494d      	ldr	r1, [pc, #308]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 80015fa:	4313      	orrs	r3, r2
 80015fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	2b00      	cmp	r3, #0
 8001608:	d040      	beq.n	800168c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d107      	bne.n	8001622 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001612:	4b47      	ldr	r3, [pc, #284]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800161a:	2b00      	cmp	r3, #0
 800161c:	d115      	bne.n	800164a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e07f      	b.n	8001722 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	2b02      	cmp	r3, #2
 8001628:	d107      	bne.n	800163a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800162a:	4b41      	ldr	r3, [pc, #260]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d109      	bne.n	800164a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e073      	b.n	8001722 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800163a:	4b3d      	ldr	r3, [pc, #244]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 0302 	and.w	r3, r3, #2
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e06b      	b.n	8001722 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800164a:	4b39      	ldr	r3, [pc, #228]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f023 0203 	bic.w	r2, r3, #3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	4936      	ldr	r1, [pc, #216]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 8001658:	4313      	orrs	r3, r2
 800165a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800165c:	f7ff f9c2 	bl	80009e4 <HAL_GetTick>
 8001660:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001662:	e00a      	b.n	800167a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001664:	f7ff f9be 	bl	80009e4 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001672:	4293      	cmp	r3, r2
 8001674:	d901      	bls.n	800167a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e053      	b.n	8001722 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800167a:	4b2d      	ldr	r3, [pc, #180]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f003 020c 	and.w	r2, r3, #12
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	429a      	cmp	r2, r3
 800168a:	d1eb      	bne.n	8001664 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800168c:	4b27      	ldr	r3, [pc, #156]	; (800172c <HAL_RCC_ClockConfig+0x1c0>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f003 0307 	and.w	r3, r3, #7
 8001694:	683a      	ldr	r2, [r7, #0]
 8001696:	429a      	cmp	r2, r3
 8001698:	d210      	bcs.n	80016bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169a:	4b24      	ldr	r3, [pc, #144]	; (800172c <HAL_RCC_ClockConfig+0x1c0>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f023 0207 	bic.w	r2, r3, #7
 80016a2:	4922      	ldr	r1, [pc, #136]	; (800172c <HAL_RCC_ClockConfig+0x1c0>)
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	4313      	orrs	r3, r2
 80016a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016aa:	4b20      	ldr	r3, [pc, #128]	; (800172c <HAL_RCC_ClockConfig+0x1c0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 0307 	and.w	r3, r3, #7
 80016b2:	683a      	ldr	r2, [r7, #0]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d001      	beq.n	80016bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e032      	b.n	8001722 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0304 	and.w	r3, r3, #4
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d008      	beq.n	80016da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016c8:	4b19      	ldr	r3, [pc, #100]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	4916      	ldr	r1, [pc, #88]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 80016d6:	4313      	orrs	r3, r2
 80016d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0308 	and.w	r3, r3, #8
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d009      	beq.n	80016fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80016e6:	4b12      	ldr	r3, [pc, #72]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	691b      	ldr	r3, [r3, #16]
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	490e      	ldr	r1, [pc, #56]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 80016f6:	4313      	orrs	r3, r2
 80016f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80016fa:	f000 f821 	bl	8001740 <HAL_RCC_GetSysClockFreq>
 80016fe:	4601      	mov	r1, r0
 8001700:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <HAL_RCC_ClockConfig+0x1c4>)
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	091b      	lsrs	r3, r3, #4
 8001706:	f003 030f 	and.w	r3, r3, #15
 800170a:	4a0a      	ldr	r2, [pc, #40]	; (8001734 <HAL_RCC_ClockConfig+0x1c8>)
 800170c:	5cd3      	ldrb	r3, [r2, r3]
 800170e:	fa21 f303 	lsr.w	r3, r1, r3
 8001712:	4a09      	ldr	r2, [pc, #36]	; (8001738 <HAL_RCC_ClockConfig+0x1cc>)
 8001714:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001716:	4b09      	ldr	r3, [pc, #36]	; (800173c <HAL_RCC_ClockConfig+0x1d0>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff f920 	bl	8000960 <HAL_InitTick>

  return HAL_OK;
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	3710      	adds	r7, #16
 8001726:	46bd      	mov	sp, r7
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	40022000 	.word	0x40022000
 8001730:	40021000 	.word	0x40021000
 8001734:	080031ec 	.word	0x080031ec
 8001738:	20000000 	.word	0x20000000
 800173c:	20000004 	.word	0x20000004

08001740 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001740:	b490      	push	{r4, r7}
 8001742:	b08a      	sub	sp, #40	; 0x28
 8001744:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001746:	4b2a      	ldr	r3, [pc, #168]	; (80017f0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001748:	1d3c      	adds	r4, r7, #4
 800174a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800174c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001750:	4b28      	ldr	r3, [pc, #160]	; (80017f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001752:	881b      	ldrh	r3, [r3, #0]
 8001754:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
 800175a:	2300      	movs	r3, #0
 800175c:	61bb      	str	r3, [r7, #24]
 800175e:	2300      	movs	r3, #0
 8001760:	627b      	str	r3, [r7, #36]	; 0x24
 8001762:	2300      	movs	r3, #0
 8001764:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001766:	2300      	movs	r3, #0
 8001768:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800176a:	4b23      	ldr	r3, [pc, #140]	; (80017f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	f003 030c 	and.w	r3, r3, #12
 8001776:	2b04      	cmp	r3, #4
 8001778:	d002      	beq.n	8001780 <HAL_RCC_GetSysClockFreq+0x40>
 800177a:	2b08      	cmp	r3, #8
 800177c:	d003      	beq.n	8001786 <HAL_RCC_GetSysClockFreq+0x46>
 800177e:	e02d      	b.n	80017dc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001780:	4b1e      	ldr	r3, [pc, #120]	; (80017fc <HAL_RCC_GetSysClockFreq+0xbc>)
 8001782:	623b      	str	r3, [r7, #32]
      break;
 8001784:	e02d      	b.n	80017e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	0c9b      	lsrs	r3, r3, #18
 800178a:	f003 030f 	and.w	r3, r3, #15
 800178e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001792:	4413      	add	r3, r2
 8001794:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001798:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d013      	beq.n	80017cc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80017a4:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	0c5b      	lsrs	r3, r3, #17
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80017b2:	4413      	add	r3, r2
 80017b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80017b8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	4a0f      	ldr	r2, [pc, #60]	; (80017fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80017be:	fb02 f203 	mul.w	r2, r2, r3
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80017c8:	627b      	str	r3, [r7, #36]	; 0x24
 80017ca:	e004      	b.n	80017d6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	4a0c      	ldr	r2, [pc, #48]	; (8001800 <HAL_RCC_GetSysClockFreq+0xc0>)
 80017d0:	fb02 f303 	mul.w	r3, r2, r3
 80017d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80017d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d8:	623b      	str	r3, [r7, #32]
      break;
 80017da:	e002      	b.n	80017e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80017dc:	4b07      	ldr	r3, [pc, #28]	; (80017fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80017de:	623b      	str	r3, [r7, #32]
      break;
 80017e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017e2:	6a3b      	ldr	r3, [r7, #32]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3728      	adds	r7, #40	; 0x28
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc90      	pop	{r4, r7}
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	080031d8 	.word	0x080031d8
 80017f4:	080031e8 	.word	0x080031e8
 80017f8:	40021000 	.word	0x40021000
 80017fc:	007a1200 	.word	0x007a1200
 8001800:	003d0900 	.word	0x003d0900

08001804 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001808:	4b02      	ldr	r3, [pc, #8]	; (8001814 <HAL_RCC_GetHCLKFreq+0x10>)
 800180a:	681b      	ldr	r3, [r3, #0]
}
 800180c:	4618      	mov	r0, r3
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr
 8001814:	20000000 	.word	0x20000000

08001818 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800181c:	f7ff fff2 	bl	8001804 <HAL_RCC_GetHCLKFreq>
 8001820:	4601      	mov	r1, r0
 8001822:	4b05      	ldr	r3, [pc, #20]	; (8001838 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	0a1b      	lsrs	r3, r3, #8
 8001828:	f003 0307 	and.w	r3, r3, #7
 800182c:	4a03      	ldr	r2, [pc, #12]	; (800183c <HAL_RCC_GetPCLK1Freq+0x24>)
 800182e:	5cd3      	ldrb	r3, [r2, r3]
 8001830:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001834:	4618      	mov	r0, r3
 8001836:	bd80      	pop	{r7, pc}
 8001838:	40021000 	.word	0x40021000
 800183c:	080031fc 	.word	0x080031fc

08001840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001844:	f7ff ffde 	bl	8001804 <HAL_RCC_GetHCLKFreq>
 8001848:	4601      	mov	r1, r0
 800184a:	4b05      	ldr	r3, [pc, #20]	; (8001860 <HAL_RCC_GetPCLK2Freq+0x20>)
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	0adb      	lsrs	r3, r3, #11
 8001850:	f003 0307 	and.w	r3, r3, #7
 8001854:	4a03      	ldr	r2, [pc, #12]	; (8001864 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001856:	5cd3      	ldrb	r3, [r2, r3]
 8001858:	fa21 f303 	lsr.w	r3, r1, r3
}
 800185c:	4618      	mov	r0, r3
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40021000 	.word	0x40021000
 8001864:	080031fc 	.word	0x080031fc

08001868 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001870:	4b0a      	ldr	r3, [pc, #40]	; (800189c <RCC_Delay+0x34>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a0a      	ldr	r2, [pc, #40]	; (80018a0 <RCC_Delay+0x38>)
 8001876:	fba2 2303 	umull	r2, r3, r2, r3
 800187a:	0a5b      	lsrs	r3, r3, #9
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	fb02 f303 	mul.w	r3, r2, r3
 8001882:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001884:	bf00      	nop
  }
  while (Delay --);
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	1e5a      	subs	r2, r3, #1
 800188a:	60fa      	str	r2, [r7, #12]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d1f9      	bne.n	8001884 <RCC_Delay+0x1c>
}
 8001890:	bf00      	nop
 8001892:	3714      	adds	r7, #20
 8001894:	46bd      	mov	sp, r7
 8001896:	bc80      	pop	{r7}
 8001898:	4770      	bx	lr
 800189a:	bf00      	nop
 800189c:	20000000 	.word	0x20000000
 80018a0:	10624dd3 	.word	0x10624dd3

080018a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d101      	bne.n	80018b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e03f      	b.n	8001936 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d106      	bne.n	80018d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f7fe ff06 	bl	80006dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2224      	movs	r2, #36	; 0x24
 80018d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	68da      	ldr	r2, [r3, #12]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80018e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f000 fb8d 	bl	8002008 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	691a      	ldr	r2, [r3, #16]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80018fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	695a      	ldr	r2, [r3, #20]
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800190c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	68da      	ldr	r2, [r3, #12]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800191c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2220      	movs	r2, #32
 8001928:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2220      	movs	r2, #32
 8001930:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b088      	sub	sp, #32
 8001942:	af02      	add	r7, sp, #8
 8001944:	60f8      	str	r0, [r7, #12]
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	603b      	str	r3, [r7, #0]
 800194a:	4613      	mov	r3, r2
 800194c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800194e:	2300      	movs	r3, #0
 8001950:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001958:	b2db      	uxtb	r3, r3
 800195a:	2b20      	cmp	r3, #32
 800195c:	f040 8083 	bne.w	8001a66 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d002      	beq.n	800196c <HAL_UART_Transmit+0x2e>
 8001966:	88fb      	ldrh	r3, [r7, #6]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d101      	bne.n	8001970 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800196c:	2301      	movs	r3, #1
 800196e:	e07b      	b.n	8001a68 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001976:	2b01      	cmp	r3, #1
 8001978:	d101      	bne.n	800197e <HAL_UART_Transmit+0x40>
 800197a:	2302      	movs	r3, #2
 800197c:	e074      	b.n	8001a68 <HAL_UART_Transmit+0x12a>
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2201      	movs	r2, #1
 8001982:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2200      	movs	r2, #0
 800198a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2221      	movs	r2, #33	; 0x21
 8001990:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001994:	f7ff f826 	bl	80009e4 <HAL_GetTick>
 8001998:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	88fa      	ldrh	r2, [r7, #6]
 800199e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	88fa      	ldrh	r2, [r7, #6]
 80019a4:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80019a6:	e042      	b.n	8001a2e <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	3b01      	subs	r3, #1
 80019b0:	b29a      	uxth	r2, r3
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019be:	d122      	bne.n	8001a06 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	9300      	str	r3, [sp, #0]
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	2200      	movs	r2, #0
 80019c8:	2180      	movs	r1, #128	; 0x80
 80019ca:	68f8      	ldr	r0, [r7, #12]
 80019cc:	f000 f9b2 	bl	8001d34 <UART_WaitOnFlagUntilTimeout>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e046      	b.n	8001a68 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80019da:	68bb      	ldr	r3, [r7, #8]
 80019dc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	881b      	ldrh	r3, [r3, #0]
 80019e2:	461a      	mov	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80019ec:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d103      	bne.n	80019fe <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	3302      	adds	r3, #2
 80019fa:	60bb      	str	r3, [r7, #8]
 80019fc:	e017      	b.n	8001a2e <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	3301      	adds	r3, #1
 8001a02:	60bb      	str	r3, [r7, #8]
 8001a04:	e013      	b.n	8001a2e <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	2180      	movs	r1, #128	; 0x80
 8001a10:	68f8      	ldr	r0, [r7, #12]
 8001a12:	f000 f98f 	bl	8001d34 <UART_WaitOnFlagUntilTimeout>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8001a1c:	2303      	movs	r3, #3
 8001a1e:	e023      	b.n	8001a68 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	1c5a      	adds	r2, r3, #1
 8001a24:	60ba      	str	r2, [r7, #8]
 8001a26:	781a      	ldrb	r2, [r3, #0]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d1b7      	bne.n	80019a8 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	2140      	movs	r1, #64	; 0x40
 8001a42:	68f8      	ldr	r0, [r7, #12]
 8001a44:	f000 f976 	bl	8001d34 <UART_WaitOnFlagUntilTimeout>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e00a      	b.n	8001a68 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2220      	movs	r2, #32
 8001a56:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8001a62:	2300      	movs	r3, #0
 8001a64:	e000      	b.n	8001a68 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001a66:	2302      	movs	r3, #2
  }
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	4613      	mov	r3, r2
 8001a7c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	2b20      	cmp	r3, #32
 8001a88:	d140      	bne.n	8001b0c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d002      	beq.n	8001a96 <HAL_UART_Receive_IT+0x26>
 8001a90:	88fb      	ldrh	r3, [r7, #6]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e039      	b.n	8001b0e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d101      	bne.n	8001aa8 <HAL_UART_Receive_IT+0x38>
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	e032      	b.n	8001b0e <HAL_UART_Receive_IT+0x9e>
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	68ba      	ldr	r2, [r7, #8]
 8001ab4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	88fa      	ldrh	r2, [r7, #6]
 8001aba:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	88fa      	ldrh	r2, [r7, #6]
 8001ac0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2222      	movs	r2, #34	; 0x22
 8001acc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	68da      	ldr	r2, [r3, #12]
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001ae6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	695a      	ldr	r2, [r3, #20]
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f042 0201 	orr.w	r2, r2, #1
 8001af6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	68da      	ldr	r2, [r3, #12]
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f042 0220 	orr.w	r2, r2, #32
 8001b06:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	e000      	b.n	8001b0e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001b0c:	2302      	movs	r3, #2
  }
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3714      	adds	r7, #20
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bc80      	pop	{r7}
 8001b16:	4770      	bx	lr

08001b18 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b088      	sub	sp, #32
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	68db      	ldr	r3, [r3, #12]
 8001b2e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	f003 030f 	and.w	r3, r3, #15
 8001b46:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001b48:	693b      	ldr	r3, [r7, #16]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d10d      	bne.n	8001b6a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	f003 0320 	and.w	r3, r3, #32
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d008      	beq.n	8001b6a <HAL_UART_IRQHandler+0x52>
 8001b58:	69bb      	ldr	r3, [r7, #24]
 8001b5a:	f003 0320 	and.w	r3, r3, #32
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d003      	beq.n	8001b6a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 f9ce 	bl	8001f04 <UART_Receive_IT>
      return;
 8001b68:	e0cc      	b.n	8001d04 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	f000 80ab 	beq.w	8001cc8 <HAL_UART_IRQHandler+0x1b0>
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	f003 0301 	and.w	r3, r3, #1
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d105      	bne.n	8001b88 <HAL_UART_IRQHandler+0x70>
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f000 80a0 	beq.w	8001cc8 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001b88:	69fb      	ldr	r3, [r7, #28]
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00a      	beq.n	8001ba8 <HAL_UART_IRQHandler+0x90>
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d005      	beq.n	8001ba8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ba0:	f043 0201 	orr.w	r2, r3, #1
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	f003 0304 	and.w	r3, r3, #4
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d00a      	beq.n	8001bc8 <HAL_UART_IRQHandler+0xb0>
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	f003 0301 	and.w	r3, r3, #1
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d005      	beq.n	8001bc8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bc0:	f043 0202 	orr.w	r2, r3, #2
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d00a      	beq.n	8001be8 <HAL_UART_IRQHandler+0xd0>
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d005      	beq.n	8001be8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001be0:	f043 0204 	orr.w	r2, r3, #4
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	f003 0308 	and.w	r3, r3, #8
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d00a      	beq.n	8001c08 <HAL_UART_IRQHandler+0xf0>
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	f003 0301 	and.w	r3, r3, #1
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d005      	beq.n	8001c08 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c00:	f043 0208 	orr.w	r2, r3, #8
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d078      	beq.n	8001d02 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	f003 0320 	and.w	r3, r3, #32
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d007      	beq.n	8001c2a <HAL_UART_IRQHandler+0x112>
 8001c1a:	69bb      	ldr	r3, [r7, #24]
 8001c1c:	f003 0320 	and.w	r3, r3, #32
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d002      	beq.n	8001c2a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f000 f96d 	bl	8001f04 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	695b      	ldr	r3, [r3, #20]
 8001c30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	bf14      	ite	ne
 8001c38:	2301      	movne	r3, #1
 8001c3a:	2300      	moveq	r3, #0
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c44:	f003 0308 	and.w	r3, r3, #8
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d102      	bne.n	8001c52 <HAL_UART_IRQHandler+0x13a>
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d031      	beq.n	8001cb6 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f000 f8b8 	bl	8001dc8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	695b      	ldr	r3, [r3, #20]
 8001c5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d023      	beq.n	8001cae <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	695a      	ldr	r2, [r3, #20]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c74:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d013      	beq.n	8001ca6 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c82:	4a22      	ldr	r2, [pc, #136]	; (8001d0c <HAL_UART_IRQHandler+0x1f4>)
 8001c84:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7fe ffe4 	bl	8000c58 <HAL_DMA_Abort_IT>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d016      	beq.n	8001cc4 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c9c:	687a      	ldr	r2, [r7, #4]
 8001c9e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001ca0:	4610      	mov	r0, r2
 8001ca2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ca4:	e00e      	b.n	8001cc4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001ca6:	6878      	ldr	r0, [r7, #4]
 8001ca8:	f000 f83b 	bl	8001d22 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001cac:	e00a      	b.n	8001cc4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f000 f837 	bl	8001d22 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001cb4:	e006      	b.n	8001cc4 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f000 f833 	bl	8001d22 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001cc2:	e01e      	b.n	8001d02 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001cc4:	bf00      	nop
    return;
 8001cc6:	e01c      	b.n	8001d02 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d008      	beq.n	8001ce4 <HAL_UART_IRQHandler+0x1cc>
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d003      	beq.n	8001ce4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8001cdc:	6878      	ldr	r0, [r7, #4]
 8001cde:	f000 f8a4 	bl	8001e2a <UART_Transmit_IT>
    return;
 8001ce2:	e00f      	b.n	8001d04 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001ce4:	69fb      	ldr	r3, [r7, #28]
 8001ce6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00a      	beq.n	8001d04 <HAL_UART_IRQHandler+0x1ec>
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d005      	beq.n	8001d04 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 f8eb 	bl	8001ed4 <UART_EndTransmit_IT>
    return;
 8001cfe:	bf00      	nop
 8001d00:	e000      	b.n	8001d04 <HAL_UART_IRQHandler+0x1ec>
    return;
 8001d02:	bf00      	nop
  }
}
 8001d04:	3720      	adds	r7, #32
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	08001e03 	.word	0x08001e03

08001d10 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr

08001d22 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001d22:	b480      	push	{r7}
 8001d24:	b083      	sub	sp, #12
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001d2a:	bf00      	nop
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bc80      	pop	{r7}
 8001d32:	4770      	bx	lr

08001d34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	603b      	str	r3, [r7, #0]
 8001d40:	4613      	mov	r3, r2
 8001d42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d44:	e02c      	b.n	8001da0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d4c:	d028      	beq.n	8001da0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d007      	beq.n	8001d64 <UART_WaitOnFlagUntilTimeout+0x30>
 8001d54:	f7fe fe46 	bl	80009e4 <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	69ba      	ldr	r2, [r7, #24]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d21d      	bcs.n	8001da0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	68da      	ldr	r2, [r3, #12]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001d72:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	695a      	ldr	r2, [r3, #20]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f022 0201 	bic.w	r2, r2, #1
 8001d82:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2220      	movs	r2, #32
 8001d88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2220      	movs	r2, #32
 8001d90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	2200      	movs	r2, #0
 8001d98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001d9c:	2303      	movs	r3, #3
 8001d9e:	e00f      	b.n	8001dc0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	681a      	ldr	r2, [r3, #0]
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	4013      	ands	r3, r2
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	bf0c      	ite	eq
 8001db0:	2301      	moveq	r3, #1
 8001db2:	2300      	movne	r3, #0
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	461a      	mov	r2, r3
 8001db8:	79fb      	ldrb	r3, [r7, #7]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d0c3      	beq.n	8001d46 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001dbe:	2300      	movs	r3, #0
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3710      	adds	r7, #16
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b083      	sub	sp, #12
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	68da      	ldr	r2, [r3, #12]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001dde:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	695a      	ldr	r2, [r3, #20]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f022 0201 	bic.w	r2, r2, #1
 8001dee:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2220      	movs	r2, #32
 8001df4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr

08001e02 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b084      	sub	sp, #16
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2200      	movs	r2, #0
 8001e14:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f7ff ff80 	bl	8001d22 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001e22:	bf00      	nop
 8001e24:	3710      	adds	r7, #16
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b085      	sub	sp, #20
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b21      	cmp	r3, #33	; 0x21
 8001e3c:	d144      	bne.n	8001ec8 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e46:	d11a      	bne.n	8001e7e <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	461a      	mov	r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e5c:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d105      	bne.n	8001e72 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a1b      	ldr	r3, [r3, #32]
 8001e6a:	1c9a      	adds	r2, r3, #2
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	621a      	str	r2, [r3, #32]
 8001e70:	e00e      	b.n	8001e90 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6a1b      	ldr	r3, [r3, #32]
 8001e76:	1c5a      	adds	r2, r3, #1
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	621a      	str	r2, [r3, #32]
 8001e7c:	e008      	b.n	8001e90 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6a1b      	ldr	r3, [r3, #32]
 8001e82:	1c59      	adds	r1, r3, #1
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	6211      	str	r1, [r2, #32]
 8001e88:	781a      	ldrb	r2, [r3, #0]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e94:	b29b      	uxth	r3, r3
 8001e96:	3b01      	subs	r3, #1
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d10f      	bne.n	8001ec4 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	68da      	ldr	r2, [r3, #12]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001eb2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	68da      	ldr	r2, [r3, #12]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ec2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e000      	b.n	8001eca <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8001ec8:	2302      	movs	r3, #2
  }
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3714      	adds	r7, #20
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr

08001ed4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	68da      	ldr	r2, [r3, #12]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001eea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2220      	movs	r2, #32
 8001ef0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	f7ff ff0b 	bl	8001d10 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001efa:	2300      	movs	r3, #0
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	3708      	adds	r7, #8
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	2b22      	cmp	r3, #34	; 0x22
 8001f16:	d171      	bne.n	8001ffc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f20:	d123      	bne.n	8001f6a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f26:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d10e      	bne.n	8001f4e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	b29b      	uxth	r3, r3
 8001f38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f3c:	b29a      	uxth	r2, r3
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f46:	1c9a      	adds	r2, r3, #2
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	629a      	str	r2, [r3, #40]	; 0x28
 8001f4c:	e029      	b.n	8001fa2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	b29a      	uxth	r2, r3
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f62:	1c5a      	adds	r2, r3, #1
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	629a      	str	r2, [r3, #40]	; 0x28
 8001f68:	e01b      	b.n	8001fa2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d10a      	bne.n	8001f88 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6858      	ldr	r0, [r3, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f7c:	1c59      	adds	r1, r3, #1
 8001f7e:	687a      	ldr	r2, [r7, #4]
 8001f80:	6291      	str	r1, [r2, #40]	; 0x28
 8001f82:	b2c2      	uxtb	r2, r0
 8001f84:	701a      	strb	r2, [r3, #0]
 8001f86:	e00c      	b.n	8001fa2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	b2da      	uxtb	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f94:	1c58      	adds	r0, r3, #1
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	6288      	str	r0, [r1, #40]	; 0x28
 8001f9a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	3b01      	subs	r3, #1
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	4619      	mov	r1, r3
 8001fb0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d120      	bne.n	8001ff8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	68da      	ldr	r2, [r3, #12]
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f022 0220 	bic.w	r2, r2, #32
 8001fc4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	68da      	ldr	r2, [r3, #12]
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001fd4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	695a      	ldr	r2, [r3, #20]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 0201 	bic.w	r2, r2, #1
 8001fe4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2220      	movs	r2, #32
 8001fea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7fe f99c 	bl	800032c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	e002      	b.n	8001ffe <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	e000      	b.n	8001ffe <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8001ffc:	2302      	movs	r3, #2
  }
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
	...

08002008 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	68da      	ldr	r2, [r3, #12]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	430a      	orrs	r2, r1
 8002024:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	689a      	ldr	r2, [r3, #8]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	691b      	ldr	r3, [r3, #16]
 800202e:	431a      	orrs	r2, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	695b      	ldr	r3, [r3, #20]
 8002034:	4313      	orrs	r3, r2
 8002036:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002042:	f023 030c 	bic.w	r3, r3, #12
 8002046:	687a      	ldr	r2, [r7, #4]
 8002048:	6812      	ldr	r2, [r2, #0]
 800204a:	68f9      	ldr	r1, [r7, #12]
 800204c:	430b      	orrs	r3, r1
 800204e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	699a      	ldr	r2, [r3, #24]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a52      	ldr	r2, [pc, #328]	; (80021b4 <UART_SetConfig+0x1ac>)
 800206c:	4293      	cmp	r3, r2
 800206e:	d14e      	bne.n	800210e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002070:	f7ff fbe6 	bl	8001840 <HAL_RCC_GetPCLK2Freq>
 8002074:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002076:	68ba      	ldr	r2, [r7, #8]
 8002078:	4613      	mov	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	009a      	lsls	r2, r3, #2
 8002080:	441a      	add	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	fbb2 f3f3 	udiv	r3, r2, r3
 800208c:	4a4a      	ldr	r2, [pc, #296]	; (80021b8 <UART_SetConfig+0x1b0>)
 800208e:	fba2 2303 	umull	r2, r3, r2, r3
 8002092:	095b      	lsrs	r3, r3, #5
 8002094:	0119      	lsls	r1, r3, #4
 8002096:	68ba      	ldr	r2, [r7, #8]
 8002098:	4613      	mov	r3, r2
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	009a      	lsls	r2, r3, #2
 80020a0:	441a      	add	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80020ac:	4b42      	ldr	r3, [pc, #264]	; (80021b8 <UART_SetConfig+0x1b0>)
 80020ae:	fba3 0302 	umull	r0, r3, r3, r2
 80020b2:	095b      	lsrs	r3, r3, #5
 80020b4:	2064      	movs	r0, #100	; 0x64
 80020b6:	fb00 f303 	mul.w	r3, r0, r3
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	011b      	lsls	r3, r3, #4
 80020be:	3332      	adds	r3, #50	; 0x32
 80020c0:	4a3d      	ldr	r2, [pc, #244]	; (80021b8 <UART_SetConfig+0x1b0>)
 80020c2:	fba2 2303 	umull	r2, r3, r2, r3
 80020c6:	095b      	lsrs	r3, r3, #5
 80020c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020cc:	4419      	add	r1, r3
 80020ce:	68ba      	ldr	r2, [r7, #8]
 80020d0:	4613      	mov	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	009a      	lsls	r2, r3, #2
 80020d8:	441a      	add	r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80020e4:	4b34      	ldr	r3, [pc, #208]	; (80021b8 <UART_SetConfig+0x1b0>)
 80020e6:	fba3 0302 	umull	r0, r3, r3, r2
 80020ea:	095b      	lsrs	r3, r3, #5
 80020ec:	2064      	movs	r0, #100	; 0x64
 80020ee:	fb00 f303 	mul.w	r3, r0, r3
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	011b      	lsls	r3, r3, #4
 80020f6:	3332      	adds	r3, #50	; 0x32
 80020f8:	4a2f      	ldr	r2, [pc, #188]	; (80021b8 <UART_SetConfig+0x1b0>)
 80020fa:	fba2 2303 	umull	r2, r3, r2, r3
 80020fe:	095b      	lsrs	r3, r3, #5
 8002100:	f003 020f 	and.w	r2, r3, #15
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	440a      	add	r2, r1
 800210a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800210c:	e04d      	b.n	80021aa <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800210e:	f7ff fb83 	bl	8001818 <HAL_RCC_GetPCLK1Freq>
 8002112:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002114:	68ba      	ldr	r2, [r7, #8]
 8002116:	4613      	mov	r3, r2
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	4413      	add	r3, r2
 800211c:	009a      	lsls	r2, r3, #2
 800211e:	441a      	add	r2, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	009b      	lsls	r3, r3, #2
 8002126:	fbb2 f3f3 	udiv	r3, r2, r3
 800212a:	4a23      	ldr	r2, [pc, #140]	; (80021b8 <UART_SetConfig+0x1b0>)
 800212c:	fba2 2303 	umull	r2, r3, r2, r3
 8002130:	095b      	lsrs	r3, r3, #5
 8002132:	0119      	lsls	r1, r3, #4
 8002134:	68ba      	ldr	r2, [r7, #8]
 8002136:	4613      	mov	r3, r2
 8002138:	009b      	lsls	r3, r3, #2
 800213a:	4413      	add	r3, r2
 800213c:	009a      	lsls	r2, r3, #2
 800213e:	441a      	add	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	fbb2 f2f3 	udiv	r2, r2, r3
 800214a:	4b1b      	ldr	r3, [pc, #108]	; (80021b8 <UART_SetConfig+0x1b0>)
 800214c:	fba3 0302 	umull	r0, r3, r3, r2
 8002150:	095b      	lsrs	r3, r3, #5
 8002152:	2064      	movs	r0, #100	; 0x64
 8002154:	fb00 f303 	mul.w	r3, r0, r3
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	011b      	lsls	r3, r3, #4
 800215c:	3332      	adds	r3, #50	; 0x32
 800215e:	4a16      	ldr	r2, [pc, #88]	; (80021b8 <UART_SetConfig+0x1b0>)
 8002160:	fba2 2303 	umull	r2, r3, r2, r3
 8002164:	095b      	lsrs	r3, r3, #5
 8002166:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800216a:	4419      	add	r1, r3
 800216c:	68ba      	ldr	r2, [r7, #8]
 800216e:	4613      	mov	r3, r2
 8002170:	009b      	lsls	r3, r3, #2
 8002172:	4413      	add	r3, r2
 8002174:	009a      	lsls	r2, r3, #2
 8002176:	441a      	add	r2, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002182:	4b0d      	ldr	r3, [pc, #52]	; (80021b8 <UART_SetConfig+0x1b0>)
 8002184:	fba3 0302 	umull	r0, r3, r3, r2
 8002188:	095b      	lsrs	r3, r3, #5
 800218a:	2064      	movs	r0, #100	; 0x64
 800218c:	fb00 f303 	mul.w	r3, r0, r3
 8002190:	1ad3      	subs	r3, r2, r3
 8002192:	011b      	lsls	r3, r3, #4
 8002194:	3332      	adds	r3, #50	; 0x32
 8002196:	4a08      	ldr	r2, [pc, #32]	; (80021b8 <UART_SetConfig+0x1b0>)
 8002198:	fba2 2303 	umull	r2, r3, r2, r3
 800219c:	095b      	lsrs	r3, r3, #5
 800219e:	f003 020f 	and.w	r2, r3, #15
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	440a      	add	r2, r1
 80021a8:	609a      	str	r2, [r3, #8]
}
 80021aa:	bf00      	nop
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40013800 	.word	0x40013800
 80021b8:	51eb851f 	.word	0x51eb851f

080021bc <__errno>:
 80021bc:	4b01      	ldr	r3, [pc, #4]	; (80021c4 <__errno+0x8>)
 80021be:	6818      	ldr	r0, [r3, #0]
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	2000000c 	.word	0x2000000c

080021c8 <__libc_init_array>:
 80021c8:	b570      	push	{r4, r5, r6, lr}
 80021ca:	2500      	movs	r5, #0
 80021cc:	4e0c      	ldr	r6, [pc, #48]	; (8002200 <__libc_init_array+0x38>)
 80021ce:	4c0d      	ldr	r4, [pc, #52]	; (8002204 <__libc_init_array+0x3c>)
 80021d0:	1ba4      	subs	r4, r4, r6
 80021d2:	10a4      	asrs	r4, r4, #2
 80021d4:	42a5      	cmp	r5, r4
 80021d6:	d109      	bne.n	80021ec <__libc_init_array+0x24>
 80021d8:	f000 ff74 	bl	80030c4 <_init>
 80021dc:	2500      	movs	r5, #0
 80021de:	4e0a      	ldr	r6, [pc, #40]	; (8002208 <__libc_init_array+0x40>)
 80021e0:	4c0a      	ldr	r4, [pc, #40]	; (800220c <__libc_init_array+0x44>)
 80021e2:	1ba4      	subs	r4, r4, r6
 80021e4:	10a4      	asrs	r4, r4, #2
 80021e6:	42a5      	cmp	r5, r4
 80021e8:	d105      	bne.n	80021f6 <__libc_init_array+0x2e>
 80021ea:	bd70      	pop	{r4, r5, r6, pc}
 80021ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021f0:	4798      	blx	r3
 80021f2:	3501      	adds	r5, #1
 80021f4:	e7ee      	b.n	80021d4 <__libc_init_array+0xc>
 80021f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80021fa:	4798      	blx	r3
 80021fc:	3501      	adds	r5, #1
 80021fe:	e7f2      	b.n	80021e6 <__libc_init_array+0x1e>
 8002200:	0800329c 	.word	0x0800329c
 8002204:	0800329c 	.word	0x0800329c
 8002208:	0800329c 	.word	0x0800329c
 800220c:	080032a0 	.word	0x080032a0

08002210 <memset>:
 8002210:	4603      	mov	r3, r0
 8002212:	4402      	add	r2, r0
 8002214:	4293      	cmp	r3, r2
 8002216:	d100      	bne.n	800221a <memset+0xa>
 8002218:	4770      	bx	lr
 800221a:	f803 1b01 	strb.w	r1, [r3], #1
 800221e:	e7f9      	b.n	8002214 <memset+0x4>

08002220 <iprintf>:
 8002220:	b40f      	push	{r0, r1, r2, r3}
 8002222:	4b0a      	ldr	r3, [pc, #40]	; (800224c <iprintf+0x2c>)
 8002224:	b513      	push	{r0, r1, r4, lr}
 8002226:	681c      	ldr	r4, [r3, #0]
 8002228:	b124      	cbz	r4, 8002234 <iprintf+0x14>
 800222a:	69a3      	ldr	r3, [r4, #24]
 800222c:	b913      	cbnz	r3, 8002234 <iprintf+0x14>
 800222e:	4620      	mov	r0, r4
 8002230:	f000 fa22 	bl	8002678 <__sinit>
 8002234:	ab05      	add	r3, sp, #20
 8002236:	9a04      	ldr	r2, [sp, #16]
 8002238:	68a1      	ldr	r1, [r4, #8]
 800223a:	4620      	mov	r0, r4
 800223c:	9301      	str	r3, [sp, #4]
 800223e:	f000 fbd7 	bl	80029f0 <_vfiprintf_r>
 8002242:	b002      	add	sp, #8
 8002244:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002248:	b004      	add	sp, #16
 800224a:	4770      	bx	lr
 800224c:	2000000c 	.word	0x2000000c

08002250 <_puts_r>:
 8002250:	b570      	push	{r4, r5, r6, lr}
 8002252:	460e      	mov	r6, r1
 8002254:	4605      	mov	r5, r0
 8002256:	b118      	cbz	r0, 8002260 <_puts_r+0x10>
 8002258:	6983      	ldr	r3, [r0, #24]
 800225a:	b90b      	cbnz	r3, 8002260 <_puts_r+0x10>
 800225c:	f000 fa0c 	bl	8002678 <__sinit>
 8002260:	69ab      	ldr	r3, [r5, #24]
 8002262:	68ac      	ldr	r4, [r5, #8]
 8002264:	b913      	cbnz	r3, 800226c <_puts_r+0x1c>
 8002266:	4628      	mov	r0, r5
 8002268:	f000 fa06 	bl	8002678 <__sinit>
 800226c:	4b23      	ldr	r3, [pc, #140]	; (80022fc <_puts_r+0xac>)
 800226e:	429c      	cmp	r4, r3
 8002270:	d117      	bne.n	80022a2 <_puts_r+0x52>
 8002272:	686c      	ldr	r4, [r5, #4]
 8002274:	89a3      	ldrh	r3, [r4, #12]
 8002276:	071b      	lsls	r3, r3, #28
 8002278:	d51d      	bpl.n	80022b6 <_puts_r+0x66>
 800227a:	6923      	ldr	r3, [r4, #16]
 800227c:	b1db      	cbz	r3, 80022b6 <_puts_r+0x66>
 800227e:	3e01      	subs	r6, #1
 8002280:	68a3      	ldr	r3, [r4, #8]
 8002282:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002286:	3b01      	subs	r3, #1
 8002288:	60a3      	str	r3, [r4, #8]
 800228a:	b9e9      	cbnz	r1, 80022c8 <_puts_r+0x78>
 800228c:	2b00      	cmp	r3, #0
 800228e:	da2e      	bge.n	80022ee <_puts_r+0x9e>
 8002290:	4622      	mov	r2, r4
 8002292:	210a      	movs	r1, #10
 8002294:	4628      	mov	r0, r5
 8002296:	f000 f83f 	bl	8002318 <__swbuf_r>
 800229a:	3001      	adds	r0, #1
 800229c:	d011      	beq.n	80022c2 <_puts_r+0x72>
 800229e:	200a      	movs	r0, #10
 80022a0:	e011      	b.n	80022c6 <_puts_r+0x76>
 80022a2:	4b17      	ldr	r3, [pc, #92]	; (8002300 <_puts_r+0xb0>)
 80022a4:	429c      	cmp	r4, r3
 80022a6:	d101      	bne.n	80022ac <_puts_r+0x5c>
 80022a8:	68ac      	ldr	r4, [r5, #8]
 80022aa:	e7e3      	b.n	8002274 <_puts_r+0x24>
 80022ac:	4b15      	ldr	r3, [pc, #84]	; (8002304 <_puts_r+0xb4>)
 80022ae:	429c      	cmp	r4, r3
 80022b0:	bf08      	it	eq
 80022b2:	68ec      	ldreq	r4, [r5, #12]
 80022b4:	e7de      	b.n	8002274 <_puts_r+0x24>
 80022b6:	4621      	mov	r1, r4
 80022b8:	4628      	mov	r0, r5
 80022ba:	f000 f87f 	bl	80023bc <__swsetup_r>
 80022be:	2800      	cmp	r0, #0
 80022c0:	d0dd      	beq.n	800227e <_puts_r+0x2e>
 80022c2:	f04f 30ff 	mov.w	r0, #4294967295
 80022c6:	bd70      	pop	{r4, r5, r6, pc}
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	da04      	bge.n	80022d6 <_puts_r+0x86>
 80022cc:	69a2      	ldr	r2, [r4, #24]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	dc06      	bgt.n	80022e0 <_puts_r+0x90>
 80022d2:	290a      	cmp	r1, #10
 80022d4:	d004      	beq.n	80022e0 <_puts_r+0x90>
 80022d6:	6823      	ldr	r3, [r4, #0]
 80022d8:	1c5a      	adds	r2, r3, #1
 80022da:	6022      	str	r2, [r4, #0]
 80022dc:	7019      	strb	r1, [r3, #0]
 80022de:	e7cf      	b.n	8002280 <_puts_r+0x30>
 80022e0:	4622      	mov	r2, r4
 80022e2:	4628      	mov	r0, r5
 80022e4:	f000 f818 	bl	8002318 <__swbuf_r>
 80022e8:	3001      	adds	r0, #1
 80022ea:	d1c9      	bne.n	8002280 <_puts_r+0x30>
 80022ec:	e7e9      	b.n	80022c2 <_puts_r+0x72>
 80022ee:	200a      	movs	r0, #10
 80022f0:	6823      	ldr	r3, [r4, #0]
 80022f2:	1c5a      	adds	r2, r3, #1
 80022f4:	6022      	str	r2, [r4, #0]
 80022f6:	7018      	strb	r0, [r3, #0]
 80022f8:	e7e5      	b.n	80022c6 <_puts_r+0x76>
 80022fa:	bf00      	nop
 80022fc:	08003228 	.word	0x08003228
 8002300:	08003248 	.word	0x08003248
 8002304:	08003208 	.word	0x08003208

08002308 <puts>:
 8002308:	4b02      	ldr	r3, [pc, #8]	; (8002314 <puts+0xc>)
 800230a:	4601      	mov	r1, r0
 800230c:	6818      	ldr	r0, [r3, #0]
 800230e:	f7ff bf9f 	b.w	8002250 <_puts_r>
 8002312:	bf00      	nop
 8002314:	2000000c 	.word	0x2000000c

08002318 <__swbuf_r>:
 8002318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800231a:	460e      	mov	r6, r1
 800231c:	4614      	mov	r4, r2
 800231e:	4605      	mov	r5, r0
 8002320:	b118      	cbz	r0, 800232a <__swbuf_r+0x12>
 8002322:	6983      	ldr	r3, [r0, #24]
 8002324:	b90b      	cbnz	r3, 800232a <__swbuf_r+0x12>
 8002326:	f000 f9a7 	bl	8002678 <__sinit>
 800232a:	4b21      	ldr	r3, [pc, #132]	; (80023b0 <__swbuf_r+0x98>)
 800232c:	429c      	cmp	r4, r3
 800232e:	d12a      	bne.n	8002386 <__swbuf_r+0x6e>
 8002330:	686c      	ldr	r4, [r5, #4]
 8002332:	69a3      	ldr	r3, [r4, #24]
 8002334:	60a3      	str	r3, [r4, #8]
 8002336:	89a3      	ldrh	r3, [r4, #12]
 8002338:	071a      	lsls	r2, r3, #28
 800233a:	d52e      	bpl.n	800239a <__swbuf_r+0x82>
 800233c:	6923      	ldr	r3, [r4, #16]
 800233e:	b363      	cbz	r3, 800239a <__swbuf_r+0x82>
 8002340:	6923      	ldr	r3, [r4, #16]
 8002342:	6820      	ldr	r0, [r4, #0]
 8002344:	b2f6      	uxtb	r6, r6
 8002346:	1ac0      	subs	r0, r0, r3
 8002348:	6963      	ldr	r3, [r4, #20]
 800234a:	4637      	mov	r7, r6
 800234c:	4283      	cmp	r3, r0
 800234e:	dc04      	bgt.n	800235a <__swbuf_r+0x42>
 8002350:	4621      	mov	r1, r4
 8002352:	4628      	mov	r0, r5
 8002354:	f000 f926 	bl	80025a4 <_fflush_r>
 8002358:	bb28      	cbnz	r0, 80023a6 <__swbuf_r+0x8e>
 800235a:	68a3      	ldr	r3, [r4, #8]
 800235c:	3001      	adds	r0, #1
 800235e:	3b01      	subs	r3, #1
 8002360:	60a3      	str	r3, [r4, #8]
 8002362:	6823      	ldr	r3, [r4, #0]
 8002364:	1c5a      	adds	r2, r3, #1
 8002366:	6022      	str	r2, [r4, #0]
 8002368:	701e      	strb	r6, [r3, #0]
 800236a:	6963      	ldr	r3, [r4, #20]
 800236c:	4283      	cmp	r3, r0
 800236e:	d004      	beq.n	800237a <__swbuf_r+0x62>
 8002370:	89a3      	ldrh	r3, [r4, #12]
 8002372:	07db      	lsls	r3, r3, #31
 8002374:	d519      	bpl.n	80023aa <__swbuf_r+0x92>
 8002376:	2e0a      	cmp	r6, #10
 8002378:	d117      	bne.n	80023aa <__swbuf_r+0x92>
 800237a:	4621      	mov	r1, r4
 800237c:	4628      	mov	r0, r5
 800237e:	f000 f911 	bl	80025a4 <_fflush_r>
 8002382:	b190      	cbz	r0, 80023aa <__swbuf_r+0x92>
 8002384:	e00f      	b.n	80023a6 <__swbuf_r+0x8e>
 8002386:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <__swbuf_r+0x9c>)
 8002388:	429c      	cmp	r4, r3
 800238a:	d101      	bne.n	8002390 <__swbuf_r+0x78>
 800238c:	68ac      	ldr	r4, [r5, #8]
 800238e:	e7d0      	b.n	8002332 <__swbuf_r+0x1a>
 8002390:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <__swbuf_r+0xa0>)
 8002392:	429c      	cmp	r4, r3
 8002394:	bf08      	it	eq
 8002396:	68ec      	ldreq	r4, [r5, #12]
 8002398:	e7cb      	b.n	8002332 <__swbuf_r+0x1a>
 800239a:	4621      	mov	r1, r4
 800239c:	4628      	mov	r0, r5
 800239e:	f000 f80d 	bl	80023bc <__swsetup_r>
 80023a2:	2800      	cmp	r0, #0
 80023a4:	d0cc      	beq.n	8002340 <__swbuf_r+0x28>
 80023a6:	f04f 37ff 	mov.w	r7, #4294967295
 80023aa:	4638      	mov	r0, r7
 80023ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80023ae:	bf00      	nop
 80023b0:	08003228 	.word	0x08003228
 80023b4:	08003248 	.word	0x08003248
 80023b8:	08003208 	.word	0x08003208

080023bc <__swsetup_r>:
 80023bc:	4b32      	ldr	r3, [pc, #200]	; (8002488 <__swsetup_r+0xcc>)
 80023be:	b570      	push	{r4, r5, r6, lr}
 80023c0:	681d      	ldr	r5, [r3, #0]
 80023c2:	4606      	mov	r6, r0
 80023c4:	460c      	mov	r4, r1
 80023c6:	b125      	cbz	r5, 80023d2 <__swsetup_r+0x16>
 80023c8:	69ab      	ldr	r3, [r5, #24]
 80023ca:	b913      	cbnz	r3, 80023d2 <__swsetup_r+0x16>
 80023cc:	4628      	mov	r0, r5
 80023ce:	f000 f953 	bl	8002678 <__sinit>
 80023d2:	4b2e      	ldr	r3, [pc, #184]	; (800248c <__swsetup_r+0xd0>)
 80023d4:	429c      	cmp	r4, r3
 80023d6:	d10f      	bne.n	80023f8 <__swsetup_r+0x3c>
 80023d8:	686c      	ldr	r4, [r5, #4]
 80023da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023de:	b29a      	uxth	r2, r3
 80023e0:	0715      	lsls	r5, r2, #28
 80023e2:	d42c      	bmi.n	800243e <__swsetup_r+0x82>
 80023e4:	06d0      	lsls	r0, r2, #27
 80023e6:	d411      	bmi.n	800240c <__swsetup_r+0x50>
 80023e8:	2209      	movs	r2, #9
 80023ea:	6032      	str	r2, [r6, #0]
 80023ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023f0:	81a3      	strh	r3, [r4, #12]
 80023f2:	f04f 30ff 	mov.w	r0, #4294967295
 80023f6:	e03e      	b.n	8002476 <__swsetup_r+0xba>
 80023f8:	4b25      	ldr	r3, [pc, #148]	; (8002490 <__swsetup_r+0xd4>)
 80023fa:	429c      	cmp	r4, r3
 80023fc:	d101      	bne.n	8002402 <__swsetup_r+0x46>
 80023fe:	68ac      	ldr	r4, [r5, #8]
 8002400:	e7eb      	b.n	80023da <__swsetup_r+0x1e>
 8002402:	4b24      	ldr	r3, [pc, #144]	; (8002494 <__swsetup_r+0xd8>)
 8002404:	429c      	cmp	r4, r3
 8002406:	bf08      	it	eq
 8002408:	68ec      	ldreq	r4, [r5, #12]
 800240a:	e7e6      	b.n	80023da <__swsetup_r+0x1e>
 800240c:	0751      	lsls	r1, r2, #29
 800240e:	d512      	bpl.n	8002436 <__swsetup_r+0x7a>
 8002410:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002412:	b141      	cbz	r1, 8002426 <__swsetup_r+0x6a>
 8002414:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002418:	4299      	cmp	r1, r3
 800241a:	d002      	beq.n	8002422 <__swsetup_r+0x66>
 800241c:	4630      	mov	r0, r6
 800241e:	f000 fa19 	bl	8002854 <_free_r>
 8002422:	2300      	movs	r3, #0
 8002424:	6363      	str	r3, [r4, #52]	; 0x34
 8002426:	89a3      	ldrh	r3, [r4, #12]
 8002428:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800242c:	81a3      	strh	r3, [r4, #12]
 800242e:	2300      	movs	r3, #0
 8002430:	6063      	str	r3, [r4, #4]
 8002432:	6923      	ldr	r3, [r4, #16]
 8002434:	6023      	str	r3, [r4, #0]
 8002436:	89a3      	ldrh	r3, [r4, #12]
 8002438:	f043 0308 	orr.w	r3, r3, #8
 800243c:	81a3      	strh	r3, [r4, #12]
 800243e:	6923      	ldr	r3, [r4, #16]
 8002440:	b94b      	cbnz	r3, 8002456 <__swsetup_r+0x9a>
 8002442:	89a3      	ldrh	r3, [r4, #12]
 8002444:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002448:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800244c:	d003      	beq.n	8002456 <__swsetup_r+0x9a>
 800244e:	4621      	mov	r1, r4
 8002450:	4630      	mov	r0, r6
 8002452:	f000 f9bf 	bl	80027d4 <__smakebuf_r>
 8002456:	89a2      	ldrh	r2, [r4, #12]
 8002458:	f012 0301 	ands.w	r3, r2, #1
 800245c:	d00c      	beq.n	8002478 <__swsetup_r+0xbc>
 800245e:	2300      	movs	r3, #0
 8002460:	60a3      	str	r3, [r4, #8]
 8002462:	6963      	ldr	r3, [r4, #20]
 8002464:	425b      	negs	r3, r3
 8002466:	61a3      	str	r3, [r4, #24]
 8002468:	6923      	ldr	r3, [r4, #16]
 800246a:	b953      	cbnz	r3, 8002482 <__swsetup_r+0xc6>
 800246c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002470:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8002474:	d1ba      	bne.n	80023ec <__swsetup_r+0x30>
 8002476:	bd70      	pop	{r4, r5, r6, pc}
 8002478:	0792      	lsls	r2, r2, #30
 800247a:	bf58      	it	pl
 800247c:	6963      	ldrpl	r3, [r4, #20]
 800247e:	60a3      	str	r3, [r4, #8]
 8002480:	e7f2      	b.n	8002468 <__swsetup_r+0xac>
 8002482:	2000      	movs	r0, #0
 8002484:	e7f7      	b.n	8002476 <__swsetup_r+0xba>
 8002486:	bf00      	nop
 8002488:	2000000c 	.word	0x2000000c
 800248c:	08003228 	.word	0x08003228
 8002490:	08003248 	.word	0x08003248
 8002494:	08003208 	.word	0x08003208

08002498 <__sflush_r>:
 8002498:	898a      	ldrh	r2, [r1, #12]
 800249a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800249e:	4605      	mov	r5, r0
 80024a0:	0710      	lsls	r0, r2, #28
 80024a2:	460c      	mov	r4, r1
 80024a4:	d458      	bmi.n	8002558 <__sflush_r+0xc0>
 80024a6:	684b      	ldr	r3, [r1, #4]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	dc05      	bgt.n	80024b8 <__sflush_r+0x20>
 80024ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	dc02      	bgt.n	80024b8 <__sflush_r+0x20>
 80024b2:	2000      	movs	r0, #0
 80024b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80024b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80024ba:	2e00      	cmp	r6, #0
 80024bc:	d0f9      	beq.n	80024b2 <__sflush_r+0x1a>
 80024be:	2300      	movs	r3, #0
 80024c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80024c4:	682f      	ldr	r7, [r5, #0]
 80024c6:	6a21      	ldr	r1, [r4, #32]
 80024c8:	602b      	str	r3, [r5, #0]
 80024ca:	d032      	beq.n	8002532 <__sflush_r+0x9a>
 80024cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80024ce:	89a3      	ldrh	r3, [r4, #12]
 80024d0:	075a      	lsls	r2, r3, #29
 80024d2:	d505      	bpl.n	80024e0 <__sflush_r+0x48>
 80024d4:	6863      	ldr	r3, [r4, #4]
 80024d6:	1ac0      	subs	r0, r0, r3
 80024d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80024da:	b10b      	cbz	r3, 80024e0 <__sflush_r+0x48>
 80024dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80024de:	1ac0      	subs	r0, r0, r3
 80024e0:	2300      	movs	r3, #0
 80024e2:	4602      	mov	r2, r0
 80024e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80024e6:	6a21      	ldr	r1, [r4, #32]
 80024e8:	4628      	mov	r0, r5
 80024ea:	47b0      	blx	r6
 80024ec:	1c43      	adds	r3, r0, #1
 80024ee:	89a3      	ldrh	r3, [r4, #12]
 80024f0:	d106      	bne.n	8002500 <__sflush_r+0x68>
 80024f2:	6829      	ldr	r1, [r5, #0]
 80024f4:	291d      	cmp	r1, #29
 80024f6:	d848      	bhi.n	800258a <__sflush_r+0xf2>
 80024f8:	4a29      	ldr	r2, [pc, #164]	; (80025a0 <__sflush_r+0x108>)
 80024fa:	40ca      	lsrs	r2, r1
 80024fc:	07d6      	lsls	r6, r2, #31
 80024fe:	d544      	bpl.n	800258a <__sflush_r+0xf2>
 8002500:	2200      	movs	r2, #0
 8002502:	6062      	str	r2, [r4, #4]
 8002504:	6922      	ldr	r2, [r4, #16]
 8002506:	04d9      	lsls	r1, r3, #19
 8002508:	6022      	str	r2, [r4, #0]
 800250a:	d504      	bpl.n	8002516 <__sflush_r+0x7e>
 800250c:	1c42      	adds	r2, r0, #1
 800250e:	d101      	bne.n	8002514 <__sflush_r+0x7c>
 8002510:	682b      	ldr	r3, [r5, #0]
 8002512:	b903      	cbnz	r3, 8002516 <__sflush_r+0x7e>
 8002514:	6560      	str	r0, [r4, #84]	; 0x54
 8002516:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002518:	602f      	str	r7, [r5, #0]
 800251a:	2900      	cmp	r1, #0
 800251c:	d0c9      	beq.n	80024b2 <__sflush_r+0x1a>
 800251e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002522:	4299      	cmp	r1, r3
 8002524:	d002      	beq.n	800252c <__sflush_r+0x94>
 8002526:	4628      	mov	r0, r5
 8002528:	f000 f994 	bl	8002854 <_free_r>
 800252c:	2000      	movs	r0, #0
 800252e:	6360      	str	r0, [r4, #52]	; 0x34
 8002530:	e7c0      	b.n	80024b4 <__sflush_r+0x1c>
 8002532:	2301      	movs	r3, #1
 8002534:	4628      	mov	r0, r5
 8002536:	47b0      	blx	r6
 8002538:	1c41      	adds	r1, r0, #1
 800253a:	d1c8      	bne.n	80024ce <__sflush_r+0x36>
 800253c:	682b      	ldr	r3, [r5, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d0c5      	beq.n	80024ce <__sflush_r+0x36>
 8002542:	2b1d      	cmp	r3, #29
 8002544:	d001      	beq.n	800254a <__sflush_r+0xb2>
 8002546:	2b16      	cmp	r3, #22
 8002548:	d101      	bne.n	800254e <__sflush_r+0xb6>
 800254a:	602f      	str	r7, [r5, #0]
 800254c:	e7b1      	b.n	80024b2 <__sflush_r+0x1a>
 800254e:	89a3      	ldrh	r3, [r4, #12]
 8002550:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002554:	81a3      	strh	r3, [r4, #12]
 8002556:	e7ad      	b.n	80024b4 <__sflush_r+0x1c>
 8002558:	690f      	ldr	r7, [r1, #16]
 800255a:	2f00      	cmp	r7, #0
 800255c:	d0a9      	beq.n	80024b2 <__sflush_r+0x1a>
 800255e:	0793      	lsls	r3, r2, #30
 8002560:	bf18      	it	ne
 8002562:	2300      	movne	r3, #0
 8002564:	680e      	ldr	r6, [r1, #0]
 8002566:	bf08      	it	eq
 8002568:	694b      	ldreq	r3, [r1, #20]
 800256a:	eba6 0807 	sub.w	r8, r6, r7
 800256e:	600f      	str	r7, [r1, #0]
 8002570:	608b      	str	r3, [r1, #8]
 8002572:	f1b8 0f00 	cmp.w	r8, #0
 8002576:	dd9c      	ble.n	80024b2 <__sflush_r+0x1a>
 8002578:	4643      	mov	r3, r8
 800257a:	463a      	mov	r2, r7
 800257c:	6a21      	ldr	r1, [r4, #32]
 800257e:	4628      	mov	r0, r5
 8002580:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002582:	47b0      	blx	r6
 8002584:	2800      	cmp	r0, #0
 8002586:	dc06      	bgt.n	8002596 <__sflush_r+0xfe>
 8002588:	89a3      	ldrh	r3, [r4, #12]
 800258a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800258e:	81a3      	strh	r3, [r4, #12]
 8002590:	f04f 30ff 	mov.w	r0, #4294967295
 8002594:	e78e      	b.n	80024b4 <__sflush_r+0x1c>
 8002596:	4407      	add	r7, r0
 8002598:	eba8 0800 	sub.w	r8, r8, r0
 800259c:	e7e9      	b.n	8002572 <__sflush_r+0xda>
 800259e:	bf00      	nop
 80025a0:	20400001 	.word	0x20400001

080025a4 <_fflush_r>:
 80025a4:	b538      	push	{r3, r4, r5, lr}
 80025a6:	690b      	ldr	r3, [r1, #16]
 80025a8:	4605      	mov	r5, r0
 80025aa:	460c      	mov	r4, r1
 80025ac:	b1db      	cbz	r3, 80025e6 <_fflush_r+0x42>
 80025ae:	b118      	cbz	r0, 80025b8 <_fflush_r+0x14>
 80025b0:	6983      	ldr	r3, [r0, #24]
 80025b2:	b90b      	cbnz	r3, 80025b8 <_fflush_r+0x14>
 80025b4:	f000 f860 	bl	8002678 <__sinit>
 80025b8:	4b0c      	ldr	r3, [pc, #48]	; (80025ec <_fflush_r+0x48>)
 80025ba:	429c      	cmp	r4, r3
 80025bc:	d109      	bne.n	80025d2 <_fflush_r+0x2e>
 80025be:	686c      	ldr	r4, [r5, #4]
 80025c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025c4:	b17b      	cbz	r3, 80025e6 <_fflush_r+0x42>
 80025c6:	4621      	mov	r1, r4
 80025c8:	4628      	mov	r0, r5
 80025ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80025ce:	f7ff bf63 	b.w	8002498 <__sflush_r>
 80025d2:	4b07      	ldr	r3, [pc, #28]	; (80025f0 <_fflush_r+0x4c>)
 80025d4:	429c      	cmp	r4, r3
 80025d6:	d101      	bne.n	80025dc <_fflush_r+0x38>
 80025d8:	68ac      	ldr	r4, [r5, #8]
 80025da:	e7f1      	b.n	80025c0 <_fflush_r+0x1c>
 80025dc:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <_fflush_r+0x50>)
 80025de:	429c      	cmp	r4, r3
 80025e0:	bf08      	it	eq
 80025e2:	68ec      	ldreq	r4, [r5, #12]
 80025e4:	e7ec      	b.n	80025c0 <_fflush_r+0x1c>
 80025e6:	2000      	movs	r0, #0
 80025e8:	bd38      	pop	{r3, r4, r5, pc}
 80025ea:	bf00      	nop
 80025ec:	08003228 	.word	0x08003228
 80025f0:	08003248 	.word	0x08003248
 80025f4:	08003208 	.word	0x08003208

080025f8 <std>:
 80025f8:	2300      	movs	r3, #0
 80025fa:	b510      	push	{r4, lr}
 80025fc:	4604      	mov	r4, r0
 80025fe:	e9c0 3300 	strd	r3, r3, [r0]
 8002602:	6083      	str	r3, [r0, #8]
 8002604:	8181      	strh	r1, [r0, #12]
 8002606:	6643      	str	r3, [r0, #100]	; 0x64
 8002608:	81c2      	strh	r2, [r0, #14]
 800260a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800260e:	6183      	str	r3, [r0, #24]
 8002610:	4619      	mov	r1, r3
 8002612:	2208      	movs	r2, #8
 8002614:	305c      	adds	r0, #92	; 0x5c
 8002616:	f7ff fdfb 	bl	8002210 <memset>
 800261a:	4b05      	ldr	r3, [pc, #20]	; (8002630 <std+0x38>)
 800261c:	6224      	str	r4, [r4, #32]
 800261e:	6263      	str	r3, [r4, #36]	; 0x24
 8002620:	4b04      	ldr	r3, [pc, #16]	; (8002634 <std+0x3c>)
 8002622:	62a3      	str	r3, [r4, #40]	; 0x28
 8002624:	4b04      	ldr	r3, [pc, #16]	; (8002638 <std+0x40>)
 8002626:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002628:	4b04      	ldr	r3, [pc, #16]	; (800263c <std+0x44>)
 800262a:	6323      	str	r3, [r4, #48]	; 0x30
 800262c:	bd10      	pop	{r4, pc}
 800262e:	bf00      	nop
 8002630:	08002f4d 	.word	0x08002f4d
 8002634:	08002f6f 	.word	0x08002f6f
 8002638:	08002fa7 	.word	0x08002fa7
 800263c:	08002fcb 	.word	0x08002fcb

08002640 <_cleanup_r>:
 8002640:	4901      	ldr	r1, [pc, #4]	; (8002648 <_cleanup_r+0x8>)
 8002642:	f000 b885 	b.w	8002750 <_fwalk_reent>
 8002646:	bf00      	nop
 8002648:	080025a5 	.word	0x080025a5

0800264c <__sfmoreglue>:
 800264c:	b570      	push	{r4, r5, r6, lr}
 800264e:	2568      	movs	r5, #104	; 0x68
 8002650:	1e4a      	subs	r2, r1, #1
 8002652:	4355      	muls	r5, r2
 8002654:	460e      	mov	r6, r1
 8002656:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800265a:	f000 f947 	bl	80028ec <_malloc_r>
 800265e:	4604      	mov	r4, r0
 8002660:	b140      	cbz	r0, 8002674 <__sfmoreglue+0x28>
 8002662:	2100      	movs	r1, #0
 8002664:	e9c0 1600 	strd	r1, r6, [r0]
 8002668:	300c      	adds	r0, #12
 800266a:	60a0      	str	r0, [r4, #8]
 800266c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002670:	f7ff fdce 	bl	8002210 <memset>
 8002674:	4620      	mov	r0, r4
 8002676:	bd70      	pop	{r4, r5, r6, pc}

08002678 <__sinit>:
 8002678:	6983      	ldr	r3, [r0, #24]
 800267a:	b510      	push	{r4, lr}
 800267c:	4604      	mov	r4, r0
 800267e:	bb33      	cbnz	r3, 80026ce <__sinit+0x56>
 8002680:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002684:	6503      	str	r3, [r0, #80]	; 0x50
 8002686:	4b12      	ldr	r3, [pc, #72]	; (80026d0 <__sinit+0x58>)
 8002688:	4a12      	ldr	r2, [pc, #72]	; (80026d4 <__sinit+0x5c>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	6282      	str	r2, [r0, #40]	; 0x28
 800268e:	4298      	cmp	r0, r3
 8002690:	bf04      	itt	eq
 8002692:	2301      	moveq	r3, #1
 8002694:	6183      	streq	r3, [r0, #24]
 8002696:	f000 f81f 	bl	80026d8 <__sfp>
 800269a:	6060      	str	r0, [r4, #4]
 800269c:	4620      	mov	r0, r4
 800269e:	f000 f81b 	bl	80026d8 <__sfp>
 80026a2:	60a0      	str	r0, [r4, #8]
 80026a4:	4620      	mov	r0, r4
 80026a6:	f000 f817 	bl	80026d8 <__sfp>
 80026aa:	2200      	movs	r2, #0
 80026ac:	60e0      	str	r0, [r4, #12]
 80026ae:	2104      	movs	r1, #4
 80026b0:	6860      	ldr	r0, [r4, #4]
 80026b2:	f7ff ffa1 	bl	80025f8 <std>
 80026b6:	2201      	movs	r2, #1
 80026b8:	2109      	movs	r1, #9
 80026ba:	68a0      	ldr	r0, [r4, #8]
 80026bc:	f7ff ff9c 	bl	80025f8 <std>
 80026c0:	2202      	movs	r2, #2
 80026c2:	2112      	movs	r1, #18
 80026c4:	68e0      	ldr	r0, [r4, #12]
 80026c6:	f7ff ff97 	bl	80025f8 <std>
 80026ca:	2301      	movs	r3, #1
 80026cc:	61a3      	str	r3, [r4, #24]
 80026ce:	bd10      	pop	{r4, pc}
 80026d0:	08003204 	.word	0x08003204
 80026d4:	08002641 	.word	0x08002641

080026d8 <__sfp>:
 80026d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026da:	4b1b      	ldr	r3, [pc, #108]	; (8002748 <__sfp+0x70>)
 80026dc:	4607      	mov	r7, r0
 80026de:	681e      	ldr	r6, [r3, #0]
 80026e0:	69b3      	ldr	r3, [r6, #24]
 80026e2:	b913      	cbnz	r3, 80026ea <__sfp+0x12>
 80026e4:	4630      	mov	r0, r6
 80026e6:	f7ff ffc7 	bl	8002678 <__sinit>
 80026ea:	3648      	adds	r6, #72	; 0x48
 80026ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80026f0:	3b01      	subs	r3, #1
 80026f2:	d503      	bpl.n	80026fc <__sfp+0x24>
 80026f4:	6833      	ldr	r3, [r6, #0]
 80026f6:	b133      	cbz	r3, 8002706 <__sfp+0x2e>
 80026f8:	6836      	ldr	r6, [r6, #0]
 80026fa:	e7f7      	b.n	80026ec <__sfp+0x14>
 80026fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002700:	b16d      	cbz	r5, 800271e <__sfp+0x46>
 8002702:	3468      	adds	r4, #104	; 0x68
 8002704:	e7f4      	b.n	80026f0 <__sfp+0x18>
 8002706:	2104      	movs	r1, #4
 8002708:	4638      	mov	r0, r7
 800270a:	f7ff ff9f 	bl	800264c <__sfmoreglue>
 800270e:	6030      	str	r0, [r6, #0]
 8002710:	2800      	cmp	r0, #0
 8002712:	d1f1      	bne.n	80026f8 <__sfp+0x20>
 8002714:	230c      	movs	r3, #12
 8002716:	4604      	mov	r4, r0
 8002718:	603b      	str	r3, [r7, #0]
 800271a:	4620      	mov	r0, r4
 800271c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800271e:	4b0b      	ldr	r3, [pc, #44]	; (800274c <__sfp+0x74>)
 8002720:	6665      	str	r5, [r4, #100]	; 0x64
 8002722:	e9c4 5500 	strd	r5, r5, [r4]
 8002726:	60a5      	str	r5, [r4, #8]
 8002728:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800272c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002730:	2208      	movs	r2, #8
 8002732:	4629      	mov	r1, r5
 8002734:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002738:	f7ff fd6a 	bl	8002210 <memset>
 800273c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002740:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002744:	e7e9      	b.n	800271a <__sfp+0x42>
 8002746:	bf00      	nop
 8002748:	08003204 	.word	0x08003204
 800274c:	ffff0001 	.word	0xffff0001

08002750 <_fwalk_reent>:
 8002750:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002754:	4680      	mov	r8, r0
 8002756:	4689      	mov	r9, r1
 8002758:	2600      	movs	r6, #0
 800275a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800275e:	b914      	cbnz	r4, 8002766 <_fwalk_reent+0x16>
 8002760:	4630      	mov	r0, r6
 8002762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002766:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800276a:	3f01      	subs	r7, #1
 800276c:	d501      	bpl.n	8002772 <_fwalk_reent+0x22>
 800276e:	6824      	ldr	r4, [r4, #0]
 8002770:	e7f5      	b.n	800275e <_fwalk_reent+0xe>
 8002772:	89ab      	ldrh	r3, [r5, #12]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d907      	bls.n	8002788 <_fwalk_reent+0x38>
 8002778:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800277c:	3301      	adds	r3, #1
 800277e:	d003      	beq.n	8002788 <_fwalk_reent+0x38>
 8002780:	4629      	mov	r1, r5
 8002782:	4640      	mov	r0, r8
 8002784:	47c8      	blx	r9
 8002786:	4306      	orrs	r6, r0
 8002788:	3568      	adds	r5, #104	; 0x68
 800278a:	e7ee      	b.n	800276a <_fwalk_reent+0x1a>

0800278c <__swhatbuf_r>:
 800278c:	b570      	push	{r4, r5, r6, lr}
 800278e:	460e      	mov	r6, r1
 8002790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002794:	b096      	sub	sp, #88	; 0x58
 8002796:	2900      	cmp	r1, #0
 8002798:	4614      	mov	r4, r2
 800279a:	461d      	mov	r5, r3
 800279c:	da07      	bge.n	80027ae <__swhatbuf_r+0x22>
 800279e:	2300      	movs	r3, #0
 80027a0:	602b      	str	r3, [r5, #0]
 80027a2:	89b3      	ldrh	r3, [r6, #12]
 80027a4:	061a      	lsls	r2, r3, #24
 80027a6:	d410      	bmi.n	80027ca <__swhatbuf_r+0x3e>
 80027a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027ac:	e00e      	b.n	80027cc <__swhatbuf_r+0x40>
 80027ae:	466a      	mov	r2, sp
 80027b0:	f000 fc32 	bl	8003018 <_fstat_r>
 80027b4:	2800      	cmp	r0, #0
 80027b6:	dbf2      	blt.n	800279e <__swhatbuf_r+0x12>
 80027b8:	9a01      	ldr	r2, [sp, #4]
 80027ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80027be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80027c2:	425a      	negs	r2, r3
 80027c4:	415a      	adcs	r2, r3
 80027c6:	602a      	str	r2, [r5, #0]
 80027c8:	e7ee      	b.n	80027a8 <__swhatbuf_r+0x1c>
 80027ca:	2340      	movs	r3, #64	; 0x40
 80027cc:	2000      	movs	r0, #0
 80027ce:	6023      	str	r3, [r4, #0]
 80027d0:	b016      	add	sp, #88	; 0x58
 80027d2:	bd70      	pop	{r4, r5, r6, pc}

080027d4 <__smakebuf_r>:
 80027d4:	898b      	ldrh	r3, [r1, #12]
 80027d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80027d8:	079d      	lsls	r5, r3, #30
 80027da:	4606      	mov	r6, r0
 80027dc:	460c      	mov	r4, r1
 80027de:	d507      	bpl.n	80027f0 <__smakebuf_r+0x1c>
 80027e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80027e4:	6023      	str	r3, [r4, #0]
 80027e6:	6123      	str	r3, [r4, #16]
 80027e8:	2301      	movs	r3, #1
 80027ea:	6163      	str	r3, [r4, #20]
 80027ec:	b002      	add	sp, #8
 80027ee:	bd70      	pop	{r4, r5, r6, pc}
 80027f0:	ab01      	add	r3, sp, #4
 80027f2:	466a      	mov	r2, sp
 80027f4:	f7ff ffca 	bl	800278c <__swhatbuf_r>
 80027f8:	9900      	ldr	r1, [sp, #0]
 80027fa:	4605      	mov	r5, r0
 80027fc:	4630      	mov	r0, r6
 80027fe:	f000 f875 	bl	80028ec <_malloc_r>
 8002802:	b948      	cbnz	r0, 8002818 <__smakebuf_r+0x44>
 8002804:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002808:	059a      	lsls	r2, r3, #22
 800280a:	d4ef      	bmi.n	80027ec <__smakebuf_r+0x18>
 800280c:	f023 0303 	bic.w	r3, r3, #3
 8002810:	f043 0302 	orr.w	r3, r3, #2
 8002814:	81a3      	strh	r3, [r4, #12]
 8002816:	e7e3      	b.n	80027e0 <__smakebuf_r+0xc>
 8002818:	4b0d      	ldr	r3, [pc, #52]	; (8002850 <__smakebuf_r+0x7c>)
 800281a:	62b3      	str	r3, [r6, #40]	; 0x28
 800281c:	89a3      	ldrh	r3, [r4, #12]
 800281e:	6020      	str	r0, [r4, #0]
 8002820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002824:	81a3      	strh	r3, [r4, #12]
 8002826:	9b00      	ldr	r3, [sp, #0]
 8002828:	6120      	str	r0, [r4, #16]
 800282a:	6163      	str	r3, [r4, #20]
 800282c:	9b01      	ldr	r3, [sp, #4]
 800282e:	b15b      	cbz	r3, 8002848 <__smakebuf_r+0x74>
 8002830:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002834:	4630      	mov	r0, r6
 8002836:	f000 fc01 	bl	800303c <_isatty_r>
 800283a:	b128      	cbz	r0, 8002848 <__smakebuf_r+0x74>
 800283c:	89a3      	ldrh	r3, [r4, #12]
 800283e:	f023 0303 	bic.w	r3, r3, #3
 8002842:	f043 0301 	orr.w	r3, r3, #1
 8002846:	81a3      	strh	r3, [r4, #12]
 8002848:	89a3      	ldrh	r3, [r4, #12]
 800284a:	431d      	orrs	r5, r3
 800284c:	81a5      	strh	r5, [r4, #12]
 800284e:	e7cd      	b.n	80027ec <__smakebuf_r+0x18>
 8002850:	08002641 	.word	0x08002641

08002854 <_free_r>:
 8002854:	b538      	push	{r3, r4, r5, lr}
 8002856:	4605      	mov	r5, r0
 8002858:	2900      	cmp	r1, #0
 800285a:	d043      	beq.n	80028e4 <_free_r+0x90>
 800285c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002860:	1f0c      	subs	r4, r1, #4
 8002862:	2b00      	cmp	r3, #0
 8002864:	bfb8      	it	lt
 8002866:	18e4      	addlt	r4, r4, r3
 8002868:	f000 fc18 	bl	800309c <__malloc_lock>
 800286c:	4a1e      	ldr	r2, [pc, #120]	; (80028e8 <_free_r+0x94>)
 800286e:	6813      	ldr	r3, [r2, #0]
 8002870:	4610      	mov	r0, r2
 8002872:	b933      	cbnz	r3, 8002882 <_free_r+0x2e>
 8002874:	6063      	str	r3, [r4, #4]
 8002876:	6014      	str	r4, [r2, #0]
 8002878:	4628      	mov	r0, r5
 800287a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800287e:	f000 bc0e 	b.w	800309e <__malloc_unlock>
 8002882:	42a3      	cmp	r3, r4
 8002884:	d90b      	bls.n	800289e <_free_r+0x4a>
 8002886:	6821      	ldr	r1, [r4, #0]
 8002888:	1862      	adds	r2, r4, r1
 800288a:	4293      	cmp	r3, r2
 800288c:	bf01      	itttt	eq
 800288e:	681a      	ldreq	r2, [r3, #0]
 8002890:	685b      	ldreq	r3, [r3, #4]
 8002892:	1852      	addeq	r2, r2, r1
 8002894:	6022      	streq	r2, [r4, #0]
 8002896:	6063      	str	r3, [r4, #4]
 8002898:	6004      	str	r4, [r0, #0]
 800289a:	e7ed      	b.n	8002878 <_free_r+0x24>
 800289c:	4613      	mov	r3, r2
 800289e:	685a      	ldr	r2, [r3, #4]
 80028a0:	b10a      	cbz	r2, 80028a6 <_free_r+0x52>
 80028a2:	42a2      	cmp	r2, r4
 80028a4:	d9fa      	bls.n	800289c <_free_r+0x48>
 80028a6:	6819      	ldr	r1, [r3, #0]
 80028a8:	1858      	adds	r0, r3, r1
 80028aa:	42a0      	cmp	r0, r4
 80028ac:	d10b      	bne.n	80028c6 <_free_r+0x72>
 80028ae:	6820      	ldr	r0, [r4, #0]
 80028b0:	4401      	add	r1, r0
 80028b2:	1858      	adds	r0, r3, r1
 80028b4:	4282      	cmp	r2, r0
 80028b6:	6019      	str	r1, [r3, #0]
 80028b8:	d1de      	bne.n	8002878 <_free_r+0x24>
 80028ba:	6810      	ldr	r0, [r2, #0]
 80028bc:	6852      	ldr	r2, [r2, #4]
 80028be:	4401      	add	r1, r0
 80028c0:	6019      	str	r1, [r3, #0]
 80028c2:	605a      	str	r2, [r3, #4]
 80028c4:	e7d8      	b.n	8002878 <_free_r+0x24>
 80028c6:	d902      	bls.n	80028ce <_free_r+0x7a>
 80028c8:	230c      	movs	r3, #12
 80028ca:	602b      	str	r3, [r5, #0]
 80028cc:	e7d4      	b.n	8002878 <_free_r+0x24>
 80028ce:	6820      	ldr	r0, [r4, #0]
 80028d0:	1821      	adds	r1, r4, r0
 80028d2:	428a      	cmp	r2, r1
 80028d4:	bf01      	itttt	eq
 80028d6:	6811      	ldreq	r1, [r2, #0]
 80028d8:	6852      	ldreq	r2, [r2, #4]
 80028da:	1809      	addeq	r1, r1, r0
 80028dc:	6021      	streq	r1, [r4, #0]
 80028de:	6062      	str	r2, [r4, #4]
 80028e0:	605c      	str	r4, [r3, #4]
 80028e2:	e7c9      	b.n	8002878 <_free_r+0x24>
 80028e4:	bd38      	pop	{r3, r4, r5, pc}
 80028e6:	bf00      	nop
 80028e8:	2000015c 	.word	0x2000015c

080028ec <_malloc_r>:
 80028ec:	b570      	push	{r4, r5, r6, lr}
 80028ee:	1ccd      	adds	r5, r1, #3
 80028f0:	f025 0503 	bic.w	r5, r5, #3
 80028f4:	3508      	adds	r5, #8
 80028f6:	2d0c      	cmp	r5, #12
 80028f8:	bf38      	it	cc
 80028fa:	250c      	movcc	r5, #12
 80028fc:	2d00      	cmp	r5, #0
 80028fe:	4606      	mov	r6, r0
 8002900:	db01      	blt.n	8002906 <_malloc_r+0x1a>
 8002902:	42a9      	cmp	r1, r5
 8002904:	d903      	bls.n	800290e <_malloc_r+0x22>
 8002906:	230c      	movs	r3, #12
 8002908:	6033      	str	r3, [r6, #0]
 800290a:	2000      	movs	r0, #0
 800290c:	bd70      	pop	{r4, r5, r6, pc}
 800290e:	f000 fbc5 	bl	800309c <__malloc_lock>
 8002912:	4a21      	ldr	r2, [pc, #132]	; (8002998 <_malloc_r+0xac>)
 8002914:	6814      	ldr	r4, [r2, #0]
 8002916:	4621      	mov	r1, r4
 8002918:	b991      	cbnz	r1, 8002940 <_malloc_r+0x54>
 800291a:	4c20      	ldr	r4, [pc, #128]	; (800299c <_malloc_r+0xb0>)
 800291c:	6823      	ldr	r3, [r4, #0]
 800291e:	b91b      	cbnz	r3, 8002928 <_malloc_r+0x3c>
 8002920:	4630      	mov	r0, r6
 8002922:	f000 fb03 	bl	8002f2c <_sbrk_r>
 8002926:	6020      	str	r0, [r4, #0]
 8002928:	4629      	mov	r1, r5
 800292a:	4630      	mov	r0, r6
 800292c:	f000 fafe 	bl	8002f2c <_sbrk_r>
 8002930:	1c43      	adds	r3, r0, #1
 8002932:	d124      	bne.n	800297e <_malloc_r+0x92>
 8002934:	230c      	movs	r3, #12
 8002936:	4630      	mov	r0, r6
 8002938:	6033      	str	r3, [r6, #0]
 800293a:	f000 fbb0 	bl	800309e <__malloc_unlock>
 800293e:	e7e4      	b.n	800290a <_malloc_r+0x1e>
 8002940:	680b      	ldr	r3, [r1, #0]
 8002942:	1b5b      	subs	r3, r3, r5
 8002944:	d418      	bmi.n	8002978 <_malloc_r+0x8c>
 8002946:	2b0b      	cmp	r3, #11
 8002948:	d90f      	bls.n	800296a <_malloc_r+0x7e>
 800294a:	600b      	str	r3, [r1, #0]
 800294c:	18cc      	adds	r4, r1, r3
 800294e:	50cd      	str	r5, [r1, r3]
 8002950:	4630      	mov	r0, r6
 8002952:	f000 fba4 	bl	800309e <__malloc_unlock>
 8002956:	f104 000b 	add.w	r0, r4, #11
 800295a:	1d23      	adds	r3, r4, #4
 800295c:	f020 0007 	bic.w	r0, r0, #7
 8002960:	1ac3      	subs	r3, r0, r3
 8002962:	d0d3      	beq.n	800290c <_malloc_r+0x20>
 8002964:	425a      	negs	r2, r3
 8002966:	50e2      	str	r2, [r4, r3]
 8002968:	e7d0      	b.n	800290c <_malloc_r+0x20>
 800296a:	684b      	ldr	r3, [r1, #4]
 800296c:	428c      	cmp	r4, r1
 800296e:	bf16      	itet	ne
 8002970:	6063      	strne	r3, [r4, #4]
 8002972:	6013      	streq	r3, [r2, #0]
 8002974:	460c      	movne	r4, r1
 8002976:	e7eb      	b.n	8002950 <_malloc_r+0x64>
 8002978:	460c      	mov	r4, r1
 800297a:	6849      	ldr	r1, [r1, #4]
 800297c:	e7cc      	b.n	8002918 <_malloc_r+0x2c>
 800297e:	1cc4      	adds	r4, r0, #3
 8002980:	f024 0403 	bic.w	r4, r4, #3
 8002984:	42a0      	cmp	r0, r4
 8002986:	d005      	beq.n	8002994 <_malloc_r+0xa8>
 8002988:	1a21      	subs	r1, r4, r0
 800298a:	4630      	mov	r0, r6
 800298c:	f000 face 	bl	8002f2c <_sbrk_r>
 8002990:	3001      	adds	r0, #1
 8002992:	d0cf      	beq.n	8002934 <_malloc_r+0x48>
 8002994:	6025      	str	r5, [r4, #0]
 8002996:	e7db      	b.n	8002950 <_malloc_r+0x64>
 8002998:	2000015c 	.word	0x2000015c
 800299c:	20000160 	.word	0x20000160

080029a0 <__sfputc_r>:
 80029a0:	6893      	ldr	r3, [r2, #8]
 80029a2:	b410      	push	{r4}
 80029a4:	3b01      	subs	r3, #1
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	6093      	str	r3, [r2, #8]
 80029aa:	da07      	bge.n	80029bc <__sfputc_r+0x1c>
 80029ac:	6994      	ldr	r4, [r2, #24]
 80029ae:	42a3      	cmp	r3, r4
 80029b0:	db01      	blt.n	80029b6 <__sfputc_r+0x16>
 80029b2:	290a      	cmp	r1, #10
 80029b4:	d102      	bne.n	80029bc <__sfputc_r+0x1c>
 80029b6:	bc10      	pop	{r4}
 80029b8:	f7ff bcae 	b.w	8002318 <__swbuf_r>
 80029bc:	6813      	ldr	r3, [r2, #0]
 80029be:	1c58      	adds	r0, r3, #1
 80029c0:	6010      	str	r0, [r2, #0]
 80029c2:	7019      	strb	r1, [r3, #0]
 80029c4:	4608      	mov	r0, r1
 80029c6:	bc10      	pop	{r4}
 80029c8:	4770      	bx	lr

080029ca <__sfputs_r>:
 80029ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029cc:	4606      	mov	r6, r0
 80029ce:	460f      	mov	r7, r1
 80029d0:	4614      	mov	r4, r2
 80029d2:	18d5      	adds	r5, r2, r3
 80029d4:	42ac      	cmp	r4, r5
 80029d6:	d101      	bne.n	80029dc <__sfputs_r+0x12>
 80029d8:	2000      	movs	r0, #0
 80029da:	e007      	b.n	80029ec <__sfputs_r+0x22>
 80029dc:	463a      	mov	r2, r7
 80029de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80029e2:	4630      	mov	r0, r6
 80029e4:	f7ff ffdc 	bl	80029a0 <__sfputc_r>
 80029e8:	1c43      	adds	r3, r0, #1
 80029ea:	d1f3      	bne.n	80029d4 <__sfputs_r+0xa>
 80029ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080029f0 <_vfiprintf_r>:
 80029f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029f4:	460c      	mov	r4, r1
 80029f6:	b09d      	sub	sp, #116	; 0x74
 80029f8:	4617      	mov	r7, r2
 80029fa:	461d      	mov	r5, r3
 80029fc:	4606      	mov	r6, r0
 80029fe:	b118      	cbz	r0, 8002a08 <_vfiprintf_r+0x18>
 8002a00:	6983      	ldr	r3, [r0, #24]
 8002a02:	b90b      	cbnz	r3, 8002a08 <_vfiprintf_r+0x18>
 8002a04:	f7ff fe38 	bl	8002678 <__sinit>
 8002a08:	4b7c      	ldr	r3, [pc, #496]	; (8002bfc <_vfiprintf_r+0x20c>)
 8002a0a:	429c      	cmp	r4, r3
 8002a0c:	d158      	bne.n	8002ac0 <_vfiprintf_r+0xd0>
 8002a0e:	6874      	ldr	r4, [r6, #4]
 8002a10:	89a3      	ldrh	r3, [r4, #12]
 8002a12:	0718      	lsls	r0, r3, #28
 8002a14:	d55e      	bpl.n	8002ad4 <_vfiprintf_r+0xe4>
 8002a16:	6923      	ldr	r3, [r4, #16]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d05b      	beq.n	8002ad4 <_vfiprintf_r+0xe4>
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8002a20:	2320      	movs	r3, #32
 8002a22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a26:	2330      	movs	r3, #48	; 0x30
 8002a28:	f04f 0b01 	mov.w	fp, #1
 8002a2c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a30:	9503      	str	r5, [sp, #12]
 8002a32:	46b8      	mov	r8, r7
 8002a34:	4645      	mov	r5, r8
 8002a36:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002a3a:	b10b      	cbz	r3, 8002a40 <_vfiprintf_r+0x50>
 8002a3c:	2b25      	cmp	r3, #37	; 0x25
 8002a3e:	d154      	bne.n	8002aea <_vfiprintf_r+0xfa>
 8002a40:	ebb8 0a07 	subs.w	sl, r8, r7
 8002a44:	d00b      	beq.n	8002a5e <_vfiprintf_r+0x6e>
 8002a46:	4653      	mov	r3, sl
 8002a48:	463a      	mov	r2, r7
 8002a4a:	4621      	mov	r1, r4
 8002a4c:	4630      	mov	r0, r6
 8002a4e:	f7ff ffbc 	bl	80029ca <__sfputs_r>
 8002a52:	3001      	adds	r0, #1
 8002a54:	f000 80c2 	beq.w	8002bdc <_vfiprintf_r+0x1ec>
 8002a58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002a5a:	4453      	add	r3, sl
 8002a5c:	9309      	str	r3, [sp, #36]	; 0x24
 8002a5e:	f898 3000 	ldrb.w	r3, [r8]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f000 80ba 	beq.w	8002bdc <_vfiprintf_r+0x1ec>
 8002a68:	2300      	movs	r3, #0
 8002a6a:	f04f 32ff 	mov.w	r2, #4294967295
 8002a6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a72:	9304      	str	r3, [sp, #16]
 8002a74:	9307      	str	r3, [sp, #28]
 8002a76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002a7a:	931a      	str	r3, [sp, #104]	; 0x68
 8002a7c:	46a8      	mov	r8, r5
 8002a7e:	2205      	movs	r2, #5
 8002a80:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002a84:	485e      	ldr	r0, [pc, #376]	; (8002c00 <_vfiprintf_r+0x210>)
 8002a86:	f000 fafb 	bl	8003080 <memchr>
 8002a8a:	9b04      	ldr	r3, [sp, #16]
 8002a8c:	bb78      	cbnz	r0, 8002aee <_vfiprintf_r+0xfe>
 8002a8e:	06d9      	lsls	r1, r3, #27
 8002a90:	bf44      	itt	mi
 8002a92:	2220      	movmi	r2, #32
 8002a94:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002a98:	071a      	lsls	r2, r3, #28
 8002a9a:	bf44      	itt	mi
 8002a9c:	222b      	movmi	r2, #43	; 0x2b
 8002a9e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002aa2:	782a      	ldrb	r2, [r5, #0]
 8002aa4:	2a2a      	cmp	r2, #42	; 0x2a
 8002aa6:	d02a      	beq.n	8002afe <_vfiprintf_r+0x10e>
 8002aa8:	46a8      	mov	r8, r5
 8002aaa:	2000      	movs	r0, #0
 8002aac:	250a      	movs	r5, #10
 8002aae:	9a07      	ldr	r2, [sp, #28]
 8002ab0:	4641      	mov	r1, r8
 8002ab2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ab6:	3b30      	subs	r3, #48	; 0x30
 8002ab8:	2b09      	cmp	r3, #9
 8002aba:	d969      	bls.n	8002b90 <_vfiprintf_r+0x1a0>
 8002abc:	b360      	cbz	r0, 8002b18 <_vfiprintf_r+0x128>
 8002abe:	e024      	b.n	8002b0a <_vfiprintf_r+0x11a>
 8002ac0:	4b50      	ldr	r3, [pc, #320]	; (8002c04 <_vfiprintf_r+0x214>)
 8002ac2:	429c      	cmp	r4, r3
 8002ac4:	d101      	bne.n	8002aca <_vfiprintf_r+0xda>
 8002ac6:	68b4      	ldr	r4, [r6, #8]
 8002ac8:	e7a2      	b.n	8002a10 <_vfiprintf_r+0x20>
 8002aca:	4b4f      	ldr	r3, [pc, #316]	; (8002c08 <_vfiprintf_r+0x218>)
 8002acc:	429c      	cmp	r4, r3
 8002ace:	bf08      	it	eq
 8002ad0:	68f4      	ldreq	r4, [r6, #12]
 8002ad2:	e79d      	b.n	8002a10 <_vfiprintf_r+0x20>
 8002ad4:	4621      	mov	r1, r4
 8002ad6:	4630      	mov	r0, r6
 8002ad8:	f7ff fc70 	bl	80023bc <__swsetup_r>
 8002adc:	2800      	cmp	r0, #0
 8002ade:	d09d      	beq.n	8002a1c <_vfiprintf_r+0x2c>
 8002ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae4:	b01d      	add	sp, #116	; 0x74
 8002ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002aea:	46a8      	mov	r8, r5
 8002aec:	e7a2      	b.n	8002a34 <_vfiprintf_r+0x44>
 8002aee:	4a44      	ldr	r2, [pc, #272]	; (8002c00 <_vfiprintf_r+0x210>)
 8002af0:	4645      	mov	r5, r8
 8002af2:	1a80      	subs	r0, r0, r2
 8002af4:	fa0b f000 	lsl.w	r0, fp, r0
 8002af8:	4318      	orrs	r0, r3
 8002afa:	9004      	str	r0, [sp, #16]
 8002afc:	e7be      	b.n	8002a7c <_vfiprintf_r+0x8c>
 8002afe:	9a03      	ldr	r2, [sp, #12]
 8002b00:	1d11      	adds	r1, r2, #4
 8002b02:	6812      	ldr	r2, [r2, #0]
 8002b04:	9103      	str	r1, [sp, #12]
 8002b06:	2a00      	cmp	r2, #0
 8002b08:	db01      	blt.n	8002b0e <_vfiprintf_r+0x11e>
 8002b0a:	9207      	str	r2, [sp, #28]
 8002b0c:	e004      	b.n	8002b18 <_vfiprintf_r+0x128>
 8002b0e:	4252      	negs	r2, r2
 8002b10:	f043 0302 	orr.w	r3, r3, #2
 8002b14:	9207      	str	r2, [sp, #28]
 8002b16:	9304      	str	r3, [sp, #16]
 8002b18:	f898 3000 	ldrb.w	r3, [r8]
 8002b1c:	2b2e      	cmp	r3, #46	; 0x2e
 8002b1e:	d10e      	bne.n	8002b3e <_vfiprintf_r+0x14e>
 8002b20:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002b24:	2b2a      	cmp	r3, #42	; 0x2a
 8002b26:	d138      	bne.n	8002b9a <_vfiprintf_r+0x1aa>
 8002b28:	9b03      	ldr	r3, [sp, #12]
 8002b2a:	f108 0802 	add.w	r8, r8, #2
 8002b2e:	1d1a      	adds	r2, r3, #4
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	9203      	str	r2, [sp, #12]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bfb8      	it	lt
 8002b38:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b3c:	9305      	str	r3, [sp, #20]
 8002b3e:	4d33      	ldr	r5, [pc, #204]	; (8002c0c <_vfiprintf_r+0x21c>)
 8002b40:	2203      	movs	r2, #3
 8002b42:	f898 1000 	ldrb.w	r1, [r8]
 8002b46:	4628      	mov	r0, r5
 8002b48:	f000 fa9a 	bl	8003080 <memchr>
 8002b4c:	b140      	cbz	r0, 8002b60 <_vfiprintf_r+0x170>
 8002b4e:	2340      	movs	r3, #64	; 0x40
 8002b50:	1b40      	subs	r0, r0, r5
 8002b52:	fa03 f000 	lsl.w	r0, r3, r0
 8002b56:	9b04      	ldr	r3, [sp, #16]
 8002b58:	f108 0801 	add.w	r8, r8, #1
 8002b5c:	4303      	orrs	r3, r0
 8002b5e:	9304      	str	r3, [sp, #16]
 8002b60:	f898 1000 	ldrb.w	r1, [r8]
 8002b64:	2206      	movs	r2, #6
 8002b66:	482a      	ldr	r0, [pc, #168]	; (8002c10 <_vfiprintf_r+0x220>)
 8002b68:	f108 0701 	add.w	r7, r8, #1
 8002b6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b70:	f000 fa86 	bl	8003080 <memchr>
 8002b74:	2800      	cmp	r0, #0
 8002b76:	d037      	beq.n	8002be8 <_vfiprintf_r+0x1f8>
 8002b78:	4b26      	ldr	r3, [pc, #152]	; (8002c14 <_vfiprintf_r+0x224>)
 8002b7a:	bb1b      	cbnz	r3, 8002bc4 <_vfiprintf_r+0x1d4>
 8002b7c:	9b03      	ldr	r3, [sp, #12]
 8002b7e:	3307      	adds	r3, #7
 8002b80:	f023 0307 	bic.w	r3, r3, #7
 8002b84:	3308      	adds	r3, #8
 8002b86:	9303      	str	r3, [sp, #12]
 8002b88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b8a:	444b      	add	r3, r9
 8002b8c:	9309      	str	r3, [sp, #36]	; 0x24
 8002b8e:	e750      	b.n	8002a32 <_vfiprintf_r+0x42>
 8002b90:	fb05 3202 	mla	r2, r5, r2, r3
 8002b94:	2001      	movs	r0, #1
 8002b96:	4688      	mov	r8, r1
 8002b98:	e78a      	b.n	8002ab0 <_vfiprintf_r+0xc0>
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	250a      	movs	r5, #10
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	f108 0801 	add.w	r8, r8, #1
 8002ba4:	9305      	str	r3, [sp, #20]
 8002ba6:	4640      	mov	r0, r8
 8002ba8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002bac:	3a30      	subs	r2, #48	; 0x30
 8002bae:	2a09      	cmp	r2, #9
 8002bb0:	d903      	bls.n	8002bba <_vfiprintf_r+0x1ca>
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d0c3      	beq.n	8002b3e <_vfiprintf_r+0x14e>
 8002bb6:	9105      	str	r1, [sp, #20]
 8002bb8:	e7c1      	b.n	8002b3e <_vfiprintf_r+0x14e>
 8002bba:	fb05 2101 	mla	r1, r5, r1, r2
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	4680      	mov	r8, r0
 8002bc2:	e7f0      	b.n	8002ba6 <_vfiprintf_r+0x1b6>
 8002bc4:	ab03      	add	r3, sp, #12
 8002bc6:	9300      	str	r3, [sp, #0]
 8002bc8:	4622      	mov	r2, r4
 8002bca:	4b13      	ldr	r3, [pc, #76]	; (8002c18 <_vfiprintf_r+0x228>)
 8002bcc:	a904      	add	r1, sp, #16
 8002bce:	4630      	mov	r0, r6
 8002bd0:	f3af 8000 	nop.w
 8002bd4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002bd8:	4681      	mov	r9, r0
 8002bda:	d1d5      	bne.n	8002b88 <_vfiprintf_r+0x198>
 8002bdc:	89a3      	ldrh	r3, [r4, #12]
 8002bde:	065b      	lsls	r3, r3, #25
 8002be0:	f53f af7e 	bmi.w	8002ae0 <_vfiprintf_r+0xf0>
 8002be4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002be6:	e77d      	b.n	8002ae4 <_vfiprintf_r+0xf4>
 8002be8:	ab03      	add	r3, sp, #12
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	4622      	mov	r2, r4
 8002bee:	4b0a      	ldr	r3, [pc, #40]	; (8002c18 <_vfiprintf_r+0x228>)
 8002bf0:	a904      	add	r1, sp, #16
 8002bf2:	4630      	mov	r0, r6
 8002bf4:	f000 f888 	bl	8002d08 <_printf_i>
 8002bf8:	e7ec      	b.n	8002bd4 <_vfiprintf_r+0x1e4>
 8002bfa:	bf00      	nop
 8002bfc:	08003228 	.word	0x08003228
 8002c00:	08003268 	.word	0x08003268
 8002c04:	08003248 	.word	0x08003248
 8002c08:	08003208 	.word	0x08003208
 8002c0c:	0800326e 	.word	0x0800326e
 8002c10:	08003272 	.word	0x08003272
 8002c14:	00000000 	.word	0x00000000
 8002c18:	080029cb 	.word	0x080029cb

08002c1c <_printf_common>:
 8002c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c20:	4691      	mov	r9, r2
 8002c22:	461f      	mov	r7, r3
 8002c24:	688a      	ldr	r2, [r1, #8]
 8002c26:	690b      	ldr	r3, [r1, #16]
 8002c28:	4606      	mov	r6, r0
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	bfb8      	it	lt
 8002c2e:	4613      	movlt	r3, r2
 8002c30:	f8c9 3000 	str.w	r3, [r9]
 8002c34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c38:	460c      	mov	r4, r1
 8002c3a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c3e:	b112      	cbz	r2, 8002c46 <_printf_common+0x2a>
 8002c40:	3301      	adds	r3, #1
 8002c42:	f8c9 3000 	str.w	r3, [r9]
 8002c46:	6823      	ldr	r3, [r4, #0]
 8002c48:	0699      	lsls	r1, r3, #26
 8002c4a:	bf42      	ittt	mi
 8002c4c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002c50:	3302      	addmi	r3, #2
 8002c52:	f8c9 3000 	strmi.w	r3, [r9]
 8002c56:	6825      	ldr	r5, [r4, #0]
 8002c58:	f015 0506 	ands.w	r5, r5, #6
 8002c5c:	d107      	bne.n	8002c6e <_printf_common+0x52>
 8002c5e:	f104 0a19 	add.w	sl, r4, #25
 8002c62:	68e3      	ldr	r3, [r4, #12]
 8002c64:	f8d9 2000 	ldr.w	r2, [r9]
 8002c68:	1a9b      	subs	r3, r3, r2
 8002c6a:	42ab      	cmp	r3, r5
 8002c6c:	dc29      	bgt.n	8002cc2 <_printf_common+0xa6>
 8002c6e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002c72:	6822      	ldr	r2, [r4, #0]
 8002c74:	3300      	adds	r3, #0
 8002c76:	bf18      	it	ne
 8002c78:	2301      	movne	r3, #1
 8002c7a:	0692      	lsls	r2, r2, #26
 8002c7c:	d42e      	bmi.n	8002cdc <_printf_common+0xc0>
 8002c7e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c82:	4639      	mov	r1, r7
 8002c84:	4630      	mov	r0, r6
 8002c86:	47c0      	blx	r8
 8002c88:	3001      	adds	r0, #1
 8002c8a:	d021      	beq.n	8002cd0 <_printf_common+0xb4>
 8002c8c:	6823      	ldr	r3, [r4, #0]
 8002c8e:	68e5      	ldr	r5, [r4, #12]
 8002c90:	f003 0306 	and.w	r3, r3, #6
 8002c94:	2b04      	cmp	r3, #4
 8002c96:	bf18      	it	ne
 8002c98:	2500      	movne	r5, #0
 8002c9a:	f8d9 2000 	ldr.w	r2, [r9]
 8002c9e:	f04f 0900 	mov.w	r9, #0
 8002ca2:	bf08      	it	eq
 8002ca4:	1aad      	subeq	r5, r5, r2
 8002ca6:	68a3      	ldr	r3, [r4, #8]
 8002ca8:	6922      	ldr	r2, [r4, #16]
 8002caa:	bf08      	it	eq
 8002cac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	bfc4      	itt	gt
 8002cb4:	1a9b      	subgt	r3, r3, r2
 8002cb6:	18ed      	addgt	r5, r5, r3
 8002cb8:	341a      	adds	r4, #26
 8002cba:	454d      	cmp	r5, r9
 8002cbc:	d11a      	bne.n	8002cf4 <_printf_common+0xd8>
 8002cbe:	2000      	movs	r0, #0
 8002cc0:	e008      	b.n	8002cd4 <_printf_common+0xb8>
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	4652      	mov	r2, sl
 8002cc6:	4639      	mov	r1, r7
 8002cc8:	4630      	mov	r0, r6
 8002cca:	47c0      	blx	r8
 8002ccc:	3001      	adds	r0, #1
 8002cce:	d103      	bne.n	8002cd8 <_printf_common+0xbc>
 8002cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cd8:	3501      	adds	r5, #1
 8002cda:	e7c2      	b.n	8002c62 <_printf_common+0x46>
 8002cdc:	2030      	movs	r0, #48	; 0x30
 8002cde:	18e1      	adds	r1, r4, r3
 8002ce0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002ce4:	1c5a      	adds	r2, r3, #1
 8002ce6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002cea:	4422      	add	r2, r4
 8002cec:	3302      	adds	r3, #2
 8002cee:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002cf2:	e7c4      	b.n	8002c7e <_printf_common+0x62>
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	4622      	mov	r2, r4
 8002cf8:	4639      	mov	r1, r7
 8002cfa:	4630      	mov	r0, r6
 8002cfc:	47c0      	blx	r8
 8002cfe:	3001      	adds	r0, #1
 8002d00:	d0e6      	beq.n	8002cd0 <_printf_common+0xb4>
 8002d02:	f109 0901 	add.w	r9, r9, #1
 8002d06:	e7d8      	b.n	8002cba <_printf_common+0x9e>

08002d08 <_printf_i>:
 8002d08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d0c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002d10:	460c      	mov	r4, r1
 8002d12:	7e09      	ldrb	r1, [r1, #24]
 8002d14:	b085      	sub	sp, #20
 8002d16:	296e      	cmp	r1, #110	; 0x6e
 8002d18:	4617      	mov	r7, r2
 8002d1a:	4606      	mov	r6, r0
 8002d1c:	4698      	mov	r8, r3
 8002d1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002d20:	f000 80b3 	beq.w	8002e8a <_printf_i+0x182>
 8002d24:	d822      	bhi.n	8002d6c <_printf_i+0x64>
 8002d26:	2963      	cmp	r1, #99	; 0x63
 8002d28:	d036      	beq.n	8002d98 <_printf_i+0x90>
 8002d2a:	d80a      	bhi.n	8002d42 <_printf_i+0x3a>
 8002d2c:	2900      	cmp	r1, #0
 8002d2e:	f000 80b9 	beq.w	8002ea4 <_printf_i+0x19c>
 8002d32:	2958      	cmp	r1, #88	; 0x58
 8002d34:	f000 8083 	beq.w	8002e3e <_printf_i+0x136>
 8002d38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d3c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002d40:	e032      	b.n	8002da8 <_printf_i+0xa0>
 8002d42:	2964      	cmp	r1, #100	; 0x64
 8002d44:	d001      	beq.n	8002d4a <_printf_i+0x42>
 8002d46:	2969      	cmp	r1, #105	; 0x69
 8002d48:	d1f6      	bne.n	8002d38 <_printf_i+0x30>
 8002d4a:	6820      	ldr	r0, [r4, #0]
 8002d4c:	6813      	ldr	r3, [r2, #0]
 8002d4e:	0605      	lsls	r5, r0, #24
 8002d50:	f103 0104 	add.w	r1, r3, #4
 8002d54:	d52a      	bpl.n	8002dac <_printf_i+0xa4>
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	6011      	str	r1, [r2, #0]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	da03      	bge.n	8002d66 <_printf_i+0x5e>
 8002d5e:	222d      	movs	r2, #45	; 0x2d
 8002d60:	425b      	negs	r3, r3
 8002d62:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002d66:	486f      	ldr	r0, [pc, #444]	; (8002f24 <_printf_i+0x21c>)
 8002d68:	220a      	movs	r2, #10
 8002d6a:	e039      	b.n	8002de0 <_printf_i+0xd8>
 8002d6c:	2973      	cmp	r1, #115	; 0x73
 8002d6e:	f000 809d 	beq.w	8002eac <_printf_i+0x1a4>
 8002d72:	d808      	bhi.n	8002d86 <_printf_i+0x7e>
 8002d74:	296f      	cmp	r1, #111	; 0x6f
 8002d76:	d020      	beq.n	8002dba <_printf_i+0xb2>
 8002d78:	2970      	cmp	r1, #112	; 0x70
 8002d7a:	d1dd      	bne.n	8002d38 <_printf_i+0x30>
 8002d7c:	6823      	ldr	r3, [r4, #0]
 8002d7e:	f043 0320 	orr.w	r3, r3, #32
 8002d82:	6023      	str	r3, [r4, #0]
 8002d84:	e003      	b.n	8002d8e <_printf_i+0x86>
 8002d86:	2975      	cmp	r1, #117	; 0x75
 8002d88:	d017      	beq.n	8002dba <_printf_i+0xb2>
 8002d8a:	2978      	cmp	r1, #120	; 0x78
 8002d8c:	d1d4      	bne.n	8002d38 <_printf_i+0x30>
 8002d8e:	2378      	movs	r3, #120	; 0x78
 8002d90:	4865      	ldr	r0, [pc, #404]	; (8002f28 <_printf_i+0x220>)
 8002d92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002d96:	e055      	b.n	8002e44 <_printf_i+0x13c>
 8002d98:	6813      	ldr	r3, [r2, #0]
 8002d9a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d9e:	1d19      	adds	r1, r3, #4
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	6011      	str	r1, [r2, #0]
 8002da4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002da8:	2301      	movs	r3, #1
 8002daa:	e08c      	b.n	8002ec6 <_printf_i+0x1be>
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002db2:	6011      	str	r1, [r2, #0]
 8002db4:	bf18      	it	ne
 8002db6:	b21b      	sxthne	r3, r3
 8002db8:	e7cf      	b.n	8002d5a <_printf_i+0x52>
 8002dba:	6813      	ldr	r3, [r2, #0]
 8002dbc:	6825      	ldr	r5, [r4, #0]
 8002dbe:	1d18      	adds	r0, r3, #4
 8002dc0:	6010      	str	r0, [r2, #0]
 8002dc2:	0628      	lsls	r0, r5, #24
 8002dc4:	d501      	bpl.n	8002dca <_printf_i+0xc2>
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	e002      	b.n	8002dd0 <_printf_i+0xc8>
 8002dca:	0668      	lsls	r0, r5, #25
 8002dcc:	d5fb      	bpl.n	8002dc6 <_printf_i+0xbe>
 8002dce:	881b      	ldrh	r3, [r3, #0]
 8002dd0:	296f      	cmp	r1, #111	; 0x6f
 8002dd2:	bf14      	ite	ne
 8002dd4:	220a      	movne	r2, #10
 8002dd6:	2208      	moveq	r2, #8
 8002dd8:	4852      	ldr	r0, [pc, #328]	; (8002f24 <_printf_i+0x21c>)
 8002dda:	2100      	movs	r1, #0
 8002ddc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002de0:	6865      	ldr	r5, [r4, #4]
 8002de2:	2d00      	cmp	r5, #0
 8002de4:	60a5      	str	r5, [r4, #8]
 8002de6:	f2c0 8095 	blt.w	8002f14 <_printf_i+0x20c>
 8002dea:	6821      	ldr	r1, [r4, #0]
 8002dec:	f021 0104 	bic.w	r1, r1, #4
 8002df0:	6021      	str	r1, [r4, #0]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d13d      	bne.n	8002e72 <_printf_i+0x16a>
 8002df6:	2d00      	cmp	r5, #0
 8002df8:	f040 808e 	bne.w	8002f18 <_printf_i+0x210>
 8002dfc:	4665      	mov	r5, ip
 8002dfe:	2a08      	cmp	r2, #8
 8002e00:	d10b      	bne.n	8002e1a <_printf_i+0x112>
 8002e02:	6823      	ldr	r3, [r4, #0]
 8002e04:	07db      	lsls	r3, r3, #31
 8002e06:	d508      	bpl.n	8002e1a <_printf_i+0x112>
 8002e08:	6923      	ldr	r3, [r4, #16]
 8002e0a:	6862      	ldr	r2, [r4, #4]
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	bfde      	ittt	le
 8002e10:	2330      	movle	r3, #48	; 0x30
 8002e12:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e16:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002e1a:	ebac 0305 	sub.w	r3, ip, r5
 8002e1e:	6123      	str	r3, [r4, #16]
 8002e20:	f8cd 8000 	str.w	r8, [sp]
 8002e24:	463b      	mov	r3, r7
 8002e26:	aa03      	add	r2, sp, #12
 8002e28:	4621      	mov	r1, r4
 8002e2a:	4630      	mov	r0, r6
 8002e2c:	f7ff fef6 	bl	8002c1c <_printf_common>
 8002e30:	3001      	adds	r0, #1
 8002e32:	d14d      	bne.n	8002ed0 <_printf_i+0x1c8>
 8002e34:	f04f 30ff 	mov.w	r0, #4294967295
 8002e38:	b005      	add	sp, #20
 8002e3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e3e:	4839      	ldr	r0, [pc, #228]	; (8002f24 <_printf_i+0x21c>)
 8002e40:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002e44:	6813      	ldr	r3, [r2, #0]
 8002e46:	6821      	ldr	r1, [r4, #0]
 8002e48:	1d1d      	adds	r5, r3, #4
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	6015      	str	r5, [r2, #0]
 8002e4e:	060a      	lsls	r2, r1, #24
 8002e50:	d50b      	bpl.n	8002e6a <_printf_i+0x162>
 8002e52:	07ca      	lsls	r2, r1, #31
 8002e54:	bf44      	itt	mi
 8002e56:	f041 0120 	orrmi.w	r1, r1, #32
 8002e5a:	6021      	strmi	r1, [r4, #0]
 8002e5c:	b91b      	cbnz	r3, 8002e66 <_printf_i+0x15e>
 8002e5e:	6822      	ldr	r2, [r4, #0]
 8002e60:	f022 0220 	bic.w	r2, r2, #32
 8002e64:	6022      	str	r2, [r4, #0]
 8002e66:	2210      	movs	r2, #16
 8002e68:	e7b7      	b.n	8002dda <_printf_i+0xd2>
 8002e6a:	064d      	lsls	r5, r1, #25
 8002e6c:	bf48      	it	mi
 8002e6e:	b29b      	uxthmi	r3, r3
 8002e70:	e7ef      	b.n	8002e52 <_printf_i+0x14a>
 8002e72:	4665      	mov	r5, ip
 8002e74:	fbb3 f1f2 	udiv	r1, r3, r2
 8002e78:	fb02 3311 	mls	r3, r2, r1, r3
 8002e7c:	5cc3      	ldrb	r3, [r0, r3]
 8002e7e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002e82:	460b      	mov	r3, r1
 8002e84:	2900      	cmp	r1, #0
 8002e86:	d1f5      	bne.n	8002e74 <_printf_i+0x16c>
 8002e88:	e7b9      	b.n	8002dfe <_printf_i+0xf6>
 8002e8a:	6813      	ldr	r3, [r2, #0]
 8002e8c:	6825      	ldr	r5, [r4, #0]
 8002e8e:	1d18      	adds	r0, r3, #4
 8002e90:	6961      	ldr	r1, [r4, #20]
 8002e92:	6010      	str	r0, [r2, #0]
 8002e94:	0628      	lsls	r0, r5, #24
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	d501      	bpl.n	8002e9e <_printf_i+0x196>
 8002e9a:	6019      	str	r1, [r3, #0]
 8002e9c:	e002      	b.n	8002ea4 <_printf_i+0x19c>
 8002e9e:	066a      	lsls	r2, r5, #25
 8002ea0:	d5fb      	bpl.n	8002e9a <_printf_i+0x192>
 8002ea2:	8019      	strh	r1, [r3, #0]
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	4665      	mov	r5, ip
 8002ea8:	6123      	str	r3, [r4, #16]
 8002eaa:	e7b9      	b.n	8002e20 <_printf_i+0x118>
 8002eac:	6813      	ldr	r3, [r2, #0]
 8002eae:	1d19      	adds	r1, r3, #4
 8002eb0:	6011      	str	r1, [r2, #0]
 8002eb2:	681d      	ldr	r5, [r3, #0]
 8002eb4:	6862      	ldr	r2, [r4, #4]
 8002eb6:	2100      	movs	r1, #0
 8002eb8:	4628      	mov	r0, r5
 8002eba:	f000 f8e1 	bl	8003080 <memchr>
 8002ebe:	b108      	cbz	r0, 8002ec4 <_printf_i+0x1bc>
 8002ec0:	1b40      	subs	r0, r0, r5
 8002ec2:	6060      	str	r0, [r4, #4]
 8002ec4:	6863      	ldr	r3, [r4, #4]
 8002ec6:	6123      	str	r3, [r4, #16]
 8002ec8:	2300      	movs	r3, #0
 8002eca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ece:	e7a7      	b.n	8002e20 <_printf_i+0x118>
 8002ed0:	6923      	ldr	r3, [r4, #16]
 8002ed2:	462a      	mov	r2, r5
 8002ed4:	4639      	mov	r1, r7
 8002ed6:	4630      	mov	r0, r6
 8002ed8:	47c0      	blx	r8
 8002eda:	3001      	adds	r0, #1
 8002edc:	d0aa      	beq.n	8002e34 <_printf_i+0x12c>
 8002ede:	6823      	ldr	r3, [r4, #0]
 8002ee0:	079b      	lsls	r3, r3, #30
 8002ee2:	d413      	bmi.n	8002f0c <_printf_i+0x204>
 8002ee4:	68e0      	ldr	r0, [r4, #12]
 8002ee6:	9b03      	ldr	r3, [sp, #12]
 8002ee8:	4298      	cmp	r0, r3
 8002eea:	bfb8      	it	lt
 8002eec:	4618      	movlt	r0, r3
 8002eee:	e7a3      	b.n	8002e38 <_printf_i+0x130>
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	464a      	mov	r2, r9
 8002ef4:	4639      	mov	r1, r7
 8002ef6:	4630      	mov	r0, r6
 8002ef8:	47c0      	blx	r8
 8002efa:	3001      	adds	r0, #1
 8002efc:	d09a      	beq.n	8002e34 <_printf_i+0x12c>
 8002efe:	3501      	adds	r5, #1
 8002f00:	68e3      	ldr	r3, [r4, #12]
 8002f02:	9a03      	ldr	r2, [sp, #12]
 8002f04:	1a9b      	subs	r3, r3, r2
 8002f06:	42ab      	cmp	r3, r5
 8002f08:	dcf2      	bgt.n	8002ef0 <_printf_i+0x1e8>
 8002f0a:	e7eb      	b.n	8002ee4 <_printf_i+0x1dc>
 8002f0c:	2500      	movs	r5, #0
 8002f0e:	f104 0919 	add.w	r9, r4, #25
 8002f12:	e7f5      	b.n	8002f00 <_printf_i+0x1f8>
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1ac      	bne.n	8002e72 <_printf_i+0x16a>
 8002f18:	7803      	ldrb	r3, [r0, #0]
 8002f1a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f1e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f22:	e76c      	b.n	8002dfe <_printf_i+0xf6>
 8002f24:	08003279 	.word	0x08003279
 8002f28:	0800328a 	.word	0x0800328a

08002f2c <_sbrk_r>:
 8002f2c:	b538      	push	{r3, r4, r5, lr}
 8002f2e:	2300      	movs	r3, #0
 8002f30:	4c05      	ldr	r4, [pc, #20]	; (8002f48 <_sbrk_r+0x1c>)
 8002f32:	4605      	mov	r5, r0
 8002f34:	4608      	mov	r0, r1
 8002f36:	6023      	str	r3, [r4, #0]
 8002f38:	f7fd fb1c 	bl	8000574 <_sbrk>
 8002f3c:	1c43      	adds	r3, r0, #1
 8002f3e:	d102      	bne.n	8002f46 <_sbrk_r+0x1a>
 8002f40:	6823      	ldr	r3, [r4, #0]
 8002f42:	b103      	cbz	r3, 8002f46 <_sbrk_r+0x1a>
 8002f44:	602b      	str	r3, [r5, #0]
 8002f46:	bd38      	pop	{r3, r4, r5, pc}
 8002f48:	200001ec 	.word	0x200001ec

08002f4c <__sread>:
 8002f4c:	b510      	push	{r4, lr}
 8002f4e:	460c      	mov	r4, r1
 8002f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f54:	f000 f8a4 	bl	80030a0 <_read_r>
 8002f58:	2800      	cmp	r0, #0
 8002f5a:	bfab      	itete	ge
 8002f5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002f5e:	89a3      	ldrhlt	r3, [r4, #12]
 8002f60:	181b      	addge	r3, r3, r0
 8002f62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002f66:	bfac      	ite	ge
 8002f68:	6563      	strge	r3, [r4, #84]	; 0x54
 8002f6a:	81a3      	strhlt	r3, [r4, #12]
 8002f6c:	bd10      	pop	{r4, pc}

08002f6e <__swrite>:
 8002f6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f72:	461f      	mov	r7, r3
 8002f74:	898b      	ldrh	r3, [r1, #12]
 8002f76:	4605      	mov	r5, r0
 8002f78:	05db      	lsls	r3, r3, #23
 8002f7a:	460c      	mov	r4, r1
 8002f7c:	4616      	mov	r6, r2
 8002f7e:	d505      	bpl.n	8002f8c <__swrite+0x1e>
 8002f80:	2302      	movs	r3, #2
 8002f82:	2200      	movs	r2, #0
 8002f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f88:	f000 f868 	bl	800305c <_lseek_r>
 8002f8c:	89a3      	ldrh	r3, [r4, #12]
 8002f8e:	4632      	mov	r2, r6
 8002f90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002f94:	81a3      	strh	r3, [r4, #12]
 8002f96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f9a:	463b      	mov	r3, r7
 8002f9c:	4628      	mov	r0, r5
 8002f9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fa2:	f000 b817 	b.w	8002fd4 <_write_r>

08002fa6 <__sseek>:
 8002fa6:	b510      	push	{r4, lr}
 8002fa8:	460c      	mov	r4, r1
 8002faa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fae:	f000 f855 	bl	800305c <_lseek_r>
 8002fb2:	1c43      	adds	r3, r0, #1
 8002fb4:	89a3      	ldrh	r3, [r4, #12]
 8002fb6:	bf15      	itete	ne
 8002fb8:	6560      	strne	r0, [r4, #84]	; 0x54
 8002fba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002fbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002fc2:	81a3      	strheq	r3, [r4, #12]
 8002fc4:	bf18      	it	ne
 8002fc6:	81a3      	strhne	r3, [r4, #12]
 8002fc8:	bd10      	pop	{r4, pc}

08002fca <__sclose>:
 8002fca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fce:	f000 b813 	b.w	8002ff8 <_close_r>
	...

08002fd4 <_write_r>:
 8002fd4:	b538      	push	{r3, r4, r5, lr}
 8002fd6:	4605      	mov	r5, r0
 8002fd8:	4608      	mov	r0, r1
 8002fda:	4611      	mov	r1, r2
 8002fdc:	2200      	movs	r2, #0
 8002fde:	4c05      	ldr	r4, [pc, #20]	; (8002ff4 <_write_r+0x20>)
 8002fe0:	6022      	str	r2, [r4, #0]
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	f7fd fa79 	bl	80004da <_write>
 8002fe8:	1c43      	adds	r3, r0, #1
 8002fea:	d102      	bne.n	8002ff2 <_write_r+0x1e>
 8002fec:	6823      	ldr	r3, [r4, #0]
 8002fee:	b103      	cbz	r3, 8002ff2 <_write_r+0x1e>
 8002ff0:	602b      	str	r3, [r5, #0]
 8002ff2:	bd38      	pop	{r3, r4, r5, pc}
 8002ff4:	200001ec 	.word	0x200001ec

08002ff8 <_close_r>:
 8002ff8:	b538      	push	{r3, r4, r5, lr}
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	4c05      	ldr	r4, [pc, #20]	; (8003014 <_close_r+0x1c>)
 8002ffe:	4605      	mov	r5, r0
 8003000:	4608      	mov	r0, r1
 8003002:	6023      	str	r3, [r4, #0]
 8003004:	f7fd fa85 	bl	8000512 <_close>
 8003008:	1c43      	adds	r3, r0, #1
 800300a:	d102      	bne.n	8003012 <_close_r+0x1a>
 800300c:	6823      	ldr	r3, [r4, #0]
 800300e:	b103      	cbz	r3, 8003012 <_close_r+0x1a>
 8003010:	602b      	str	r3, [r5, #0]
 8003012:	bd38      	pop	{r3, r4, r5, pc}
 8003014:	200001ec 	.word	0x200001ec

08003018 <_fstat_r>:
 8003018:	b538      	push	{r3, r4, r5, lr}
 800301a:	2300      	movs	r3, #0
 800301c:	4c06      	ldr	r4, [pc, #24]	; (8003038 <_fstat_r+0x20>)
 800301e:	4605      	mov	r5, r0
 8003020:	4608      	mov	r0, r1
 8003022:	4611      	mov	r1, r2
 8003024:	6023      	str	r3, [r4, #0]
 8003026:	f7fd fa7f 	bl	8000528 <_fstat>
 800302a:	1c43      	adds	r3, r0, #1
 800302c:	d102      	bne.n	8003034 <_fstat_r+0x1c>
 800302e:	6823      	ldr	r3, [r4, #0]
 8003030:	b103      	cbz	r3, 8003034 <_fstat_r+0x1c>
 8003032:	602b      	str	r3, [r5, #0]
 8003034:	bd38      	pop	{r3, r4, r5, pc}
 8003036:	bf00      	nop
 8003038:	200001ec 	.word	0x200001ec

0800303c <_isatty_r>:
 800303c:	b538      	push	{r3, r4, r5, lr}
 800303e:	2300      	movs	r3, #0
 8003040:	4c05      	ldr	r4, [pc, #20]	; (8003058 <_isatty_r+0x1c>)
 8003042:	4605      	mov	r5, r0
 8003044:	4608      	mov	r0, r1
 8003046:	6023      	str	r3, [r4, #0]
 8003048:	f7fd fa7d 	bl	8000546 <_isatty>
 800304c:	1c43      	adds	r3, r0, #1
 800304e:	d102      	bne.n	8003056 <_isatty_r+0x1a>
 8003050:	6823      	ldr	r3, [r4, #0]
 8003052:	b103      	cbz	r3, 8003056 <_isatty_r+0x1a>
 8003054:	602b      	str	r3, [r5, #0]
 8003056:	bd38      	pop	{r3, r4, r5, pc}
 8003058:	200001ec 	.word	0x200001ec

0800305c <_lseek_r>:
 800305c:	b538      	push	{r3, r4, r5, lr}
 800305e:	4605      	mov	r5, r0
 8003060:	4608      	mov	r0, r1
 8003062:	4611      	mov	r1, r2
 8003064:	2200      	movs	r2, #0
 8003066:	4c05      	ldr	r4, [pc, #20]	; (800307c <_lseek_r+0x20>)
 8003068:	6022      	str	r2, [r4, #0]
 800306a:	461a      	mov	r2, r3
 800306c:	f7fd fa75 	bl	800055a <_lseek>
 8003070:	1c43      	adds	r3, r0, #1
 8003072:	d102      	bne.n	800307a <_lseek_r+0x1e>
 8003074:	6823      	ldr	r3, [r4, #0]
 8003076:	b103      	cbz	r3, 800307a <_lseek_r+0x1e>
 8003078:	602b      	str	r3, [r5, #0]
 800307a:	bd38      	pop	{r3, r4, r5, pc}
 800307c:	200001ec 	.word	0x200001ec

08003080 <memchr>:
 8003080:	b510      	push	{r4, lr}
 8003082:	b2c9      	uxtb	r1, r1
 8003084:	4402      	add	r2, r0
 8003086:	4290      	cmp	r0, r2
 8003088:	4603      	mov	r3, r0
 800308a:	d101      	bne.n	8003090 <memchr+0x10>
 800308c:	2300      	movs	r3, #0
 800308e:	e003      	b.n	8003098 <memchr+0x18>
 8003090:	781c      	ldrb	r4, [r3, #0]
 8003092:	3001      	adds	r0, #1
 8003094:	428c      	cmp	r4, r1
 8003096:	d1f6      	bne.n	8003086 <memchr+0x6>
 8003098:	4618      	mov	r0, r3
 800309a:	bd10      	pop	{r4, pc}

0800309c <__malloc_lock>:
 800309c:	4770      	bx	lr

0800309e <__malloc_unlock>:
 800309e:	4770      	bx	lr

080030a0 <_read_r>:
 80030a0:	b538      	push	{r3, r4, r5, lr}
 80030a2:	4605      	mov	r5, r0
 80030a4:	4608      	mov	r0, r1
 80030a6:	4611      	mov	r1, r2
 80030a8:	2200      	movs	r2, #0
 80030aa:	4c05      	ldr	r4, [pc, #20]	; (80030c0 <_read_r+0x20>)
 80030ac:	6022      	str	r2, [r4, #0]
 80030ae:	461a      	mov	r2, r3
 80030b0:	f7fd f9f6 	bl	80004a0 <_read>
 80030b4:	1c43      	adds	r3, r0, #1
 80030b6:	d102      	bne.n	80030be <_read_r+0x1e>
 80030b8:	6823      	ldr	r3, [r4, #0]
 80030ba:	b103      	cbz	r3, 80030be <_read_r+0x1e>
 80030bc:	602b      	str	r3, [r5, #0]
 80030be:	bd38      	pop	{r3, r4, r5, pc}
 80030c0:	200001ec 	.word	0x200001ec

080030c4 <_init>:
 80030c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030c6:	bf00      	nop
 80030c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030ca:	bc08      	pop	{r3}
 80030cc:	469e      	mov	lr, r3
 80030ce:	4770      	bx	lr

080030d0 <_fini>:
 80030d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030d2:	bf00      	nop
 80030d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030d6:	bc08      	pop	{r3}
 80030d8:	469e      	mov	lr, r3
 80030da:	4770      	bx	lr
