/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [31:0] celloutsig_0_7z;
  wire [25:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_12z;
  wire [17:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [23:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [23:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[36] | ~(in_data[4]);
  assign celloutsig_0_5z = celloutsig_0_1z | ~(in_data[60]);
  assign celloutsig_0_6z = celloutsig_0_5z | ~(celloutsig_0_1z);
  assign celloutsig_0_1z = in_data[92] | ~(in_data[79]);
  assign celloutsig_1_3z = in_data[142] | ~(celloutsig_1_2z[2]);
  assign celloutsig_1_5z = celloutsig_1_3z | ~(in_data[130]);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_1_8z = celloutsig_1_0z[1] | ~(celloutsig_1_2z[0]);
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  reg [7:0] _10_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 8'h00;
    else _10_ <= celloutsig_1_12z[8:1];
  assign out_data[135:128] = _10_;
  assign celloutsig_0_3z = - { in_data[40:39], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_19z = - { in_data[162:157], celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_4z = - celloutsig_0_3z[3:1];
  assign celloutsig_0_7z = - { in_data[11:4], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_11z = - celloutsig_0_7z[30:26];
  assign celloutsig_0_19z = - { _00_[7:1], celloutsig_0_2z };
  assign celloutsig_0_20z = - celloutsig_0_11z[3:1];
  assign celloutsig_1_0z = - in_data[132:107];
  assign celloutsig_1_2z = - celloutsig_1_0z[20:17];
  assign celloutsig_1_4z = - in_data[188:165];
  assign celloutsig_1_6z = - { celloutsig_1_4z[20:11], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_12z = - celloutsig_1_6z[15:6];
  assign { out_data[113:96], out_data[39:32], out_data[2:0] } = { celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
