vendor_name = ModelSim
source_file = 1, C:/Users/ajayb/QuartusProjects/First_Project/And_Gate.vhd
source_file = 1, C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Block.bdf
source_file = 1, C:/Users/ajayb/QuartusProjects/First_Project/And_Gate_Test_Bench.vhd
source_file = 1, And_Gate_Verilog.v
source_file = 1, And_Gate_Verilog_testbench.v
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/ajayb/QuartusProjects/First_Project/db/First_Project.cbx.xml
design_name = hard_block
design_name = AND_GATE
instance = comp, \C~output\, C~output, AND_GATE, 1
instance = comp, \A~input\, A~input, AND_GATE, 1
instance = comp, \B~input\, B~input, AND_GATE, 1
instance = comp, \C~0\, C~0, AND_GATE, 1
