static inline unsigned long F_1 ( unsigned long V_1 )\r\n{\r\n#ifdef F_2\r\nvoid * V_2 = F_3 ( V_1 >> V_3 ) ;\r\nreturn ( unsigned long ) V_2 + ( V_1 & ~ V_4 ) ;\r\n#else\r\nreturn F_4 ( V_1 ) ;\r\n#endif\r\n}\r\nstatic inline void F_5 ( unsigned long V_2 )\r\n{\r\n#ifdef F_2\r\nF_6 ( ( void * ) V_2 ) ;\r\n#endif\r\n}\r\nstatic inline void F_7 ( unsigned long V_5 )\r\n{\r\n__asm__("mcr p15, 1, %0, c15, c9, 3" : : "r" (addr));\r\n}\r\nstatic inline void F_8 ( unsigned long V_6 , unsigned long V_7 )\r\n{\r\nunsigned long va_start , va_end , V_8 ;\r\nF_9 ( ( V_6 ^ V_7 ) >> V_3 ) ;\r\nva_start = F_1 ( V_6 ) ;\r\nva_end = va_start + ( V_7 - V_6 ) ;\r\nF_10 ( V_8 ) ;\r\n__asm__("mcr p15, 1, %0, c15, c9, 4\n\t"\r\n"mcr p15, 1, %1, c15, c9, 5"\r\n: : "r" (va_start), "r" (va_end));\r\nF_11 ( V_8 ) ;\r\nF_5 ( va_start ) ;\r\n}\r\nstatic inline void F_12 ( unsigned long V_5 )\r\n{\r\n__asm__("mcr p15, 1, %0, c15, c10, 3" : : "r" (addr));\r\n}\r\nstatic inline void F_13 ( unsigned long V_5 )\r\n{\r\n__asm__("mcr p15, 1, %0, c15, c11, 3" : : "r" (addr));\r\n}\r\nstatic inline void F_14 ( unsigned long V_6 , unsigned long V_7 )\r\n{\r\nunsigned long va_start , va_end , V_8 ;\r\nF_9 ( ( V_6 ^ V_7 ) >> V_3 ) ;\r\nva_start = F_1 ( V_6 ) ;\r\nva_end = va_start + ( V_7 - V_6 ) ;\r\nF_10 ( V_8 ) ;\r\n__asm__("mcr p15, 1, %0, c15, c11, 4\n\t"\r\n"mcr p15, 1, %1, c15, c11, 5"\r\n: : "r" (va_start), "r" (va_end));\r\nF_11 ( V_8 ) ;\r\nF_5 ( va_start ) ;\r\n}\r\nstatic inline void F_15 ( void )\r\n{\r\n__asm__("mcr p15, 1, %0, c15, c11, 0" : : "r" (0));\r\n}\r\nstatic unsigned long F_16 ( unsigned long V_6 , unsigned long V_7 )\r\n{\r\nunsigned long V_9 ;\r\nF_9 ( V_6 & ( V_10 - 1 ) ) ;\r\nF_9 ( V_7 & ( V_10 - 1 ) ) ;\r\nV_9 = V_7 ;\r\nif ( V_9 > V_6 + V_11 )\r\nV_9 = V_6 + V_11 ;\r\nif ( V_9 > ( V_6 | ( V_12 - 1 ) ) + 1 )\r\nV_9 = ( V_6 | ( V_12 - 1 ) ) + 1 ;\r\nreturn V_9 ;\r\n}\r\nstatic void F_17 ( unsigned long V_6 , unsigned long V_7 )\r\n{\r\nif ( V_6 & ( V_10 - 1 ) ) {\r\nF_12 ( V_6 & ~ ( V_10 - 1 ) ) ;\r\nV_6 = ( V_6 | ( V_10 - 1 ) ) + 1 ;\r\n}\r\nif ( V_6 < V_7 && V_7 & ( V_10 - 1 ) ) {\r\nF_12 ( V_7 & ~ ( V_10 - 1 ) ) ;\r\nV_7 &= ~ ( V_10 - 1 ) ;\r\n}\r\nwhile ( V_6 < V_7 ) {\r\nunsigned long V_9 = F_16 ( V_6 , V_7 ) ;\r\nF_14 ( V_6 , V_9 - V_10 ) ;\r\nV_6 = V_9 ;\r\n}\r\nF_18 () ;\r\n}\r\nstatic void F_19 ( unsigned long V_6 , unsigned long V_7 )\r\n{\r\nif ( ! V_13 ) {\r\nV_6 &= ~ ( V_10 - 1 ) ;\r\nV_7 = ( V_7 + V_10 - 1 ) & ~ ( V_10 - 1 ) ;\r\nwhile ( V_6 != V_7 ) {\r\nunsigned long V_9 = F_16 ( V_6 , V_7 ) ;\r\nF_8 ( V_6 , V_9 - V_10 ) ;\r\nV_6 = V_9 ;\r\n}\r\n}\r\nF_18 () ;\r\n}\r\nstatic void F_20 ( unsigned long V_6 , unsigned long V_7 )\r\n{\r\nV_6 &= ~ ( V_10 - 1 ) ;\r\nV_7 = ( V_7 + V_10 - 1 ) & ~ ( V_10 - 1 ) ;\r\nwhile ( V_6 != V_7 ) {\r\nunsigned long V_9 = F_16 ( V_6 , V_7 ) ;\r\nif ( ! V_13 )\r\nF_8 ( V_6 , V_9 - V_10 ) ;\r\nF_14 ( V_6 , V_9 - V_10 ) ;\r\nV_6 = V_9 ;\r\n}\r\nF_18 () ;\r\n}\r\nstatic int T_1 F_21 ( void )\r\n{\r\nT_2 V_14 ;\r\nV_14 = F_22 () ;\r\nif ( V_14 & V_15 ) {\r\nunsigned long V_8 ;\r\nF_10 ( V_8 ) ;\r\nF_23 () ;\r\nF_24 ( V_14 & ~ V_15 ) ;\r\nF_11 ( V_8 ) ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_25 ( void )\r\n{\r\nT_2 V_14 ;\r\nV_14 = F_22 () ;\r\nF_24 ( V_14 | V_15 ) ;\r\n}\r\nstatic void T_1 F_26 ( void )\r\n{\r\n__asm__("mcr p15, 0, %0, c7, c5, 0" : : "r" (0));\r\n}\r\nstatic int T_1 F_27 ( void )\r\n{\r\nT_2 V_14 ;\r\nV_14 = F_22 () ;\r\nif ( V_14 & V_16 ) {\r\nF_24 ( V_14 & ~ V_16 ) ;\r\nF_26 () ;\r\nreturn 1 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void T_1 F_28 ( void )\r\n{\r\nT_2 V_14 ;\r\nV_14 = F_22 () ;\r\nF_24 ( V_14 | V_16 ) ;\r\n}\r\nstatic inline T_2 F_29 ( void )\r\n{\r\nT_2 V_17 ;\r\n__asm__("mrc p15, 1, %0, c15, c1, 0" : "=r" (u));\r\nreturn V_17 ;\r\n}\r\nstatic inline void F_30 ( T_2 V_17 )\r\n{\r\n__asm__("mcr p15, 1, %0, c15, c1, 0" : : "r" (u));\r\n}\r\nstatic void T_1 F_31 ( void )\r\n{\r\nT_2 V_17 ;\r\nV_17 = F_29 () ;\r\nif ( ! ( V_17 & 0x01000000 ) ) {\r\nF_32 ( V_18 L_1 ) ;\r\nF_30 ( V_17 | 0x01000000 ) ;\r\n}\r\n}\r\nstatic void T_1 F_33 ( void )\r\n{\r\nT_2 V_17 ;\r\nV_17 = F_29 () ;\r\nif ( ! ( V_17 & 0x00400000 ) ) {\r\nint V_19 , V_20 ;\r\nF_32 ( V_18 L_2 ) ;\r\nV_20 = F_21 () ;\r\nV_19 = F_27 () ;\r\nF_15 () ;\r\nF_30 ( V_17 | 0x00400000 ) ;\r\nif ( V_19 )\r\nF_28 () ;\r\nif ( V_20 )\r\nF_25 () ;\r\n}\r\n}\r\nvoid T_1 F_34 ( int V_21 )\r\n{\r\nV_13 = V_21 ;\r\nF_31 () ;\r\nV_22 . V_23 = F_17 ;\r\nV_22 . V_24 = F_19 ;\r\nV_22 . V_25 = F_20 ;\r\nV_22 . V_26 = F_15 ;\r\nF_33 () ;\r\nF_32 ( V_18 L_3 ,\r\nV_13 ? L_4 : L_5 ) ;\r\n}
