0.6
2019.2
Nov  6 2019
21:57:16
E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/rf_test/rf_test.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/rf_test/rf_test.srcs/sources_1/imports/new/Reg_File.v,1701795139,verilog,,E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/rf_test/rf_test.srcs/sources_1/imports/new/test_Reg_File.v,E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/macro.vh,Reg_File,,,../../../../../riscv/riscv.srcs/sources_1/new,,,,,
E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/rf_test/rf_test.srcs/sources_1/imports/new/test_Reg_File.v,1702213580,verilog,,,E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/macro.vh,Reg_File_tb,,,../../../../../riscv/riscv.srcs/sources_1/new,,,,,
E:/MAYU/Documents/A-Colt-Crossing-a-River/ComputerCompositionandArchitecture/HWend/riscv/riscv.srcs/sources_1/new/macro.vh,1702209916,verilog,,,,,,,,,,,,
