#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\PDS\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: MICROSO-UNG0F87
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Oct 29 17:24:30 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 3)] | Port iic_sda has been placed at location V20, whose type is share pin.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SFP_TX_DISABLE0} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {SFP_TX_DISABLE0} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {SFP_TX_DISABLE1} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {SFP_TX_DISABLE1} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {ad_clk} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {ad_clk} LOC=Y10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 10)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 12)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 13)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {eth_rst_n} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 17)] | Port eth_rst_n has been placed at location B20, whose type is share pin.
Executing : def_port {eth_rst_n} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {eth_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 18)] | Port eth_tx_ctl has been placed at location B18, whose type is share pin.
Executing : def_port {eth_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {eth_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {eth_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {eth_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE
Executing : def_port {eth_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {eth_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 21)] | Port eth_txd[1] has been placed at location D17, whose type is share pin.
Executing : def_port {eth_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {eth_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 22)] | Port eth_txd[2] has been placed at location C18, whose type is share pin.
Executing : def_port {eth_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {eth_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 23)] | Port eth_txd[3] has been placed at location A18, whose type is share pin.
Executing : def_port {eth_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=12 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 24)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 29)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 30)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 31)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 33)] | Port iic_scl has been placed at location V19, whose type is share pin.
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 35)] | Port pix_clk has been placed at location M22, whose type is share pin.
Executing : def_port {pix_clk} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 36)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 41)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 42)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 43)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {ad_data[0]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[0]} LOC=T11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[1]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[1]} LOC=R11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[2]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[2]} LOC=Y12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[3]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[3]} LOC=W12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[4]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[4]} LOC=U12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[5]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[5]} LOC=T12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[6]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[6]} LOC=U10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[7]} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[7]} LOC=T10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 53)] Object 'b_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 54)] Object 'b_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 55)] Object 'b_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {eth_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {eth_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {eth_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {eth_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {eth_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {eth_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {eth_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {eth_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {eth_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 69)] Object 'g_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 70)] Object 'g_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 71)] | Port g_in[2] has been placed at location W18, whose type is share pin.
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 72)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 73)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 74)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 77)] Object 'hs_in' is dangling, which has no connection. it will be ignored.
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {key_in} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {key_in} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_in_2} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 79)] | Port key_in_2 has been placed at location H20, whose type is share pin.
Executing : def_port {key_in_2} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {key_udp_send} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 80)] | Port key_udp_send has been placed at location J19, whose type is share pin.
Executing : def_port {key_udp_send} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 81)] | Port pixclk_in has been placed at location AA12, whose type is share pin.
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 82)] Object 'r_in[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 83)] Object 'r_in[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 84)] Object 'r_in[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/device_map/hsst_top.pcf(line number: 90)] | Port rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_3/iGopDrm, insts:2.
I: Infer CARRY group, base inst: adc_fft_top_inst_1/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_3/iGopDrm, insts:2.
I: Infer CARRY group, base inst: freq_fifo_1/U_ipml_fifo_fifo_16x256/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: hsst_data_inst/U_ipml_fifo_fifo_eth/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: real_fifo/U_ipml_fifo_fifo_16x256/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll to PLL_158_303.
Mapping instance hsst_test_dut_top_inst/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst to HSST_88_340.
Phase 1.1 1st GP placement started.
Design Utilization : 21%.
Wirelength after clock region global placement is 85021.
1st GP placement takes 11.03 sec.

Phase 1.2 Clock placement started.
Mapping instance free_clk_ibufg/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_9/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_11/gopclkbufg to USCM_84_112.
Mapping instance pll_1_inst/u_pll_e3/goppll to PLL_158_179.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_113.
Mapping instance clkbufg_8/gopclkbufg to USCM_84_114.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_115.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_116.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_10/gopclkbufg to USCM_84_117.
Clock placement takes 0.97 sec.

Pre global placement takes 13.78 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst SFP_TX_DISABLE0_obuf/opit_1 on IOL_227_374.
Placed fixed group with base inst SFP_TX_DISABLE1_obuf/opit_1 on IOL_247_373.
Placed fixed group with base inst ad_clk_obuf/opit_1 on IOL_123_5.
Placed fixed group with base inst ad_data_ibuf[0]/opit_1 on IOL_187_5.
Placed fixed group with base inst ad_data_ibuf[1]/opit_1 on IOL_187_6.
Placed fixed group with base inst ad_data_ibuf[2]/opit_1 on IOL_155_5.
Placed fixed group with base inst ad_data_ibuf[3]/opit_1 on IOL_155_6.
Placed fixed group with base inst ad_data_ibuf[4]/opit_1 on IOL_171_5.
Placed fixed group with base inst ad_data_ibuf[5]/opit_1 on IOL_171_6.
Placed fixed group with base inst ad_data_ibuf[6]/opit_1 on IOL_115_5.
Placed fixed group with base inst ad_data_ibuf[7]/opit_1 on IOL_115_6.
Placed fixed group with base inst b_in_ibuf[3]/opit_1 on IOL_215_5.
Placed fixed group with base inst b_in_ibuf[4]/opit_1 on IOL_215_6.
Placed fixed group with base inst b_in_ibuf[5]/opit_1 on IOL_203_5.
Placed fixed group with base inst b_in_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst b_in_ibuf[7]/opit_1 on IOL_223_5.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst de_in_ibuf/opit_1 on IOL_219_5.
Placed fixed group with base inst de_out_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst eth_rst_n_obuf/opit_1 on IOL_319_374.
Placed fixed group with base inst eth_rxc_ibuf/opit_1 on IOL_243_374.
Placed fixed group with base inst eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/gateigddr_IOL on IOL_75_374.
Placed fixed group with base inst eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr2/gateigddr_IOL on IOL_75_373.
Placed fixed group with base inst eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr3/gateigddr_IOL on IOL_251_373.
Placed fixed group with base inst eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr4/gateigddr_IOL on IOL_251_374.
Placed fixed group with base inst eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr5/gateigddr_IOL on IOL_71_373.
Placed fixed group with base inst eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/opit_1_IOL on IOL_311_374.
Placed fixed group with base inst eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft2/opit_1_IOL on IOL_311_373.
Placed fixed group with base inst eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft3/opit_1_IOL on IOL_323_373.
Placed fixed group with base inst eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/opit_1_IOL on IOL_323_374.
Placed fixed group with base inst eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/opit_1_IOL on IOL_299_373.
Placed fixed group with base inst eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft6/opit_1_IOL on IOL_299_374.
Placed fixed group with base inst free_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst g_in_ibuf[2]/opit_1 on IOL_319_5.
Placed fixed group with base inst g_in_ibuf[3]/opit_1 on IOL_243_5.
Placed fixed group with base inst g_in_ibuf[4]/opit_1 on IOL_227_6.
Placed fixed group with base inst g_in_ibuf[5]/opit_1 on IOL_227_5.
Placed fixed group with base inst g_in_ibuf[6]/opit_1 on IOL_283_5.
Placed fixed group with base inst g_in_ibuf[7]/opit_1 on IOL_283_6.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1 on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1 on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1 on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1 on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1 on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1 on IOL_327_241.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst key_in_2_ibuf/opit_1 on IOL_327_261.
Placed fixed group with base inst key_in_ibuf/opit_1 on IOL_327_365.
Placed fixed group with base inst key_udp_send_ibuf/opit_1 on IOL_327_262.
Placed fixed group with base inst ms72xx_ctl_inst.iic_sda_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst ms72xx_ctl_inst.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst pix_clk_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst pixclk_in_ibuf/opit_1 on IOL_163_6.
Placed fixed group with base inst r_in_ibuf[3]/opit_1 on IOL_291_5.
Placed fixed group with base inst r_in_ibuf[4]/opit_1 on IOL_275_6.
Placed fixed group with base inst r_in_ibuf[5]/opit_1 on IOL_275_5.
Placed fixed group with base inst r_in_ibuf[6]/opit_1 on IOL_199_6.
Placed fixed group with base inst r_in_ibuf[7]/opit_1 on IOL_199_5.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1 on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1 on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1 on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1 on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1 on IOL_327_273.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst vs_in_ibuf/opit_1 on IOL_211_5.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_113.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_8/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_9/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_10/gopclkbufg on USCM_84_117.
Placed fixed instance clkbufg_11/gopclkbufg on USCM_84_112.
Placed fixed instance eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/goppll on PLL_158_303.
Placed fixed instance free_clk_ibufg/gopclkbufg on USCM_84_108.
Placed fixed instance hsst_test_dut_top_inst/U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst on HSST_88_340.
Placed fixed instance pll_1_inst/u_pll_e3/goppll on PLL_158_179.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.08 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -3164.
	12 iterations finished.
	Final slack 840.
Super clustering done.
Design Utilization : 21%.
2nd GP placement takes 7.92 sec.

Wirelength after global placement is 72487.
Global placement takes 8.00 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 107186.
Macro cell placement takes 0.03 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -3164.
	12 iterations finished.
	Final slack 840.
Super clustering done.
Design Utilization : 21%.
3rd GP placement takes 6.69 sec.

Wirelength after post global placement is 85745.
Post global placement takes 6.75 sec.

Phase 4 Legalization started.
The average distance in LP is 1.287738.
Wirelength after legalization is 99576.
Legalization takes 0.92 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 2273.
Replication placement takes 0.64 sec.

Wirelength after replication placement is 99576.
Phase 5.2 DP placement started.
Legalized cost 2273.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.52 sec.

Wirelength after detailed placement is 99576.
Timing-driven detailed placement takes 1.17 sec.

Worst slack is 2273, TNS after placement is 0.
Placement done.
Total placement takes 34.17 sec.
Finished placement. (CPU time elapsed 0h:00m:34s)

Routing started.
Building routing graph takes 2.08 sec.
Worst slack is 2273, TNS before global route is 0.
Processing design graph takes 0.73 sec.
Total memory for routing:
	124.092699 M.
Total nets for routing : 15710.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 85 nets, it takes 0.06 sec.
Unrouted nets 135 at the end of iteration 0.
Unrouted nets 100 at the end of iteration 1.
Unrouted nets 76 at the end of iteration 2.
Unrouted nets 51 at the end of iteration 3.
Unrouted nets 55 at the end of iteration 4.
Unrouted nets 41 at the end of iteration 5.
Unrouted nets 33 at the end of iteration 6.
Unrouted nets 27 at the end of iteration 7.
Unrouted nets 28 at the end of iteration 8.
Unrouted nets 19 at the end of iteration 9.
Unrouted nets 18 at the end of iteration 10.
Unrouted nets 16 at the end of iteration 11.
Unrouted nets 16 at the end of iteration 12.
Unrouted nets 13 at the end of iteration 13.
Unrouted nets 13 at the end of iteration 14.
Unrouted nets 8 at the end of iteration 15.
Unrouted nets 10 at the end of iteration 16.
Unrouted nets 12 at the end of iteration 17.
Unrouted nets 9 at the end of iteration 18.
Unrouted nets 6 at the end of iteration 19.
Unrouted nets 7 at the end of iteration 20.
Unrouted nets 5 at the end of iteration 21.
Unrouted nets 5 at the end of iteration 22.
Unrouted nets 8 at the end of iteration 23.
Unrouted nets 5 at the end of iteration 24.
Unrouted nets 4 at the end of iteration 25.
Unrouted nets 6 at the end of iteration 26.
Unrouted nets 9 at the end of iteration 27.
Unrouted nets 6 at the end of iteration 28.
Unrouted nets 5 at the end of iteration 29.
Unrouted nets 3 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 3 at the end of iteration 32.
Unrouted nets 3 at the end of iteration 33.
Unrouted nets 4 at the end of iteration 34.
Unrouted nets 3 at the end of iteration 35.
Unrouted nets 3 at the end of iteration 36.
Unrouted nets 3 at the end of iteration 37.
Unrouted nets 3 at the end of iteration 38.
Unrouted nets 3 at the end of iteration 39.
Unrouted nets 3 at the end of iteration 40.
Unrouted nets 3 at the end of iteration 41.
Unrouted nets 3 at the end of iteration 42.
Unrouted nets 3 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Unrouted nets 2 at the end of iteration 50.
Unrouted nets 2 at the end of iteration 51.
Unrouted nets 2 at the end of iteration 52.
Unrouted nets 2 at the end of iteration 53.
Unrouted nets 2 at the end of iteration 54.
Unrouted nets 2 at the end of iteration 55.
Unrouted nets 2 at the end of iteration 56.
Unrouted nets 2 at the end of iteration 57.
Unrouted nets 2 at the end of iteration 58.
Unrouted nets 2 at the end of iteration 59.
Unrouted nets 2 at the end of iteration 60.
Unrouted nets 2 at the end of iteration 61.
Unrouted nets 2 at the end of iteration 62.
Unrouted nets 2 at the end of iteration 63.
Unrouted nets 1 at the end of iteration 64.
Unrouted nets 1 at the end of iteration 65.
Unrouted nets 1 at the end of iteration 66.
Unrouted nets 1 at the end of iteration 67.
Unrouted nets 1 at the end of iteration 68.
Unrouted nets 1 at the end of iteration 69.
Unrouted nets 1 at the end of iteration 70.
Unrouted nets 1 at the end of iteration 71.
Unrouted nets 1 at the end of iteration 72.
Unrouted nets 1 at the end of iteration 73.
Unrouted nets 1 at the end of iteration 74.
Unrouted nets 1 at the end of iteration 75.
Unrouted nets 1 at the end of iteration 76.
Unrouted nets 1 at the end of iteration 77.
Unrouted nets 1 at the end of iteration 78.
Unrouted nets 1 at the end of iteration 79.
Unrouted nets 1 at the end of iteration 80.
Unrouted nets 1 at the end of iteration 81.
Unrouted nets 1 at the end of iteration 82.
Unrouted nets 1 at the end of iteration 83.
Unrouted nets 1 at the end of iteration 84.
Unrouted nets 1 at the end of iteration 85.
Unrouted nets 1 at the end of iteration 86.
Unrouted nets 1 at the end of iteration 87.
Unrouted nets 1 at the end of iteration 88.
Unrouted nets 1 at the end of iteration 89.
Unrouted nets 1 at the end of iteration 90.
Unrouted nets 1 at the end of iteration 91.
Unrouted nets 1 at the end of iteration 92.
Unrouted nets 1 at the end of iteration 93.
Unrouted nets 1 at the end of iteration 94.
Unrouted nets 0 at the end of iteration 95.
Global Routing step 2 processed 328 nets, it takes 2.19 sec.
Unrouted nets 193 at the end of iteration 0.
Unrouted nets 97 at the end of iteration 1.
Unrouted nets 49 at the end of iteration 2.
Unrouted nets 42 at the end of iteration 3.
Unrouted nets 35 at the end of iteration 4.
Unrouted nets 31 at the end of iteration 5.
Unrouted nets 23 at the end of iteration 6.
Unrouted nets 18 at the end of iteration 7.
Unrouted nets 13 at the end of iteration 8.
Unrouted nets 15 at the end of iteration 9.
Unrouted nets 10 at the end of iteration 10.
Unrouted nets 11 at the end of iteration 11.
Unrouted nets 10 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 1 at the end of iteration 14.
Unrouted nets 1 at the end of iteration 15.
Unrouted nets 1 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 3 at the end of iteration 18.
Unrouted nets 0 at the end of iteration 19.
Global Routing step 3 processed 458 nets, it takes 4.69 sec.
Global routing takes 6.98 sec.
Total 17784 subnets.
    forward max bucket size 33753 , backward 3221.
        Unrouted nets 11349 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.984375 sec.
    forward max bucket size 4389 , backward 3885.
        Unrouted nets 8197 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.171875 sec.
    forward max bucket size 4323 , backward 3188.
        Unrouted nets 5870 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.796875 sec.
    forward max bucket size 3016 , backward 3866.
        Unrouted nets 4535 at the end of iteration 3.
    route iteration 3, CPU time elapsed 1.640625 sec.
    forward max bucket size 2078 , backward 3525.
        Unrouted nets 3444 at the end of iteration 4.
    route iteration 4, CPU time elapsed 1.234375 sec.
    forward max bucket size 4040 , backward 2823.
        Unrouted nets 2687 at the end of iteration 5.
    route iteration 5, CPU time elapsed 1.078125 sec.
    forward max bucket size 2209 , backward 2259.
        Unrouted nets 2319 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.390625 sec.
    forward max bucket size 1561 , backward 1849.
        Unrouted nets 1748 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.406250 sec.
    forward max bucket size 1108 , backward 1177.
        Unrouted nets 1298 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.234375 sec.
    forward max bucket size 2204 , backward 1938.
        Unrouted nets 1001 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.109375 sec.
    forward max bucket size 1298 , backward 1368.
        Unrouted nets 696 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.140625 sec.
    forward max bucket size 2673 , backward 2240.
        Unrouted nets 528 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.156250 sec.
    forward max bucket size 304 , backward 190.
        Unrouted nets 395 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.109375 sec.
    forward max bucket size 304 , backward 189.
        Unrouted nets 276 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.093750 sec.
    forward max bucket size 213 , backward 150.
        Unrouted nets 215 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.062500 sec.
    forward max bucket size 1124 , backward 1342.
        Unrouted nets 168 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.062500 sec.
    forward max bucket size 1332 , backward 1486.
        Unrouted nets 157 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.062500 sec.
    forward max bucket size 35 , backward 56.
        Unrouted nets 118 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.062500 sec.
    forward max bucket size 99 , backward 61.
        Unrouted nets 88 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.062500 sec.
    forward max bucket size 47 , backward 54.
        Unrouted nets 85 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.078125 sec.
    forward max bucket size 2383 , backward 2491.
        Unrouted nets 51 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.062500 sec.
    forward max bucket size 48 , backward 55.
        Unrouted nets 21 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 103 , backward 28.
        Unrouted nets 20 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 28.
        Unrouted nets 12 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 22.
        Unrouted nets 6 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.046875 sec.
    forward max bucket size 20 , backward 26.
        Unrouted nets 3 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.046875 sec.
    forward max bucket size 20 , backward 14.
        Unrouted nets 4 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.046875 sec.
    forward max bucket size 15 , backward 14.
        Unrouted nets 4 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 5 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.046875 sec.
    forward max bucket size 14 , backward 11.
        Unrouted nets 8 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.078125 sec.
    forward max bucket size 14 , backward 14.
        Unrouted nets 11 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.046875 sec.
    forward max bucket size 20 , backward 17.
        Unrouted nets 4 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.046875 sec.
    forward max bucket size 11 , backward 12.
        Unrouted nets 2 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.046875 sec.
    forward max bucket size 25 , backward 24.
        Unrouted nets 0 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.031250 sec.
Detailed routing takes 33 iterations
C: Route-2036: The clock path from dram_ctrl_inst/N254/gateop:Z to dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm:CLKB[0] is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to clkbufg_10/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_5/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from hsst_ad_inst/N20/gateop:Z to adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[0]/opit_0_L5Q:CLK is routed by SRB.
C: Route-2036: The clock path from free_clk_ibuf/opit_1:OUT to key1_cnt_time[0]/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 15.25 sec.
Start fix hold violation.
Build tmp routing results takes 0.12 sec.
Timing analysis takes 1.27 sec.
Hold violation fix iter 0 takes 0.88 sec, total_step_forward 128295.
Incremental timing analysis takes 1.08 sec.
Hold violation fix iter 1 takes 0.11 sec, total_step_forward 1452.
Incremental timing analysis takes 1.05 sec.
Hold violation fix iter 2 takes 0.05 sec, total_step_forward 495.
Incremental timing analysis takes 1.08 sec.
Hold violation fix iter 3 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 4 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 6.64 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 1.08 sec.
Used SRB routing arc is 134275.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 33.58 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 42       | 84            | 50                 
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 1648     | 6450          | 26                 
|   FF                     | 4493     | 38700         | 12                 
|   LUT                    | 5408     | 25800         | 21                 
|   LUT-FF pairs           | 2468     | 25800         | 10                 
| Use of CLMS              | 1027     | 4250          | 25                 
|   FF                     | 2269     | 25500         | 9                  
|   LUT                    | 3247     | 17000         | 20                 
|   LUT-FF pairs           | 1231     | 17000         | 8                  
|   Distributed RAM        | 292      | 17000         | 2                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 94       | 134           | 71                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 1116     | 6672          | 17                 
| Use of HSST              | 1        | 1             | 100                
| Use of IO                | 80       | 296           | 28                 
|   IOBD                   | 19       | 64            | 30                 
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 3        | 8             | 38                 
|   IOBS_LR                | 36       | 161           | 23                 
|   IOBS_TB                | 21       | 56            | 38                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 80       | 400           | 20                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 2        | 5             | 40                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 12       | 30            | 40                 
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:33s)
Design 'hsst_top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:01m:24s)
Action pnr: Real time elapsed is 0h:1m:42s
Action pnr: CPU time elapsed is 0h:1m:25s
Action pnr: Process CPU time elapsed is 0h:1m:25s
Current time: Tue Oct 29 17:26:10 2024
Action pnr: Peak memory pool usage is 1,260 MB
