# axi4lite-directmapped-cache
AXI4-Lite Direct-Mapped Cache â€” SystemVerilog design of a parameterizable direct-mapped CPU cache with full AXI4-Lite read/write channel support, tag and valid-bit management, automatic hit/miss handling, and a verification testbench to measure AMAT improvements.
