#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 19 15:27:36 2024
# Process ID: 18116
# Current directory: D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33676 D:\ComputerScience\hitcs\hitcs\CPU_design\lab5\lab5\lab5.xpr
# Log file: D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/vivado.log
# Journal file: D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.xpr
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes {D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/branch_judgment.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/cpu.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/FullAdder.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/regfile.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/inst_decoder_v2.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/mux.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/ALU.v}
import_files -norecurse {D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/branch_judgment.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/cpu.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/FullAdder.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/regfile.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/inst_decoder_v2.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/mux.v D:/ComputerScience/hitcs/hitcs/CPU_design/lab_5/lab5/lab5/lab5.srcs/sources_1/new/ALU.v}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/ComputerScience/hitcs/hitcs/CPU_design/lab5/lab5/lab5.srcs/sim_1/imports/lab4/tb_behav.wcfg
source tb.tcl
run 10 ms
close_sim
