
[Device]
Family = lc4k;
PartNumber = LC4256ZE-5TN100C;
Package = 100TQFP;
PartType = LC4256ZE;
Speed = -5.8;
Operating_condition = COM;
Status = Production;

[Revision]
Parent = lc4k256e.lci;
Design = ;
DATE = 05/10/2010;
TIME = 11:26:52;
Source_Format = Schematic_VHDL;
Synthesis = Synplify;

[IGNORE ASSIGNMENTS]

[CLEAR ASSIGNMENTS]
Pin_Assignments = YES;
Pin_Keep_Block = NO;
Pin_Keep_Segment = NO;
Group_Assignments = YES;
Macrocell_Assignments = YES;
Macrocell_Keep_Block = NO;
Macrocell_Keep_Segment = NO;
Pin_Reservation = YES;
Timing_Constraints = NO;
IO_Types = YES;
All_Device_Constraints = YES;

[BACKANNOTATE ASSIGNMENTS]

[GLOBAL CONSTRAINTS]

[LOCATION ASSIGNMENTS]
layer = OFF;

[GROUP ASSIGNMENTS]
layer = OFF;

[RESOURCE RESERVATIONS]
layer = OFF;

[FITTER REPORT FORMAT]

[POWER]

[SOURCE CONSTRAINT OPTION]

[HARDWARE DEVICE OPTIONS]

[Fast Bypass]

[OSM Bypass]

[INPUT REGISTERS]

[NETLIST/DELAY FORMAT]

[IO TYPES]
layer = OFF;

[PULLUP]

[SLEWRATE]

[LOCATION ASSIGNMENTS LIST]

[RESOURCE RESERVATIONS LIST]

[Pin attributes list]

[Timing Analyzer]

[PLL Assignments]

[opt global constraints list]

[Explorer User Settings]

[individual constraints list]

[global constraints list]

[WAKEUP CONSTRAINTS LIST]

[Attributes list setting]

[Global Constraints Process Update]

[pin lock limitation]

[VHDL synplify constraints]

[VHDL spectrum constraints]

[verilog synplify constraints]

[verilog spectrum constraints]

[VHDL synplify constraints list]

[VHDL spectrum constraints list]

[verilog synplify constraints list]

[verilog spectrum constraints list]

[Dual Function Macrocell]

[Explorer Results]

[Power Guard]

[ORP Bypass]

[Register Powerup]
