# -->START EXCLUDE FROM EXTERNAL
#**********************************************************************
#                                                                      *
#                          INTEL CONFIDENTIAL                          *
#                                                                      *
#  Copyright (c) 2016 Intel Corporation All Rights Reserved.           *
#  The source code contained or described herein and all documents     *
#  related to the source code ("Material") are owned by Intel          *
#  Corporation or its suppliers or licensors. Title to the Material    *
#  remains with Intel Corporation or its suppliers and licensors. The  *
#  Material contains trade secrets and proprietary and confidential    *
#  information of Intel or its suppliers and licensors. The Material   *
#  is protected by worldwide copyright and trade secret laws and treaty*
#  provisions. No part of the Material may be used, copied, reproduced,*
#  modified, published, uploaded, posted, transmitted, distributed, or *
#  disclosed in any way without Intel’s prior express written          *
#  permission.                                                         *
#                                                                      *
#  No license under any patent, copyright, trade secret or other       *
#  intellectual property right is granted to or conferred upon you by  *
#  disclosure or delivery of the Materials, either expressly, by       *
#  implication, inducement, estoppel or otherwise. Any license under   *
#  such intellectual property rights must be express and approved by   *
#  Intel in writing.                                                   *
#                                                                      *
# **********************************************************************

#-------------------------------------------------------------------------------
# Sunrise Point LP (SPT-LP)
#-------------------------------------------------------------------------------

SPT-LP_ACCUM_OPI-PLL_MMIO_ADDRESS=0xE358
SPT-LP_ACCUM_OPI-PLL__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_OPI-PLL__METHOD=DIFF
SPT-LP_ACCUM_OPI-PLL__DESCRIPTION=OPI PLL is active (On)

SPT-LP_ACCUM_SATA-PLL_MMIO_ADDRESS=0xE34C
SPT-LP_ACCUM_SATA-PLL__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_SATA-PLL__METHOD=DIFF
SPT-LP_ACCUM_SATA-PLL__DESCRIPTION=SATA PLL is active (On)

SPT-LP_ACCUM_HD-AUDIO-PLL_MMIO_ADDRESS=0xE350
SPT-LP_ACCUM_HD-AUDIO-PLL__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_HD-AUDIO-PLL__METHOD=DIFF
SPT-LP_ACCUM_HD-AUDIO-PLL__DESCRIPTION=HD Audio PLL is active (On)

SPT-LP_ACCUM_USB2-PLL_MMIO_ADDRESS=0xE354
SPT-LP_ACCUM_USB2-PLL__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_USB2-PLL__METHOD=DIFF
SPT-LP_ACCUM_USB2-PLL__DESCRIPTION=USB2 PLL is active (On)

SPT-LP_ACCUM_USB3-PXP-Gen3_MMIO_ADDRESS=0xE348
SPT-LP_ACCUM_USB3-PXP-Gen3__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_USB3-PXP-Gen3__METHOD=DIFF
SPT-LP_ACCUM_USB3-PXP-Gen3__DESCRIPTION=USB3 PXP Gen3 PLL is active (On)

SPT-LP_ACCUM_ICLK-PLL1_MMIO_ADDRESS=0xE35C
SPT-LP_ACCUM_ICLK-PLL1__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_ICLK-PLL1__METHOD=DIFF
SPT-LP_ACCUM_ICLK-PLL1__DESCRIPTION=DPCLK PLL is active (On)

SPT-LP_ACCUM_ICLK-PLL2_MMIO_ADDRESS=0xE360
SPT-LP_ACCUM_ICLK-PLL2__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_ICLK-PLL2__METHOD=DIFF
SPT-LP_ACCUM_ICLK-PLL2__DESCRIPTION=BCLK PLL is active (On)

SPT-LP_ACCUM_MIPI-PLL_MMIO_ADDRESS=0xE364
SPT-LP_ACCUM_MIPI-PLL__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_MIPI-PLL__METHOD=DIFF
SPT-LP_ACCUM_MIPI-PLL__DESCRIPTION=MIPI PLL is active (On)

SPT-LP_ACCUM_USB3-PXP-Gen2_MMIO_ADDRESS=0xE368
SPT-LP_ACCUM_USB3-PXP-Gen2__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_USB3-PXP-Gen2__METHOD=DIFF
SPT-LP_ACCUM_USB3-PXP-Gen2__DESCRIPTION=USB3 PXP Gen2 PLL is active (On)

SPT-LP_ACCUM_USB2-PHY_MMIO_ADDRESS=0xE474
SPT-LP_ACCUM_USB2-PHY__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_USB2-PHY__METHOD=DIFF
SPT-LP_ACCUM_USB2-PHY__DESCRIPTION=Aggregate for all USB2 Phy lanes when either Tx or Rx side is active (On)

SPT-LP_ACCUM_OPI-DMI_MMIO_ADDRESS=0xE47C
SPT-LP_ACCUM_OPI-DMI__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_OPI-DMI__METHOD=DIFF
SPT-LP_ACCUM_OPI-DMI__DESCRIPTION=OPI is in active state (L0) not idle (L1)

SPT-LP_ACCUM_USB3_MMIO_ADDRESS=0xE484
SPT-LP_ACCUM_USB3__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_USB3__METHOD=DIFF
SPT-LP_ACCUM_USB3__DESCRIPTION=XHCI is not power gated

SPT-LP_ACCUM_CSME-CSE-HF_MMIO_ADDRESS=0xE4C4
SPT-LP_ACCUM_CSME-CSE-HF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_CSME-CSE-HF__METHOD=DIFF
SPT-LP_ACCUM_CSME-CSE-HF__DESCRIPTION=CSME MinuteIA is active on high freq clock (USB3 Gen2 PLL)

SPT-LP_ACCUM_CSME-CSE-LF_MMIO_ADDRESS=0xE4C8
SPT-LP_ACCUM_CSME-CSE-LF__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_CSME-CSE-LF__METHOD=DIFF
SPT-LP_ACCUM_CSME-CSE-LF__DESCRIPTION=CSME MinuteIA is active on low freq clock (Ring OSC)

SPT-LP_ACCUM_GBE_MMIO_ADDRESS=0xE480
SPT-LP_ACCUM_GBE__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_GBE__METHOD=DIFF
SPT-LP_ACCUM_GBE__DESCRIPTION=GbE is in active state (K0) not in K1

SPT-LP_ACCUM_USB3OTG_MMIO_ADDRESS=0xE488
SPT-LP_ACCUM_USB3OTG__CONSTANT-MASK=0xFFFFFFFF
SPT-LP_ACCUM_USB3OTG__METHOD=DIFF
SPT-LP_ACCUM_USB3OTG__DESCRIPTION=XDCI is not power gated (controller in active D0 state)

#-------------------------------------------------------------------------------
# Sunrise Point H (SPT-H)
#-------------------------------------------------------------------------------

SPT-H_ACCUM_OPI-PLL_MMIO_ADDRESS=0xE218
SPT-H_ACCUM_OPI-PLL__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_OPI-PLL__METHOD=DIFF
SPT-H_ACCUM_OPI-PLL__DESCRIPTION=OPI PLL is active (On)

SPT-H_ACCUM_SATA-PLL_MMIO_ADDRESS=0xE20C
SPT-H_ACCUM_SATA-PLL__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_SATA-PLL__METHOD=DIFF
SPT-H_ACCUM_SATA-PLL__DESCRIPTION=SATA PLL is active (On)

SPT-H_ACCUM_HD-AUDIO-PLL_MMIO_ADDRESS=0xE210
SPT-H_ACCUM_HD-AUDIO-PLL__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_HD-AUDIO-PLL__METHOD=DIFF
SPT-H_ACCUM_HD-AUDIO-PLL__DESCRIPTION=HD Audio PLL is active (On)

SPT-H_ACCUM_USB2-PLL_MMIO_ADDRESS=0xE214
SPT-H_ACCUM_USB2-PLL__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_USB2-PLL__METHOD=DIFF
SPT-H_ACCUM_USB2-PLL__DESCRIPTION=USB2 PLL is active (On)

SPT-H_ACCUM_USB3-PXP-Gen3_MMIO_ADDRESS=0xE208
SPT-H_ACCUM_USB3-PXP-Gen3__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_USB3-PXP-Gen3__METHOD=DIFF
SPT-H_ACCUM_USB3-PXP-Gen3__DESCRIPTION=USB3 PXP Gen3 PLL is active (On)

SPT-H_ACCUM_ICLK-PLL1_MMIO_ADDRESS=0xE21C
SPT-H_ACCUM_ICLK-PLL1__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_ICLK-PLL1__METHOD=DIFF
SPT-H_ACCUM_ICLK-PLL1__DESCRIPTION=DPCLK PLL is active (On)

SPT-H_ACCUM_ICLK-PLL2_MMIO_ADDRESS=0xE220
SPT-H_ACCUM_ICLK-PLL2__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_ICLK-PLL2__METHOD=DIFF
SPT-H_ACCUM_ICLK-PLL2__DESCRIPTION=BCLK PLL is active (On)

SPT-H_ACCUM_MIPI-PLL_MMIO_ADDRESS=0xE224
SPT-H_ACCUM_MIPI-PLL__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_MIPI-PLL__METHOD=DIFF
SPT-H_ACCUM_MIPI-PLL__DESCRIPTION=MIPI PLL is active (On)

SPT-H_ACCUM_USB3-PXP-Gen2_MMIO_ADDRESS=0xE228
SPT-H_ACCUM_USB3-PXP-Gen2__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_USB3-PXP-Gen2__METHOD=DIFF
SPT-H_ACCUM_USB3-PXP-Gen2__DESCRIPTION=USB3 PXP Gen2 PLL is active (On)

SPT-H_ACCUM_USB2-PHY_MMIO_ADDRESS=0xE334
SPT-H_ACCUM_USB2-PHY__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_USB2-PHY__METHOD=DIFF
SPT-H_ACCUM_USB2-PHY__DESCRIPTION=Aggregate for all USB2 Phy lanes when either Tx or Rx side is active (On)

SPT-H_ACCUM_OPI-DMI_MMIO_ADDRESS=0xE33C
SPT-H_ACCUM_OPI-DMI__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_OPI-DMI__METHOD=DIFF
SPT-H_ACCUM_OPI-DMI__DESCRIPTION=OPI is in active state (L0) not idle (L1)

SPT-H_ACCUM_USB3_MMIO_ADDRESS=0xE344
SPT-H_ACCUM_USB3__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_USB3__METHOD=DIFF
SPT-H_ACCUM_USB3__DESCRIPTION=XHCI is not power gated

SPT-H_ACCUM_CSME-CSE-HF_MMIO_ADDRESS=0xE384
SPT-H_ACCUM_CSME-CSE-HF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_CSME-CSE-HF__METHOD=DIFF
SPT-H_ACCUM_CSME-CSE-HF__DESCRIPTION=CSME MinuteIA is active on high freq clock (USB3 Gen2 PLL)

SPT-H_ACCUM_CSME-CSE-LF_MMIO_ADDRESS=0xE388
SPT-H_ACCUM_CSME-CSE-LF__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_CSME-CSE-LF__METHOD=DIFF
SPT-H_ACCUM_CSME-CSE-LF__DESCRIPTION=CSME MinuteIA is active on low freq clock (Ring OSC)

SPT-H_ACCUM_GBE_MMIO_ADDRESS=0xE340
SPT-H_ACCUM_GBE__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_GBE__METHOD=DIFF
SPT-H_ACCUM_GBE__DESCRIPTION=GbE is in active state (K0) not in K1

SPT-H_ACCUM_USB3OTG_MMIO_ADDRESS=0xE348
SPT-H_ACCUM_USB3OTG__CONSTANT-MASK=0xFFFFFFFF
SPT-H_ACCUM_USB3OTG__METHOD=DIFF
SPT-H_ACCUM_USB3OTG__DESCRIPTION=XDCI is not power gated (controller in active D0 state)

#-------------------------------------------------------------------------------
# Kaby Lake PCH-H (KBP-H)
#-------------------------------------------------------------------------------

KBP-H_ACCUM_OPI-PLL_MMIO_ADDRESS=0xE218
KBP-H_ACCUM_OPI-PLL__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_OPI-PLL__METHOD=DIFF
KBP-H_ACCUM_OPI-PLL__DESCRIPTION=OPI PLL is active (On)

KBP-H_ACCUM_SATA-PLL_MMIO_ADDRESS=0xE20C
KBP-H_ACCUM_SATA-PLL__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_SATA-PLL__METHOD=DIFF
KBP-H_ACCUM_SATA-PLL__DESCRIPTION=SATA PLL is active (On)

KBP-H_ACCUM_HD-AUDIO-PLL_MMIO_ADDRESS=0xE210
KBP-H_ACCUM_HD-AUDIO-PLL__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_HD-AUDIO-PLL__METHOD=DIFF
KBP-H_ACCUM_HD-AUDIO-PLL__DESCRIPTION=HD Audio PLL is active (On)

KBP-H_ACCUM_USB2-PLL_MMIO_ADDRESS=0xE214
KBP-H_ACCUM_USB2-PLL__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_USB2-PLL__METHOD=DIFF
KBP-H_ACCUM_USB2-PLL__DESCRIPTION=USB2 PLL is active (On)

KBP-H_ACCUM_USB3-PXP-Gen3_MMIO_ADDRESS=0xE208
KBP-H_ACCUM_USB3-PXP-Gen3__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_USB3-PXP-Gen3__METHOD=DIFF
KBP-H_ACCUM_USB3-PXP-Gen3__DESCRIPTION=USB3 PXP Gen3 PLL is active (On)

KBP-H_ACCUM_ICLK-PLL1_MMIO_ADDRESS=0xE21C
KBP-H_ACCUM_ICLK-PLL1__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_ICLK-PLL1__METHOD=DIFF
KBP-H_ACCUM_ICLK-PLL1__DESCRIPTION=DPCLK PLL is active (On)

KBP-H_ACCUM_ICLK-PLL2_MMIO_ADDRESS=0xE220
KBP-H_ACCUM_ICLK-PLL2__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_ICLK-PLL2__METHOD=DIFF
KBP-H_ACCUM_ICLK-PLL2__DESCRIPTION=BCLK PLL is active (On)

KBP-H_ACCUM_MIPI-PLL_MMIO_ADDRESS=0xE224
KBP-H_ACCUM_MIPI-PLL__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_MIPI-PLL__METHOD=DIFF
KBP-H_ACCUM_MIPI-PLL__DESCRIPTION=MIPI PLL is active (On)

KBP-H_ACCUM_USB3-PXP-Gen2_MMIO_ADDRESS=0xE228
KBP-H_ACCUM_USB3-PXP-Gen2__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_USB3-PXP-Gen2__METHOD=DIFF
KBP-H_ACCUM_USB3-PXP-Gen2__DESCRIPTION=USB3 PXP Gen2 PLL is active (On)

KBP-H_ACCUM_USB2-PHY_MMIO_ADDRESS=0xE334
KBP-H_ACCUM_USB2-PHY__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_USB2-PHY__METHOD=DIFF
KBP-H_ACCUM_USB2-PHY__DESCRIPTION=Aggregate for all USB2 Phy lanes when either Tx or Rx side is active (On)

KBP-H_ACCUM_OPI-DMI_MMIO_ADDRESS=0xE33C
KBP-H_ACCUM_OPI-DMI__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_OPI-DMI__METHOD=DIFF
KBP-H_ACCUM_OPI-DMI__DESCRIPTION=OPI is in active state (L0) not idle (L1)

KBP-H_ACCUM_USB3_MMIO_ADDRESS=0xE344
KBP-H_ACCUM_USB3__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_USB3__METHOD=DIFF
KBP-H_ACCUM_USB3__DESCRIPTION=XHCI is not power gated

KBP-H_ACCUM_CSME-CSE-HF_MMIO_ADDRESS=0xE384
KBP-H_ACCUM_CSME-CSE-HF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_CSME-CSE-HF__METHOD=DIFF
KBP-H_ACCUM_CSME-CSE-HF__DESCRIPTION=CSME MinuteIA is active on high freq clock (USB3 Gen2 PLL)

KBP-H_ACCUM_CSME-CSE-LF_MMIO_ADDRESS=0xE388
KBP-H_ACCUM_CSME-CSE-LF__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_CSME-CSE-LF__METHOD=DIFF
KBP-H_ACCUM_CSME-CSE-LF__DESCRIPTION=CSME MinuteIA is active on low freq clock (Ring OSC)

KBP-H_ACCUM_GBE_MMIO_ADDRESS=0xE340
KBP-H_ACCUM_GBE__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_GBE__METHOD=DIFF
KBP-H_ACCUM_GBE__DESCRIPTION=GbE is in active state (K0) not in K1

KBP-H_ACCUM_USB3OTG_MMIO_ADDRESS=0xE348
KBP-H_ACCUM_USB3OTG__CONSTANT-MASK=0xFFFFFFFF
KBP-H_ACCUM_USB3OTG__METHOD=DIFF
KBP-H_ACCUM_USB3OTG__DESCRIPTION=XDCI is not power gated (controller in active D0 state)

# -->START EXCLUDE FROM NDA

#-------------------------------------------------------------------------------
# Cannon Lake PCH-LP (CNP-LP)
#-------------------------------------------------------------------------------

CNP-LP_ACCUM_OPI-PLL_MMIO_ADDRESS=0x18
CNP-LP_ACCUM_OPI-PLL__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_OPI-PLL__METHOD=DIFF
CNP-LP_ACCUM_OPI-PLL__DESCRIPTION=OPI PLL is active (On)

CNP-LP_ACCUM_SATA-PLL_MMIO_ADDRESS=0xC
CNP-LP_ACCUM_SATA-PLL__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_SATA-PLL__METHOD=DIFF
CNP-LP_ACCUM_SATA-PLL__DESCRIPTION=SATA PLL is active (On)

CNP-LP_ACCUM_HD-AUDIO-PLL_MMIO_ADDRESS=0x10
CNP-LP_ACCUM_HD-AUDIO-PLL__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_HD-AUDIO-PLL__METHOD=DIFF
CNP-LP_ACCUM_HD-AUDIO-PLL__DESCRIPTION=HD Audio PLL is active (On)

CNP-LP_ACCUM_USB2-PLL_MMIO_ADDRESS=0x14
CNP-LP_ACCUM_USB2-PLL__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_USB2-PLL__METHOD=DIFF
CNP-LP_ACCUM_USB2-PLL__DESCRIPTION=USB2 PLL is active (On)

CNP-LP_ACCUM_USB3-PXP-Gen3_MMIO_ADDRESS=0x8
CNP-LP_ACCUM_USB3-PXP-Gen3__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_USB3-PXP-Gen3__METHOD=DIFF
CNP-LP_ACCUM_USB3-PXP-Gen3__DESCRIPTION=USB3 PXP Gen3 PLL is active (On)

CNP-LP_ACCUM_MAIN-PLL_MMIO_ADDRESS=0x1C
CNP-LP_ACCUM_MAIN-PLL__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MAIN-PLL__METHOD=DIFF
CNP-LP_ACCUM_MAIN-PLL__DESCRIPTION=MAIN PLL is active (On)

CNP-LP_ACCUM_OC-PLL_MMIO_ADDRESS=0x20
CNP-LP_ACCUM_OC-PLL__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_OC-PLL__METHOD=DIFF
CNP-LP_ACCUM_OC-PLL__DESCRIPTION=Overclocking (OC) PLL is active (On)

CNP-LP_ACCUM_MIPI-PLL_MMIO_ADDRESS=0x24
CNP-LP_ACCUM_MIPI-PLL__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_MIPI-PLL__METHOD=DIFF
CNP-LP_ACCUM_MIPI-PLL__DESCRIPTION=MIPI PLL is active (On)

CNP-LP_ACCUM_USB3-PXP-Gen2_MMIO_ADDRESS=0x28
CNP-LP_ACCUM_USB3-PXP-Gen2__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_USB3-PXP-Gen2__METHOD=DIFF
CNP-LP_ACCUM_USB3-PXP-Gen2__DESCRIPTION=USB3 PXP Gen2 PLL is active (On)

CNP-LP_ACCUM_USB2-TXRX-BIAS_MMIO_ADDRESS=0x138
CNP-LP_ACCUM_USB2-TXRX-BIAS__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_USB2-TXRX-BIAS__METHOD=DIFF
CNP-LP_ACCUM_USB2-TXRX-BIAS__DESCRIPTION=Aggregate for all USB2 Phy lanes when either Tx or Rx side is active (On)

CNP-LP_ACCUM_OPI-DMI_MMIO_ADDRESS=0x140
CNP-LP_ACCUM_OPI-DMI__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_OPI-DMI__METHOD=DIFF
CNP-LP_ACCUM_OPI-DMI__DESCRIPTION=OPI is in active state (L0) not idle (L1)

CNP-LP_ACCUM_USB3_MMIO_ADDRESS=0x148
CNP-LP_ACCUM_USB3__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_USB3__METHOD=DIFF
CNP-LP_ACCUM_USB3__DESCRIPTION=XHCI is not power gated

CNP-LP_ACCUM_CSME-CSE-HF_MMIO_ADDRESS=0x180
CNP-LP_ACCUM_CSME-CSE-HF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_CSME-CSE-HF__METHOD=DIFF
CNP-LP_ACCUM_CSME-CSE-HF__DESCRIPTION=CSME MinuteIA is active on high freq clock (USB3 Gen2 PLL)

CNP-LP_ACCUM_CSME-CSE-LF_MMIO_ADDRESS=0x184
CNP-LP_ACCUM_CSME-CSE-LF__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_CSME-CSE-LF__METHOD=DIFF
CNP-LP_ACCUM_CSME-CSE-LF__DESCRIPTION=CSME MinuteIA is active on low freq clock (Ring OSC)

CNP-LP_ACCUM_GbE_MMIO_ADDRESS=0x144
CNP-LP_ACCUM_GbE__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_GbE__METHOD=DIFF
CNP-LP_ACCUM_GbE__DESCRIPTION=GbE is in active state (K0) not in K1

CNP-LP_ACCUM_USB3OTG_MMIO_ADDRESS=0x14C
CNP-LP_ACCUM_USB3OTG__CONSTANT-MASK=0xFFFFFFFF
CNP-LP_ACCUM_USB3OTG__METHOD=DIFF
CNP-LP_ACCUM_USB3OTG__DESCRIPTION=XDCI is not power gated (controller in active D0 state)

# <--END EXCLUDE FROM NDA

# <--END EXCLUDE FROM EXTERNAL