Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/GithubRepository/SOC/project/DE1_SOC/ --output-directory=E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/GithubRepository/SOC/project/DE1_SOC/soc_system.html --report-file=sopcinfo:E:/GithubRepository/SOC/project/DE1_SOC/soc_system.sopcinfo --report-file=cmp:E:/GithubRepository/SOC/project/DE1_SOC/soc_system.cmp --report-file=qip:E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/soc_system.qip --report-file=svd --report-file=regmap:E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/soc_system.regmap --report-file=debuginfo:E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/soc_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=E:/GithubRepository/SOC/project/DE1_SOC/soc_system.qsys --language=VERILOG
Progress: Loading DE1_SOC/soc_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding hps [altera_hps 13.1]
Progress: Parameterizing module hps
Progress: Adding sysID [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysID
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.sysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysID: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 5 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 4 connections
Info: merlin_translator_transform: After transform: 4 modules, 7 connections
Info: merlin_domain_transform: After transform: 9 modules, 32 connections
Info: merlin_router_transform: After transform: 12 modules, 41 connections
Info: merlin_burst_transform: After transform: 13 modules, 44 connections
Info: merlin_network_to_switch_transform: After transform: 18 modules, 54 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 21 modules, 73 connections
Info: merlin_hierarchy_transform: After transform: 4 modules, 9 connections
Info: merlin_mm_transform: After transform: 4 modules, 9 connections
Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: merlin_interrupt_mapper_transform: After transform: 6 modules, 11 connections
Info: reset_adaptation_transform: After transform: 8 modules, 15 connections
Info: hps: "Doing Pretransform for module: hps"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps: "soc_system" instantiated altera_hps "hps"
Info: sysID: "soc_system" instantiated altera_avalon_sysid_qsys "sysID"
Info: pipeline_bridge_swap_transform: After transform: 18 modules, 51 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 18 modules, 51 connections
Info: mm_interconnect_0: "soc_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: sysID_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sysID_control_slave_translator"
Info: hps_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_axi_master_agent"
Info: sysID_control_slave_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sysID_control_slave_translator_avalon_universal_slave_0_agent"
Info: sysID_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sysID_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: Reusing file E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/GithubRepository/SOC/project/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: soc_system: Done "soc_system" with 20 modules, 65 files, 1666370 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
