
shift:     file format elf32-littleriscv
shift


Disassembly of section .init:

80000000 <_start>:
_start():
/home/tututu/qimeng/simulator/baremetal/test/../start.S:9
    .type _start,@function


_start:

  la gp, __global_pointer
80000000:	00001197          	auipc	gp,0x1
80000004:	8d018193          	addi	gp,gp,-1840 # 800008d0 <__global_pointer>
/home/tututu/qimeng/simulator/baremetal/test/../start.S:10
  la sp, _sp
80000008:	08000117          	auipc	sp,0x8000
8000000c:	ff810113          	addi	sp,sp,-8 # 88000000 <_sp>
/home/tututu/qimeng/simulator/baremetal/test/../start.S:12

  call main
80000010:	00c000ef          	jal	ra,8000001c <main>
/home/tututu/qimeng/simulator/baremetal/test/../start.S:13
  sw a0, 0x1c(zero)
80000014:	00a02e23          	sw	a0,28(zero) # 1c <__stack_size-0x1ffffe4>

80000018 <loop>:
loop():
/home/tututu/qimeng/simulator/baremetal/test/../start.S:16

loop:
    j loop
80000018:	0000006f          	jal	zero,80000018 <loop>

Disassembly of section .text:

8000001c <main>:
main():
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:23


int main() {
	unsigned i;

	for(i = 0; i < LENGTH(test); i ++) {
8000001c:	800007b7          	lui	a5,0x80000
80000020:	0d078613          	addi	a2,a5,208 # 800000d0 <_sp+0xf80000d0>
80000024:	02060593          	addi	a1,a2,32
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:20
int main() {
80000028:	0d078693          	addi	a3,a5,208
8000002c:	00058813          	addi	a6,a1,0
80000030:	0d078793          	addi	a5,a5,208
check():
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:10
typedef unsigned int size_t;

inline void check(int cond) {
  volatile int *end_flag = (int *)0x1c;
  if (!cond) {
    *end_flag = 1;
80000034:	00100893          	addi	a7,zero,1
main():
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:24 (discriminator 3)
		check((test[i] >> 7) == srl_ans[i]);
80000038:	0007a703          	lw	a4,0(a5)
check():
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:9 (discriminator 3)
  if (!cond) {
8000003c:	0005a503          	lw	a0,0(a1)
main():
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:23 (discriminator 3)
	for(i = 0; i < LENGTH(test); i ++) {
80000040:	00478793          	addi	a5,a5,4
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:24 (discriminator 3)
		check((test[i] >> 7) == srl_ans[i]);
80000044:	00775713          	srli	a4,a4,0x7
check():
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:9 (discriminator 3)
80000048:	00a70463          	beq	a4,a0,80000050 <main+0x34>
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:10
    *end_flag = 1;
8000004c:	01102e23          	sw	a7,28(zero) # 1c <__stack_size-0x1ffffe4>
main():
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:23
	for(i = 0; i < LENGTH(test); i ++) {
80000050:	00458593          	addi	a1,a1,4
80000054:	ff0792e3          	bne	a5,a6,80000038 <main+0x1c>
80000058:	04068513          	addi	a0,a3,64
8000005c:	00060593          	addi	a1,a2,0
80000060:	00400793          	addi	a5,zero,4
check():
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:10
80000064:	00100313          	addi	t1,zero,1
main():
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:27
	}

	for(i = 0; i < LENGTH(test); i ++) {
80000068:	00c00893          	addi	a7,zero,12
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:28 (discriminator 3)
		check((unsigned)((int)test[i] >> (i + 4)) == srav_ans[i]);
8000006c:	0005a703          	lw	a4,0(a1)
check():
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:9 (discriminator 3)
  if (!cond) {
80000070:	00052803          	lw	a6,0(a0)
main():
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:27 (discriminator 3)
	for(i = 0; i < LENGTH(test); i ++) {
80000074:	00458593          	addi	a1,a1,4
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:28 (discriminator 3)
		check((unsigned)((int)test[i] >> (i + 4)) == srav_ans[i]);
80000078:	40f75733          	sra	a4,a4,a5
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:27 (discriminator 3)
	for(i = 0; i < LENGTH(test); i ++) {
8000007c:	00178793          	addi	a5,a5,1
check():
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:9 (discriminator 3)
80000080:	01070463          	beq	a4,a6,80000088 <main+0x6c>
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:10
    *end_flag = 1;
80000084:	00602e23          	sw	t1,28(zero) # 1c <__stack_size-0x1ffffe4>
main():
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:27
80000088:	00450513          	addi	a0,a0,4
8000008c:	ff1790e3          	bne	a5,a7,8000006c <main+0x50>
80000090:	06068693          	addi	a3,a3,96
80000094:	00400793          	addi	a5,zero,4
check():
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:10
80000098:	00100813          	addi	a6,zero,1
main():
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:31
	}

	for(i = 0; i < LENGTH(test); i ++) {
8000009c:	00c00513          	addi	a0,zero,12
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:32 (discriminator 3)
		check((test[i] >> (i + 4)) == srlv_ans[i]);
800000a0:	00062703          	lw	a4,0(a2)
check():
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:9 (discriminator 3)
  if (!cond) {
800000a4:	0006a583          	lw	a1,0(a3)
main():
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:31 (discriminator 3)
	for(i = 0; i < LENGTH(test); i ++) {
800000a8:	00460613          	addi	a2,a2,4
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:32 (discriminator 3)
		check((test[i] >> (i + 4)) == srlv_ans[i]);
800000ac:	00f75733          	srl	a4,a4,a5
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:31 (discriminator 3)
	for(i = 0; i < LENGTH(test); i ++) {
800000b0:	00178793          	addi	a5,a5,1
check():
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:9 (discriminator 3)
800000b4:	00b70463          	beq	a4,a1,800000bc <main+0xa0>
/home/tututu/qimeng/simulator/baremetal/test/../include/trap.h:10
    *end_flag = 1;
800000b8:	01002e23          	sw	a6,28(zero) # 1c <__stack_size-0x1ffffe4>
main():
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:31
800000bc:	00468693          	addi	a3,a3,4
800000c0:	fea790e3          	bne	a5,a0,800000a0 <main+0x84>
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:36
	}

	return 0;
}
800000c4:	00000513          	addi	a0,zero,0
800000c8:	00008067          	jalr	zero,0(ra)

Disassembly of section .data:

800000cc <test-0x4>:
800000cc:	0000                	c.unimp
	...

800000d0 <test>:
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:3
unsigned test[] = {
800000d0:	5678                	c.lw	a4,108(a2)
800000d2:	1234                	c.addi4spn	a3,sp,296
800000d4:	5432                	c.lwsp	s0,44(sp)
800000d6:	9876                	c.add	a6,t4
800000d8:	0000                	c.unimp
800000da:	0000                	c.unimp
800000dc:	1000                	c.addi4spn	s0,sp,32
800000de:	effa                	c.fswsp	ft10,220(sp)
800000e0:	ffff                	0xffff
800000e2:	7fff                	0x7fff
800000e4:	0000                	c.unimp
800000e6:	8000                	0x8000
800000e8:	00000033          	add	zero,zero,zero
800000ec:	ffff                	0xffff
800000ee:	ffff                	0xffff

800000f0 <srl_ans>:
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:7
unsigned srl_ans[] = {
800000f0:	68ac                	c.flw	fa1,80(s1)
800000f2:	0024                	c.addi4spn	s1,sp,8
800000f4:	eca8                	c.fsw	fa0,88(s1)
800000f6:	0130                	c.addi4spn	a2,sp,136
800000f8:	0000                	c.unimp
800000fa:	0000                	c.unimp
800000fc:	f420                	c.fsw	fs0,104(s0)
800000fe:	01df ffff 00ff      	0xffffff01df
80000104:	0000                	c.unimp
80000106:	0100                	c.addi4spn	s0,sp,128
80000108:	0000                	c.unimp
8000010a:	0000                	c.unimp
8000010c:	ffff                	0xffff
8000010e:	01ff                	0x1ff

80000110 <srav_ans>:
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:15
unsigned srav_ans[] = {
80000110:	01234567          	0x1234567
80000114:	b2a1                	c.j	7ffffa5c <__stack_size+0x7dfffa5c>
80000116:	0000fcc3          	fmadd.s	fs9,ft1,ft0,ft0
8000011a:	0000                	c.unimp
8000011c:	f420                	c.fsw	fs0,104(s0)
8000011e:	ffdf ffff 007f      	0x7fffffffdf
80000124:	0000                	c.unimp
80000126:	ffc0                	c.fsw	fs0,60(a5)
80000128:	0000                	c.unimp
8000012a:	0000                	c.unimp
8000012c:	ffff                	0xffff
8000012e:	ffff                	0xffff

80000130 <srlv_ans>:
/home/tututu/qimeng/simulator/baremetal/test/cpu-tests/shift.c:11
unsigned srlv_ans[] = {
80000130:	01234567          	0x1234567
80000134:	b2a1                	c.j	7ffffa7c <__stack_size+0x7dfffa7c>
80000136:	000004c3          	fmadd.s	fs1,ft0,ft0,ft0,rne
8000013a:	0000                	c.unimp
8000013c:	f420                	c.fsw	fs0,104(s0)
8000013e:	01df ffff 007f      	0x7fffff01df
80000144:	0000                	c.unimp
80000146:	0040                	c.addi4spn	s0,sp,4
80000148:	0000                	c.unimp
8000014a:	0000                	c.unimp
8000014c:	ffff                	0xffff
8000014e:	001f        	0x1f

Disassembly of section .stack:

86000000 <_sp-0x2000000>:
	...

Disassembly of section .riscv.attributes:

00000000 <.riscv.attributes>:
   0:	2441                	c.jal	280 <__stack_size-0x1fffd80>
   2:	0000                	c.unimp
   4:	7200                	c.flw	fs0,32(a2)
   6:	7369                	c.lui	t1,0xffffa
   8:	01007663          	bgeu	zero,a6,14 <__stack_size-0x1ffffec>
   c:	001a                	c.slli	zero,0x6
   e:	0000                	c.unimp
  10:	1004                	c.addi4spn	s1,sp,32
  12:	7205                	c.lui	tp,0xfffe1
  14:	3376                	c.fldsp	ft6,376(sp)
  16:	6932                	c.flwsp	fs2,12(sp)
  18:	7032                	c.flwsp	ft0,44(sp)
  1a:	5f30                	c.lw	a2,120(a4)
  1c:	3261                	c.jal	fffff9a4 <_sp+0x77fff9a4>
  1e:	3070                	c.fld	fa2,224(s0)
  20:	0800                	c.addi4spn	s0,sp,16
  22:	0a01                	c.addi	s4,0
  24:	0b              	Address 0x0000000000000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347          	fmsub.d	ft6,ft6,ft4,ft7,rmm
   4:	2820                	c.fld	fs0,80(s0)
   6:	29554e47          	fmsub.s	ft8,fa0,fs5,ft5,rmm
   a:	3120                	c.fld	fs0,96(a0)
   c:	2e31                	c.jal	328 <__stack_size-0x1fffcd8>
   e:	2e31                	c.jal	32a <__stack_size-0x1fffcd6>
  10:	0030                	c.addi4spn	a2,sp,8

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	005c                	c.addi4spn	a5,sp,4
   2:	0000                	c.unimp
   4:	0005                	c.addi	zero,1
   6:	0004                	0x4
   8:	002e                	c.slli	zero,0xb
   a:	0000                	c.unimp
   c:	0101                	c.addi	sp,0
   e:	fb01                	c.bnez	a4,ffffff1e <_sp+0x77ffff1e>
  10:	0d0e                	c.slli	s10,0x3
  12:	0100                	c.addi4spn	s0,sp,128
  14:	0101                	c.addi	sp,0
  16:	0001                	c.addi	zero,0
  18:	0000                	c.unimp
  1a:	0001                	c.addi	zero,0
  1c:	0100                	c.addi4spn	s0,sp,128
  1e:	0101                	c.addi	sp,0
  20:	021f 0000 0000      	0x21f
  26:	0000                	c.unimp
  28:	0000                	c.unimp
  2a:	0102                	c.slli64	sp
  2c:	021f 020f 0003      	0x3020f021f
  32:	0000                	c.unimp
  34:	0300                	c.addi4spn	s0,sp,384
  36:	0000                	c.unimp
  38:	0100                	c.addi4spn	s0,sp,128
  3a:	0500                	c.addi4spn	s0,sp,640
  3c:	0002                	c.slli64	zero
  3e:	0000                	c.unimp
  40:	1a80                	c.addi4spn	s0,sp,368
  42:	08090103          	lb	sp,128(s2)
  46:	0100                	c.addi4spn	s0,sp,128
  48:	08090203          	lb	tp,128(s2)
  4c:	0100                	c.addi4spn	s0,sp,128
  4e:	04090103          	lb	sp,64(s2)
  52:	0100                	c.addi4spn	s0,sp,128
  54:	04090303          	lb	t1,64(s2)
  58:	0100                	c.addi4spn	s0,sp,128
  5a:	0409                	c.addi	s0,2
  5c:	0000                	c.unimp
  5e:	0101                	c.addi	sp,0
  60:	029a                	c.slli	t0,0x6
  62:	0000                	c.unimp
  64:	0005                	c.addi	zero,1
  66:	0004                	0x4
  68:	00000037          	lui	zero,0x0
  6c:	0101                	c.addi	sp,0
  6e:	fb01                	c.bnez	a4,ffffff7e <_sp+0x77ffff7e>
  70:	0d0e                	c.slli	s10,0x3
  72:	0100                	c.addi4spn	s0,sp,128
  74:	0101                	c.addi	sp,0
  76:	0001                	c.addi	zero,0
  78:	0000                	c.unimp
  7a:	0001                	c.addi	zero,0
  7c:	0100                	c.addi4spn	s0,sp,128
  7e:	0101                	c.addi	sp,0
  80:	031f 000b 0000      	0xb031f
  86:	004a                	c.slli	zero,0x12
  88:	0000                	c.unimp
  8a:	0054                	c.addi4spn	a3,sp,4
  8c:	0000                	c.unimp
  8e:	0102                	c.slli64	sp
  90:	021f 030f 0038      	0x38030f021f
  96:	0000                	c.unimp
  98:	4200                	c.lw	s0,0(a2)
  9a:	0000                	c.unimp
  9c:	0100                	c.addi4spn	s0,sp,128
  9e:	005f 0000 0502      	0x5020000005f
  a4:	000c                	0xc
  a6:	0205                	c.addi	tp,1
  a8:	001c                	0x1c
  aa:	8000                	0x8000
  ac:	05011303          	lh	t1,80(sp)
  b0:	0302                	c.slli64	t1
  b2:	0901                	c.addi	s2,0
  b4:	0000                	c.unimp
  b6:	0301                	c.addi	t1,0
  b8:	0902                	c.slli64	s2
  ba:	0000                	c.unimp
  bc:	0501                	c.addi	a0,0
  be:	0900030f          	0x900030f
  c2:	0000                	c.unimp
  c4:	0501                	c.addi	a0,0
  c6:	060c                	c.addi4spn	a1,sp,768
  c8:	0c097d03          	0xc097d03
  cc:	0100                	c.addi4spn	s0,sp,128
  ce:	0204                	c.addi4spn	s1,sp,256
  d0:	0f05                	c.addi	t5,1
  d2:	0c097603          	0xc097603
  d6:	0100                	c.addi4spn	s0,sp,128
  d8:	0104                	c.addi4spn	s1,sp,128
  da:	0305                	c.addi	t1,1
  dc:	0200                	c.addi4spn	s0,sp,256
  de:	0304                	c.addi4spn	s1,sp,384
  e0:	0306                	c.slli	t1,0x1
  e2:	090e                	c.slli	s2,0x3
  e4:	0004                	0x4
  e6:	0401                	c.addi	s0,0
  e8:	0002                	c.slli64	zero
  ea:	0402                	c.slli64	s0
  ec:	09700303          	lb	t1,151(zero) # 97 <__stack_size-0x1ffff69>
  f0:	0000                	c.unimp
  f2:	0001                	c.addi	zero,0
  f4:	0402                	c.slli64	s0
  f6:	09010303          	lb	t1,144(sp)
  fa:	0000                	c.unimp
  fc:	0501                	c.addi	a0,0
  fe:	0005                	c.addi	zero,1
 100:	0402                	c.slli64	s0
 102:	09010303          	lb	t1,144(sp)
 106:	0000                	c.unimp
 108:	0401                	c.addi	s0,0
 10a:	0501                	c.addi	a0,0
 10c:	0021                	c.addi	zero,8
 10e:	0402                	c.slli64	s0
 110:	090d0303          	lb	t1,144(s10)
 114:	0000                	c.unimp
 116:	0501                	c.addi	a0,0
 118:	0402000f          	0x402000f
 11c:	09000303          	lb	t1,144(zero) # 90 <__stack_size-0x1ffff70>
 120:	0000                	c.unimp
 122:	0501                	c.addi	a0,0
 124:	0012                	c.slli	zero,0x4
 126:	0402                	c.slli64	s0
 128:	01030603          	lb	a2,16(t1) # ffffa010 <_sp+0x77ffa010>
 12c:	0009                	c.addi	zero,2
 12e:	0100                	c.addi4spn	s0,sp,128
 130:	0204                	c.addi4spn	s1,sp,256
 132:	0605                	c.addi	a2,1
 134:	0200                	c.addi4spn	s0,sp,256
 136:	0304                	c.addi4spn	s1,sp,384
 138:	04097103          	0x4097103
 13c:	0100                	c.addi4spn	s0,sp,128
 13e:	0104                	c.addi4spn	s1,sp,128
 140:	0f05                	c.addi	t5,1
 142:	0200                	c.addi4spn	s0,sp,256
 144:	0304                	c.addi4spn	s1,sp,384
 146:	04090e03          	lb	t3,64(s2)
 14a:	0100                	c.addi4spn	s0,sp,128
 14c:	1205                	c.addi	tp,-31
 14e:	0200                	c.addi4spn	s0,sp,256
 150:	0304                	c.addi4spn	s1,sp,384
 152:	04090103          	lb	sp,64(s2)
 156:	0100                	c.addi4spn	s0,sp,128
 158:	0204                	c.addi4spn	s1,sp,256
 15a:	0605                	c.addi	a2,1
 15c:	0200                	c.addi4spn	s0,sp,256
 15e:	0304                	c.addi4spn	s1,sp,384
 160:	04097103          	0x4097103
 164:	0100                	c.addi4spn	s0,sp,128
 166:	0f05                	c.addi	t5,1
 168:	04090103          	lb	sp,64(s2)
 16c:	0100                	c.addi4spn	s0,sp,128
 16e:	0104                	c.addi4spn	s1,sp,128
 170:	04090d03          	lb	s10,64(s2)
 174:	0100                	c.addi4spn	s0,sp,128
 176:	0204                	c.addi4spn	s1,sp,256
 178:	14097303          	0x14097303
 17c:	0100                	c.addi4spn	s0,sp,128
 17e:	0104                	c.addi4spn	s1,sp,128
 180:	04091103          	lh	sp,64(s2)
 184:	0100                	c.addi4spn	s0,sp,128
 186:	0305                	c.addi	t1,1
 188:	0200                	c.addi4spn	s0,sp,256
 18a:	0304                	c.addi4spn	s1,sp,384
 18c:	0306                	c.slli	t1,0x1
 18e:	0901                	c.addi	s2,0
 190:	0004                	0x4
 192:	0401                	c.addi	s0,0
 194:	0002                	c.slli64	zero
 196:	0402                	c.slli64	s0
 198:	096c0303          	lb	t1,150(s8)
 19c:	0000                	c.unimp
 19e:	0001                	c.addi	zero,0
 1a0:	0402                	c.slli64	s0
 1a2:	09010303          	lb	t1,144(sp)
 1a6:	0000                	c.unimp
 1a8:	0501                	c.addi	a0,0
 1aa:	0005                	c.addi	zero,1
 1ac:	0402                	c.slli64	s0
 1ae:	09010303          	lb	t1,144(sp)
 1b2:	0000                	c.unimp
 1b4:	0401                	c.addi	s0,0
 1b6:	0501                	c.addi	a0,0
 1b8:	0021                	c.addi	zero,8
 1ba:	0402                	c.slli64	s0
 1bc:	09110303          	lb	t1,145(sp)
 1c0:	0000                	c.unimp
 1c2:	0501                	c.addi	a0,0
 1c4:	0402000f          	0x402000f
 1c8:	09000303          	lb	t1,144(zero) # 90 <__stack_size-0x1ffff70>
 1cc:	0000                	c.unimp
 1ce:	0501                	c.addi	a0,0
 1d0:	0021                	c.addi	zero,8
 1d2:	0402                	c.slli64	s0
 1d4:	01030603          	lb	a2,16(t1)
 1d8:	0009                	c.addi	zero,2
 1da:	0100                	c.addi4spn	s0,sp,128
 1dc:	0204                	c.addi4spn	s1,sp,256
 1de:	0605                	c.addi	a2,1
 1e0:	0200                	c.addi4spn	s0,sp,256
 1e2:	0304                	c.addi4spn	s1,sp,384
 1e4:	04096d03          	0x4096d03
 1e8:	0100                	c.addi4spn	s0,sp,128
 1ea:	0104                	c.addi4spn	s1,sp,128
 1ec:	0f05                	c.addi	t5,1
 1ee:	0200                	c.addi4spn	s0,sp,256
 1f0:	0304                	c.addi4spn	s1,sp,384
 1f2:	04091203          	lh	tp,64(s2)
 1f6:	0100                	c.addi4spn	s0,sp,128
 1f8:	2105                	c.jal	618 <__stack_size-0x1fff9e8>
 1fa:	0200                	c.addi4spn	s0,sp,256
 1fc:	0304                	c.addi4spn	s1,sp,384
 1fe:	04090103          	lb	sp,64(s2)
 202:	0100                	c.addi4spn	s0,sp,128
 204:	0f05                	c.addi	t5,1
 206:	0200                	c.addi4spn	s0,sp,256
 208:	0304                	c.addi4spn	s1,sp,384
 20a:	04097f03          	0x4097f03
 20e:	0100                	c.addi4spn	s0,sp,128
 210:	0204                	c.addi4spn	s1,sp,256
 212:	0605                	c.addi	a2,1
 214:	0200                	c.addi4spn	s0,sp,256
 216:	0304                	c.addi4spn	s1,sp,384
 218:	04096e03          	0x4096e03
 21c:	0100                	c.addi4spn	s0,sp,128
 21e:	0f05                	c.addi	t5,1
 220:	04090103          	lb	sp,64(s2)
 224:	0100                	c.addi4spn	s0,sp,128
 226:	0104                	c.addi4spn	s1,sp,128
 228:	04091103          	lh	sp,64(s2)
 22c:	0100                	c.addi4spn	s0,sp,128
 22e:	0204                	c.addi4spn	s1,sp,256
 230:	10096f03          	0x10096f03
 234:	0100                	c.addi4spn	s0,sp,128
 236:	0104                	c.addi4spn	s1,sp,128
 238:	04091503          	lh	a0,64(s2)
 23c:	0100                	c.addi4spn	s0,sp,128
 23e:	0305                	c.addi	t1,1
 240:	0200                	c.addi4spn	s0,sp,256
 242:	0304                	c.addi4spn	s1,sp,384
 244:	0306                	c.slli	t1,0x1
 246:	0901                	c.addi	s2,0
 248:	0004                	0x4
 24a:	0401                	c.addi	s0,0
 24c:	0002                	c.slli64	zero
 24e:	0402                	c.slli64	s0
 250:	09680303          	lb	t1,150(a6)
 254:	0000                	c.unimp
 256:	0001                	c.addi	zero,0
 258:	0402                	c.slli64	s0
 25a:	09010303          	lb	t1,144(sp)
 25e:	0000                	c.unimp
 260:	0501                	c.addi	a0,0
 262:	0005                	c.addi	zero,1
 264:	0402                	c.slli64	s0
 266:	09010303          	lb	t1,144(sp)
 26a:	0000                	c.unimp
 26c:	0401                	c.addi	s0,0
 26e:	0501                	c.addi	a0,0
 270:	0021                	c.addi	zero,8
 272:	0402                	c.slli64	s0
 274:	09150303          	lb	t1,145(a0)
 278:	0000                	c.unimp
 27a:	0501                	c.addi	a0,0
 27c:	0402000f          	0x402000f
 280:	09000303          	lb	t1,144(zero) # 90 <__stack_size-0x1ffff70>
 284:	0000                	c.unimp
 286:	0501                	c.addi	a0,0
 288:	0012                	c.slli	zero,0x4
 28a:	0402                	c.slli64	s0
 28c:	01030603          	lb	a2,16(t1)
 290:	0009                	c.addi	zero,2
 292:	0100                	c.addi4spn	s0,sp,128
 294:	0204                	c.addi4spn	s1,sp,256
 296:	0605                	c.addi	a2,1
 298:	0200                	c.addi4spn	s0,sp,256
 29a:	0304                	c.addi4spn	s1,sp,384
 29c:	04096903          	0x4096903
 2a0:	0100                	c.addi4spn	s0,sp,128
 2a2:	0104                	c.addi4spn	s1,sp,128
 2a4:	0f05                	c.addi	t5,1
 2a6:	0200                	c.addi4spn	s0,sp,256
 2a8:	0304                	c.addi4spn	s1,sp,384
 2aa:	04091603          	lh	a2,64(s2)
 2ae:	0100                	c.addi4spn	s0,sp,128
 2b0:	1205                	c.addi	tp,-31
 2b2:	0200                	c.addi4spn	s0,sp,256
 2b4:	0304                	c.addi4spn	s1,sp,384
 2b6:	04090103          	lb	sp,64(s2)
 2ba:	0100                	c.addi4spn	s0,sp,128
 2bc:	0f05                	c.addi	t5,1
 2be:	0200                	c.addi4spn	s0,sp,256
 2c0:	0304                	c.addi4spn	s1,sp,384
 2c2:	04097f03          	0x4097f03
 2c6:	0100                	c.addi4spn	s0,sp,128
 2c8:	0204                	c.addi4spn	s1,sp,256
 2ca:	0605                	c.addi	a2,1
 2cc:	0200                	c.addi4spn	s0,sp,256
 2ce:	0304                	c.addi4spn	s1,sp,384
 2d0:	04096a03          	0x4096a03
 2d4:	0100                	c.addi4spn	s0,sp,128
 2d6:	0f05                	c.addi	t5,1
 2d8:	04090103          	lb	sp,64(s2)
 2dc:	0100                	c.addi4spn	s0,sp,128
 2de:	0104                	c.addi4spn	s1,sp,128
 2e0:	04091503          	lh	a0,64(s2)
 2e4:	0100                	c.addi4spn	s0,sp,128
 2e6:	0205                	c.addi	tp,1
 2e8:	0306                	c.slli	t1,0x1
 2ea:	0904                	c.addi4spn	s1,sp,144
 2ec:	0008                	0x8
 2ee:	0501                	c.addi	a0,0
 2f0:	0601                	c.addi	a2,0
 2f2:	00090103          	lb	sp,0(s2)
 2f6:	0100                	c.addi4spn	s0,sp,128
 2f8:	0809                	c.addi	a6,2
 2fa:	0000                	c.unimp
 2fc:	0101                	c.addi	sp,0

Disassembly of section .debug_line_str:

00000000 <.debug_line_str>:
   0:	2e2e                	c.fldsp	ft8,200(sp)
   2:	7300                	c.flw	fs0,32(a4)
   4:	6174                	c.flw	fa3,68(a0)
   6:	7472                	c.flwsp	fs0,60(sp)
   8:	532e                	c.lwsp	t1,232(sp)
   a:	2f00                	c.fld	fs0,24(a4)
   c:	6f68                	c.flw	fa0,92(a4)
   e:	656d                	c.lui	a0,0x1b
  10:	7475742f          	0x7475742f
  14:	7475                	c.lui	s0,0xffffd
  16:	2f75                	c.jal	7d2 <__stack_size-0x1fff82e>
  18:	6971                	c.lui	s2,0x1c
  1a:	656d                	c.lui	a0,0x1b
  1c:	676e                	c.flwsp	fa4,216(sp)
  1e:	6d69732f          	0x6d69732f
  22:	6c75                	c.lui	s8,0x1d
  24:	7461                	c.lui	s0,0xffff8
  26:	622f726f          	jal	tp,f7648 <__stack_size-0x1f089b8>
  2a:	7261                	c.lui	tp,0xffff8
  2c:	6d65                	c.lui	s10,0x19
  2e:	7465                	c.lui	s0,0xffff9
  30:	6c61                	c.lui	s8,0x18
  32:	7365742f          	0x7365742f
  36:	0074                	c.addi4spn	a3,sp,12
  38:	2d757063          	bgeu	a0,s7,2f8 <__stack_size-0x1fffd08>
  3c:	6574                	c.flw	fa3,76(a0)
  3e:	2f737473          	csrrci	s0,0x2f7,6
  42:	66696873          	csrrsi	a6,0x666,18
  46:	2e74                	c.fld	fa3,216(a2)
  48:	70630063          	beq	t1,t1,748 <__stack_size-0x1fff8b8>
  4c:	2d75                	c.jal	708 <__stack_size-0x1fff8f8>
  4e:	6574                	c.flw	fa3,76(a0)
  50:	00737473          	csrrci	s0,0x7,6
  54:	2e2e                	c.fldsp	ft8,200(sp)
  56:	636e692f          	0x636e692f
  5a:	756c                	c.flw	fa1,108(a0)
  5c:	6564                	c.flw	fs1,76(a0)
  5e:	7400                	c.flw	fs0,40(s0)
  60:	6172                	c.flwsp	ft2,28(sp)
  62:	2e70                	c.fld	fa2,216(a2)
  64:	0068                	c.addi4spn	a0,sp,12

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	0020                	c.addi4spn	s0,sp,8
   2:	0000                	c.unimp
   4:	0005                	c.addi	zero,1
   6:	0401                	c.addi	s0,0
   8:	0000                	c.unimp
   a:	0000                	c.unimp
   c:	0001                	c.addi	zero,0
   e:	0000                	c.unimp
  10:	0000                	c.unimp
  12:	0000                	c.unimp
  14:	2080                	c.fld	fs0,0(s1)
  16:	0000                	c.unimp
  18:	0000                	c.unimp
  1a:	0008                	0x8
  1c:	0000                	c.unimp
  1e:	0035                	c.addi	zero,13
  20:	0000                	c.unimp
  22:	8001                	c.srli64	s0
  24:	017a                	c.slli	sp,0x1e
  26:	0000                	c.unimp
  28:	0005                	c.addi	zero,1
  2a:	0401                	c.addi	s0,0
  2c:	0014                	0x14
  2e:	0000                	c.unimp
  30:	0000b207          	fld	ft4,0(ra)
  34:	1d00                	c.addi4spn	s0,sp,688
  36:	0038                	c.addi4spn	a4,sp,8
  38:	0000                	c.unimp
  3a:	0000000b          	0xb
  3e:	0000007b          	0x7b
  42:	0000                	c.unimp
  44:	0000                	c.unimp
  46:	0060                	c.addi4spn	s0,sp,12
  48:	0000                	c.unimp
  4a:	0101                	c.addi	sp,0
  4c:	4906                	c.lwsp	s2,64(sp)
  4e:	0000                	c.unimp
  50:	0100                	c.addi4spn	s0,sp,128
  52:	0801                	c.addi	a6,0
  54:	00000047          	fmsub.s	ft0,ft0,ft0,ft0,rne
  58:	0201                	c.addi	tp,0
  5a:	a805                	c.j	8a <__stack_size-0x1ffff76>
  5c:	0000                	c.unimp
  5e:	0100                	c.addi4spn	s0,sp,128
  60:	0702                	c.slli64	a4
  62:	0055                	c.addi	zero,21
  64:	0000                	c.unimp
  66:	0401                	c.addi	s0,0
  68:	9a05                	c.andi	a2,-31
  6a:	0000                	c.unimp
  6c:	0100                	c.addi4spn	s0,sp,128
  6e:	0704                	c.addi4spn	s1,sp,896
  70:	00000083          	lb	ra,0(zero) # 0 <__stack_size-0x2000000>
  74:	0801                	c.addi	a6,0
  76:	9505                	c.srai	a0,0x21
  78:	0000                	c.unimp
  7a:	0100                	c.addi4spn	s0,sp,128
  7c:	0708                	c.addi4spn	a0,sp,896
  7e:	007e                	c.slli	zero,0x1f
  80:	0000                	c.unimp
  82:	0408                	c.addi4spn	a0,sp,512
  84:	6905                	c.lui	s2,0x1
  86:	746e                	c.flwsp	fs0,248(sp)
  88:	0900                	c.addi4spn	s0,sp,144
  8a:	005e                	c.slli	zero,0x17
  8c:	0000                	c.unimp
  8e:	0401                	c.addi	s0,0
  90:	00008807          	0x8807
  94:	0a00                	c.addi4spn	s0,sp,272
  96:	006a                	c.slli	zero,0x1a
  98:	0000                	c.unimp
  9a:	0081                	c.addi	ra,0
  9c:	0000                	c.unimp
  9e:	00006a0b          	0x6a0b
  a2:	0700                	c.addi4spn	s0,sp,896
  a4:	0200                	c.addi4spn	s0,sp,256
  a6:	0030                	c.addi4spn	a2,sp,8
  a8:	0000                	c.unimp
  aa:	00007103          	0x7103
  ae:	0500                	c.addi4spn	s0,sp,640
  b0:	0000d003          	lhu	zero,0(ra)
  b4:	0280                	c.addi4spn	s0,sp,320
  b6:	0068                	c.addi4spn	a0,sp,12
  b8:	0000                	c.unimp
  ba:	00007107          	0x7107
  be:	0500                	c.addi4spn	s0,sp,640
  c0:	0000f003          	0xf003
  c4:	0280                	c.addi4spn	s0,sp,320
  c6:	0075                	c.addi	zero,29
  c8:	0000                	c.unimp
  ca:	0000710b          	0x710b
  ce:	0500                	c.addi4spn	s0,sp,640
  d0:	00013003          	0x13003
  d4:	0280                	c.addi4spn	s0,sp,320
  d6:	0120                	c.addi4spn	s0,sp,136
  d8:	0000                	c.unimp
  da:	0000710f          	0x710f
  de:	0500                	c.addi4spn	s0,sp,640
  e0:	00011003          	lh	zero,0(sp)
  e4:	0c80                	c.addi4spn	s0,sp,592
  e6:	0070                	c.addi4spn	a2,sp,12
  e8:	0000                	c.unimp
  ea:	1401                	c.addi	s0,-32
  ec:	5e05                	c.li	t3,-31
  ee:	0000                	c.unimp
  f0:	1c00                	c.addi4spn	s0,sp,560
  f2:	0000                	c.unimp
  f4:	b080                	c.fsd	fs0,32(s1)
  f6:	0000                	c.unimp
  f8:	0100                	c.addi4spn	s0,sp,128
  fa:	519c                	c.lw	a5,32(a1)
  fc:	0001                	c.addi	zero,0
  fe:	0d00                	c.addi4spn	s0,sp,656
 100:	0069                	c.addi	zero,26
 102:	1501                	c.addi	a0,-32
 104:	00006a0b          	0x6a0b
 108:	0c00                	c.addi4spn	s0,sp,528
 10a:	0000                	c.unimp
 10c:	0600                	c.addi4spn	s0,sp,768
 10e:	0151                	c.addi	sp,20
 110:	0000                	c.unimp
 112:	0034                	c.addi4spn	a3,sp,8
 114:	8000                	0x8000
 116:	000c                	0xc
 118:	0000                	c.unimp
 11a:	0c18                	c.addi4spn	a4,sp,528
 11c:	0001                	c.addi	zero,0
 11e:	0300                	c.addi4spn	s0,sp,384
 120:	015e                	c.slli	sp,0x17
 122:	0000                	c.unimp
 124:	0c04                	c.addi4spn	s1,sp,528
 126:	0000                	c.unimp
 128:	0500                	c.addi4spn	s0,sp,640
 12a:	016a                	c.slli	sp,0x1a
 12c:	0000                	c.unimp
 12e:	0000                	c.unimp
 130:	5106                	c.lwsp	sp,96(sp)
 132:	0001                	c.addi	zero,0
 134:	6400                	c.flw	fs0,8(s0)
 136:	0000                	c.unimp
 138:	3180                	c.fld	fs0,32(a1)
 13a:	0000                	c.unimp
 13c:	1c00                	c.addi4spn	s0,sp,560
 13e:	0000012f          	0x12f
 142:	00015e03          	lhu	t3,0(sp)
 146:	0400                	c.addi4spn	s0,sp,512
 148:	0031                	c.addi	zero,12
 14a:	0000                	c.unimp
 14c:	6a05                	c.lui	s4,0x1
 14e:	0001                	c.addi	zero,0
 150:	0000                	c.unimp
 152:	0e00                	c.addi4spn	s0,sp,784
 154:	0151                	c.addi	sp,20
 156:	0000                	c.unimp
 158:	0098                	c.addi4spn	a4,sp,64
 15a:	8000                	0x8000
 15c:	0056                	c.slli	zero,0x15
 15e:	0000                	c.unimp
 160:	2001                	c.jal	160 <__stack_size-0x1fffea0>
 162:	015e0303          	lb	t1,21(t3)
 166:	0000                	c.unimp
 168:	5604                	c.lw	s1,40(a2)
 16a:	0000                	c.unimp
 16c:	0500                	c.addi4spn	s0,sp,640
 16e:	016a                	c.slli	sp,0x1a
 170:	0000                	c.unimp
 172:	0000                	c.unimp
 174:	0f00                	c.addi4spn	s0,sp,912
 176:	0041                	c.addi	zero,16
 178:	0000                	c.unimp
 17a:	0702                	c.slli64	a4
 17c:	030d                	c.addi	t1,3
 17e:	00000177          	0x177
 182:	a310                	c.fsd	fa2,0(a4)
 184:	0000                	c.unimp
 186:	0200                	c.addi4spn	s0,sp,256
 188:	005e1707          	0x5e1707
 18c:	0000                	c.unimp
 18e:	1711                	c.addi	a4,-28
 190:	0001                	c.addi	zero,0
 192:	0200                	c.addi4spn	s0,sp,256
 194:	1108                	c.addi4spn	a0,sp,160
 196:	00000177          	0x177
 19a:	1200                	c.addi4spn	s0,sp,288
 19c:	6504                	c.flw	fs1,8(a0)
 19e:	0000                	c.unimp
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	1101                	c.addi	sp,-32
   2:	1000                	c.addi4spn	s0,sp,32
   4:	12011117          	auipc	sp,0x12011
   8:	1b0e030f          	0x1b0e030f
   c:	250e                	c.fldsp	fa0,192(sp)
   e:	130e                	c.slli	t1,0x23
  10:	0005                	c.addi	zero,1
  12:	0000                	c.unimp
  14:	2401                	c.jal	214 <__stack_size-0x1fffdec>
  16:	0b00                	c.addi4spn	s0,sp,400
  18:	030b3e0b          	0x30b3e0b
  1c:	000e                	c.slli	zero,0x3
  1e:	0200                	c.addi4spn	s0,sp,256
  20:	0034                	c.addi4spn	a3,sp,8
  22:	213a0e03          	lb	t3,531(s4) # 1213 <__stack_size-0x1ffeded>
  26:	3b01                	c.jal	fffffd36 <_sp+0x77fffd36>
  28:	0a21390b          	0xa21390b
  2c:	1349                	c.addi	t1,-14
  2e:	1802193f 05030000 	0x50300001802193f
  36:	3100                	c.fld	fs0,32(a0)
  38:	04000013          	addi	zero,zero,64
  3c:	1755010b          	0x1755010b
  40:	0000                	c.unimp
  42:	3405                	c.jal	fffffa62 <_sp+0x77fffa62>
  44:	3100                	c.fld	fs0,32(a0)
  46:	1c211c13          	0x1c211c13
  4a:	0000                	c.unimp
  4c:	1d06                	c.slli	s10,0x21
  4e:	3101                	c.jal	fffffc4e <_sp+0x77fffc4e>
  50:	55015213          	0x55015213
  54:	01215817          	auipc	a6,0x1215
  58:	0b59                	c.addi	s6,22
  5a:	01032157          	0x1032157
  5e:	07000013          	addi	zero,zero,112
  62:	0111                	c.addi	sp,4
  64:	0e25                	c.addi	t3,9
  66:	1f030b13          	addi	s6,t1,496
  6a:	17551f1b          	0x17551f1b
  6e:	0111                	c.addi	sp,4
  70:	1710                	c.addi4spn	a2,sp,928
  72:	0000                	c.unimp
  74:	2408                	c.fld	fa0,8(s0)
  76:	0b00                	c.addi4spn	s0,sp,400
  78:	030b3e0b          	0x30b3e0b
  7c:	0008                	0x8
  7e:	0900                	c.addi4spn	s0,sp,144
  80:	0035                	c.addi	zero,13
  82:	1349                	c.addi	t1,-14
  84:	0000                	c.unimp
  86:	010a                	c.slli	sp,0x2
  88:	4901                	c.li	s2,0
  8a:	00130113          	addi	sp,t1,1
  8e:	0b00                	c.addi4spn	s0,sp,400
  90:	0021                	c.addi	zero,8
  92:	1349                	c.addi	t1,-14
  94:	00000b2f          	0xb2f
  98:	2e0c                	c.fld	fa1,24(a2)
  9a:	3f01                	c.jal	ffffffaa <_sp+0x77ffffaa>
  9c:	0319                	c.addi	t1,6
  9e:	3a0e                	c.fldsp	fs4,224(sp)
  a0:	390b3b0b          	0x390b3b0b
  a4:	1113490b          	0x1113490b
  a8:	1201                	c.addi	tp,-32
  aa:	4006                	0x4006
  ac:	7a18                	c.flw	fa4,48(a2)
  ae:	0119                	c.addi	sp,6
  b0:	0d000013          	addi	zero,zero,208
  b4:	0034                	c.addi4spn	a3,sp,8
  b6:	0b3a0803          	lb	a6,179(s4)
  ba:	0b390b3b          	0xb390b3b
  be:	1349                	c.addi	t1,-14
  c0:	1702                	c.slli	a4,0x20
  c2:	0000                	c.unimp
  c4:	1d0e                	c.slli	s10,0x23
  c6:	3101                	c.jal	fffffcc6 <_sp+0x77fffcc6>
  c8:	55015213          	0x55015213
  cc:	590b5817          	auipc	a6,0x590b5
  d0:	000b570b          	0xb570b
  d4:	0f00                	c.addi4spn	s0,sp,912
  d6:	012e                	c.slli	sp,0xb
  d8:	0e03193f 0b3b0b3a 	0xb3b0b3a0e03193f
  e0:	0b39                	c.addi	s6,14
  e2:	0b201927          	0xb201927
  e6:	1301                	c.addi	t1,-32
  e8:	0000                	c.unimp
  ea:	0510                	c.addi4spn	a2,sp,640
  ec:	0300                	c.addi4spn	s0,sp,384
  ee:	3a0e                	c.fldsp	fs4,224(sp)
  f0:	390b3b0b          	0x390b3b0b
  f4:	0013490b          	0x13490b
  f8:	1100                	c.addi4spn	s0,sp,160
  fa:	0034                	c.addi4spn	a3,sp,8
  fc:	0b3a0e03          	lb	t3,179(s4)
 100:	0b390b3b          	0xb390b3b
 104:	1349                	c.addi	t1,-14
 106:	0000                	c.unimp
 108:	0f12                	c.slli	t5,0x4
 10a:	0b00                	c.addi4spn	s0,sp,400
 10c:	0013490b          	0x13490b
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	001c                	0x1c
   2:	0000                	c.unimp
   4:	0002                	c.slli64	zero
   6:	0000                	c.unimp
   8:	0000                	c.unimp
   a:	0004                	0x4
   c:	0000                	c.unimp
   e:	0000                	c.unimp
  10:	0000                	c.unimp
  12:	8000                	0x8000
  14:	001c                	0x1c
	...
  1e:	0000                	c.unimp
  20:	001c                	0x1c
  22:	0000                	c.unimp
  24:	0002                	c.slli64	zero
  26:	0024                	c.addi4spn	s1,sp,8
  28:	0000                	c.unimp
  2a:	0004                	0x4
  2c:	0000                	c.unimp
  2e:	0000                	c.unimp
  30:	001c                	0x1c
  32:	8000                	0x8000
  34:	00b0                	c.addi4spn	a2,sp,72
	...

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	72617473          	csrrci	s0,0x726,2
   4:	2e74                	c.fld	fa3,216(a2)
   6:	682f0053          	0x682f0053
   a:	2f656d6f          	jal	s10,56300 <__stack_size-0x1fa9d00>
   e:	7574                	c.flw	fa3,108(a0)
  10:	7574                	c.flw	fa3,108(a0)
  12:	7574                	c.flw	fa3,108(a0)
  14:	6d69712f          	0x6d69712f
  18:	6e65                	c.lui	t3,0x19
  1a:	69732f67          	0x69732f67
  1e:	756d                	c.lui	a0,0xffffb
  20:	616c                	c.flw	fa1,68(a0)
  22:	6f74                	c.flw	fa3,92(a4)
  24:	2f72                	c.fldsp	ft10,280(sp)
  26:	6162                	c.flwsp	ft2,24(sp)
  28:	6572                	c.flwsp	fa0,28(sp)
  2a:	656d                	c.lui	a0,0x1b
  2c:	6174                	c.flw	fa3,68(a0)
  2e:	2f6c                	c.fld	fa1,216(a4)
  30:	6574                	c.flw	fa3,76(a0)
  32:	47007473          	csrrci	s0,0x470,0
  36:	554e                	c.lwsp	a0,240(sp)
  38:	4120                	c.lw	s0,64(a0)
  3a:	2e322053          	0x2e322053
  3e:	63003733          	0x63003733
  42:	6568                	c.flw	fa0,76(a0)
  44:	75006b63          	bltu	zero,a6,79a <__stack_size-0x1fff866>
  48:	736e                	c.flwsp	ft6,248(sp)
  4a:	6769                	c.lui	a4,0x1a
  4c:	656e                	c.flwsp	fa0,216(sp)
  4e:	2064                	c.fld	fs1,192(s0)
  50:	72616863          	bltu	sp,t1,780 <__stack_size-0x1fff880>
  54:	7300                	c.flw	fs0,32(a4)
  56:	6f68                	c.flw	fa0,92(a4)
  58:	7472                	c.flwsp	fs0,60(sp)
  5a:	7520                	c.flw	fs0,104(a0)
  5c:	736e                	c.flwsp	ft6,248(sp)
  5e:	6769                	c.lui	a4,0x1a
  60:	656e                	c.flwsp	fa0,216(sp)
  62:	2064                	c.fld	fs1,192(s0)
  64:	6e69                	c.lui	t3,0x1a
  66:	0074                	c.addi4spn	a3,sp,12
  68:	5f6c7273          	csrrci	tp,0x5f6,24
  6c:	6e61                	c.lui	t3,0x18
  6e:	616d0073          	0x616d0073
  72:	6e69                	c.lui	t3,0x1a
  74:	7300                	c.flw	fs0,32(a4)
  76:	6c72                	c.flwsp	fs8,28(sp)
  78:	5f76                	c.lwsp	t5,124(sp)
  7a:	6e61                	c.lui	t3,0x18
  7c:	6f6c0073          	0x6f6c0073
  80:	676e                	c.flwsp	fa4,216(sp)
  82:	6c20                	c.flw	fs0,88(s0)
  84:	20676e6f          	jal	t3,7628a <__stack_size-0x1f89d76>
  88:	6e75                	c.lui	t3,0x1d
  8a:	6e676973          	csrrsi	s2,0x6e6,14
  8e:	6465                	c.lui	s0,0x19
  90:	6920                	c.flw	fs0,80(a0)
  92:	746e                	c.flwsp	fs0,248(sp)
  94:	6c00                	c.flw	fs0,24(s0)
  96:	20676e6f          	jal	t3,7629c <__stack_size-0x1f89d64>
  9a:	6f6c                	c.flw	fa1,92(a4)
  9c:	676e                	c.flwsp	fa4,216(sp)
  9e:	6920                	c.flw	fs0,80(a0)
  a0:	746e                	c.flwsp	fs0,248(sp)
  a2:	6300                	c.flw	fs0,0(a4)
  a4:	00646e6f          	jal	t3,460aa <__stack_size-0x1fb9f56>
  a8:	726f6873          	csrrsi	a6,0x726,30
  ac:	2074                	c.fld	fa3,192(s0)
  ae:	6e69                	c.lui	t3,0x1a
  b0:	0074                	c.addi4spn	a3,sp,12
  b2:	20554e47          	fmsub.s	ft8,fa0,ft5,ft4,rmm
  b6:	20373143          	fmadd.s	ft2,fa4,ft3,ft4,rup
  ba:	3131                	c.jal	fffffcc6 <_sp+0x77fffcc6>
  bc:	312e                	c.fldsp	ft2,232(sp)
  be:	302e                	c.fldsp	ft0,232(sp)
  c0:	2d20                	c.fld	fs0,88(a0)
  c2:	616d                	c.addi16sp	sp,240
  c4:	6372                	c.flwsp	ft6,28(sp)
  c6:	3d68                	c.fld	fa0,248(a0)
  c8:	7672                	c.flwsp	fa2,60(sp)
  ca:	61693233          	0x61693233
  ce:	2d20                	c.fld	fs0,88(a0)
  d0:	616d                	c.addi16sp	sp,240
  d2:	6962                	c.flwsp	fs2,24(sp)
  d4:	693d                	c.lui	s2,0xf
  d6:	706c                	c.flw	fa1,100(s0)
  d8:	2d203233          	0x2d203233
  dc:	636d                	c.lui	t1,0x1b
  de:	6f6d                	c.lui	t5,0x1b
  e0:	6564                	c.flw	fs1,76(a0)
  e2:	3d6c                	c.fld	fa1,248(a0)
  e4:	656d                	c.lui	a0,0x1b
  e6:	6c64                	c.flw	fs1,92(s0)
  e8:	2d20776f          	jal	a4,73ba <__stack_size-0x1ff8c46>
  ec:	746d                	c.lui	s0,0xffffb
  ee:	6e75                	c.lui	t3,0x1d
  f0:	3d65                	c.jal	ffffffa8 <_sp+0x77ffffa8>
  f2:	6f72                	c.flwsp	ft10,28(sp)
  f4:	74656b63          	bltu	a0,t1,84a <__stack_size-0x1fff7b6>
  f8:	2d20                	c.fld	fs0,88(a0)
  fa:	616d                	c.addi16sp	sp,240
  fc:	6372                	c.flwsp	ft6,28(sp)
  fe:	3d68                	c.fld	fa0,248(a0)
 100:	7672                	c.flwsp	fa2,60(sp)
 102:	61693233          	0x61693233
 106:	2d20                	c.fld	fs0,88(a0)
 108:	61776467          	0x61776467
 10c:	6672                	c.flwsp	fa2,28(sp)
 10e:	2d20                	c.fld	fs0,88(a0)
 110:	2d20324f          	0x2d20324f
 114:	6500324f          	0x6500324f
 118:	646e                	c.flwsp	fs0,216(sp)
 11a:	665f 616c 0067      	0x67616c665f
 120:	76617273          	csrrci	tp,0x766,2
 124:	615f 736e       	0x736e615f

Disassembly of section .debug_loclists:

00000000 <.debug_loclists>:
   0:	0049                	c.addi	zero,18
   2:	0000                	c.unimp
   4:	0005                	c.addi	zero,1
   6:	0004                	0x4
   8:	0000                	c.unimp
   a:	0000                	c.unimp
   c:	00001c07          	0x1c07
  10:	3880                	c.fld	fs0,48(s1)
  12:	0000                	c.unimp
  14:	0280                	c.addi4spn	s0,sp,320
  16:	9f30                	0x9f30
  18:	00006c07          	0x6c07
  1c:	8080                	0x8080
  1e:	0000                	c.unimp
  20:	0380                	c.addi4spn	s0,sp,448
  22:	7d7f                	0x7d7f
  24:	079f 0080 8000      	0x80000080079f
  2a:	0098                	c.addi4spn	a4,sp,64
  2c:	8000                	0x8000
  2e:	9f7c7f03          	0x9f7c7f03
  32:	0000a007          	flw	ft0,0(ra)
  36:	b480                	c.fsd	fs0,40(s1)
  38:	0000                	c.unimp
  3a:	0380                	c.addi4spn	s0,sp,448
  3c:	7d7f                	0x7d7f
  3e:	079f 00b4 8000      	0x800000b4079f
  44:	00cc                	c.addi4spn	a1,sp,68
  46:	8000                	0x8000
  48:	9f7c7f03          	0x9f7c7f03
	...

Disassembly of section .debug_rnglists:

00000000 <.debug_rnglists>:
   0:	0081                	c.addi	ra,0
   2:	0000                	c.unimp
   4:	0005                	c.addi	zero,1
   6:	0004                	0x4
   8:	0000                	c.unimp
   a:	0000                	c.unimp
   c:	3406                	c.fldsp	fs0,96(sp)
   e:	0000                	c.unimp
  10:	3880                	c.fld	fs0,48(s1)
  12:	0000                	c.unimp
  14:	0680                	c.addi4spn	s0,sp,832
  16:	0038                	c.addi4spn	a4,sp,8
  18:	8000                	0x8000
  1a:	0038                	c.addi4spn	a4,sp,8
  1c:	8000                	0x8000
  1e:	3c06                	c.fldsp	fs8,96(sp)
  20:	0000                	c.unimp
  22:	4080                	c.lw	s0,0(s1)
  24:	0000                	c.unimp
  26:	0680                	c.addi4spn	s0,sp,832
  28:	0048                	c.addi4spn	a0,sp,4
  2a:	8000                	0x8000
  2c:	0050                	c.addi4spn	a2,sp,4
  2e:	8000                	0x8000
  30:	0600                	c.addi4spn	s0,sp,768
  32:	0064                	c.addi4spn	s1,sp,12
  34:	8000                	0x8000
  36:	0068                	c.addi4spn	a0,sp,12
  38:	8000                	0x8000
  3a:	6c06                	c.flwsp	fs8,64(sp)
  3c:	0000                	c.unimp
  3e:	6c80                	c.flw	fs0,24(s1)
  40:	0000                	c.unimp
  42:	0680                	c.addi4spn	s0,sp,832
  44:	0070                	c.addi4spn	a2,sp,12
  46:	8000                	0x8000
  48:	0074                	c.addi4spn	a3,sp,12
  4a:	8000                	0x8000
  4c:	8006                	c.mv	zero,ra
  4e:	0000                	c.unimp
  50:	8880                	0x8880
  52:	0000                	c.unimp
  54:	0080                	c.addi4spn	s0,sp,64
  56:	9806                	c.add	a6,ra
  58:	0000                	c.unimp
  5a:	9c80                	0x9c80
  5c:	0000                	c.unimp
  5e:	0680                	c.addi4spn	s0,sp,832
  60:	00a0                	c.addi4spn	s0,sp,72
  62:	8000                	0x8000
  64:	00a0                	c.addi4spn	s0,sp,72
  66:	8000                	0x8000
  68:	a406                	c.fsdsp	ft1,8(sp)
  6a:	0000                	c.unimp
  6c:	a880                	c.fsd	fs0,16(s1)
  6e:	0000                	c.unimp
  70:	0680                	c.addi4spn	s0,sp,832
  72:	00b4                	c.addi4spn	a3,sp,72
  74:	8000                	0x8000
  76:	00bc                	c.addi4spn	a5,sp,72
  78:	8000                	0x8000
  7a:	0600                	c.addi4spn	s0,sp,768
  7c:	001c                	0x1c
  7e:	8000                	0x8000
  80:	00cc                	c.addi4spn	a1,sp,68
  82:	8000                	0x8000
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	000c                	0xc
   2:	0000                	c.unimp
   4:	ffff                	0xffff
   6:	ffff                	0xffff
   8:	7c010003          	lb	zero,1984(sp) # 120117c4 <__stack_size+0x100117c4>
   c:	0d01                	c.addi	s10,0
   e:	0002                	c.slli64	zero
  10:	000c                	0xc
  12:	0000                	c.unimp
  14:	0000                	c.unimp
  16:	0000                	c.unimp
  18:	001c                	0x1c
  1a:	8000                	0x8000
  1c:	00b0                	c.addi4spn	a2,sp,72
	...
