<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1718978016">
  <File Type="VDS-TIMINGSUMMARY" Name="execute_phase_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="execute_phase.dcp"/>
  <File Type="RDS-UTIL-PB" Name="execute_phase_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="execute_phase_utilization_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="execute_phase_timing_summary_synth.pb"/>
  <File Type="PA-TCL" Name="execute_phase.tcl"/>
  <File Type="REPORTS-TCL" Name="execute_phase_reports.tcl"/>
  <File Type="RDS-RDS" Name="execute_phase.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="execute_phase_drc_synth.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../execute_phase.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="execute_phase"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2022">
      <Desc>Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="MoreOptsStr"><![CDATA[-mode out_of_context]]></Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="ShregMinSize">5</Option>
      <Option Id="ResourceSharing">2</Option>
      <Option Id="Directive">7</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="NoCombineLuts">1</Option>
    </Step>
  </Strategy>
</GenRun>
