{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671629247232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671629247232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 21 22:27:27 2022 " "Processing started: Wed Dec 21 22:27:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671629247232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671629247232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_timer -c clock_timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_timer -c clock_timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671629247232 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1671629247444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_timer " "Found entity 1: clock_timer" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671629247475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671629247475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_timer " "Elaborating entity \"clock_timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671629247492 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "clock_timer.v(15) " "Verilog HDL Conditional Statement error at clock_timer.v(15): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 15 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1671629247493 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "point1 clock_timer.v(13) " "Verilog HDL Always Construct warning at clock_timer.v(13): inferring latch(es) for variable \"point1\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671629247493 "|clock_timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 clock_timer.v(43) " "Verilog HDL assignment warning at clock_timer.v(43): truncated value with size 32 to match size of target (18)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1671629247493 "|clock_timer"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "clock_timer.v(48) " "Verilog HDL Conditional Statement error at clock_timer.v(48): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 48 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1671629247493 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec1 clock_timer.v(46) " "Verilog HDL Always Construct warning at clock_timer.v(46): inferring latch(es) for variable \"sec1\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671629247494 "|clock_timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec2 clock_timer.v(46) " "Verilog HDL Always Construct warning at clock_timer.v(46): inferring latch(es) for variable \"sec2\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671629247494 "|clock_timer"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "clock_timer.v(71) " "Verilog HDL Conditional Statement error at clock_timer.v(71): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 71 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1671629247494 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min1 clock_timer.v(69) " "Verilog HDL Always Construct warning at clock_timer.v(69): inferring latch(es) for variable \"min1\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671629247494 "|clock_timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min2 clock_timer.v(69) " "Verilog HDL Always Construct warning at clock_timer.v(69): inferring latch(es) for variable \"min2\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671629247494 "|clock_timer"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "clock_timer.v(94) " "Verilog HDL Conditional Statement error at clock_timer.v(94): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 94 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Quartus II" 0 -1 1671629247494 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour1 clock_timer.v(92) " "Verilog HDL Always Construct warning at clock_timer.v(92): inferring latch(es) for variable \"hour1\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671629247495 "|clock_timer"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hour2 clock_timer.v(92) " "Verilog HDL Always Construct warning at clock_timer.v(92): inferring latch(es) for variable \"hour2\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1671629247495 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2\[0\] clock_timer.v(92) " "Inferred latch for \"hour2\[0\]\" at clock_timer.v(92)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247495 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour2\[1\] clock_timer.v(92) " "Inferred latch for \"hour2\[1\]\" at clock_timer.v(92)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247495 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1\[0\] clock_timer.v(92) " "Inferred latch for \"hour1\[0\]\" at clock_timer.v(92)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247495 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1\[1\] clock_timer.v(92) " "Inferred latch for \"hour1\[1\]\" at clock_timer.v(92)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247495 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1\[2\] clock_timer.v(92) " "Inferred latch for \"hour1\[2\]\" at clock_timer.v(92)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247495 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hour1\[3\] clock_timer.v(92) " "Inferred latch for \"hour1\[3\]\" at clock_timer.v(92)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247495 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2\[0\] clock_timer.v(69) " "Inferred latch for \"min2\[0\]\" at clock_timer.v(69)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247495 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2\[1\] clock_timer.v(69) " "Inferred latch for \"min2\[1\]\" at clock_timer.v(69)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247495 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min2\[2\] clock_timer.v(69) " "Inferred latch for \"min2\[2\]\" at clock_timer.v(69)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1\[0\] clock_timer.v(69) " "Inferred latch for \"min1\[0\]\" at clock_timer.v(69)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1\[1\] clock_timer.v(69) " "Inferred latch for \"min1\[1\]\" at clock_timer.v(69)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1\[2\] clock_timer.v(69) " "Inferred latch for \"min1\[2\]\" at clock_timer.v(69)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min1\[3\] clock_timer.v(69) " "Inferred latch for \"min1\[3\]\" at clock_timer.v(69)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2\[0\] clock_timer.v(46) " "Inferred latch for \"sec2\[0\]\" at clock_timer.v(46)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2\[1\] clock_timer.v(46) " "Inferred latch for \"sec2\[1\]\" at clock_timer.v(46)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec2\[2\] clock_timer.v(46) " "Inferred latch for \"sec2\[2\]\" at clock_timer.v(46)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1\[0\] clock_timer.v(46) " "Inferred latch for \"sec1\[0\]\" at clock_timer.v(46)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1\[1\] clock_timer.v(46) " "Inferred latch for \"sec1\[1\]\" at clock_timer.v(46)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1\[2\] clock_timer.v(46) " "Inferred latch for \"sec1\[2\]\" at clock_timer.v(46)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec1\[3\] clock_timer.v(46) " "Inferred latch for \"sec1\[3\]\" at clock_timer.v(46)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point1\[0\] clock_timer.v(13) " "Inferred latch for \"point1\[0\]\" at clock_timer.v(13)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point1\[1\] clock_timer.v(13) " "Inferred latch for \"point1\[1\]\" at clock_timer.v(13)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point1\[2\] clock_timer.v(13) " "Inferred latch for \"point1\[2\]\" at clock_timer.v(13)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "point1\[3\] clock_timer.v(13) " "Inferred latch for \"point1\[3\]\" at clock_timer.v(13)" {  } { { "clock_timer.v" "" { Text "C:/altera/13.0sp1/clock_timer/clock_timer.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1671629247496 "|clock_timer"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1671629247497 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671629247539 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 21 22:27:27 2022 " "Processing ended: Wed Dec 21 22:27:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671629247539 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671629247539 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671629247539 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671629247539 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 9 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 9 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671629248105 ""}
