<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU Directory Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPU Directory Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Directory dependency graph for AMDGPU:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="dir_447ce995d6e35417de5ec3060e97c93e_dep.svg" width="452" height="404"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="subdirs"></a>
Directories</h2></td></tr>
<tr class="memitem:dir_85a100ef039c3f4c9003c4e03ed24421"><td class="memItemLeft" align="right" valign="top">directory &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dir_85a100ef039c3f4c9003c4e03ed24421.html">AsmParser</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dir_aecf830508d23262985d43a7b64360cb"><td class="memItemLeft" align="right" valign="top">directory &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dir_aecf830508d23262985d43a7b64360cb.html">Disassembler</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dir_11079433822a7eb4461df62ee7457777"><td class="memItemLeft" align="right" valign="top">directory &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dir_11079433822a7eb4461df62ee7457777.html">MCTargetDesc</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dir_c9171f2c0f5e8c5077bd9fc5c6f70647"><td class="memItemLeft" align="right" valign="top">directory &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dir_c9171f2c0f5e8c5077bd9fc5c6f70647.html">TargetInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:dir_234f42f82b76b03f6101df18c668b2d0"><td class="memItemLeft" align="right" valign="top">directory &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dir_234f42f82b76b03f6101df18c668b2d0.html">Utils</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:AMDGPU_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPU_8h.html">AMDGPU.h</a> <a href="AMDGPU_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUAliasAnalysis_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAliasAnalysis_8cpp.html">AMDGPUAliasAnalysis.cpp</a> <a href="AMDGPUAliasAnalysis_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUAliasAnalysis_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the AMGPU address space based alias analysis pass. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUAliasAnalysis_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAliasAnalysis_8h.html">AMDGPUAliasAnalysis.h</a> <a href="AMDGPUAliasAnalysis_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUAliasAnalysis_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the AMGPU address space based alias analysis pass. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUAlwaysInlinePass_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAlwaysInlinePass_8cpp.html">AMDGPUAlwaysInlinePass.cpp</a> <a href="AMDGPUAlwaysInlinePass_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUAlwaysInlinePass_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass marks all internal functions as always_inline and creates duplicates of all other functions and marks the duplicates as always_inline. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUAnnotateKernelFeatures_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAnnotateKernelFeatures_8cpp.html">AMDGPUAnnotateKernelFeatures.cpp</a> <a href="AMDGPUAnnotateKernelFeatures_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUAnnotateUniformValues_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAnnotateUniformValues_8cpp.html">AMDGPUAnnotateUniformValues.cpp</a> <a href="AMDGPUAnnotateUniformValues_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUAnnotateUniformValues_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass adds amdgpu.uniform metadata to IR values so this information can be used during instruction selection. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUArgumentUsageInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUArgumentUsageInfo_8cpp.html">AMDGPUArgumentUsageInfo.cpp</a> <a href="AMDGPUArgumentUsageInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUArgumentUsageInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a> <a href="AMDGPUArgumentUsageInfo_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUAsmPrinter_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAsmPrinter_8cpp.html">AMDGPUAsmPrinter.cpp</a> <a href="AMDGPUAsmPrinter_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUAsmPrinter_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">The AMDGPUAsmPrinter is used to print both assembly string and also binary code. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUAsmPrinter_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAsmPrinter_8h.html">AMDGPUAsmPrinter.h</a> <a href="AMDGPUAsmPrinter_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUAsmPrinter_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceAMDGPU.html">AMDGPU</a> Assembly printer class. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUAtomicOptimizer_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUAtomicOptimizer_8cpp.html">AMDGPUAtomicOptimizer.cpp</a> <a href="AMDGPUAtomicOptimizer_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUAtomicOptimizer_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic operation, thus reducing contention on that memory location. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUCallLowering_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCallLowering_8cpp.html">AMDGPUCallLowering.cpp</a> <a href="AMDGPUCallLowering_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUCallLowering_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file implements the lowering of LLVM calls to machine code calls for GlobalISel. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUCallLowering_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCallLowering_8h.html">AMDGPUCallLowering.h</a> <a href="AMDGPUCallLowering_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUCallLowering_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file describes how to lower LLVM calls to machine code calls. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUCodeGenPrepare_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUCodeGenPrepare_8cpp.html">AMDGPUCodeGenPrepare.cpp</a> <a href="AMDGPUCodeGenPrepare_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUCodeGenPrepare_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass does misc. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUFixFunctionBitcasts_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUFixFunctionBitcasts_8cpp.html">AMDGPUFixFunctionBitcasts.cpp</a> <a href="AMDGPUFixFunctionBitcasts_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUFixFunctionBitcasts_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Promote indirect (bitcast) calls to direct calls when they are statically known to be direct. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUFrameLowering_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUFrameLowering_8cpp.html">AMDGPUFrameLowering.cpp</a> <a href="AMDGPUFrameLowering_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUFrameLowering_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUFrameLowering_8h.html">AMDGPUFrameLowering.h</a> <a href="AMDGPUFrameLowering_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUFrameLowering_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface to describe a layout of a stack frame on an <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> target. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUGlobalISelUtils_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUGlobalISelUtils_8cpp.html">AMDGPUGlobalISelUtils.cpp</a> <a href="AMDGPUGlobalISelUtils_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUGlobalISelUtils_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUGlobalISelUtils_8h.html">AMDGPUGlobalISelUtils.h</a> <a href="AMDGPUGlobalISelUtils_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUHSAMetadataStreamer_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUHSAMetadataStreamer_8cpp.html">AMDGPUHSAMetadataStreamer.cpp</a> <a href="AMDGPUHSAMetadataStreamer_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUHSAMetadataStreamer_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceAMDGPU.html">AMDGPU</a> HSA Metadata Streamer. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUHSAMetadataStreamer_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUHSAMetadataStreamer_8h.html">AMDGPUHSAMetadataStreamer.h</a> <a href="AMDGPUHSAMetadataStreamer_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUHSAMetadataStreamer_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceAMDGPU.html">AMDGPU</a> HSA Metadata Streamer. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUInline_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInline_8cpp.html">AMDGPUInline.cpp</a> <a href="AMDGPUInline_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUInline_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> specific replacement of the standard inliner. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUInstrInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8cpp.html">AMDGPUInstrInfo.cpp</a> <a href="AMDGPUInstrInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUInstrInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implementation of the TargetInstrInfo class that is common to all AMD GPUs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUInstrInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a> <a href="AMDGPUInstrInfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUInstrInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUInstructionSelector_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8cpp.html">AMDGPUInstructionSelector.cpp</a> <a href="AMDGPUInstructionSelector_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUInstructionSelector_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file implements the targeting of the InstructionSelector class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUInstructionSelector_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUInstructionSelector_8h.html">AMDGPUInstructionSelector.h</a> <a href="AMDGPUInstructionSelector_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUInstructionSelector_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file declares the targeting of the InstructionSelector class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUISelDAGToDAG_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUISelDAGToDAG_8cpp.html">AMDGPUISelDAGToDAG.cpp</a> <a href="AMDGPUISelDAGToDAG_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUISelDAGToDAG_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines an instruction selector for the <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> target. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUISelLowering_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUISelLowering_8cpp.html">AMDGPUISelLowering.cpp</a> <a href="AMDGPUISelLowering_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUISelLowering_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the parent TargetLowering class for hardware code gen targets. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUISelLowering_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUISelLowering_8h.html">AMDGPUISelLowering.h</a> <a href="AMDGPUISelLowering_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUISelLowering_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface definition of the TargetLowering class that is common to all AMD GPUs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPULegalizerInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULegalizerInfo_8cpp.html">AMDGPULegalizerInfo.cpp</a> <a href="AMDGPULegalizerInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPULegalizerInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file implements the targeting of the Machinelegalizer class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPULegalizerInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a> <a href="AMDGPULegalizerInfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPULegalizerInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file declares the targeting of the Machinelegalizer class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPULibCalls_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULibCalls_8cpp.html">AMDGPULibCalls.cpp</a> <a href="AMDGPULibCalls_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPULibCalls_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file does AMD library function optimizations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPULibFunc_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULibFunc_8cpp.html">AMDGPULibFunc.cpp</a> <a href="AMDGPULibFunc_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPULibFunc_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULibFunc_8h.html">AMDGPULibFunc.h</a> <a href="AMDGPULibFunc_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPULowerIntrinsics_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULowerIntrinsics_8cpp.html">AMDGPULowerIntrinsics.cpp</a> <a href="AMDGPULowerIntrinsics_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPULowerKernelArguments_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULowerKernelArguments_8cpp.html">AMDGPULowerKernelArguments.cpp</a> <a href="AMDGPULowerKernelArguments_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPULowerKernelAttributes_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPULowerKernelAttributes_8cpp.html">AMDGPULowerKernelAttributes.cpp</a> <a href="AMDGPULowerKernelAttributes_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUMachineCFGStructurizer_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMachineCFGStructurizer_8cpp.html">AMDGPUMachineCFGStructurizer.cpp</a> <a href="AMDGPUMachineCFGStructurizer_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUMachineFunction_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMachineFunction_8cpp.html">AMDGPUMachineFunction.cpp</a> <a href="AMDGPUMachineFunction_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUMachineFunction_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMachineFunction_8h.html">AMDGPUMachineFunction.h</a> <a href="AMDGPUMachineFunction_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUMachineModuleInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMachineModuleInfo_8cpp.html">AMDGPUMachineModuleInfo.cpp</a> <a href="AMDGPUMachineModuleInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUMachineModuleInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceAMDGPU.html">AMDGPU</a> Machine Module Info. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUMachineModuleInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMachineModuleInfo_8h.html">AMDGPUMachineModuleInfo.h</a> <a href="AMDGPUMachineModuleInfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUMachineModuleInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceAMDGPU.html">AMDGPU</a> Machine Module Info. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUMacroFusion_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMacroFusion_8cpp.html">AMDGPUMacroFusion.cpp</a> <a href="AMDGPUMacroFusion_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUMacroFusion_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMacroFusion_8h.html">AMDGPUMacroFusion.h</a> <a href="AMDGPUMacroFusion_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUMCInstLower_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUMCInstLower_8cpp.html">AMDGPUMCInstLower.cpp</a> <a href="AMDGPUMCInstLower_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUMCInstLower_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to lower <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> MachineInstrs to their corresponding MCInst. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUOpenCLEnqueuedBlockLowering_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUOpenCLEnqueuedBlockLowering_8cpp.html">AMDGPUOpenCLEnqueuedBlockLowering.cpp</a> <a href="AMDGPUOpenCLEnqueuedBlockLowering_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUPerfHintAnalysis_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPerfHintAnalysis_8cpp.html">AMDGPUPerfHintAnalysis.cpp</a> <a href="AMDGPUPerfHintAnalysis_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUPerfHintAnalysis_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyzes if a function potentially memory bound and if a kernel kernel may benefit from limiting number of waves to reduce cache thrashing. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUPerfHintAnalysis_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPerfHintAnalysis_8h.html">AMDGPUPerfHintAnalysis.h</a> <a href="AMDGPUPerfHintAnalysis_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUPerfHintAnalysis_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyzes if a function potentially memory bound and if a kernel kernel may benefit from limiting number of waves to reduce cache thrashing. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUPrintfRuntimeBinding_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPrintfRuntimeBinding_8cpp.html">AMDGPUPrintfRuntimeBinding.cpp</a> <a href="AMDGPUPrintfRuntimeBinding_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUPromoteAlloca_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPromoteAlloca_8cpp.html">AMDGPUPromoteAlloca.cpp</a> <a href="AMDGPUPromoteAlloca_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUPropagateAttributes_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPropagateAttributes_8cpp.html">AMDGPUPropagateAttributes.cpp</a> <a href="AMDGPUPropagateAttributes_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUPropagateAttributes_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass propagates attributes from kernels to the non-entry functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUPTNote_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUPTNote_8h.html">AMDGPUPTNote.h</a> <a href="AMDGPUPTNote_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUPTNote_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enums and constants for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> PT_NOTE sections. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPURegisterBankInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterBankInfo_8cpp.html">AMDGPURegisterBankInfo.cpp</a> <a href="AMDGPURegisterBankInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPURegisterBankInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file implements the targeting of the RegisterBankInfo class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPURegisterBankInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterBankInfo_8h.html">AMDGPURegisterBankInfo.h</a> <a href="AMDGPURegisterBankInfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPURegisterBankInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file declares the targeting of the RegisterBankInfo class for <a class="el" href="namespaceAMDGPU.html">AMDGPU</a>. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPURegisterInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterInfo_8cpp.html">AMDGPURegisterInfo.cpp</a> <a href="AMDGPURegisterInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPURegisterInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parent TargetRegisterInfo class common to all hw codegen targets. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPURegisterInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a> <a href="AMDGPURegisterInfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPURegisterInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">TargetRegisterInfo interface that is implemented by all hw codegen targets. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPURewriteOutArguments_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURewriteOutArguments_8cpp.html">AMDGPURewriteOutArguments.cpp</a> <a href="AMDGPURewriteOutArguments_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUSubtarget_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSubtarget_8cpp.html">AMDGPUSubtarget.cpp</a> <a href="AMDGPUSubtarget_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUSubtarget_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implements the <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> specific subclass of TargetSubtarget. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUSubtarget_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a> <a href="AMDGPUSubtarget_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUSubtarget_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespaceAMDGPU.html">AMDGPU</a> specific subclass of TargetSubtarget. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUTargetMachine_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetMachine_8cpp.html">AMDGPUTargetMachine.cpp</a> <a href="AMDGPUTargetMachine_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUTargetMachine_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> target machine contains all of the hardware specific information needed to emit code for R600 and SI GPUs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUTargetMachine_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a> <a href="AMDGPUTargetMachine_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUTargetMachine_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> TargetMachine interface definition for hw codgen targets. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUTargetObjectFile_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetObjectFile_8cpp.html">AMDGPUTargetObjectFile.cpp</a> <a href="AMDGPUTargetObjectFile_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUTargetObjectFile_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetObjectFile_8h.html">AMDGPUTargetObjectFile.h</a> <a href="AMDGPUTargetObjectFile_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUTargetObjectFile_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file declares the AMDGPU-specific subclass of TargetLoweringObjectFile. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUTargetTransformInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetTransformInfo_8cpp.html">AMDGPUTargetTransformInfo.cpp</a> <a href="AMDGPUTargetTransformInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUTargetTransformInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUTargetTransformInfo_8h.html">AMDGPUTargetTransformInfo.h</a> <a href="AMDGPUTargetTransformInfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:AMDGPUTargetTransformInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file a TargetTransformInfo::Concept conforming object specific to the <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> target machine. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUUnifyDivergentExitNodes_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html">AMDGPUUnifyDivergentExitNodes.cpp</a> <a href="AMDGPUUnifyDivergentExitNodes_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDGPUUnifyMetadata_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPUUnifyMetadata_8cpp.html">AMDGPUUnifyMetadata.cpp</a> <a href="AMDGPUUnifyMetadata_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDILCFGStructurizer_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDILCFGStructurizer_8cpp.html">AMDILCFGStructurizer.cpp</a> <a href="AMDILCFGStructurizer_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:AMDKernelCodeT_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDKernelCodeT_8h.html">AMDKernelCodeT.h</a> <a href="AMDKernelCodeT_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNDPPCombine_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNDPPCombine_8cpp.html">GCNDPPCombine.cpp</a> <a href="GCNDPPCombine_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNHazardRecognizer_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNHazardRecognizer_8cpp.html">GCNHazardRecognizer.cpp</a> <a href="GCNHazardRecognizer_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNHazardRecognizer_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNHazardRecognizer_8h.html">GCNHazardRecognizer.h</a> <a href="GCNHazardRecognizer_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNILPSched_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNILPSched_8cpp.html">GCNILPSched.cpp</a> <a href="GCNILPSched_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNIterativeScheduler_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNIterativeScheduler_8cpp.html">GCNIterativeScheduler.cpp</a> <a href="GCNIterativeScheduler_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNIterativeScheduler_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNIterativeScheduler_8h.html">GCNIterativeScheduler.h</a> <a href="GCNIterativeScheduler_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNMinRegStrategy_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNMinRegStrategy_8cpp.html">GCNMinRegStrategy.cpp</a> <a href="GCNMinRegStrategy_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNNSAReassign_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNNSAReassign_8cpp.html">GCNNSAReassign.cpp</a> <a href="GCNNSAReassign_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:GCNNSAReassign_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to reassign registers on GFX10+ from non-sequential to sequential in NSA image instructions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNRegBankReassign_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegBankReassign_8cpp.html">GCNRegBankReassign.cpp</a> <a href="GCNRegBankReassign_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:GCNRegBankReassign_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to reassign registers on GFX10+ to reduce register bank conflicts. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNRegPressure_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegPressure_8cpp.html">GCNRegPressure.cpp</a> <a href="GCNRegPressure_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNRegPressure_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNRegPressure_8h.html">GCNRegPressure.h</a> <a href="GCNRegPressure_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNSchedStrategy_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNSchedStrategy_8cpp.html">GCNSchedStrategy.cpp</a> <a href="GCNSchedStrategy_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:GCNSchedStrategy_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:GCNSchedStrategy_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="GCNSchedStrategy_8h.html">GCNSchedStrategy.h</a> <a href="GCNSchedStrategy_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600AsmPrinter_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600AsmPrinter_8cpp.html">R600AsmPrinter.cpp</a> <a href="R600AsmPrinter_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600AsmPrinter_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">The R600AsmPrinter is used to print both assembly string and also binary code. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600AsmPrinter_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600AsmPrinter_8h.html">R600AsmPrinter.h</a> <a href="R600AsmPrinter_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:R600AsmPrinter_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 Assembly printer class. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600ClauseMergePass_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600ClauseMergePass_8cpp.html">R600ClauseMergePass.cpp</a> <a href="R600ClauseMergePass_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600ClauseMergePass_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600ControlFlowFinalizer_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600ControlFlowFinalizer_8cpp.html">R600ControlFlowFinalizer.cpp</a> <a href="R600ControlFlowFinalizer_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600ControlFlowFinalizer_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass compute turns all control flow pseudo instructions into native one computing their address on the fly; it also sets STACK_SIZE info. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600Defines_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600Defines_8h.html">R600Defines.h</a> <a href="R600Defines_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600EmitClauseMarkers_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600EmitClauseMarkers_8cpp.html">R600EmitClauseMarkers.cpp</a> <a href="R600EmitClauseMarkers_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600EmitClauseMarkers_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add CF_ALU. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600ExpandSpecialInstrs_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600ExpandSpecialInstrs_8cpp.html">R600ExpandSpecialInstrs.cpp</a> <a href="R600ExpandSpecialInstrs_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600ExpandSpecialInstrs_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600FrameLowering_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600FrameLowering_8cpp.html">R600FrameLowering.cpp</a> <a href="R600FrameLowering_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600FrameLowering_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600FrameLowering_8h.html">R600FrameLowering.h</a> <a href="R600FrameLowering_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600InstrInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600InstrInfo_8cpp.html">R600InstrInfo.cpp</a> <a href="R600InstrInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600InstrInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 Implementation of TargetInstrInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600InstrInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600InstrInfo_8h.html">R600InstrInfo.h</a> <a href="R600InstrInfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:R600InstrInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface definition for R600InstrInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600ISelLowering_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600ISelLowering_8cpp.html">R600ISelLowering.cpp</a> <a href="R600ISelLowering_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600ISelLowering_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom DAG lowering for R600. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600ISelLowering_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600ISelLowering_8h.html">R600ISelLowering.h</a> <a href="R600ISelLowering_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:R600ISelLowering_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 DAG Lowering interface definition. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600MachineFunctionInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineFunctionInfo_8cpp.html">R600MachineFunctionInfo.cpp</a> <a href="R600MachineFunctionInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600MachineFunctionInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineFunctionInfo_8h.html">R600MachineFunctionInfo.h</a> <a href="R600MachineFunctionInfo_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600MachineScheduler_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineScheduler_8cpp.html">R600MachineScheduler.cpp</a> <a href="R600MachineScheduler_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600MachineScheduler_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 Machine Scheduler interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600MachineScheduler_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600MachineScheduler_8h.html">R600MachineScheduler.h</a> <a href="R600MachineScheduler_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:R600MachineScheduler_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 Machine Scheduler interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600OpenCLImageTypeLoweringPass_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OpenCLImageTypeLoweringPass_8cpp.html">R600OpenCLImageTypeLoweringPass.cpp</a> <a href="R600OpenCLImageTypeLoweringPass_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600OpenCLImageTypeLoweringPass_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass resolves calls to OpenCL image attribute, image resource ID and sampler resource ID getter functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600OptimizeVectorRegisters_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600OptimizeVectorRegisters_8cpp.html">R600OptimizeVectorRegisters.cpp</a> <a href="R600OptimizeVectorRegisters_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600OptimizeVectorRegisters_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough undef subreg using swizzle abilities. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600Packetizer_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600Packetizer_8cpp.html">R600Packetizer.cpp</a> <a href="R600Packetizer_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600Packetizer_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass implements instructions packetization for R600. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600RegisterInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600RegisterInfo_8cpp.html">R600RegisterInfo.cpp</a> <a href="R600RegisterInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:R600RegisterInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">R600 implementation of the TargetRegisterInfo class. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:R600RegisterInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a> <a href="R600RegisterInfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:R600RegisterInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface definition for R600RegisterInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIAddIMGInit_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIAddIMGInit_8cpp.html">SIAddIMGInit.cpp</a> <a href="SIAddIMGInit_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIAddIMGInit_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Any MIMG instructions that use tfe or lwe require an initialization of the result register that will be written in the case of a memory access failure The required code is also added to tie this init code to the result of the img instruction. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIAnnotateControlFlow_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIAnnotateControlFlow_8cpp.html">SIAnnotateControlFlow.cpp</a> <a href="SIAnnotateControlFlow_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIAnnotateControlFlow_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Annotates the control flow with hardware specific intrinsics. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIDefines_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIDefines_8h.html">SIDefines.h</a> <a href="SIDefines_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIFixSGPRCopies_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFixSGPRCopies_8cpp.html">SIFixSGPRCopies.cpp</a> <a href="SIFixSGPRCopies_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIFixSGPRCopies_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate these illegal copies in situations like this: <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIFixupVectorISel_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFixupVectorISel_8cpp.html">SIFixupVectorISel.cpp</a> <a href="SIFixupVectorISel_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIFixupVectorISel_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIFixupVectorISel pass cleans up post ISEL Vector issues. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIFixVGPRCopies_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFixVGPRCopies_8cpp.html">SIFixVGPRCopies.cpp</a> <a href="SIFixVGPRCopies_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIFixVGPRCopies_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add implicit use of exec to vector register copies. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIFoldOperands_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFoldOperands_8cpp.html">SIFoldOperands.cpp</a> <a href="SIFoldOperands_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIFormMemoryClauses_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFormMemoryClauses_8cpp.html">SIFormMemoryClauses.cpp</a> <a href="SIFormMemoryClauses_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIFormMemoryClauses_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass creates bundles of SMEM and VMEM instructions forming memory clauses if XNACK is enabled. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIFrameLowering_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFrameLowering_8cpp.html">SIFrameLowering.cpp</a> <a href="SIFrameLowering_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIFrameLowering_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIFrameLowering_8h.html">SIFrameLowering.h</a> <a href="SIFrameLowering_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIInsertSkips_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInsertSkips_8cpp.html">SIInsertSkips.cpp</a> <a href="SIInsertSkips_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIInsertSkips_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass inserts branches on the 0 exec mask over divergent branches branches when it's expected that jumping over the untaken control flow will be cheaper than having every workitem no-op through it. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIInsertWaitcnts_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInsertWaitcnts_8cpp.html">SIInsertWaitcnts.cpp</a> <a href="SIInsertWaitcnts_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIInsertWaitcnts_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Insert wait instructions for memory reads and writes. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIInstrInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8cpp.html">SIInstrInfo.cpp</a> <a href="SIInstrInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIInstrInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">SI Implementation of TargetInstrInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIInstrInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIInstrInfo_8h.html">SIInstrInfo.h</a> <a href="SIInstrInfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:SIInstrInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface definition for SIInstrInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIISelLowering_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIISelLowering_8cpp.html">SIISelLowering.cpp</a> <a href="SIISelLowering_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIISelLowering_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Custom DAG lowering for SI. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIISelLowering_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIISelLowering_8h.html">SIISelLowering.h</a> <a href="SIISelLowering_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:SIISelLowering_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SI DAG Lowering interface definition. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SILoadStoreOptimizer_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SILoadStoreOptimizer_8cpp.html">SILoadStoreOptimizer.cpp</a> <a href="SILoadStoreOptimizer_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SILowerControlFlow_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SILowerControlFlow_8cpp.html">SILowerControlFlow.cpp</a> <a href="SILowerControlFlow_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SILowerControlFlow_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass lowers the pseudo control flow instructions to real machine instructions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SILowerI1Copies_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SILowerI1Copies_8cpp.html">SILowerI1Copies.cpp</a> <a href="SILowerI1Copies_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SILowerSGPRSpills_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SILowerSGPRSpills_8cpp.html">SILowerSGPRSpills.cpp</a> <a href="SILowerSGPRSpills_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIMachineFunctionInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIMachineFunctionInfo_8cpp.html">SIMachineFunctionInfo.cpp</a> <a href="SIMachineFunctionInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIMachineFunctionInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a> <a href="SIMachineFunctionInfo_8h_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIMachineScheduler_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIMachineScheduler_8cpp.html">SIMachineScheduler.cpp</a> <a href="SIMachineScheduler_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIMachineScheduler_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">SI Machine Scheduler interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIMachineScheduler_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIMachineScheduler_8h.html">SIMachineScheduler.h</a> <a href="SIMachineScheduler_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:SIMachineScheduler_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SI Machine Scheduler interface. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIMemoryLegalizer_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIMemoryLegalizer_8cpp.html">SIMemoryLegalizer.cpp</a> <a href="SIMemoryLegalizer_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIMemoryLegalizer_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory legalizer - implements memory model. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIModeRegister_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIModeRegister_8cpp.html">SIModeRegister.cpp</a> <a href="SIModeRegister_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIModeRegister_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass inserts changes to the Mode register settings as required. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIOptimizeExecMasking_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMasking_8cpp.html">SIOptimizeExecMasking.cpp</a> <a href="SIOptimizeExecMasking_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIOptimizeExecMaskingPreRA_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIOptimizeExecMaskingPreRA_8cpp.html">SIOptimizeExecMaskingPreRA.cpp</a> <a href="SIOptimizeExecMaskingPreRA_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIOptimizeExecMaskingPreRA_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass removes redundant S_OR_B64 instructions enabling lanes in the exec. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIPeepholeSDWA_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIPeepholeSDWA_8cpp.html">SIPeepholeSDWA.cpp</a> <a href="SIPeepholeSDWA_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIPreAllocateWWMRegs_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIPreAllocateWWMRegs_8cpp.html">SIPreAllocateWWMRegs.cpp</a> <a href="SIPreAllocateWWMRegs_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIPreAllocateWWMRegs_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pass to pre-allocated WWM registers. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIProgramInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIProgramInfo_8h.html">SIProgramInfo.h</a> <a href="SIProgramInfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:SIProgramInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines struct to track resource usage for kernels and entry functions. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIRegisterInfo_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8cpp.html">SIRegisterInfo.cpp</a> <a href="SIRegisterInfo_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIRegisterInfo_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">SI implementation of the TargetRegisterInfo class. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIRegisterInfo_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a> <a href="SIRegisterInfo_8h_source.html">[code]</a></td></tr>
<tr class="memdesc:SIRegisterInfo_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interface definition for SIRegisterInfo. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIShrinkInstructions_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIShrinkInstructions_8cpp.html">SIShrinkInstructions.cpp</a> <a href="SIShrinkInstructions_8cpp_source.html">[code]</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:SIWholeQuadMode_8cpp"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="SIWholeQuadMode_8cpp.html">SIWholeQuadMode.cpp</a> <a href="SIWholeQuadMode_8cpp_source.html">[code]</a></td></tr>
<tr class="memdesc:SIWholeQuadMode_8cpp"><td class="mdescLeft">&#160;</td><td class="mdescRight">This pass adds instructions to enable whole quad mode for pixel shaders, and whole wavefront mode for all programs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:24:08 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
