Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 12:55:08 2024
| Host         : 8x8-Bit running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file opt_report_timing_summary_0.rpt -pb opt_report_timing_summary_0.pb -rpx opt_report_timing_summary_0.rpx
| Design       : TestBlockDesign_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Optimized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads                   1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2419)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2448)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2419)
---------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/Q (HIGH)

 There are 2400 register/latch pins with no clock driven by root clock pin: TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2448)
---------------------------------------------------
 There are 2448 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.826        0.000                      0                 5065        0.117        0.000                      0                 5065        4.500        0.000                       0                  2470  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.826        0.000                      0                 5065        0.117        0.000                      0                 5065        4.500        0.000                       0                  2470  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][0]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.903ns (32.308%)  route 1.892ns (67.692%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.857 - 5.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     2.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.529 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, unplaced)       0.922     3.451    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
                         LUT5 (Prop_lut5_I0_O)        0.323     3.774 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2/O
                         net (fo=1, unplaced)         0.449     4.223    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.347 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_2/O
                         net (fo=12, unplaced)        0.521     4.868    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192]_351
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     6.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][0]/C  (IS_INVERTED)
                         clock pessimism              0.071     6.928    
                         clock uncertainty           -0.035     6.893    
                         FDRE (Setup_fdre_C_CE)      -0.199     6.694    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][0]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.903ns (32.308%)  route 1.892ns (67.692%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.857 - 5.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     2.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.529 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, unplaced)       0.922     3.451    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
                         LUT5 (Prop_lut5_I0_O)        0.323     3.774 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2/O
                         net (fo=1, unplaced)         0.449     4.223    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.347 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_2/O
                         net (fo=12, unplaced)        0.521     4.868    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192]_351
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     6.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][10]/C  (IS_INVERTED)
                         clock pessimism              0.071     6.928    
                         clock uncertainty           -0.035     6.893    
                         FDRE (Setup_fdre_C_CE)      -0.199     6.694    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][10]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][11]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.903ns (32.308%)  route 1.892ns (67.692%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.857 - 5.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     2.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.529 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, unplaced)       0.922     3.451    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
                         LUT5 (Prop_lut5_I0_O)        0.323     3.774 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2/O
                         net (fo=1, unplaced)         0.449     4.223    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.347 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_2/O
                         net (fo=12, unplaced)        0.521     4.868    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192]_351
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     6.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][11]/C  (IS_INVERTED)
                         clock pessimism              0.071     6.928    
                         clock uncertainty           -0.035     6.893    
                         FDRE (Setup_fdre_C_CE)      -0.199     6.694    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][11]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.903ns (32.308%)  route 1.892ns (67.692%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.857 - 5.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     2.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.529 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, unplaced)       0.922     3.451    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
                         LUT5 (Prop_lut5_I0_O)        0.323     3.774 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2/O
                         net (fo=1, unplaced)         0.449     4.223    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.347 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_2/O
                         net (fo=12, unplaced)        0.521     4.868    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192]_351
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     6.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][1]/C  (IS_INVERTED)
                         clock pessimism              0.071     6.928    
                         clock uncertainty           -0.035     6.893    
                         FDRE (Setup_fdre_C_CE)      -0.199     6.694    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][1]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][2]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.903ns (32.308%)  route 1.892ns (67.692%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.857 - 5.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     2.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.529 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, unplaced)       0.922     3.451    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
                         LUT5 (Prop_lut5_I0_O)        0.323     3.774 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2/O
                         net (fo=1, unplaced)         0.449     4.223    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.347 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_2/O
                         net (fo=12, unplaced)        0.521     4.868    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192]_351
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     6.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][2]/C  (IS_INVERTED)
                         clock pessimism              0.071     6.928    
                         clock uncertainty           -0.035     6.893    
                         FDRE (Setup_fdre_C_CE)      -0.199     6.694    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][2]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][3]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.903ns (32.308%)  route 1.892ns (67.692%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.857 - 5.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     2.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.529 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, unplaced)       0.922     3.451    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
                         LUT5 (Prop_lut5_I0_O)        0.323     3.774 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2/O
                         net (fo=1, unplaced)         0.449     4.223    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.347 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_2/O
                         net (fo=12, unplaced)        0.521     4.868    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192]_351
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     6.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][3]/C  (IS_INVERTED)
                         clock pessimism              0.071     6.928    
                         clock uncertainty           -0.035     6.893    
                         FDRE (Setup_fdre_C_CE)      -0.199     6.694    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][3]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.903ns (32.308%)  route 1.892ns (67.692%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.857 - 5.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     2.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.529 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, unplaced)       0.922     3.451    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
                         LUT5 (Prop_lut5_I0_O)        0.323     3.774 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2/O
                         net (fo=1, unplaced)         0.449     4.223    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.347 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_2/O
                         net (fo=12, unplaced)        0.521     4.868    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192]_351
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     6.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][4]/C  (IS_INVERTED)
                         clock pessimism              0.071     6.928    
                         clock uncertainty           -0.035     6.893    
                         FDRE (Setup_fdre_C_CE)      -0.199     6.694    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][4]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.903ns (32.308%)  route 1.892ns (67.692%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.857 - 5.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     2.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.529 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, unplaced)       0.922     3.451    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
                         LUT5 (Prop_lut5_I0_O)        0.323     3.774 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2/O
                         net (fo=1, unplaced)         0.449     4.223    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.347 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_2/O
                         net (fo=12, unplaced)        0.521     4.868    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192]_351
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     6.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][5]/C  (IS_INVERTED)
                         clock pessimism              0.071     6.928    
                         clock uncertainty           -0.035     6.893    
                         FDRE (Setup_fdre_C_CE)      -0.199     6.694    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][5]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.903ns (32.308%)  route 1.892ns (67.692%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.857 - 5.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     2.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.529 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, unplaced)       0.922     3.451    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
                         LUT5 (Prop_lut5_I0_O)        0.323     3.774 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2/O
                         net (fo=1, unplaced)         0.449     4.223    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.347 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_2/O
                         net (fo=12, unplaced)        0.521     4.868    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192]_351
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     6.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][6]/C  (IS_INVERTED)
                         clock pessimism              0.071     6.928    
                         clock uncertainty           -0.035     6.893    
                         FDRE (Setup_fdre_C_CE)      -0.199     6.694    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][6]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.826ns  (required time - arrival time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][7]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.795ns  (logic 0.903ns (32.308%)  route 1.892ns (67.692%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 6.857 - 5.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     2.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     2.529 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/Q
                         net (fo=196, unplaced)       0.922     3.451    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]
                         LUT5 (Prop_lut5_I0_O)        0.323     3.774 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2/O
                         net (fo=1, unplaced)         0.449     4.223    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192][11]_i_2_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     4.347 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_2/O
                         net (fo=12, unplaced)        0.521     4.868    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line[192]_351
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     6.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][7]/C  (IS_INVERTED)
                         clock pessimism              0.071     6.928    
                         clock uncertainty           -0.035     6.893    
                         FDRE (Setup_fdre_C_CE)      -0.199     6.694    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[192][7]
  -------------------------------------------------------------------
                         required time                          6.694    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                  1.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.239ns (67.705%)  route 0.114ns (32.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     0.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.512 r  TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/Q
                         net (fo=20, unplaced)        0.114     0.626    TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s
                         LUT5 (Prop_lut5_I4_O)        0.098     0.724 r  TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_i_1/O
                         net (fo=1, unplaced)         0.000     0.724    TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_i_1_n_0
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg/C
                         clock pessimism             -0.188     0.516    
                         FDRE (Hold_fdre_C_D)         0.091     0.607    TestBlockDesign_i/VGA_Controller_0/U0/divided_clock_s_reg
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.266ns (66.633%)  route 0.133ns (33.367%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     0.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.529 f  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/Q
                         net (fo=3, unplaced)         0.133     0.662    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]
                         LUT1 (Prop_lut1_I0_O)        0.045     0.707 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT1_7/O
                         net (fo=1, unplaced)         0.000     0.707    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord[3]_i_4_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.770 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]_i_2/O[3]
                         net (fo=1, unplaced)         0.000     0.770    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]_i_2_n_4
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/C
                         clock pessimism             -0.188     0.516    
                         FDRE (Hold_fdre_C_D)         0.126     0.642    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.273ns (67.278%)  route 0.133ns (32.722%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     0.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.529 f  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/Q
                         net (fo=3, unplaced)         0.133     0.661    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]
                         LUT1 (Prop_lut1_I0_O)        0.045     0.706 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT1_6/O
                         net (fo=1, unplaced)         0.000     0.706    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord[3]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.776 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]_i_2/O[0]
                         net (fo=1, unplaced)         0.000     0.776    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]_i_2_n_7
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/C
                         clock pessimism             -0.188     0.516    
                         FDRE (Hold_fdre_C_D)         0.126     0.642    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.273ns (67.278%)  route 0.133ns (32.722%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     0.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.158     0.529 f  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/Q
                         net (fo=3, unplaced)         0.133     0.661    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]
                         LUT1 (Prop_lut1_I0_O)        0.045     0.706 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT1_8/O
                         net (fo=1, unplaced)         0.000     0.706    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord[7]_i_2_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.776 r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     0.776    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]_i_1_n_7
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/C
                         clock pessimism             -0.188     0.516    
                         FDRE (Hold_fdre_C_D)         0.126     0.642    TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.242ns (63.570%)  route 0.139ns (36.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     0.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.512 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/Q
                         net (fo=3, unplaced)         0.139     0.650    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[3]
                         LUT4 (Prop_lut4_I3_O)        0.101     0.751 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[3]_i_2/O
                         net (fo=1, unplaced)         0.000     0.751    TestBlockDesign_i/VGA_Controller_0/U0/p_1_in[3]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]/C
                         clock pessimism             -0.188     0.516    
                         FDRE (Hold_fdre_C_D)         0.091     0.607    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.239ns (62.583%)  route 0.143ns (37.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     0.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.512 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/Q
                         net (fo=5, unplaced)         0.143     0.655    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.753 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.753    TestBlockDesign_i/VGA_Controller_0/U0/p_1_in[1]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]/C
                         clock pessimism             -0.188     0.516    
                         FDRE (Hold_fdre_C_D)         0.091     0.607    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.242ns (63.151%)  route 0.141ns (36.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     0.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.512 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/Q
                         net (fo=4, unplaced)         0.141     0.653    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[2]
                         LUT3 (Prop_lut3_I2_O)        0.101     0.754 r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.754    TestBlockDesign_i/VGA_Controller_0/U0/p_1_in[2]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]/C
                         clock pessimism             -0.188     0.516    
                         FDRE (Hold_fdre_C_D)         0.091     0.607    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.239ns (62.308%)  route 0.145ns (37.692%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     0.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.512 f  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.656    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     0.754 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT1_10/O
                         net (fo=1, unplaced)         0.000     0.754    TestBlockDesign_i/VGA_Controller_0/U0/p_1_in[0]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]/C
                         clock pessimism             -0.188     0.516    
                         FDRE (Hold_fdre_C_D)         0.091     0.607    TestBlockDesign_i/VGA_Controller_0/U0/divider_counter_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.239ns (62.308%)  route 0.145ns (37.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     0.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.512 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/Q
                         net (fo=6, unplaced)         0.145     0.656    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg__0[5]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.754 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_985/O
                         net (fo=3, unplaced)         0.000     0.754    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter[5]_rep_i_1_n_0
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/C
                         clock pessimism             -0.188     0.516    
                         FDRE (Hold_fdre_C_D)         0.091     0.607    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.239ns (62.308%)  route 0.145ns (37.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.371ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     0.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.512 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/Q
                         net (fo=6, unplaced)         0.145     0.656    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg__0[5]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.754 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_985/O
                         net (fo=3, unplaced)         0.000     0.754    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter[5]_rep_i_1_n_0
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep/C
                         clock pessimism             -0.188     0.516    
                         FDRE (Hold_fdre_C_D)         0.091     0.607    TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { InstrExec_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424                TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424                TestBlockDesign_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500                TestBlockDesign_i/VGA_Controller_0/U0/VRAM_Addr_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[60][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.923ns  (logic 5.004ns (50.423%)  route 4.920ns (49.577%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[60][8]/C
                         FDRE (Prop_fdre_C_Q)         0.673     0.673 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[60][8]/Q
                         net (fo=1, unplaced)         0.965     1.638    TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[60]_139[8]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_570/O
                         net (fo=1, unplaced)         0.902     2.835    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_564
                         LUT6 (Prop_lut6_I3_O)        0.124     2.959 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_573/O
                         net (fo=1, unplaced)         0.902     3.861    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_576
                         LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_584/O
                         net (fo=1, unplaced)         0.902     4.887    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_599
                         LUT6 (Prop_lut6_I3_O)        0.124     5.011 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_605/O
                         net (fo=1, unplaced)         0.449     5.460    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_3
                         LUT3 (Prop_lut3_I2_O)        0.124     5.584 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_3/O
                         net (fo=1, unplaced)         0.800     6.384    r_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         3.540     9.923 r  r_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.923    r[0]
    U17                                                               r  r[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.477ns  (logic 5.010ns (52.868%)  route 4.467ns (47.132%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][2]/C
                         FDRE (Prop_fdre_C_Q)         0.673     0.673 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][2]/Q
                         net (fo=1, unplaced)         0.965     1.638    TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28]_171[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_186/O
                         net (fo=1, unplaced)         0.902     2.835    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_183
                         LUT6 (Prop_lut6_I3_O)        0.124     2.959 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_189/O
                         net (fo=1, unplaced)         0.902     3.861    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_194
                         LUT5 (Prop_lut5_I2_O)        0.124     3.985 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT5_2/O
                         net (fo=1, unplaced)         0.449     4.434    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_199
                         LUT6 (Prop_lut6_I5_O)        0.124     4.558 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_200/O
                         net (fo=1, unplaced)         0.449     5.007    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_9
                         LUT3 (Prop_lut3_I2_O)        0.124     5.131 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_9/O
                         net (fo=1, unplaced)         0.800     5.931    b_OBUF[2]
    V16                  OBUF (Prop_obuf_I_O)         3.546     9.477 r  b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.477    b[2]
    V16                                                               r  b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[188][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.474ns  (logic 5.007ns (52.852%)  route 4.467ns (47.148%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[188][7]/C
                         FDRE (Prop_fdre_C_Q)         0.673     0.673 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[188][7]/Q
                         net (fo=1, unplaced)         0.965     1.638    TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[188]_11[7]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_521/O
                         net (fo=1, unplaced)         0.902     2.835    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_517
                         LUT6 (Prop_lut6_I3_O)        0.124     2.959 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_524/O
                         net (fo=1, unplaced)         0.902     3.861    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_529
                         LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_535/O
                         net (fo=1, unplaced)         0.449     4.434    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_533
                         LUT5 (Prop_lut5_I4_O)        0.124     4.558 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT5_7/O
                         net (fo=1, unplaced)         0.449     5.007    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_4
                         LUT3 (Prop_lut3_I2_O)        0.124     5.131 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_4/O
                         net (fo=1, unplaced)         0.800     5.931    g_OBUF[3]
    R11                  OBUF (Prop_obuf_I_O)         3.543     9.474 r  g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.474    g[3]
    R11                                                               r  g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[184][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 5.004ns (52.837%)  route 4.467ns (47.163%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[184][6]/C
                         FDRE (Prop_fdre_C_Q)         0.673     0.673 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[184][6]/Q
                         net (fo=1, unplaced)         0.965     1.638    TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[184]_15[6]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_453/O
                         net (fo=1, unplaced)         0.902     2.835    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_450
                         LUT6 (Prop_lut6_I3_O)        0.124     2.959 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_456/O
                         net (fo=1, unplaced)         0.902     3.861    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_462
                         LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_467/O
                         net (fo=1, unplaced)         0.449     4.434    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_467
                         LUT6 (Prop_lut6_I5_O)        0.124     4.558 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_468/O
                         net (fo=1, unplaced)         0.449     5.007    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_5
                         LUT3 (Prop_lut3_I2_O)        0.124     5.131 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_5/O
                         net (fo=1, unplaced)         0.800     5.931    g_OBUF[2]
    R13                  OBUF (Prop_obuf_I_O)         3.540     9.471 r  g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.471    g[2]
    R13                                                               r  g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.466ns  (logic 5.000ns (52.814%)  route 4.467ns (47.186%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][0]/C
                         FDRE (Prop_fdre_C_Q)         0.673     0.673 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][0]/Q
                         net (fo=1, unplaced)         0.965     1.638    TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28]_171[0]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_52/O
                         net (fo=1, unplaced)         0.902     2.835    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_50
                         LUT6 (Prop_lut6_I3_O)        0.124     2.959 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_55/O
                         net (fo=1, unplaced)         0.902     3.861    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_61
                         LUT5 (Prop_lut5_I2_O)        0.124     3.985 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT5/O
                         net (fo=1, unplaced)         0.449     4.434    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_66
                         LUT6 (Prop_lut6_I5_O)        0.124     4.558 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_66/O
                         net (fo=1, unplaced)         0.449     5.007    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_11
                         LUT3 (Prop_lut3_I2_O)        0.124     5.131 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_11/O
                         net (fo=1, unplaced)         0.800     5.931    b_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.536     9.466 r  b_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.466    b[0]
    R10                                                               r  b[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[188][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.465ns  (logic 4.998ns (52.807%)  route 4.467ns (47.193%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[188][3]/C
                         FDRE (Prop_fdre_C_Q)         0.673     0.673 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[188][3]/Q
                         net (fo=1, unplaced)         0.965     1.638    TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[188]_11[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_252/O
                         net (fo=1, unplaced)         0.902     2.835    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_249
                         LUT6 (Prop_lut6_I3_O)        0.124     2.959 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_255/O
                         net (fo=1, unplaced)         0.902     3.861    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_261
                         LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_266/O
                         net (fo=1, unplaced)         0.449     4.434    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_266
                         LUT6 (Prop_lut6_I5_O)        0.124     4.558 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_267/O
                         net (fo=1, unplaced)         0.449     5.007    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_8
                         LUT3 (Prop_lut3_I2_O)        0.124     5.131 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_8/O
                         net (fo=1, unplaced)         0.800     5.931    b_OBUF[3]
    U11                  OBUF (Prop_obuf_I_O)         3.534     9.465 r  b_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.465    b[3]
    U11                                                               r  b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.462ns  (logic 4.995ns (52.792%)  route 4.467ns (47.208%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][11]/C
                         FDRE (Prop_fdre_C_Q)         0.673     0.673 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][11]/Q
                         net (fo=1, unplaced)         0.965     1.638    TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28]_171[11]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_792/O
                         net (fo=1, unplaced)         0.902     2.835    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_786
                         LUT6 (Prop_lut6_I3_O)        0.124     2.959 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_795/O
                         net (fo=1, unplaced)         0.902     3.861    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_797
                         LUT5 (Prop_lut5_I2_O)        0.124     3.985 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT5_11/O
                         net (fo=1, unplaced)         0.449     4.434    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_802
                         LUT6 (Prop_lut6_I5_O)        0.124     4.558 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_806/O
                         net (fo=1, unplaced)         0.449     5.007    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n
                         LUT3 (Prop_lut3_I2_O)        0.124     5.131 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP/O
                         net (fo=1, unplaced)         0.800     5.931    r_OBUF[3]
    R16                  OBUF (Prop_obuf_I_O)         3.531     9.462 r  r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.462    r[3]
    R16                                                               r  r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[24][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 4.995ns (52.790%)  route 4.467ns (47.210%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[24][10]/C
                         FDRE (Prop_fdre_C_Q)         0.673     0.673 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[24][10]/Q
                         net (fo=1, unplaced)         0.965     1.638    TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[24]_175[10]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_725/O
                         net (fo=1, unplaced)         0.902     2.835    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_719
                         LUT6 (Prop_lut6_I3_O)        0.124     2.959 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_728/O
                         net (fo=1, unplaced)         0.902     3.861    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_730
                         LUT5 (Prop_lut5_I2_O)        0.124     3.985 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT5_10/O
                         net (fo=1, unplaced)         0.449     4.434    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_735
                         LUT6 (Prop_lut6_I5_O)        0.124     4.558 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_739/O
                         net (fo=1, unplaced)         0.449     5.007    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_1
                         LUT3 (Prop_lut3_I2_O)        0.124     5.131 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_1/O
                         net (fo=1, unplaced)         0.800     5.931    r_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.531     9.461 r  r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.461    r[2]
    N16                                                               r  r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 4.990ns (52.768%)  route 4.467ns (47.232%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][9]/C
                         FDRE (Prop_fdre_C_Q)         0.673     0.673 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28][9]/Q
                         net (fo=1, unplaced)         0.965     1.638    TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[28]_171[9]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_658/O
                         net (fo=1, unplaced)         0.902     2.835    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_652
                         LUT6 (Prop_lut6_I3_O)        0.124     2.959 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_661/O
                         net (fo=1, unplaced)         0.902     3.861    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_663
                         LUT5 (Prop_lut5_I2_O)        0.124     3.985 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT5_9/O
                         net (fo=1, unplaced)         0.449     4.434    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_668
                         LUT6 (Prop_lut6_I5_O)        0.124     4.558 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_672/O
                         net (fo=1, unplaced)         0.449     5.007    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_2
                         LUT3 (Prop_lut3_I2_O)        0.124     5.131 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_2/O
                         net (fo=1, unplaced)         0.800     5.931    r_OBUF[1]
    N14                  OBUF (Prop_obuf_I_O)         3.526     9.457 r  r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.457    r[1]
    N14                                                               r  r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[184][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 4.989ns (52.761%)  route 4.467ns (47.239%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[184][1]/C
                         FDRE (Prop_fdre_C_Q)         0.673     0.673 r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[184][1]/Q
                         net (fo=1, unplaced)         0.965     1.638    TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[184]_15[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.933 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_119/O
                         net (fo=1, unplaced)         0.902     2.835    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_116
                         LUT6 (Prop_lut6_I3_O)        0.124     2.959 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_122/O
                         net (fo=1, unplaced)         0.902     3.861    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_128
                         LUT6 (Prop_lut6_I3_O)        0.124     3.985 f  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_133/O
                         net (fo=1, unplaced)         0.449     4.434    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_132
                         LUT5 (Prop_lut5_I4_O)        0.124     4.558 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT5_1/O
                         net (fo=1, unplaced)         0.449     5.007    TestBlockDesign_i/VGA_Controller_0/U0/i_1/O_n_10
                         LUT3 (Prop_lut3_I2_O)        0.124     5.131 r  TestBlockDesign_i/VGA_Controller_0/U0/i_0_LOPT_REMAP_10/O
                         net (fo=1, unplaced)         0.800     5.931    b_OBUF[1]
    M13                  OBUF (Prop_obuf_I_O)         3.525     9.456 r  b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.456    b[1]
    M13                                                               r  b[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.306ns (72.857%)  route 0.114ns (27.143%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT5 (Prop_lut5_I2_O)        0.095     0.420 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[4]_i_1/O
                         net (fo=2, unplaced)         0.000     0.420    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[4]_i_1_n_0
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.309ns (73.050%)  route 0.114ns (26.950%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT3 (Prop_lut3_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[2]_i_1/O
                         net (fo=2, unplaced)         0.000     0.423    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[2]_i_1_n_0
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.309ns (73.050%)  route 0.114ns (26.950%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[3]_i_1/O
                         net (fo=2, unplaced)         0.000     0.423    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[3]_i_1_n_0
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.309ns (73.050%)  route 0.114ns (26.950%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT4_13/O
                         net (fo=2, unplaced)         0.000     0.423    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_818
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.309ns (73.050%)  route 0.114ns (26.950%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT6 (Prop_lut6_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_990/O
                         net (fo=2, unplaced)         0.000     0.423    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_817
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.312ns (73.239%)  route 0.114ns (26.761%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.101     0.426 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.426    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[1]_i_1_n_0
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.309ns (67.435%)  route 0.149ns (32.565%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/Q
                         net (fo=10, unplaced)        0.149     0.360    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg__0[0]
                         LUT1 (Prop_lut1_I0_O)        0.098     0.458 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.458    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s[0]_i_1_n_0
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.309ns (64.755%)  route 0.168ns (35.245%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[4]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[4]/Q
                         net (fo=64, unplaced)        0.168     0.379    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[4]
                         LUT5 (Prop_lut5_I4_O)        0.098     0.477 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.477    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[4]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.309ns (64.755%)  route 0.168ns (35.245%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/Q
                         net (fo=63, unplaced)        0.168     0.379    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]
                         LUT6 (Prop_lut6_I5_O)        0.098     0.477 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT6_989/O
                         net (fo=1, unplaced)         0.000     0.477    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[5]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.309ns (63.410%)  route 0.178ns (36.590%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[3]/Q
                         net (fo=164, unplaced)       0.178     0.389    TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[3]
                         LUT4 (Prop_lut4_I3_O)        0.098     0.487 r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.487    TestBlockDesign_i/VGA_Controller_0/U0/p_0_in_400[3]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/h_counter_s_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          2400 Endpoints
Min Delay          2400 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.459ns (57.881%)  route 0.334ns (42.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     7.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.459     7.532 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][0]/Q
                         net (fo=1, unplaced)         0.334     7.866    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][0]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.459ns (57.881%)  route 0.334ns (42.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     7.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.459     7.532 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][10]/Q
                         net (fo=1, unplaced)         0.334     7.866    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][10]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.459ns (57.881%)  route 0.334ns (42.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     7.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.459     7.532 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][11]/Q
                         net (fo=1, unplaced)         0.334     7.866    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][11]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.459ns (57.881%)  route 0.334ns (42.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     7.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.459     7.532 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][1]/Q
                         net (fo=1, unplaced)         0.334     7.866    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][1]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.459ns (57.881%)  route 0.334ns (42.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     7.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.459     7.532 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][2]/Q
                         net (fo=1, unplaced)         0.334     7.866    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][2]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.459ns (57.881%)  route 0.334ns (42.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     7.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.459     7.532 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][3]/Q
                         net (fo=1, unplaced)         0.334     7.866    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][3]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.459ns (57.881%)  route 0.334ns (42.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     7.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.459     7.532 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][4]/Q
                         net (fo=1, unplaced)         0.334     7.866    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][4]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.459ns (57.881%)  route 0.334ns (42.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     7.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.459     7.532 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][5]/Q
                         net (fo=1, unplaced)         0.334     7.866    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][5]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.459ns (57.881%)  route 0.334ns (42.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     7.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.459     7.532 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][6]/Q
                         net (fo=1, unplaced)         0.334     7.866    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][6]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.793ns  (logic 0.459ns (57.881%)  route 0.334ns (42.118%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.584     7.073    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.459     7.532 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][7]/Q
                         net (fo=1, unplaced)         0.334     7.866    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][7]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.909%)  route 0.141ns (49.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     5.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.146     5.517 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][0]/Q
                         net (fo=1, unplaced)         0.141     5.657    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][0]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.909%)  route 0.141ns (49.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     5.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.146     5.517 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][10]/Q
                         net (fo=1, unplaced)         0.141     5.657    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][10]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.909%)  route 0.141ns (49.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     5.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.146     5.517 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][11]/Q
                         net (fo=1, unplaced)         0.141     5.657    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][11]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.909%)  route 0.141ns (49.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     5.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.146     5.517 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][1]/Q
                         net (fo=1, unplaced)         0.141     5.657    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][1]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.909%)  route 0.141ns (49.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     5.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.146     5.517 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][2]/Q
                         net (fo=1, unplaced)         0.141     5.657    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][2]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.909%)  route 0.141ns (49.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     5.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.146     5.517 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][3]/Q
                         net (fo=1, unplaced)         0.141     5.657    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][3]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.909%)  route 0.141ns (49.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     5.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.146     5.517 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][4]/Q
                         net (fo=1, unplaced)         0.141     5.657    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][4]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][5]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.909%)  route 0.141ns (49.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     5.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.146     5.517 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][5]/Q
                         net (fo=1, unplaced)         0.141     5.657    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][5]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.909%)  route 0.141ns (49.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     5.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.146     5.517 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][6]/Q
                         net (fo=1, unplaced)         0.141     5.657    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][6]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.146ns (50.909%)  route 0.141ns (49.091%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     5.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.114     5.371    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.146     5.517 r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg[0][7]/Q
                         net (fo=1, unplaced)         0.141     5.657    TestBlockDesign_i/VGA_Controller_0/U0/fetch_line_reg_n_0_[0][7]
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/draw_line_reg[0][7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.210ns (33.324%)  route 2.421ns (66.676%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.667     0.667 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.584     1.251    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     1.546 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.500     2.046    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         LUT2 (Prop_lut2_I1_O)        0.124     2.170 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, unplaced)        0.513     2.683    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
                         LUT3 (Prop_lut3_I1_O)        0.124     2.807 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, unplaced)        0.824     3.631    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     1.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[10]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.210ns (33.324%)  route 2.421ns (66.676%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.667     0.667 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.584     1.251    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     1.546 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.500     2.046    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         LUT2 (Prop_lut2_I1_O)        0.124     2.170 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, unplaced)        0.513     2.683    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
                         LUT3 (Prop_lut3_I1_O)        0.124     2.807 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, unplaced)        0.824     3.631    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     1.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[11]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.210ns (33.324%)  route 2.421ns (66.676%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.667     0.667 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.584     1.251    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     1.546 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.500     2.046    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         LUT2 (Prop_lut2_I1_O)        0.124     2.170 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, unplaced)        0.513     2.683    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
                         LUT3 (Prop_lut3_I1_O)        0.124     2.807 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, unplaced)        0.824     3.631    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     1.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[12]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.210ns (33.324%)  route 2.421ns (66.676%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.667     0.667 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.584     1.251    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     1.546 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.500     2.046    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         LUT2 (Prop_lut2_I1_O)        0.124     2.170 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, unplaced)        0.513     2.683    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
                         LUT3 (Prop_lut3_I1_O)        0.124     2.807 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, unplaced)        0.824     3.631    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     1.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[13]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.210ns (33.324%)  route 2.421ns (66.676%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.667     0.667 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.584     1.251    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     1.546 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.500     2.046    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         LUT2 (Prop_lut2_I1_O)        0.124     2.170 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, unplaced)        0.513     2.683    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
                         LUT3 (Prop_lut3_I1_O)        0.124     2.807 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, unplaced)        0.824     3.631    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     1.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[14]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.210ns (33.324%)  route 2.421ns (66.676%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.667     0.667 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.584     1.251    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     1.546 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.500     2.046    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         LUT2 (Prop_lut2_I1_O)        0.124     2.170 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, unplaced)        0.513     2.683    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
                         LUT3 (Prop_lut3_I1_O)        0.124     2.807 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, unplaced)        0.824     3.631    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     1.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[3]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.210ns (33.324%)  route 2.421ns (66.676%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.667     0.667 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.584     1.251    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     1.546 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.500     2.046    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         LUT2 (Prop_lut2_I1_O)        0.124     2.170 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, unplaced)        0.513     2.683    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
                         LUT3 (Prop_lut3_I1_O)        0.124     2.807 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, unplaced)        0.824     3.631    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     1.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[4]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.210ns (33.324%)  route 2.421ns (66.676%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.667     0.667 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.584     1.251    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     1.546 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.500     2.046    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         LUT2 (Prop_lut2_I1_O)        0.124     2.170 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, unplaced)        0.513     2.683    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
                         LUT3 (Prop_lut3_I1_O)        0.124     2.807 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, unplaced)        0.824     3.631    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     1.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[5]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.210ns (33.324%)  route 2.421ns (66.676%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.667     0.667 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.584     1.251    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     1.546 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.500     2.046    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         LUT2 (Prop_lut2_I1_O)        0.124     2.170 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, unplaced)        0.513     2.683    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
                         LUT3 (Prop_lut3_I1_O)        0.124     2.807 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, unplaced)        0.824     3.631    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     1.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[6]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.631ns  (logic 1.210ns (33.324%)  route 2.421ns (66.676%))
  Logic Levels:           4  (FDRE=1 LUT2=2 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.667     0.667 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.584     1.251    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.295     1.546 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.500     2.046    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         LUT2 (Prop_lut2_I1_O)        0.124     2.170 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2_6/O
                         net (fo=24, unplaced)        0.513     2.683    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_810
                         LUT3 (Prop_lut3_I1_O)        0.124     2.807 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT3_16/O
                         net (fo=12, unplaced)        0.824     3.631    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_827
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.439     1.857    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetched_y_coord_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/was_last_time_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.423ns  (logic 0.309ns (73.050%)  route 0.114ns (26.950%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.000     0.423    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/was_last_time_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/was_last_time_reg/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.309ns (47.991%)  route 0.335ns (52.009%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.221     0.644    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[0]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.309ns (47.991%)  route 0.335ns (52.009%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.221     0.644    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[1]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.309ns (47.991%)  route 0.335ns (52.009%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.221     0.644    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[2]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.309ns (47.991%)  route 0.335ns (52.009%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.221     0.644    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[3]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.309ns (47.991%)  route 0.335ns (52.009%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.221     0.644    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.309ns (47.991%)  route 0.335ns (52.009%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.221     0.644    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[4]_rep/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.309ns (47.991%)  route 0.335ns (52.009%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.221     0.644    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.309ns (47.991%)  route 0.335ns (52.009%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.221     0.644    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep/C

Slack:                    inf
  Source:                 TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.309ns (47.991%)  route 0.335ns (52.009%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/C
                         FDRE (Prop_fdre_C_Q)         0.211     0.211 f  TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]/Q
                         net (fo=2409, unplaced)      0.114     0.325    TestBlockDesign_i/VGA_Controller_0/U0/v_counter_s_reg[1]
                         LUT2 (Prop_lut2_I1_O)        0.098     0.423 r  TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_LUT2/O
                         net (fo=14, unplaced)        0.221     0.644    TestBlockDesign_i/VGA_Controller_0/U0/TestBlockDesign1_net_803
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  InstrExec_CLK (IN)
                         net (fo=0)                   0.000     0.000    InstrExec_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  InstrExec_CLK_IBUF_inst/O
                         net (fo=2470, unplaced)      0.259     0.704    TestBlockDesign_i/VGA_Controller_0/U0/InstrExec_CLK
                         FDRE                                         r  TestBlockDesign_i/VGA_Controller_0/U0/fetch_counter_reg[5]_rep__0/C





