###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sat Mar  5 13:53:44 2022
#  Design:            filter_top
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix preCTS_hold -outDir ../Reports/1_Encounter/1H_preCTS
###############################################################
Path 1: MET Hold Check with Pin Del_Input_reg[0][8]/C 
Endpoint:   Del_Input_reg[0][8]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[8]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.071
  Arrival Time                 25.245
  Slack Time                   22.174
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[8]                 |   v   | in[8] |            |       |  25.000 |    2.826 | 
     | g82/AN                |   v   | in[8] | NO2I1_5VX1 | 0.000 |  25.000 |    2.826 | 
     | g82/Q                 |   v   | n_220 | NO2I1_5VX1 | 0.245 |  25.245 |    3.071 | 
     | Del_Input_reg[0][8]/D |   v   | n_220 | DFRQ_5VX1  | 0.000 |  25.245 |    3.071 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                       |       |       |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk   |           |       |   0.000 |   22.174 | 
     | Del_Input_reg[0][8]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   22.174 | 
     +--------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Del_Input_reg[0][4]/C 
Endpoint:   Del_Input_reg[0][4]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[4]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.071
  Arrival Time                 25.249
  Slack Time                   22.178
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[4]                 |   v   | in[4] |            |       |  25.000 |    2.822 | 
     | g77/AN                |   v   | in[4] | NO2I1_5VX1 | 0.000 |  25.000 |    2.822 | 
     | g77/Q                 |   v   | n_225 | NO2I1_5VX1 | 0.249 |  25.249 |    3.071 | 
     | Del_Input_reg[0][4]/D |   v   | n_225 | DFRQ_5VX1  | 0.000 |  25.249 |    3.071 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                       |       |       |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk   |           |       |   0.000 |   22.178 | 
     | Del_Input_reg[0][4]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   22.178 | 
     +--------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Del_Input_reg[0][2]/C 
Endpoint:   Del_Input_reg[0][2]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.062
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.062
  Arrival Time                 25.242
  Slack Time                   22.180
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    2.820 | 
     | g66/B                 |   ^   | reset | NO2I1_5VX1 | 0.061 |  25.061 |    2.881 | 
     | g66/Q                 |   v   | n_236 | NO2I1_5VX1 | 0.181 |  25.242 |    3.062 | 
     | Del_Input_reg[0][2]/D |   v   | n_236 | DFRQ_5VX1  | 0.000 |  25.242 |    3.062 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                       |       |       |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk   |           |       |   0.000 |   22.180 | 
     | Del_Input_reg[0][2]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   22.180 | 
     +--------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Del_Input_reg[0][10]/C 
Endpoint:   Del_Input_reg[0][10]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[10]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.070
  Arrival Time                 25.252
  Slack Time                   22.182
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                        |       |        |            |       |  Time   |   Time   | 
     |------------------------+-------+--------+------------+-------+---------+----------| 
     | in[10]                 |   v   | in[10] |            |       |  25.000 |    2.818 | 
     | g73/AN                 |   v   | in[10] | NO2I1_5VX1 | 0.000 |  25.000 |    2.818 | 
     | g73/Q                  |   v   | n_229  | NO2I1_5VX1 | 0.252 |  25.252 |    3.070 | 
     | Del_Input_reg[0][10]/D |   v   | n_229  | DFRQ_5VX1  | 0.000 |  25.252 |    3.070 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                        |       |       |           |       |  Time   |   Time   | 
     |------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk   |           |       |   0.000 |   22.182 | 
     | Del_Input_reg[0][10]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   22.182 | 
     +---------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Del_Input_reg[0][6]/C 
Endpoint:   Del_Input_reg[0][6]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[6]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.070
  Arrival Time                 25.255
  Slack Time                   22.185
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[6]                 |   v   | in[6] |            |       |  25.000 |    2.815 | 
     | g80/AN                |   v   | in[6] | NO2I1_5VX1 | 0.000 |  25.000 |    2.815 | 
     | g80/Q                 |   v   | n_222 | NO2I1_5VX1 | 0.255 |  25.255 |    3.070 | 
     | Del_Input_reg[0][6]/D |   v   | n_222 | DFRQ_5VX1  | 0.000 |  25.255 |    3.070 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                       |       |       |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk   |           |       |   0.000 |   22.185 | 
     | Del_Input_reg[0][6]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   22.185 | 
     +--------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Del_Input_reg[0][1]/C 
Endpoint:   Del_Input_reg[0][1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.060
  Arrival Time                 25.252
  Slack Time                   22.191
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    2.809 | 
     | g74/B                 |   ^   | reset | NO2I1_5VX1 | 0.061 |  25.061 |    2.870 | 
     | g74/Q                 |   v   | n_228 | NO2I1_5VX1 | 0.191 |  25.252 |    3.060 | 
     | Del_Input_reg[0][1]/D |   v   | n_228 | DFRQ_5VX1  | 0.000 |  25.252 |    3.060 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                       |       |       |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk   |           |       |   0.000 |   22.191 | 
     | Del_Input_reg[0][1]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   22.191 | 
     +--------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Del_Input_reg[0][0]/C 
Endpoint:   Del_Input_reg[0][0]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.060
  Arrival Time                 25.254
  Slack Time                   22.194
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    2.806 | 
     | g67/B                 |   ^   | reset | NO2I1_5VX1 | 0.061 |  25.061 |    2.867 | 
     | g67/Q                 |   v   | n_235 | NO2I1_5VX1 | 0.193 |  25.254 |    3.060 | 
     | Del_Input_reg[0][0]/D |   v   | n_235 | DFRQ_5VX1  | 0.000 |  25.254 |    3.060 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                       |       |       |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk   |           |       |   0.000 |   22.194 | 
     | Del_Input_reg[0][0]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   22.194 | 
     +--------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Del_Input_reg[0][7]/C 
Endpoint:   Del_Input_reg[0][7]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[7]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.068
  Arrival Time                 25.264
  Slack Time                   22.195
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[7]                 |   v   | in[7] |            |       |  25.000 |    2.805 | 
     | g81/AN                |   v   | in[7] | NO2I1_5VX1 | 0.000 |  25.000 |    2.805 | 
     | g81/Q                 |   v   | n_221 | NO2I1_5VX1 | 0.264 |  25.264 |    3.068 | 
     | Del_Input_reg[0][7]/D |   v   | n_221 | DFRQ_5VX1  | 0.000 |  25.264 |    3.068 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                       |       |       |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk   |           |       |   0.000 |   22.195 | 
     | Del_Input_reg[0][7]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   22.195 | 
     +--------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Del_Input_reg[0][9]/C 
Endpoint:   Del_Input_reg[0][9]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[9]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.068
  Arrival Time                 25.268
  Slack Time                   22.200
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[9]                 |   v   | in[9] |            |       |  25.000 |    2.800 | 
     | g83/AN                |   v   | in[9] | NO2I1_5VX1 | 0.000 |  25.000 |    2.800 | 
     | g83/Q                 |   v   | n_219 | NO2I1_5VX1 | 0.268 |  25.268 |    3.068 | 
     | Del_Input_reg[0][9]/D |   v   | n_219 | DFRQ_5VX1  | 0.000 |  25.268 |    3.068 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                       |       |       |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk   |           |       |   0.000 |   22.200 | 
     | Del_Input_reg[0][9]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   22.200 | 
     +--------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Del_Input_reg[0][3]/C 
Endpoint:   Del_Input_reg[0][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[3]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.067
  Arrival Time                 25.274
  Slack Time                   22.207
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[3]                 |   v   | in[3] |            |       |  25.000 |    2.793 | 
     | g76/AN                |   v   | in[3] | NO2I1_5VX1 | 0.000 |  25.000 |    2.793 | 
     | g76/Q                 |   v   | n_226 | NO2I1_5VX1 | 0.274 |  25.274 |    3.067 | 
     | Del_Input_reg[0][3]/D |   v   | n_226 | DFRQ_5VX1  | 0.000 |  25.274 |    3.067 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                       |       |       |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk   |           |       |   0.000 |   22.207 | 
     | Del_Input_reg[0][3]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   22.207 | 
     +--------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Del_Input_reg[0][5]/C 
Endpoint:   Del_Input_reg[0][5]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[5]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.066
  Arrival Time                 25.281
  Slack Time                   22.215
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[5]                 |   v   | in[5] |            |       |  25.000 |    2.785 | 
     | g78/AN                |   v   | in[5] | NO2I1_5VX1 | 0.000 |  25.000 |    2.785 | 
     | g78/Q                 |   v   | n_224 | NO2I1_5VX1 | 0.281 |  25.281 |    3.066 | 
     | Del_Input_reg[0][5]/D |   v   | n_224 | DFRQ_5VX1  | 0.000 |  25.281 |    3.066 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                       |       |       |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk   |           |       |   0.000 |   22.215 | 
     | Del_Input_reg[0][5]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   22.215 | 
     +--------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.188
  Slack Time                   23.112
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.888 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.061 |  25.061 |    1.949 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.011 |  26.071 |    2.959 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.021 |  26.092 |    2.981 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | NO2I1_5VX1 | 0.095 |  26.188 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | DFRQ_5VX1  | 0.000 |  26.188 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.112 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.112 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.194
  Slack Time                   23.117
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.883 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.061 |  25.061 |    1.943 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.011 |  26.071 |    2.954 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1112/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.021 |  26.093 |    2.975 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1112/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_18 | NO2I1_5VX1 | 0.101 |  26.194 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_18 | DFRQ_5VX1  | 0.000 |  26.194 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.117 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.117 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.196
  Slack Time                   23.120
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.880 | 
     | FE_OFC4_reset/A                         |   ^   | reset                      | BU_5VX3    | 0.061 |  25.061 |    1.941 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset              | BU_5VX3    | 1.011 |  26.071 |    2.951 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1132/B          |   ^   | FE_OFN4_reset              | NO2I1_5VX1 | 0.021 |  26.093 |    2.972 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1132/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_9 | NO2I1_5VX1 | 0.103 |  26.196 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_9 | DFRQ_5VX1  | 0.000 |  26.196 |    3.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.120 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.120 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.197
  Slack Time                   23.121
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.879 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.061 |  25.061 |    1.940 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.011 |  26.071 |    2.950 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1107/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.021 |  26.092 |    2.972 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1107/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_23 | NO2I1_5VX1 | 0.105 |  26.197 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_23 | DFRQ_5VX1  | 0.000 |  26.197 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.121 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.121 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.077
  Arrival Time                 26.561
  Slack Time                   23.484
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.516 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.061 |  25.061 |    1.577 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.528 |  25.588 |    2.104 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.590 |    2.106 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.848 |  26.439 |    2.955 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1106/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.013 |  26.451 |    2.967 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1106/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_24 | NO2I1_5VX1 | 0.110 |  26.561 |    3.077 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_24 | DFRQ_5VX1  | 0.000 |  26.561 |    3.077 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.484 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.484 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.560
  Slack Time                   23.484
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.516 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.061 |  25.061 |    1.577 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.528 |  25.588 |    2.104 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.590 |    2.106 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.848 |  26.439 |    2.955 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1129/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.009 |  26.448 |    2.963 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1129/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_12 | NO2I1_5VX1 | 0.113 |  26.560 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_12 | DFRQ_5VX1  | 0.000 |  26.560 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.484 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.484 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.561
  Slack Time                   23.484
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.516 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.061 |  25.061 |    1.576 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.528 |  25.589 |    2.104 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX4    | 0.002 |  25.590 |    2.106 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX4    | 0.848 |  26.439 |    2.954 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.013 |  26.452 |    2.968 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1 | NO2I1_5VX1 | 0.109 |  26.561 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1 | DFRQ_5VX1  | 0.000 |  26.561 |    3.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.484 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.484 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.564
  Slack Time                   23.487
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.513 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.061 |  25.061 |    1.573 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.528 |  25.588 |    2.101 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX4    | 0.002 |  25.590 |    2.103 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX4    | 0.848 |  26.439 |    2.951 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1134/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.014 |  26.453 |    2.965 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1134/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_7 | NO2I1_5VX1 | 0.111 |  26.564 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_7 | DFRQ_5VX1  | 0.000 |  26.564 |    3.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.487 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.487 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.566
  Slack Time                   23.490
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.510 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.061 |  25.061 |    1.570 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.528 |  25.588 |    2.098 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.590 |    2.100 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.848 |  26.439 |    2.948 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1111/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.007 |  26.446 |    2.955 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1111/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_19 | NO2I1_5VX1 | 0.121 |  26.566 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_19 | DFRQ_5VX1  | 0.000 |  26.566 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.490 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.490 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.567
  Slack Time                   23.491
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.509 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.061 |  25.061 |    1.570 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.528 |  25.588 |    2.097 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.590 |    2.099 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.848 |  26.439 |    2.948 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1105/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.014 |  26.453 |    2.962 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1105/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_25 | NO2I1_5VX1 | 0.115 |  26.567 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_25 | DFRQ_5VX1  | 0.000 |  26.567 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.491 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.491 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.568
  Slack Time                   23.492
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.508 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.061 |  25.061 |    1.569 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.528 |  25.588 |    2.096 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.590 |    2.098 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.848 |  26.439 |    2.947 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1108/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.014 |  26.452 |    2.960 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1108/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_22 | NO2I1_5VX1 | 0.116 |  26.568 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_22 | DFRQ_5VX1  | 0.000 |  26.568 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.492 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.492 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.569
  Slack Time                   23.493
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.507 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.061 |  25.061 |    1.568 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.528 |  25.589 |    2.096 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.590 |    2.098 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.848 |  26.439 |    2.946 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1109/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.012 |  26.451 |    2.958 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1109/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_21 | NO2I1_5VX1 | 0.118 |  26.569 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_21 | DFRQ_5VX1  | 0.000 |  26.569 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.493 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.493 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.075
  Arrival Time                 26.568
  Slack Time                   23.493
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.507 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.061 |  25.061 |    1.568 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.528 |  25.588 |    2.095 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX4    | 0.002 |  25.590 |    2.097 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX4    | 0.848 |  26.439 |    2.946 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.012 |  26.451 |    2.957 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | NO2I1_5VX1 | 0.118 |  26.568 |    3.075 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | DFRQ_5VX1  | 0.000 |  26.568 |    3.075 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.493 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.493 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.569
  Slack Time                   23.494
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.506 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.061 |  25.061 |    1.567 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.528 |  25.588 |    2.095 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX4    | 0.002 |  25.590 |    2.097 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX4    | 0.848 |  26.439 |    2.945 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.014 |  26.452 |    2.958 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3 | NO2I1_5VX1 | 0.117 |  26.569 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3 | DFRQ_5VX1  | 0.000 |  26.569 |    3.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.494 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.494 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.573
  Slack Time                   23.498
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.502 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.061 |  25.061 |    1.563 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.528 |  25.588 |    2.091 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX4    | 0.002 |  25.590 |    2.093 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX4    | 0.848 |  26.439 |    2.941 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1113/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.010 |  26.448 |    2.951 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1113/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_17 | NO2I1_5VX1 | 0.125 |  26.573 |    3.076 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_17 | DFRQ_5VX1  | 0.000 |  26.573 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.498 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.498 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.075
  Arrival Time                 26.577
  Slack Time                   23.502
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.498 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.061 |  25.061 |    1.558 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.528 |  25.588 |    2.086 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX4    | 0.002 |  25.590 |    2.088 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX4    | 0.848 |  26.439 |    2.936 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1139/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.008 |  26.446 |    2.944 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1139/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_2 | NO2I1_5VX1 | 0.131 |  26.577 |    3.075 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_2 | DFRQ_5VX1  | 0.000 |  26.577 |    3.075 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.502 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.502 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out[7]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[7]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time               -22.000
  Arrival Time                  1.693
  Slack Time                   23.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |  -23.693 | 
     | u_out_mux/flop_reg[7]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |  -23.693 | 
     | u_out_mux/flop_reg[7]/Q |   ^   | out[7] | DFRQ_5VX4  | 1.674 |   1.674 |  -22.019 | 
     | out[7]                  |   ^   | out[7] | filter_top | 0.019 |   1.693 |  -22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out[6]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[6]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time               -22.000
  Arrival Time                  1.706
  Slack Time                   23.706
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |  -23.706 | 
     | u_out_mux/flop_reg[6]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |  -23.706 | 
     | u_out_mux/flop_reg[6]/Q |   ^   | out[6] | DFRQ_5VX4  | 1.681 |   1.681 |  -22.024 | 
     | out[6]                  |   ^   | out[6] | filter_top | 0.024 |   1.706 |  -22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out[8]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[8]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time               -22.000
  Arrival Time                  1.712
  Slack Time                   23.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |  -23.712 | 
     | u_out_mux/flop_reg[8]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |  -23.712 | 
     | u_out_mux/flop_reg[8]/Q |   ^   | out[8] | DFRQ_5VX4  | 1.683 |   1.683 |  -22.029 | 
     | out[8]                  |   ^   | out[8] | filter_top | 0.029 |   1.712 |  -22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out[5]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[5]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time               -22.000
  Arrival Time                  1.729
  Slack Time                   23.729
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |  -23.729 | 
     | u_out_mux/flop_reg[5]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |  -23.729 | 
     | u_out_mux/flop_reg[5]/Q |   ^   | out[5] | DFRQ_5VX4  | 1.694 |   1.694 |  -22.035 | 
     | out[5]                  |   ^   | out[5] | filter_top | 0.035 |   1.729 |  -22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out[9]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[9]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time               -22.000
  Arrival Time                  1.732
  Slack Time                   23.732
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |  -23.732 | 
     | u_out_mux/flop_reg[9]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |  -23.732 | 
     | u_out_mux/flop_reg[9]/Q |   ^   | out[9] | DFRQ_5VX4  | 1.691 |   1.691 |  -22.040 | 
     | out[9]                  |   ^   | out[9] | filter_top | 0.040 |   1.732 |  -22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out[4]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[4]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time               -22.000
  Arrival Time                  1.750
  Slack Time                   23.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |  -23.750 | 
     | u_out_mux/flop_reg[4]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |  -23.750 | 
     | u_out_mux/flop_reg[4]/Q |   ^   | out[4] | DFRQ_5VX4  | 1.707 |   1.706 |  -22.044 | 
     | out[4]                  |   ^   | out[4] | filter_top | 0.044 |   1.750 |  -22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out[10]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[10]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time               -22.000
  Arrival Time                  1.751
  Slack Time                   23.751
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |   Net   |    Cell    | Delay | Arrival | Required | 
     |                          |       |         |            |       |  Time   |   Time   | 
     |--------------------------+-------+---------+------------+-------+---------+----------| 
     | clk                      |   ^   | clk     |            |       |   0.000 |  -23.751 | 
     | u_out_mux/flop_reg[10]/C |   ^   | clk     | DFRQ_5VX4  | 0.000 |   0.000 |  -23.751 | 
     | u_out_mux/flop_reg[10]/Q |   ^   | out[10] | DFRQ_5VX4  | 1.699 |   1.699 |  -22.052 | 
     | out[10]                  |   ^   | out[10] | filter_top | 0.052 |   1.751 |  -22.000 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out[3]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[3]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time               -22.000
  Arrival Time                  1.774
  Slack Time                   23.774
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                         |       |        |            |       |  Time   |   Time   | 
     |-------------------------+-------+--------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk    |            |       |   0.000 |  -23.774 | 
     | u_out_mux/flop_reg[3]/C |   ^   | clk    | DFRQ_5VX4  | 0.000 |   0.000 |  -23.774 | 
     | u_out_mux/flop_reg[3]/Q |   ^   | out[3] | DFRQ_5VX4  | 1.719 |   1.720 |  -22.055 | 
     | out[3]                  |   ^   | out[3] | filter_top | 0.055 |   1.774 |  -22.000 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.855
  Slack Time                   23.779
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.221 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.040 |  25.040 |    1.261 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.692 |  25.732 |    1.953 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.043 |  25.775 |    1.996 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.969 |  26.745 |    2.966 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1132/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.006 |  26.751 |    2.972 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1132/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_9 | NO2I1_5VX1 | 0.104 |  26.855 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_9 | DFRQ_5VX1  | 0.000 |  26.855 |    3.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.779 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][1]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.779 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.856
  Slack Time                   23.780
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.220 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.040 |  25.040 |    1.260 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.692 |  25.732 |    1.952 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.043 |  25.775 |    1.995 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.969 |  26.745 |    2.964 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1130/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.006 |  26.750 |    2.970 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_11 | NO2I1_5VX1 | 0.106 |  26.856 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_11 | DFRQ_5VX1  | 0.000 |  26.856 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.780 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.780 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.857
  Slack Time                   23.781
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.219 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.040 |  25.040 |    1.259 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.692 |  25.732 |    1.951 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.043 |  25.775 |    1.994 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.969 |  26.745 |    2.964 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1139/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.006 |  26.751 |    2.970 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1139/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_2 | NO2I1_5VX1 | 0.106 |  26.857 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_2 | DFRQ_5VX1  | 0.000 |  26.857 |    3.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.781 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][2]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.781 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.858
  Slack Time                   23.781
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.219 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.040 |  25.040 |    1.259 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.692 |  25.732 |    1.951 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.043 |  25.775 |    1.994 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.969 |  26.745 |    2.963 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1134/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.009 |  26.754 |    2.973 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1134/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_7 | NO2I1_5VX1 | 0.104 |  26.858 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_7 | DFRQ_5VX1  | 0.000 |  26.858 |    3.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.781 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.781 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.077
  Arrival Time                 26.858
  Slack Time                   23.781
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.219 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.040 |  25.040 |    1.259 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.692 |  25.732 |    1.951 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.043 |  25.775 |    1.994 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.969 |  26.745 |    2.963 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1112/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.007 |  26.751 |    2.970 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1112/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_18 | NO2I1_5VX1 | 0.107 |  26.858 |    3.077 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][1]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_18 | DFRQ_5VX1  | 0.000 |  26.858 |    3.077 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.781 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][1]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.781 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.077
  Arrival Time                 26.858
  Slack Time                   23.782
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.218 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.040 |  25.040 |    1.258 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.692 |  25.732 |    1.951 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.043 |  25.775 |    1.994 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.969 |  26.745 |    2.963 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1107/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.006 |  26.750 |    2.969 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1107/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_23 | NO2I1_5VX1 | 0.108 |  26.858 |    3.077 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][0]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_23 | DFRQ_5VX1  | 0.000 |  26.858 |    3.077 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.782 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][0]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.782 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.859
  Slack Time                   23.783
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.217 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.040 |  25.040 |    1.257 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.692 |  25.732 |    1.949 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.043 |  25.775 |    1.992 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.969 |  26.745 |    2.962 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1140/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.009 |  26.754 |    2.971 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1140/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_1 | NO2I1_5VX1 | 0.105 |  26.859 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_1 | DFRQ_5VX1  | 0.000 |  26.859 |    3.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.783 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][6]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.783 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Del_Input_reg[1][3]/C 
Endpoint:   Del_Input_reg[1][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.049
  Arrival Time                 26.832
  Slack Time                   23.783
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    1.217 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    | 0.061 |  25.061 |    1.277 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    | 0.528 |  25.588 |    1.805 | 
     | FE_OFC20_reset/A      |   v   | FE_OFN2_reset  | IN_5VX4    | 0.002 |  25.590 |    1.807 | 
     | FE_OFC20_reset/Q      |   ^   | FE_OFN20_reset | IN_5VX4    | 0.848 |  26.439 |    2.655 | 
     | g89/B                 |   ^   | FE_OFN20_reset | NO2I1_5VX1 | 0.011 |  26.450 |    2.667 | 
     | g89/Q                 |   v   | n_213          | NO2I1_5VX1 | 0.381 |  26.831 |    3.048 | 
     | Del_Input_reg[1][3]/D |   v   | n_213          | DFRQ_5VX1  | 0.001 |  26.832 |    3.049 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                       |       |       |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk   |           |       |   0.000 |   23.783 | 
     | Del_Input_reg[1][3]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.783 | 
     +--------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.862
  Slack Time                   23.786
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.214 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.040 |  25.040 |    1.254 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.692 |  25.732 |    1.947 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.043 |  25.775 |    1.989 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.969 |  26.745 |    2.959 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1111/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.006 |  26.751 |    2.965 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1111/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_19 | NO2I1_5VX1 | 0.112 |  26.862 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][2]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_19 | DFRQ_5VX1  | 0.000 |  26.862 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.786 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][2]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.786 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.862
  Slack Time                   23.786
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.214 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.040 |  25.040 |    1.254 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.692 |  25.732 |    1.946 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.043 |  25.775 |    1.989 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.969 |  26.745 |    2.959 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1129/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.008 |  26.753 |    2.967 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1129/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_12 | NO2I1_5VX1 | 0.109 |  26.862 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_12 | DFRQ_5VX1  | 0.000 |  26.862 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.786 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][3]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.786 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.862
  Slack Time                   23.786
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.214 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.040 |  25.040 |    1.254 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.692 |  25.732 |    1.946 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.043 |  25.775 |    1.989 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.969 |  26.745 |    2.959 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1133/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.009 |  26.753 |    2.967 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1133/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_8 | NO2I1_5VX1 | 0.109 |  26.862 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_8 | DFRQ_5VX1  | 0.000 |  26.862 |    3.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.786 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][4]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.786 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.863
  Slack Time                   23.787
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.213 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX3    | 0.040 |  25.040 |    1.253 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.692 |  25.732 |    1.945 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX4    | 0.043 |  25.775 |    1.988 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset             | IN_5VX4    | 0.969 |  26.745 |    2.958 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1137/B          |   ^   | FE_OFN10_reset             | NO2I1_5VX1 | 0.009 |  26.754 |    2.967 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1137/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_3 | NO2I1_5VX1 | 0.109 |  26.863 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_3 | DFRQ_5VX1  | 0.000 |  26.863 |    3.076 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.787 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.787 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.865
  Slack Time                   23.788
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.212 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.040 |  25.040 |    1.251 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.692 |  25.732 |    1.944 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.043 |  25.775 |    1.987 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.969 |  26.745 |    2.956 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1108/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.009 |  26.754 |    2.965 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1108/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_22 | NO2I1_5VX1 | 0.111 |  26.865 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_22 | DFRQ_5VX1  | 0.000 |  26.865 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.788 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][6]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.788 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.865
  Slack Time                   23.789
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.211 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.040 |  25.040 |    1.251 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.692 |  25.732 |    1.943 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.043 |  25.775 |    1.986 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.969 |  26.745 |    2.956 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1113/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.008 |  26.753 |    2.964 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1113/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_17 | NO2I1_5VX1 | 0.113 |  26.865 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_17 | DFRQ_5VX1  | 0.000 |  26.865 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.789 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][3]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.789 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   3.000
= Required Time                 3.076
  Arrival Time                 26.867
  Slack Time                   23.791
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.209 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX3    | 0.040 |  25.040 |    1.249 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX3    | 0.692 |  25.732 |    1.941 | 
     | FE_OFC10_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX4    | 0.043 |  25.775 |    1.984 | 
     | FE_OFC10_reset/Q                        |   ^   | FE_OFN10_reset              | IN_5VX4    | 0.969 |  26.745 |    2.954 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1109/B          |   ^   | FE_OFN10_reset              | NO2I1_5VX1 | 0.008 |  26.753 |    2.962 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/g1109/Q          |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_21 | NO2I1_5VX1 | 0.114 |  26.867 |    3.076 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][4]/D |   v   | u_Z1Z3_FIR[1].u_Z1toZ3/n_21 | DFRQ_5VX1  | 0.000 |  26.867 |    3.076 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                         |       |       |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk   |           |       |   0.000 |   23.791 | 
     | u_Z1Z3_FIR[1].u_Z1toZ3/flop_reg[1][4]/C |   ^   | clk   | DFRQ_5VX1 | 0.000 |   0.000 |   23.791 | 
     +--------------------------------------------------------------------------------------------------+ 

