INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucet/semester/21s-hardware-system-design/lab06/prj/lab06/lab06.srcs/sources_1/new/my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucet/semester/21s-hardware-system-design/lab06/prj/lab06/lab06.srcs/sources_1/new/my_pe_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucet/semester/21s-hardware-system-design/lab06/prj/lab06/lab06.srcs/sources_1/new/tb_my_pe_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_my_pe_controller
