<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='11672' type='11657'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='19049'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='33501'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='1364' macro='1' c='_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='1115'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='2918' u='r' c='_ZN12_GLOBAL__N_111X86FastISel59fastEmit_ISD_ZERO_EXTEND_VECTOR_INREG_MVT_v16i8_MVT_v4i64_rEjb'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='215921' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='215921' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1041'/>
