 
****************************************
Report : qor
Design : COMP_TOP
Version: Q-2019.12-SP5-5
Date   : Wed Nov 10 15:47:00 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.03
  Critical Path Slack:           0.00
  Critical Path Clk Period:      0.03
  Total Negative Slack:         -0.00
  No. of Violating Paths:        3.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          9
  Hierarchical Port Count:       1434
  Leaf Cell Count:              28095
  Buf/Inv Cell Count:            2664
  Buf Cell Count:                 239
  Inv Cell Count:                2425
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     18940
  Sequential Cell Count:         9155
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    14966.783859
  Noncombinational Area: 18058.487789
  Buf/Inv Area:            946.679991
  Total Buffer Area:           120.46
  Total Inverter Area:         826.22
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             33025.271648
  Design Area:           33025.271648


  Design Rules
  -----------------------------------
  Total Number of Nets:         28236
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: SALserver01

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   11.49
  Logic Optimization:                 22.89
  Mapping Optimization:              114.80
  -----------------------------------------
  Overall Compile Time:              896.39
  Overall Compile Wall Clock Time:   903.80

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 3


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
