Timing Analyzer report for Practica_9
Thu Oct 17 00:40:56 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_FPGA_CLK'
 13. Slow 1200mV 85C Model Hold: 'i_FPGA_CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_FPGA_CLK'
 22. Slow 1200mV 0C Model Hold: 'i_FPGA_CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_FPGA_CLK'
 30. Fast 1200mV 0C Model Hold: 'i_FPGA_CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Practica_9                                             ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; i_FPGA_CLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_FPGA_CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 239.69 MHz ; 239.69 MHz      ; i_FPGA_CLK ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_FPGA_CLK ; -3.172 ; -76.733       ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_FPGA_CLK ; 0.452 ; 0.000         ;
+------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; i_FPGA_CLK ; -3.000 ; -50.584                     ;
+------------+--------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_FPGA_CLK'                                                                                           ;
+--------+------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -3.172 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.092      ;
; -3.172 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.092      ;
; -3.082 ; LCD:Printing|count[2]  ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.002      ;
; -3.082 ; LCD:Printing|count[2]  ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 4.002      ;
; -3.003 ; LCD:Printing|count[2]  ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.922      ;
; -3.000 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.920      ;
; -3.000 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.920      ;
; -2.971 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.891      ;
; -2.971 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.891      ;
; -2.970 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.891      ;
; -2.970 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.891      ;
; -2.950 ; LCD:Printing|count[2]  ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.869      ;
; -2.934 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.855      ;
; -2.934 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.855      ;
; -2.921 ; LCD:Printing|count[0]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.840      ;
; -2.916 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.835      ;
; -2.916 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.835      ;
; -2.916 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.835      ;
; -2.916 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.835      ;
; -2.916 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.835      ;
; -2.916 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.835      ;
; -2.916 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.835      ;
; -2.916 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.835      ;
; -2.913 ; LCD:Printing|count[7]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.832      ;
; -2.910 ; LCD:Printing|count[4]  ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.830      ;
; -2.910 ; LCD:Printing|count[4]  ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.830      ;
; -2.898 ; LCD:Printing|count[16] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.819      ;
; -2.898 ; LCD:Printing|count[16] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.819      ;
; -2.881 ; LCD:Printing|count[10] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.801      ;
; -2.881 ; LCD:Printing|count[10] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.801      ;
; -2.880 ; LCD:Printing|count[20] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.801      ;
; -2.880 ; LCD:Printing|count[20] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.801      ;
; -2.871 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.792      ;
; -2.871 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.792      ;
; -2.861 ; LCD:Printing|count[11] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.782      ;
; -2.861 ; LCD:Printing|count[11] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.782      ;
; -2.848 ; LCD:Printing|count[7]  ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.767      ;
; -2.845 ; LCD:Printing|count[8]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.764      ;
; -2.844 ; LCD:Printing|count[18] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.765      ;
; -2.844 ; LCD:Printing|count[18] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.765      ;
; -2.831 ; LCD:Printing|count[4]  ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.750      ;
; -2.820 ; LCD:Printing|count[1]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.739      ;
; -2.819 ; LCD:Printing|count[9]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.739      ;
; -2.819 ; LCD:Printing|count[9]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.739      ;
; -2.817 ; LCD:Printing|count[13] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.738      ;
; -2.817 ; LCD:Printing|count[13] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.738      ;
; -2.808 ; LCD:Printing|count[0]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.727      ;
; -2.808 ; LCD:Printing|count[16] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.729      ;
; -2.808 ; LCD:Printing|count[16] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.729      ;
; -2.802 ; LCD:Printing|count[10] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.721      ;
; -2.801 ; LCD:Printing|count[20] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.721      ;
; -2.800 ; LCD:Printing|count[7]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.719      ;
; -2.781 ; LCD:Printing|count[21] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.702      ;
; -2.781 ; LCD:Printing|count[21] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.702      ;
; -2.779 ; LCD:Printing|count[1]  ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.698      ;
; -2.778 ; LCD:Printing|count[4]  ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.697      ;
; -2.776 ; LCD:Printing|count[2]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.695      ;
; -2.771 ; LCD:Printing|count[11] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.692      ;
; -2.771 ; LCD:Printing|count[11] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.692      ;
; -2.770 ; LCD:Printing|count[7]  ; LCD:Printing|count[10]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.689      ;
; -2.768 ; LCD:Printing|count[14] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.689      ;
; -2.768 ; LCD:Printing|count[14] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.689      ;
; -2.766 ; LCD:Printing|count[2]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.685      ;
; -2.765 ; LCD:Printing|count[18] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.685      ;
; -2.761 ; LCD:Printing|count[5]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.681      ;
; -2.761 ; LCD:Printing|count[5]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.681      ;
; -2.752 ; LCD:Printing|count[2]  ; LCD:Printing|count[10]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.671      ;
; -2.749 ; LCD:Printing|count[10] ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.668      ;
; -2.748 ; LCD:Printing|count[20] ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.668      ;
; -2.744 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.663      ;
; -2.744 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.663      ;
; -2.744 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.663      ;
; -2.744 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.663      ;
; -2.744 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.663      ;
; -2.744 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.663      ;
; -2.744 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.663      ;
; -2.744 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.663      ;
; -2.732 ; LCD:Printing|count[8]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.651      ;
; -2.729 ; LCD:Printing|count[9]  ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; LCD:Printing|count[9]  ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.649      ;
; -2.729 ; LCD:Printing|count[16] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.649      ;
; -2.727 ; LCD:Printing|count[10] ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.646      ;
; -2.727 ; LCD:Printing|count[13] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.648      ;
; -2.727 ; LCD:Printing|count[13] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.080     ; 3.648      ;
; -2.724 ; LCD:Printing|count[1]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.643      ;
; -2.715 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.634      ;
; -2.715 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.634      ;
; -2.715 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.634      ;
; -2.715 ; LCD:Printing|count[10] ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.634      ;
; -2.715 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.634      ;
; -2.715 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.634      ;
; -2.715 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.634      ;
; -2.715 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.082     ; 3.634      ;
; -2.714 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.634      ;
; -2.714 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.634      ;
; -2.714 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.634      ;
; -2.714 ; LCD:Printing|count[20] ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.634      ;
; -2.714 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.634      ;
; -2.714 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.634      ;
; -2.714 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.081     ; 3.634      ;
+--------+------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_FPGA_CLK'                                                                                                ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; LCD:Printing|act_state.S6   ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.746      ;
; 0.501 ; LCD:Printing|act_state.S3   ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.795      ;
; 0.666 ; LCD:Printing|act_state.S2   ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 0.960      ;
; 0.711 ; LCD:Printing|act_state.S1   ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.004      ;
; 0.715 ; LCD:Printing|act_state.S7   ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.009      ;
; 0.724 ; LCD:Printing|act_state.S4   ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.018      ;
; 0.725 ; LCD:Printing|act_state.S0   ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.019      ;
; 0.743 ; LCD:Printing|count[11]      ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.036      ;
; 0.746 ; LCD:Printing|count[12]      ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; LCD:Printing|count[3]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; LCD:Printing|count[19]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; LCD:Printing|count[4]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; LCD:Printing|count[20]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.041      ;
; 0.758 ; LCD:Printing|act_state.IDLE ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.052      ;
; 0.761 ; LCD:Printing|count[1]       ; LCD:Printing|count[1]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; LCD:Printing|count[9]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; LCD:Printing|count[6]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; LCD:Printing|count[14]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; LCD:Printing|count[16]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; LCD:Printing|count[2]       ; LCD:Printing|count[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.058      ;
; 0.774 ; LCD:Printing|act_state.S6   ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.068      ;
; 0.785 ; LCD:Printing|act_state.IDLE ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.079      ;
; 0.799 ; LCD:Printing|act_state.S6   ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.093      ;
; 0.832 ; LCD:Printing|act_state.S5   ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.126      ;
; 0.939 ; LCD:Printing|count[15]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.232      ;
; 0.990 ; LCD:Printing|act_state.S8   ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.283      ;
; 1.097 ; LCD:Printing|count[11]      ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.390      ;
; 1.100 ; LCD:Printing|count[3]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; LCD:Printing|count[5]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; LCD:Printing|count[19]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.394      ;
; 1.116 ; LCD:Printing|count[12]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; LCD:Printing|count[1]       ; LCD:Printing|count[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; LCD:Printing|count[4]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.410      ;
; 1.119 ; LCD:Printing|count[13]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.412      ;
; 1.124 ; LCD:Printing|count[14]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; LCD:Printing|count[0]       ; LCD:Printing|count[1]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; LCD:Printing|count[2]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; LCD:Printing|count[18]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; LCD:Printing|count[14]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; LCD:Printing|count[0]       ; LCD:Printing|count[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; LCD:Printing|count[2]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; LCD:Printing|count[18]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.429      ;
; 1.144 ; LCD:Printing|count[21]      ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.437      ;
; 1.146 ; LCD:Printing|count[5]       ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.439      ;
; 1.167 ; LCD:Printing|count[0]       ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.460      ;
; 1.214 ; LCD:Printing|act_state.IDLE ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.508      ;
; 1.237 ; LCD:Printing|count[11]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.530      ;
; 1.240 ; LCD:Printing|count[3]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.533      ;
; 1.247 ; LCD:Printing|count[12]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.540      ;
; 1.247 ; LCD:Printing|count[1]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; LCD:Printing|count[9]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.540      ;
; 1.250 ; LCD:Printing|count[13]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.543      ;
; 1.256 ; LCD:Printing|count[12]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; LCD:Printing|count[1]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; LCD:Printing|count[9]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.549      ;
; 1.259 ; LCD:Printing|count[13]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.552      ;
; 1.264 ; LCD:Printing|count[6]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; LCD:Printing|count[16]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; LCD:Printing|count[0]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.558      ;
; 1.274 ; LCD:Printing|count[16]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.567      ;
; 1.274 ; LCD:Printing|count[0]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; LCD:Printing|count[2]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.568      ;
; 1.294 ; LCD:Printing|count[15]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.587      ;
; 1.305 ; LCD:Printing|count[18]      ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.598      ;
; 1.325 ; LCD:Printing|count[13]      ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.618      ;
; 1.368 ; LCD:Printing|count[11]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.661      ;
; 1.371 ; LCD:Printing|count[5]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.664      ;
; 1.377 ; LCD:Printing|count[11]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.670      ;
; 1.388 ; LCD:Printing|count[4]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.681      ;
; 1.396 ; LCD:Printing|count[1]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.689      ;
; 1.397 ; LCD:Printing|count[9]       ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.689      ;
; 1.404 ; LCD:Printing|count[14]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.697      ;
; 1.405 ; LCD:Printing|count[6]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.697      ;
; 1.413 ; LCD:Printing|count[14]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.706      ;
; 1.414 ; LCD:Printing|count[6]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.706      ;
; 1.414 ; LCD:Printing|count[0]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.707      ;
; 1.425 ; LCD:Printing|count[17]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.718      ;
; 1.488 ; LCD:Printing|count[20]      ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.781      ;
; 1.488 ; LCD:Printing|count[4]       ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.781      ;
; 1.505 ; LCD:Printing|count[17]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.798      ;
; 1.511 ; LCD:Printing|count[3]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.804      ;
; 1.512 ; LCD:Printing|count[5]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.804      ;
; 1.521 ; LCD:Printing|count[5]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.813      ;
; 1.524 ; LCD:Printing|count[15]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.817      ;
; 1.527 ; LCD:Printing|count[12]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.820      ;
; 1.528 ; LCD:Printing|count[9]       ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.820      ;
; 1.529 ; LCD:Printing|count[4]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.821      ;
; 1.530 ; LCD:Printing|count[13]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.823      ;
; 1.536 ; LCD:Printing|count[8]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.082      ; 1.830      ;
; 1.536 ; LCD:Printing|count[12]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.829      ;
; 1.537 ; LCD:Printing|count[9]       ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.829      ;
; 1.538 ; LCD:Printing|count[4]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.830      ;
; 1.539 ; LCD:Printing|count[13]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.832      ;
; 1.546 ; LCD:Printing|count[2]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.839      ;
; 1.554 ; LCD:Printing|count[6]       ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.080      ; 1.846      ;
; 1.574 ; LCD:Printing|count[15]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.867      ;
; 1.609 ; LCD:Printing|count[10]      ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.902      ;
; 1.611 ; LCD:Printing|count[19]      ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.904      ;
; 1.611 ; LCD:Printing|count[3]       ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.904      ;
; 1.642 ; LCD:Printing|count[12]      ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.081      ; 1.935      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 255.36 MHz ; 250.0 MHz       ; i_FPGA_CLK ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_FPGA_CLK ; -2.916 ; -68.497       ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_FPGA_CLK ; 0.401 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_FPGA_CLK ; -3.000 ; -50.584                    ;
+------------+--------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_FPGA_CLK'                                                                                            ;
+--------+------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -2.916 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.845      ;
; -2.916 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.845      ;
; -2.831 ; LCD:Printing|count[2]  ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.760      ;
; -2.830 ; LCD:Printing|count[2]  ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.759      ;
; -2.770 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.700      ;
; -2.770 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.700      ;
; -2.765 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.694      ;
; -2.765 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.694      ;
; -2.758 ; LCD:Printing|count[2]  ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.686      ;
; -2.732 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.662      ;
; -2.732 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.662      ;
; -2.720 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.650      ;
; -2.720 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.650      ;
; -2.706 ; LCD:Printing|count[2]  ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.634      ;
; -2.685 ; LCD:Printing|count[10] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.615      ;
; -2.684 ; LCD:Printing|count[10] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.614      ;
; -2.680 ; LCD:Printing|count[4]  ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.609      ;
; -2.679 ; LCD:Printing|count[4]  ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.608      ;
; -2.663 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.593      ;
; -2.663 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.593      ;
; -2.658 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.586      ;
; -2.658 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.586      ;
; -2.658 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.586      ;
; -2.658 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.586      ;
; -2.658 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.586      ;
; -2.658 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.586      ;
; -2.658 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.586      ;
; -2.658 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.586      ;
; -2.647 ; LCD:Printing|count[18] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.577      ;
; -2.646 ; LCD:Printing|count[18] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.576      ;
; -2.635 ; LCD:Printing|count[20] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.565      ;
; -2.634 ; LCD:Printing|count[20] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.564      ;
; -2.628 ; LCD:Printing|count[7]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.557      ;
; -2.626 ; LCD:Printing|count[13] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.556      ;
; -2.626 ; LCD:Printing|count[13] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.556      ;
; -2.620 ; LCD:Printing|count[11] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.550      ;
; -2.620 ; LCD:Printing|count[11] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.550      ;
; -2.617 ; LCD:Printing|count[16] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.547      ;
; -2.617 ; LCD:Printing|count[16] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.547      ;
; -2.612 ; LCD:Printing|count[10] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.541      ;
; -2.607 ; LCD:Printing|count[4]  ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.535      ;
; -2.578 ; LCD:Printing|count[21] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.508      ;
; -2.577 ; LCD:Printing|count[21] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.507      ;
; -2.574 ; LCD:Printing|count[5]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.503      ;
; -2.574 ; LCD:Printing|count[5]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.503      ;
; -2.574 ; LCD:Printing|count[18] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.503      ;
; -2.567 ; LCD:Printing|count[8]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.496      ;
; -2.563 ; LCD:Printing|count[0]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.491      ;
; -2.562 ; LCD:Printing|count[20] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.491      ;
; -2.560 ; LCD:Printing|count[10] ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.489      ;
; -2.555 ; LCD:Printing|count[4]  ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.483      ;
; -2.545 ; LCD:Printing|count[9]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.474      ;
; -2.545 ; LCD:Printing|count[9]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.474      ;
; -2.541 ; LCD:Printing|count[13] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.471      ;
; -2.540 ; LCD:Printing|count[13] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.470      ;
; -2.539 ; LCD:Printing|count[2]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.467      ;
; -2.535 ; LCD:Printing|count[11] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.465      ;
; -2.534 ; LCD:Printing|count[11] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.464      ;
; -2.532 ; LCD:Printing|count[16] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.462      ;
; -2.531 ; LCD:Printing|count[16] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.461      ;
; -2.522 ; LCD:Printing|count[18] ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.451      ;
; -2.512 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.441      ;
; -2.512 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.441      ;
; -2.512 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.441      ;
; -2.512 ; LCD:Printing|count[10] ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.441      ;
; -2.512 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.441      ;
; -2.512 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.441      ;
; -2.512 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.441      ;
; -2.512 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.441      ;
; -2.510 ; LCD:Printing|count[20] ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.439      ;
; -2.507 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.435      ;
; -2.507 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.435      ;
; -2.507 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.435      ;
; -2.507 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.435      ;
; -2.507 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.435      ;
; -2.507 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.435      ;
; -2.507 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.435      ;
; -2.507 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.435      ;
; -2.505 ; LCD:Printing|count[21] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.434      ;
; -2.501 ; LCD:Printing|count[2]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.429      ;
; -2.499 ; LCD:Printing|count[2]  ; LCD:Printing|count[10]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.074     ; 3.427      ;
; -2.495 ; LCD:Printing|count[14] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.425      ;
; -2.495 ; LCD:Printing|count[14] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.072     ; 3.425      ;
; -2.489 ; LCD:Printing|count[5]  ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.418      ;
; -2.488 ; LCD:Printing|count[5]  ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.417      ;
; -2.483 ; LCD:Printing|count[3]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.412      ;
; -2.483 ; LCD:Printing|count[3]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.412      ;
; -2.481 ; LCD:Printing|count[7]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.410      ;
; -2.474 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.403      ;
; -2.474 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.403      ;
; -2.474 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.403      ;
; -2.474 ; LCD:Printing|count[18] ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.403      ;
; -2.474 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.403      ;
; -2.474 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.403      ;
; -2.474 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.403      ;
; -2.474 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.403      ;
; -2.468 ; LCD:Printing|count[13] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.397      ;
; -2.462 ; LCD:Printing|count[11] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.391      ;
; -2.462 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.391      ;
; -2.462 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.073     ; 3.391      ;
+--------+------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_FPGA_CLK'                                                                                                 ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; LCD:Printing|act_state.S6   ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.669      ;
; 0.471 ; LCD:Printing|act_state.S3   ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.739      ;
; 0.620 ; LCD:Printing|act_state.S2   ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.888      ;
; 0.628 ; LCD:Printing|act_state.S1   ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 0.895      ;
; 0.638 ; LCD:Printing|act_state.S7   ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.907      ;
; 0.667 ; LCD:Printing|act_state.S4   ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.935      ;
; 0.678 ; LCD:Printing|act_state.S0   ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 0.947      ;
; 0.692 ; LCD:Printing|count[11]      ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; LCD:Printing|count[3]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; LCD:Printing|count[12]      ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; LCD:Printing|count[19]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.962      ;
; 0.697 ; LCD:Printing|count[4]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; LCD:Printing|count[20]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.966      ;
; 0.704 ; LCD:Printing|count[1]       ; LCD:Printing|count[1]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.972      ;
; 0.706 ; LCD:Printing|count[6]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; LCD:Printing|count[9]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; LCD:Printing|count[16]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; LCD:Printing|count[14]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; LCD:Printing|act_state.IDLE ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.976      ;
; 0.710 ; LCD:Printing|count[2]       ; LCD:Printing|count[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.978      ;
; 0.723 ; LCD:Printing|act_state.S6   ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 0.991      ;
; 0.736 ; LCD:Printing|act_state.IDLE ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.004      ;
; 0.743 ; LCD:Printing|act_state.S5   ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.011      ;
; 0.745 ; LCD:Printing|act_state.S6   ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.013      ;
; 0.862 ; LCD:Printing|count[15]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.130      ;
; 0.895 ; LCD:Printing|act_state.S8   ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.162      ;
; 1.016 ; LCD:Printing|count[11]      ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.284      ;
; 1.017 ; LCD:Printing|count[3]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; LCD:Printing|count[19]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.286      ;
; 1.019 ; LCD:Printing|count[5]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.287      ;
; 1.026 ; LCD:Printing|count[1]       ; LCD:Printing|count[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; LCD:Printing|count[14]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.294      ;
; 1.028 ; LCD:Printing|count[2]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; LCD:Printing|count[0]       ; LCD:Printing|count[1]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; LCD:Printing|count[12]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.296      ;
; 1.030 ; LCD:Printing|count[18]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; LCD:Printing|count[4]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.299      ;
; 1.034 ; LCD:Printing|count[13]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.302      ;
; 1.041 ; LCD:Printing|count[14]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.309      ;
; 1.044 ; LCD:Printing|count[2]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.312      ;
; 1.044 ; LCD:Printing|count[0]       ; LCD:Printing|count[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.312      ;
; 1.046 ; LCD:Printing|count[18]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.314      ;
; 1.058 ; LCD:Printing|count[21]      ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.326      ;
; 1.064 ; LCD:Printing|count[5]       ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.332      ;
; 1.076 ; LCD:Printing|count[0]       ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.344      ;
; 1.120 ; LCD:Printing|count[1]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.388      ;
; 1.126 ; LCD:Printing|count[9]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.393      ;
; 1.129 ; LCD:Printing|count[13]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.397      ;
; 1.135 ; LCD:Printing|count[12]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.403      ;
; 1.138 ; LCD:Printing|act_state.IDLE ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; LCD:Printing|count[11]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.406      ;
; 1.139 ; LCD:Printing|count[3]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.407      ;
; 1.147 ; LCD:Printing|count[6]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.415      ;
; 1.148 ; LCD:Printing|count[16]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; LCD:Printing|count[1]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.416      ;
; 1.150 ; LCD:Printing|count[12]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; LCD:Printing|count[0]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.418      ;
; 1.153 ; LCD:Printing|count[9]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.420      ;
; 1.156 ; LCD:Printing|count[13]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.424      ;
; 1.163 ; LCD:Printing|count[16]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.431      ;
; 1.166 ; LCD:Printing|count[2]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.434      ;
; 1.166 ; LCD:Printing|count[0]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.434      ;
; 1.212 ; LCD:Printing|count[13]      ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.480      ;
; 1.213 ; LCD:Printing|count[15]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.481      ;
; 1.219 ; LCD:Printing|count[18]      ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.487      ;
; 1.235 ; LCD:Printing|count[11]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.503      ;
; 1.237 ; LCD:Printing|count[5]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.505      ;
; 1.260 ; LCD:Printing|count[11]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.528      ;
; 1.260 ; LCD:Printing|count[4]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.528      ;
; 1.270 ; LCD:Printing|count[6]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.537      ;
; 1.270 ; LCD:Printing|count[14]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.538      ;
; 1.270 ; LCD:Printing|count[1]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.538      ;
; 1.271 ; LCD:Printing|count[17]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.539      ;
; 1.275 ; LCD:Printing|count[9]       ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.542      ;
; 1.285 ; LCD:Printing|count[6]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.552      ;
; 1.285 ; LCD:Printing|count[14]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.553      ;
; 1.288 ; LCD:Printing|count[0]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.556      ;
; 1.358 ; LCD:Printing|count[20]      ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.626      ;
; 1.358 ; LCD:Printing|count[4]       ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.626      ;
; 1.358 ; LCD:Printing|count[3]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.626      ;
; 1.359 ; LCD:Printing|count[15]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.627      ;
; 1.360 ; LCD:Printing|count[5]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.627      ;
; 1.370 ; LCD:Printing|count[9]       ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.637      ;
; 1.373 ; LCD:Printing|count[13]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.641      ;
; 1.375 ; LCD:Printing|count[8]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.074      ; 1.644      ;
; 1.378 ; LCD:Printing|count[17]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.646      ;
; 1.379 ; LCD:Printing|count[12]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.647      ;
; 1.383 ; LCD:Printing|count[4]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.650      ;
; 1.386 ; LCD:Printing|count[5]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.653      ;
; 1.394 ; LCD:Printing|count[12]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.662      ;
; 1.394 ; LCD:Printing|count[2]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.662      ;
; 1.397 ; LCD:Printing|count[9]       ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.664      ;
; 1.398 ; LCD:Printing|count[4]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.665      ;
; 1.400 ; LCD:Printing|count[13]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.668      ;
; 1.407 ; LCD:Printing|count[6]       ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.072      ; 1.674      ;
; 1.439 ; LCD:Printing|count[10]      ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.707      ;
; 1.457 ; LCD:Printing|count[15]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.725      ;
; 1.466 ; LCD:Printing|count[19]      ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.734      ;
; 1.466 ; LCD:Printing|count[3]       ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.734      ;
; 1.479 ; LCD:Printing|count[11]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.073      ; 1.747      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; i_FPGA_CLK ; -0.753 ; -15.149       ;
+------------+--------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; i_FPGA_CLK ; 0.187 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; i_FPGA_CLK ; -3.000 ; -37.048                    ;
+------------+--------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_FPGA_CLK'                                                                                            ;
+--------+------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; -0.753 ; LCD:Printing|count[7]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.704      ;
; -0.723 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.673      ;
; -0.723 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.673      ;
; -0.720 ; LCD:Printing|count[7]  ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.670      ;
; -0.717 ; LCD:Printing|count[7]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.667      ;
; -0.704 ; LCD:Printing|count[1]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.654      ;
; -0.696 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.647      ;
; -0.696 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.647      ;
; -0.695 ; LCD:Printing|count[2]  ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.645      ;
; -0.694 ; LCD:Printing|count[2]  ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.644      ;
; -0.694 ; LCD:Printing|count[0]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.644      ;
; -0.690 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.641      ;
; -0.690 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.641      ;
; -0.678 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.629      ;
; -0.678 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.629      ;
; -0.671 ; LCD:Printing|count[1]  ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.620      ;
; -0.668 ; LCD:Printing|count[1]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.617      ;
; -0.668 ; LCD:Printing|count[10] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.619      ;
; -0.667 ; LCD:Printing|count[10] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.618      ;
; -0.662 ; LCD:Printing|count[18] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.613      ;
; -0.661 ; LCD:Printing|count[18] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.612      ;
; -0.660 ; LCD:Printing|count[2]  ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.609      ;
; -0.658 ; LCD:Printing|count[0]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.607      ;
; -0.651 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.602      ;
; -0.651 ; LCD:Printing|count[20] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.602      ;
; -0.650 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.600      ;
; -0.650 ; LCD:Printing|count[4]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.600      ;
; -0.650 ; LCD:Printing|count[21] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.601      ;
; -0.649 ; LCD:Printing|count[21] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.600      ;
; -0.641 ; LCD:Printing|count[7]  ; LCD:Printing|count[10]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.592      ;
; -0.640 ; LCD:Printing|count[2]  ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.589      ;
; -0.636 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.586      ;
; -0.636 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.586      ;
; -0.636 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.586      ;
; -0.636 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.586      ;
; -0.636 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.586      ;
; -0.636 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.586      ;
; -0.636 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.586      ;
; -0.636 ; LCD:Printing|count[2]  ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.586      ;
; -0.635 ; LCD:Printing|count[16] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.586      ;
; -0.635 ; LCD:Printing|count[16] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.586      ;
; -0.634 ; LCD:Printing|count[3]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.584      ;
; -0.633 ; LCD:Printing|count[10] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.583      ;
; -0.629 ; LCD:Printing|count[13] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.580      ;
; -0.629 ; LCD:Printing|count[13] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.580      ;
; -0.627 ; LCD:Printing|count[0]  ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.576      ;
; -0.627 ; LCD:Printing|count[18] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.577      ;
; -0.626 ; LCD:Printing|count[2]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.576      ;
; -0.623 ; LCD:Printing|count[20] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.574      ;
; -0.622 ; LCD:Printing|count[4]  ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.572      ;
; -0.622 ; LCD:Printing|count[20] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.573      ;
; -0.621 ; LCD:Printing|count[5]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.571      ;
; -0.621 ; LCD:Printing|count[5]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.571      ;
; -0.621 ; LCD:Printing|count[4]  ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.571      ;
; -0.615 ; LCD:Printing|count[21] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.565      ;
; -0.613 ; LCD:Printing|count[10] ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.563      ;
; -0.609 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.560      ;
; -0.609 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.560      ;
; -0.609 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.560      ;
; -0.609 ; LCD:Printing|count[10] ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.560      ;
; -0.609 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.560      ;
; -0.609 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.560      ;
; -0.609 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.560      ;
; -0.609 ; LCD:Printing|count[10] ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.560      ;
; -0.607 ; LCD:Printing|count[16] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.558      ;
; -0.607 ; LCD:Printing|count[18] ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.557      ;
; -0.606 ; LCD:Printing|count[16] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.557      ;
; -0.604 ; LCD:Printing|count[9]  ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.554      ;
; -0.604 ; LCD:Printing|count[9]  ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.554      ;
; -0.603 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.554      ;
; -0.603 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.554      ;
; -0.603 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.554      ;
; -0.603 ; LCD:Printing|count[18] ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.554      ;
; -0.603 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.554      ;
; -0.603 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.554      ;
; -0.603 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.554      ;
; -0.603 ; LCD:Printing|count[18] ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.554      ;
; -0.601 ; LCD:Printing|count[8]  ; LCD:Printing|count[17]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.552      ;
; -0.601 ; LCD:Printing|count[3]  ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.550      ;
; -0.601 ; LCD:Printing|count[13] ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.552      ;
; -0.600 ; LCD:Printing|count[13] ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.551      ;
; -0.598 ; LCD:Printing|count[3]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.547      ;
; -0.598 ; LCD:Printing|count[17] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.549      ;
; -0.598 ; LCD:Printing|count[17] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.549      ;
; -0.596 ; LCD:Printing|count[11] ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.547      ;
; -0.596 ; LCD:Printing|count[11] ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.547      ;
; -0.595 ; LCD:Printing|count[21] ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.545      ;
; -0.593 ; LCD:Printing|count[5]  ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.543      ;
; -0.592 ; LCD:Printing|count[5]  ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.542      ;
; -0.592 ; LCD:Printing|count[1]  ; LCD:Printing|count[10]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.542      ;
; -0.591 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.542      ;
; -0.591 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.542      ;
; -0.591 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.542      ;
; -0.591 ; LCD:Printing|count[21] ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.542      ;
; -0.591 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.542      ;
; -0.591 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.542      ;
; -0.591 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.542      ;
; -0.591 ; LCD:Printing|count[21] ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.036     ; 1.542      ;
; -0.590 ; LCD:Printing|count[2]  ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.038     ; 1.539      ;
; -0.588 ; LCD:Printing|count[20] ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 1.000        ; -0.037     ; 1.538      ;
+--------+------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_FPGA_CLK'                                                                                                 ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; LCD:Printing|act_state.S6   ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; LCD:Printing|act_state.S3   ; LCD:Printing|act_state.S4   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.314      ;
; 0.264 ; LCD:Printing|act_state.S2   ; LCD:Printing|act_state.S3   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.384      ;
; 0.268 ; LCD:Printing|act_state.S1   ; LCD:Printing|act_state.S2   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; LCD:Printing|act_state.S7   ; LCD:Printing|act_state.S8   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.391      ;
; 0.280 ; LCD:Printing|act_state.S4   ; LCD:Printing|act_state.S5   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.400      ;
; 0.283 ; LCD:Printing|act_state.S0   ; LCD:Printing|act_state.S1   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.404      ;
; 0.296 ; LCD:Printing|count[11]      ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; LCD:Printing|count[12]      ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; LCD:Printing|count[3]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; LCD:Printing|count[19]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; LCD:Printing|count[4]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; LCD:Printing|count[20]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.421      ;
; 0.303 ; LCD:Printing|count[1]       ; LCD:Printing|count[1]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; LCD:Printing|count[9]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; LCD:Printing|count[6]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; LCD:Printing|count[16]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; LCD:Printing|count[14]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; LCD:Printing|count[2]       ; LCD:Printing|count[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.426      ;
; 0.308 ; LCD:Printing|act_state.IDLE ; LCD:Printing|act_state.S6   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; LCD:Printing|act_state.S6   ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.431      ;
; 0.320 ; LCD:Printing|act_state.IDLE ; LCD:Printing|act_state.S0   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.440      ;
; 0.324 ; LCD:Printing|act_state.S6   ; LCD:Printing|act_state.S7   ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.444      ;
; 0.339 ; LCD:Printing|act_state.S5   ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.459      ;
; 0.363 ; LCD:Printing|count[15]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.484      ;
; 0.385 ; LCD:Printing|act_state.S8   ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.505      ;
; 0.445 ; LCD:Printing|count[11]      ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; LCD:Printing|count[3]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; LCD:Printing|count[19]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.568      ;
; 0.449 ; LCD:Printing|count[5]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.570      ;
; 0.450 ; LCD:Printing|count[21]      ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.571      ;
; 0.452 ; LCD:Printing|count[1]       ; LCD:Printing|count[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; LCD:Printing|count[5]       ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.574      ;
; 0.457 ; LCD:Printing|count[13]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; LCD:Printing|count[12]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; LCD:Printing|count[4]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.581      ;
; 0.463 ; LCD:Printing|count[2]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; LCD:Printing|count[14]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; LCD:Printing|count[0]       ; LCD:Printing|count[1]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; LCD:Printing|count[18]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; LCD:Printing|count[14]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; LCD:Printing|count[2]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; LCD:Printing|count[0]       ; LCD:Printing|count[2]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; LCD:Printing|count[18]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.589      ;
; 0.478 ; LCD:Printing|count[0]       ; LCD:Printing|count[0]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.599      ;
; 0.485 ; LCD:Printing|act_state.IDLE ; LCD:Printing|act_state.IDLE ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.605      ;
; 0.511 ; LCD:Printing|count[11]      ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.632      ;
; 0.512 ; LCD:Printing|count[3]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.633      ;
; 0.512 ; LCD:Printing|count[15]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.633      ;
; 0.515 ; LCD:Printing|count[1]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.636      ;
; 0.517 ; LCD:Printing|count[9]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; LCD:Printing|count[1]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; LCD:Printing|count[18]      ; LCD:Printing|count[18]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; LCD:Printing|count[9]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; LCD:Printing|count[13]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; LCD:Printing|count[12]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; LCD:Printing|count[13]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; LCD:Printing|count[12]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.645      ;
; 0.529 ; LCD:Printing|count[13]      ; LCD:Printing|count[13]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; LCD:Printing|count[6]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; LCD:Printing|count[16]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.650      ;
; 0.530 ; LCD:Printing|count[0]       ; LCD:Printing|count[3]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.651      ;
; 0.532 ; LCD:Printing|count[16]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; LCD:Printing|count[2]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.653      ;
; 0.533 ; LCD:Printing|count[0]       ; LCD:Printing|count[4]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.654      ;
; 0.574 ; LCD:Printing|count[11]      ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.695      ;
; 0.577 ; LCD:Printing|count[11]      ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.698      ;
; 0.578 ; LCD:Printing|count[5]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.699      ;
; 0.584 ; LCD:Printing|count[1]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.705      ;
; 0.586 ; LCD:Printing|count[9]       ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.706      ;
; 0.589 ; LCD:Printing|count[4]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.710      ;
; 0.595 ; LCD:Printing|count[14]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.716      ;
; 0.596 ; LCD:Printing|count[6]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.716      ;
; 0.598 ; LCD:Printing|count[14]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; LCD:Printing|count[6]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; LCD:Printing|count[17]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.719      ;
; 0.599 ; LCD:Printing|count[0]       ; LCD:Printing|count[6]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.720      ;
; 0.602 ; LCD:Printing|count[17]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.722      ;
; 0.610 ; LCD:Printing|count[20]      ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.731      ;
; 0.610 ; LCD:Printing|count[4]       ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.731      ;
; 0.635 ; LCD:Printing|count[8]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.756      ;
; 0.641 ; LCD:Printing|count[3]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.762      ;
; 0.641 ; LCD:Printing|count[15]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.762      ;
; 0.644 ; LCD:Printing|count[15]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.765      ;
; 0.645 ; LCD:Printing|count[5]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.765      ;
; 0.648 ; LCD:Printing|count[5]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.768      ;
; 0.649 ; LCD:Printing|count[9]       ; LCD:Printing|count[15]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.769      ;
; 0.652 ; LCD:Printing|count[9]       ; LCD:Printing|count[16]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.772      ;
; 0.652 ; LCD:Printing|count[13]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.773      ;
; 0.653 ; LCD:Printing|count[12]      ; LCD:Printing|count[19]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.774      ;
; 0.655 ; LCD:Printing|count[13]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.776      ;
; 0.656 ; LCD:Printing|count[4]       ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; LCD:Printing|count[12]      ; LCD:Printing|count[20]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.777      ;
; 0.659 ; LCD:Printing|count[4]       ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.779      ;
; 0.661 ; LCD:Printing|count[2]       ; LCD:Printing|count[9]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.782      ;
; 0.662 ; LCD:Printing|count[19]      ; LCD:Printing|count[21]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.783      ;
; 0.662 ; LCD:Printing|count[3]       ; LCD:Printing|count[5]       ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.037      ; 0.783      ;
; 0.664 ; LCD:Printing|count[10]      ; LCD:Printing|count[11]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.784      ;
; 0.665 ; LCD:Printing|count[6]       ; LCD:Printing|count[14]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.785      ;
; 0.667 ; LCD:Printing|count[10]      ; LCD:Printing|count[12]      ; i_FPGA_CLK   ; i_FPGA_CLK  ; 0.000        ; 0.036      ; 0.787      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.172  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  i_FPGA_CLK      ; -3.172  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -76.733 ; 0.0   ; 0.0      ; 0.0     ; -50.584             ;
;  i_FPGA_CLK      ; -76.733 ; 0.000 ; N/A      ; N/A     ; -50.584             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_RS          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_E           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_RW          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_ST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RST                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_FPGA_CLK              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_E           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_RW          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_E           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_RW          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_RS          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_E           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_RW          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o_LCD_DATA[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; o_LCD_DATA[7] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_FPGA_CLK ; i_FPGA_CLK ; 685      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; i_FPGA_CLK ; i_FPGA_CLK ; 685      ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 7     ; 7    ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 14    ; 14   ;
+---------------------------------+-------+------+


+----------------------------------------------+
; Clock Status Summary                         ;
+------------+------------+------+-------------+
; Target     ; Clock      ; Type ; Status      ;
+------------+------------+------+-------------+
; i_FPGA_CLK ; i_FPGA_CLK ; Base ; Constrained ;
+------------+------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_RST      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_RST      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_ST       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; o_E           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LCD_DATA[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_RS          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Oct 17 00:40:55 2024
Info: Command: quartus_sta Practica_9 -c Practica_9
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Practica_9.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_FPGA_CLK i_FPGA_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.172             -76.733 i_FPGA_CLK 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 i_FPGA_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.584 i_FPGA_CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.916
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.916             -68.497 i_FPGA_CLK 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 i_FPGA_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.584 i_FPGA_CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.753             -15.149 i_FPGA_CLK 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 i_FPGA_CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -37.048 i_FPGA_CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4778 megabytes
    Info: Processing ended: Thu Oct 17 00:40:56 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


