{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666101632052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666101632053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 22:00:31 2022 " "Processing started: Tue Oct 18 22:00:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666101632053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666101632053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666101632053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666101632694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx rs232.v(3) " "Verilog HDL Declaration information at rs232.v(3): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666101632790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx rs232.v(4) " "Verilog HDL Declaration information at rs232.v(4): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666101632790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101632793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101632793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_code " "Found entity 1: TX_code" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101632796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101632796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_code " "Found entity 1: RX_code" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101632799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101632799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "aes_sbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_sbox.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101632801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101632801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_key_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_key_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_key_mem " "Found entity 1: aes_key_mem" {  } { { "aes_key_mem.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_key_mem.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101632805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101632805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_inv_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_inv_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_inv_sbox " "Found entity 1: aes_inv_sbox" {  } { { "aes_inv_sbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_inv_sbox.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101632808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101632808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_encipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_encipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_encipher_block " "Found entity 1: aes_encipher_block" {  } { { "aes_encipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_encipher_block.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101632811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101632811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_decipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_decipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_decipher_block " "Found entity 1: aes_decipher_block" {  } { { "aes_decipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_decipher_block.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101632814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101632814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_data_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_data_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_data_tb " "Found entity 1: aes_data_tb" {  } { { "aes_data_tb.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_data_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101632817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101632817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_core.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_core " "Found entity 1: aes_core" {  } { { "aes_core.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101632819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101632819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101632822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101632822 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666101632877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 rs232:f_rs232 " "Elaborating entity \"rs232\" for hierarchy \"rs232:f_rs232\"" {  } { { "mcu.v" "f_rs232" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101632879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_code rs232:f_rs232\|RX_code:rx " "Elaborating entity \"RX_code\" for hierarchy \"rs232:f_rs232\|RX_code:rx\"" {  } { { "rs232.v" "rx" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101632881 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RX_code.v(53) " "Verilog HDL assignment warning at RX_code.v(53): truncated value with size 32 to match size of target (12)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666101632886 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RX_code.v(73) " "Verilog HDL assignment warning at RX_code.v(73): truncated value with size 32 to match size of target (12)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666101632886 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 RX_code.v(91) " "Verilog HDL assignment warning at RX_code.v(91): truncated value with size 32 to match size of target (21)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666101632887 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RX_code.v(101) " "Verilog HDL assignment warning at RX_code.v(101): truncated value with size 32 to match size of target (5)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666101632887 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RX_code.v(111) " "Verilog HDL assignment warning at RX_code.v(111): truncated value with size 32 to match size of target (5)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666101632887 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[0\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[0\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633251 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[1\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[1\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633251 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[2\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[2\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633251 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[3\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[3\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633251 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[4\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[4\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633251 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[5\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[5\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633251 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[6\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[6\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633252 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[7\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[7\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633252 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[8\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[8\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633252 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[9\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[9\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633252 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[10\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[10\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633252 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[11\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[11\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633252 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[12\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[12\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633252 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[13\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[13\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633253 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[14\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[14\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633253 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[15\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[15\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633253 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[16\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[16\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633253 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[17\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[17\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633253 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[18\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[18\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633253 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[19\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[19\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633253 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[20\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[20\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633253 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[21\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[21\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633254 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[22\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[22\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633254 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[23\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[23\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633254 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[24\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[24\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633254 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[25\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[25\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633254 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[26\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[26\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633254 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[27\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[27\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633254 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[28\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[28\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633255 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[29\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[29\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633255 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[30\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[30\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633255 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[31\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[31\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633255 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] RX_code.v(156) " "Inferred latch for \"addr\[0\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633255 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] RX_code.v(156) " "Inferred latch for \"addr\[1\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633255 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] RX_code.v(156) " "Inferred latch for \"addr\[2\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633255 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] RX_code.v(156) " "Inferred latch for \"addr\[3\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633255 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] RX_code.v(156) " "Inferred latch for \"addr\[4\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633256 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] RX_code.v(156) " "Inferred latch for \"addr\[5\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633256 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] RX_code.v(156) " "Inferred latch for \"addr\[6\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666101633256 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_core rs232:f_rs232\|RX_code:rx\|aes_core:aes " "Elaborating entity \"aes_core\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\"" {  } { { "RX_code.v" "aes" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101634111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_encipher_block rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_encipher_block:enc_block " "Elaborating entity \"aes_encipher_block\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_encipher_block:enc_block\"" {  } { { "aes_core.v" "enc_block" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101634117 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "aes_encipher_block.v(282) " "Verilog HDL Case Statement information at aes_encipher_block.v(282): all case item expressions in this case statement are onehot" {  } { { "aes_encipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_encipher_block.v" 282 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666101634125 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_encipher_block:enc_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_decipher_block rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block " "Elaborating entity \"aes_decipher_block\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block\"" {  } { { "aes_core.v" "dec_block" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101634126 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "aes_decipher_block.v(320) " "Verilog HDL Case Statement information at aes_decipher_block.v(320): all case item expressions in this case statement are onehot" {  } { { "aes_decipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_decipher_block.v" 320 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666101634134 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_decipher_block:dec_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_inv_sbox rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block\|aes_inv_sbox:inv_sbox_inst " "Elaborating entity \"aes_inv_sbox\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block\|aes_inv_sbox:inv_sbox_inst\"" {  } { { "aes_decipher_block.v" "inv_sbox_inst" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_decipher_block.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101634135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_key_mem rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_key_mem:keymem " "Elaborating entity \"aes_key_mem\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_key_mem:keymem\"" {  } { { "aes_core.v" "keymem" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101634141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes_key_mem.v(382) " "Verilog HDL assignment warning at aes_key_mem.v(382): truncated value with size 32 to match size of target (4)" {  } { { "aes_key_mem.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_key_mem.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666101634171 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_key_mem:keymem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes_key_mem.v(384) " "Verilog HDL assignment warning at aes_key_mem.v(384): truncated value with size 32 to match size of target (4)" {  } { { "aes_key_mem.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_key_mem.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666101634171 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_key_mem:keymem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_sbox:sbox_inst " "Elaborating entity \"aes_sbox\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_sbox:sbox_inst\"" {  } { { "aes_core.v" "sbox_inst" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101634174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_code rs232:f_rs232\|TX_code:tx " "Elaborating entity \"TX_code\" for hierarchy \"rs232:f_rs232\|TX_code:tx\"" {  } { { "rs232.v" "tx" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101634179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 TX_code.v(43) " "Verilog HDL assignment warning at TX_code.v(43): truncated value with size 32 to match size of target (12)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666101634181 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TX_code.v(56) " "Verilog HDL assignment warning at TX_code.v(56): truncated value with size 32 to match size of target (4)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666101634181 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TX_code.v(66) " "Verilog HDL assignment warning at TX_code.v(66): truncated value with size 32 to match size of target (3)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666101634181 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rs232:f_rs232\|RX_code:rx\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rs232:f_rs232\|RX_code:rx\|Mod0\"" {  } { { "RX_code.v" "Mod0" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 457 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666101672108 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1666101672108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rs232:f_rs232\|RX_code:rx\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"rs232:f_rs232\|RX_code:rx\|lpm_divide:Mod0\"" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 457 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666101672167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rs232:f_rs232\|RX_code:rx\|lpm_divide:Mod0 " "Instantiated megafunction \"rs232:f_rs232\|RX_code:rx\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101672168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101672168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101672168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666101672168 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 457 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666101672168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e8m " "Found entity 1: lpm_divide_e8m" {  } { { "db/lpm_divide_e8m.tdf" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/db/lpm_divide_e8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101672248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101672248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101672264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101672264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/db/alt_u_div_03f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101672282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101672282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101672382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101672382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666101672454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666101672454 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1666101674919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666101687011 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "286 " "286 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1666101734647 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/output_files/mcu.map.smsg " "Generated suppressed messages file E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666101735164 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666101736576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666101736576 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666101739113 "|mcu|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666101739113 "|mcu|BTN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1666101739113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16853 " "Implemented 16853 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666101739113 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666101739113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16847 " "Implemented 16847 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666101739113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666101739113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666101739202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 22:02:19 2022 " "Processing ended: Tue Oct 18 22:02:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666101739202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666101739202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666101739202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666101739202 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666101741531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666101741532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 22:02:20 2022 " "Processing started: Tue Oct 18 22:02:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666101741532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666101741532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666101741532 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666101741658 ""}
{ "Info" "0" "" "Project  = mcu" {  } {  } 0 0 "Project  = mcu" 0 0 "Fitter" 0 0 1666101741659 ""}
{ "Info" "0" "" "Revision = mcu" {  } {  } 0 0 "Revision = mcu" 0 0 "Fitter" 0 0 1666101741659 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1666101742054 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mcu EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"mcu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666101742179 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666101742250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666101742251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666101742251 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666101743409 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666101743429 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666101743831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666101743831 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666101743831 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666101743831 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 20194 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666101743884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 20196 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666101743884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 20198 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666101743884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 20200 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666101743884 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/users/taiju/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/taiju/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 20202 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666101743884 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666101743884 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666101743889 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "TimeQuest Timing Analyzer is analyzing 39 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1666101747551 ""}
{ "Info" "ISTA_SDC_FOUND" "mcu.sdc " "Reading SDC File: 'mcu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1666101747574 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mcu.sdc 9 CLOCK_50 port " "Ignored filter at mcu.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1666101747641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mcu.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at mcu.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1666101747641 ""}  } { { "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1666101747641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1666101747642 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666101747643 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666101747870 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666101747875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node CLK~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1666101748849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|data_out\[57\] " "Destination node rs232:f_rs232\|RX_code:rx\|data_out\[57\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 118 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|data_out[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 7024 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1666101748849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|data_out\[58\] " "Destination node rs232:f_rs232\|RX_code:rx\|data_out\[58\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 118 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|data_out[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 7025 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1666101748849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|data_out\[59\] " "Destination node rs232:f_rs232\|RX_code:rx\|data_out\[59\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 118 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|data_out[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 7026 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1666101748849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|data_out\[60\] " "Destination node rs232:f_rs232\|RX_code:rx\|data_out\[60\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 118 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|data_out[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 7027 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1666101748849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|data_out\[61\] " "Destination node rs232:f_rs232\|RX_code:rx\|data_out\[61\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 118 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|data_out[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 7028 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1666101748849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|data_out\[62\] " "Destination node rs232:f_rs232\|RX_code:rx\|data_out\[62\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 118 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|data_out[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 7029 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1666101748849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|data_out\[63\] " "Destination node rs232:f_rs232\|RX_code:rx\|data_out\[63\]" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 118 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|data_out[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 7030 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1666101748849 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rs232:f_rs232\|RX_code:rx\|ps.T9 " "Destination node rs232:f_rs232\|RX_code:rx\|ps.T9" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 220 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|ps.T9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 7171 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1666101748849 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1666101748849 ""}  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 9 0 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 20188 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666101748849 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rs232:f_rs232\|RX_code:rx\|ps~22  " "Automatically promoted node rs232:f_rs232\|RX_code:rx\|ps~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1666101748850 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 220 -1 0 } } { "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/taiju/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rs232:f_rs232|RX_code:rx|ps~22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 0 { 0 ""} 0 7812 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666101748850 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666101751623 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666101751648 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666101751649 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666101751685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666101751731 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666101751759 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666101751759 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666101751799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666101752844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1666101752872 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666101752872 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[0\] " "Node \"LED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[1\] " "Node \"LED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[2\] " "Node \"LED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[3\] " "Node \"LED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[4\] " "Node \"LED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[5\] " "Node \"LED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[6\] " "Node \"LED\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[7\] " "Node \"LED\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[8\] " "Node \"LED\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED\[9\] " "Node \"LED\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/taiju/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/taiju/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1666101754406 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1666101754406 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666101754410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666101757368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666101766123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666101766257 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666101822648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:56 " "Fitter placement operations ending: elapsed time is 00:00:56" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666101822648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666101826109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "41 " "Router estimated average interconnect usage is 41% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "50 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/" { { 1 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 50% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1666101845443 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666101845443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:03 " "Fitter routing operations ending: elapsed time is 00:01:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666101890549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1666101890553 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "36.89 " "Total time spent on timing analysis during the Fitter is 36.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1666101891116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666101891184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666101892893 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666101892939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666101894438 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666101897573 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1666101899690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/output_files/mcu.fit.smsg " "Generated suppressed messages file E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/output_files/mcu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666101901061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5505 " "Peak virtual memory: 5505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666101904253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 22:05:04 2022 " "Processing ended: Tue Oct 18 22:05:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666101904253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:44 " "Elapsed time: 00:02:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666101904253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:37 " "Total CPU time (on all processors): 00:04:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666101904253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666101904253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666101906128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666101906128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 22:05:05 2022 " "Processing started: Tue Oct 18 22:05:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666101906128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666101906128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666101906129 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666101907900 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666101907941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666101908469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 22:05:08 2022 " "Processing ended: Tue Oct 18 22:05:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666101908469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666101908469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666101908469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666101908469 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666101909146 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666101910432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666101910433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 22:05:10 2022 " "Processing started: Tue Oct 18 22:05:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666101910433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666101910433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mcu -c mcu " "Command: quartus_sta mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666101910433 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1666101910547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666101911155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1666101911156 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1666101911210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1666101911210 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "TimeQuest Timing Analyzer is analyzing 39 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1666101912278 ""}
{ "Info" "ISTA_SDC_FOUND" "mcu.sdc " "Reading SDC File: 'mcu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1666101912538 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "mcu.sdc 9 CLOCK_50 port " "Ignored filter at mcu.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1666101912602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock mcu.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at mcu.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK_50\] " "create_clock -period 20.000ns \[get_ports CLOCK_50\]" {  } { { "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1666101912603 ""}  } { { "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1666101912603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1666101912603 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1666101912605 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1666101912615 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rs232:f_rs232\|RX_code:rx\|data_out\[56\] rs232:f_rs232\|RX_code:rx\|data_out\[56\] " "create_clock -period 1.000 -name rs232:f_rs232\|RX_code:rx\|data_out\[56\] rs232:f_rs232\|RX_code:rx\|data_out\[56\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1666101912615 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1666101912615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1666101912920 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1666101912923 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1666101912933 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1666101914485 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1666101914485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.521 " "Worst-case setup slack is -13.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.521          -46625.751 CLK  " "  -13.521          -46625.751 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.591             -21.037 rs232:f_rs232\|RX_code:rx\|data_out\[56\]  " "   -1.591             -21.037 rs232:f_rs232\|RX_code:rx\|data_out\[56\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666101914488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.142 " "Worst-case hold slack is -0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.590 rs232:f_rs232\|RX_code:rx\|data_out\[56\]  " "   -0.142              -0.590 rs232:f_rs232\|RX_code:rx\|data_out\[56\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 CLK  " "    0.207               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666101914594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666101914604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666101914607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6480.000 CLK  " "   -3.000           -6480.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 rs232:f_rs232\|RX_code:rx\|data_out\[56\]  " "    0.403               0.000 rs232:f_rs232\|RX_code:rx\|data_out\[56\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101914616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666101914616 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1666101915649 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1666101915707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1666101917617 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918451 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1666101918655 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1666101918655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.909 " "Worst-case setup slack is -11.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.909          -41351.083 CLK  " "  -11.909          -41351.083 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.424             -19.652 rs232:f_rs232\|RX_code:rx\|data_out\[56\]  " "   -1.424             -19.652 rs232:f_rs232\|RX_code:rx\|data_out\[56\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666101918658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.008 " "Worst-case hold slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 rs232:f_rs232\|RX_code:rx\|data_out\[56\]  " "    0.008               0.000 rs232:f_rs232\|RX_code:rx\|data_out\[56\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 CLK  " "    0.150               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666101918755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666101918763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666101918768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6480.000 CLK  " "   -3.000           -6480.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 rs232:f_rs232\|RX_code:rx\|data_out\[56\]  " "    0.460               0.000 rs232:f_rs232\|RX_code:rx\|data_out\[56\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101918779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666101918779 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1666101919720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920240 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1666101920333 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1666101920333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.277 " "Worst-case setup slack is -7.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.277          -25699.358 CLK  " "   -7.277          -25699.358 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.657              -3.137 rs232:f_rs232\|RX_code:rx\|data_out\[56\]  " "   -0.657              -3.137 rs232:f_rs232\|RX_code:rx\|data_out\[56\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666101920338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.034 " "Worst-case hold slack is 0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 rs232:f_rs232\|RX_code:rx\|data_out\[56\]  " "    0.034               0.000 rs232:f_rs232\|RX_code:rx\|data_out\[56\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036               0.000 CLK  " "    0.036               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666101920438 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666101920448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1666101920453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -6902.790 CLK  " "   -3.000           -6902.790 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 rs232:f_rs232\|RX_code:rx\|data_out\[56\]  " "    0.348               0.000 rs232:f_rs232\|RX_code:rx\|data_out\[56\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1666101920464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1666101920464 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1666101921861 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1666101921866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666101922477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 22:05:22 2022 " "Processing ended: Tue Oct 18 22:05:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666101922477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666101922477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666101922477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666101922477 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666101924638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666101924638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 22:05:24 2022 " "Processing started: Tue Oct 18 22:05:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666101924638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666101924638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mcu -c mcu " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666101924638 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_85c_slow.vo E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_85c_slow.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666101929777 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_0c_slow.vo E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_0c_slow.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666101932562 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_min_1200mv_0c_fast.vo E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/ simulation " "Generated file mcu_min_1200mv_0c_fast.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666101935481 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu.vo E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/ simulation " "Generated file mcu.vo in folder \"E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666101938086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_85c_v_slow.sdo E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_85c_v_slow.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666101939853 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_6_1200mv_0c_v_slow.sdo E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/ simulation " "Generated file mcu_6_1200mv_0c_v_slow.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666101941802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_min_1200mv_0c_v_fast.sdo E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/ simulation " "Generated file mcu_min_1200mv_0c_v_fast.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666101943577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mcu_v.sdo E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/ simulation " "Generated file mcu_v.sdo in folder \"E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1666101945263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666101945509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 22:05:45 2022 " "Processing ended: Tue Oct 18 22:05:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666101945509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666101945509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666101945509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666101945509 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus II Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666101946230 ""}
