0.6
2018.3
Dec  7 2018
00:33:28
F:/数字逻辑设计实验三/dffe/dffe.sim/sim_1/behav/xsim/glbl.v,1544155482,verilog,,,,glbl,,,,,,,,
F:/数字逻辑设计实验三/dffe/dffe.srcs/sim_1/new/dffe_sim.v,1573522994,verilog,,,,dffe_sim,,,,,,,,
F:/数字逻辑设计实验三/dffe/dffe.srcs/sources_1/new/dffe.v,1573521366,verilog,,F:/数字逻辑设计实验三/dffe/dffe.srcs/sim_1/new/dffe_sim.v,,dffe,,,,,,,,
