vendor_name = ModelSim
source_file = 1, C:/altera/13.1/vhdl_quartus/v_1_basic_logic_gates/v_1_7_tri_state/tri_state.vhd
source_file = 1, C:/altera/13.1/vhdl_quartus/v_1_basic_logic_gates/v_1_7_tri_state/tb_tri_state.vhd
source_file = 1, C:/altera/13.1/vhdl_quartus/v_1_basic_logic_gates/v_1_7_tri_state/db/tri_state.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = tri_state
instance = comp, \a~I\, a, tri_state, 1
instance = comp, \c~I\, c, tri_state, 1
instance = comp, \f~I\, f, tri_state, 1
