--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf constr.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ENET_MDC
------------------+------------+------------+------------+------------+---------------------------+--------+
                  |Max Setup to|  Process   |Max Hold to |  Process   |                           | Clock  |
Source            | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)          | Phase  |
------------------+------------+------------+------------+------------+---------------------------+--------+
ENET_MDIO         |   -0.137(F)|      FAST  |    3.060(F)|      SLOW  |Ethernet_Lite_MDC_OBUF_BUFG|   0.000|
Ethernet_Lite_MDIO|   -0.277(F)|      FAST  |    1.950(F)|      SLOW  |Ethernet_Lite_MDC_OBUF_BUFG|   0.000|
LPCreq9           |   -0.275(F)|      FAST  |    3.497(F)|      SLOW  |Ethernet_Lite_MDC_OBUF_BUFG|   0.000|
LPCreq10          |   -0.642(F)|      FAST  |    4.079(F)|      SLOW  |Ethernet_Lite_MDC_OBUF_BUFG|   0.000|
------------------+------------+------------+------------+------------+---------------------------+--------+

Setup/Hold to clock clk
-----------------------------+------------+------------+------------+------------+----------------------+--------+
                             |Max Setup to|  Process   |Max Hold to |  Process   |                      | Clock  |
Source                       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)     | Phase  |
-----------------------------+------------+------------+------------+------------+----------------------+--------+
ENET_TXD<0>                  |    3.950(F)|      SLOW  |   -2.211(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
ENET_TXD<1>                  |    3.820(F)|      SLOW  |   -2.189(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
ENET_TX_EN                   |    4.169(F)|      SLOW  |   -2.176(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_RXD<0>         |    2.064(F)|      SLOW  |   -1.441(F)|      SLOW  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_RXD<1>         |    3.042(F)|      SLOW  |   -2.184(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_RXD<2>         |    2.980(F)|      SLOW  |   -2.113(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_RXD<3>         |    2.062(F)|      SLOW  |   -1.422(F)|      SLOW  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_RX_DV          |    3.521(F)|      SLOW  |   -1.908(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
IR                           |    4.544(R)|      SLOW  |   -3.023(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_IN<0>          |    4.612(R)|      SLOW  |   -2.972(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_IN<1>          |    3.993(R)|      SLOW  |   -2.658(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_IN<2>          |    3.450(R)|      SLOW  |   -2.249(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_IN<3>          |    3.578(R)|      SLOW  |   -2.411(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_to_LCD_Pico_D_V          |    3.704(R)|      SLOW  |   -2.361(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_to_LCD_Pico_Ready_Receive|    3.886(R)|      SLOW  |   -2.442(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
reset                        |    1.629(R)|      SLOW  |   -0.753(R)|      SLOW  |ENET_REF_CLK_OBUF_BUFG|   0.000|
uart_rx                      |    5.018(R)|      SLOW  |   -3.304(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
-----------------------------+------------+------------+------------+------------+----------------------+--------+

Clock ENET_MDC to Pad
------------------+-----------------+------------+-----------------+------------+---------------------------+--------+
                  |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                           | Clock  |
Destination       |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)          | Phase  |
------------------+-----------------+------------+-----------------+------------+---------------------------+--------+
Ethernet_Lite_MDIO|        16.307(F)|      SLOW  |         9.255(F)|      FAST  |Ethernet_Lite_MDC_OBUF_BUFG|   0.000|
------------------+-----------------+------------+-----------------+------------+---------------------------+--------+

Clock clk to Pad
-----------------------------+-----------------+------------+-----------------+------------+----------------------+--------+
                             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                      | Clock  |
Destination                  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)     | Phase  |
-----------------------------+-----------------+------------+-----------------+------------+----------------------+--------+
ENET_CRS                     |        11.528(F)|      SLOW  |         6.524(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
ENET_RXD<0>                  |        11.292(F)|      SLOW  |         6.325(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
ENET_RXD<1>                  |        11.059(F)|      SLOW  |         6.193(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_TXD<0>         |         9.734(F)|      SLOW  |         5.325(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_TXD<1>         |         9.717(F)|      SLOW  |         5.313(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_TXD<2>         |         8.209(F)|      SLOW  |         4.404(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_TXD<3>         |         8.100(F)|      SLOW  |         4.325(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
Ethernet_Lite_TX_EN          |        10.423(F)|      SLOW  |         5.734(F)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LCD_Pico_to_LPC_D_V          |        10.587(R)|      SLOW  |         5.855(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LCD_Pico_to_LPC_Ready_Receive|         9.846(R)|      SLOW  |         5.358(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<0>         |        10.520(R)|      SLOW  |         5.782(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<1>         |        10.374(R)|      SLOW  |         5.708(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<2>         |        10.022(R)|      SLOW  |         5.499(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<3>         |        10.131(R)|      SLOW  |         5.536(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<4>         |        10.088(R)|      SLOW  |         5.529(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<5>         |        10.340(R)|      SLOW  |         5.669(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<6>         |        10.342(R)|      SLOW  |         5.689(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
LPC_Pico_Data_OUT<7>         |        10.389(R)|      SLOW  |         5.708(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
uart_tx                      |        12.260(R)|      SLOW  |         6.945(R)|      FAST  |ENET_REF_CLK_OBUF_BUFG|   0.000|
-----------------------------+-----------------+------------+-----------------+------------+----------------------+--------+

Clock to Setup on destination clock ENET_MDC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ENET_MDC       |         |         |         |    5.766|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.105|         |         |    2.022|
---------------+---------+---------+---------+---------+

Pad to Pad
-------------------+-----------------+---------+
Source Pad         |Destination Pad  |  Delay  |
-------------------+-----------------+---------+
ENET_MDC           |Ethernet_Lite_MDC|   12.485|
Ethernet_Lite_RX_ER|ENET_RX_ER       |   11.172|
clk                |ENET_REF_CLK     |    5.718|
-------------------+-----------------+---------+


Analysis completed Fri Nov 27 22:52:40 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



