Release 14.4 Map P.49d (lin64)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -pr b -ol high -timing -detail system.ngd
system.pcf 
Target Device  : xc4vlx60
Target Package : ff668
Target Speed   : -10
Mapper Version : virtex4 -- $Revision: 1.55 $
Mapped Date    : Thu May 10 16:58:27 2018

Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
   "inverter" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
   "nandgate" is an NCD, version 3.2, device xc4vlx60, package ff668, speed -11
This design is using the default stepping level (major silicon revision) for
this device (1). Unless your design is targeted at devices of this stepping
level, it is recommended that you explicitly specify the stepping level of the
parts you will be using. This will allow the tools to take advantage of any
available performance and functional enhancements for this device. The latest
stepping level for this device is '2'. Additional information on "stepping
level" is available at support.xilinx.com.
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:b36bd75b) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:b36bd75b) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7f41cf7b) REAL time: 22 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:2ce8fb84) REAL time: 23 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:2ce8fb84) REAL time: 23 secs 

......................................................................................................................................................................................
Phase 6.30  Global Clock Region Assignment


######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 16
# Number of Global Clock Networks: 10
#
# Clock Region Assignment: SUCCESSFUL

# Location of Clock Components
INST "mdm_0/mdm_0/BUFG_DRCK" LOC = "BUFGCTRL_X0Y27" ;
INST "clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST" LOC = "BUFGCTRL_X0Y31" ;
INST "ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y4" ;
INST "ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y28" ;
INST "ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y3" ;
INST "ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y29" ;
INST "ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y2" ;
INST "ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y30" ;
INST "ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y1" ;
INST "ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output_BUFG" LOC = "BUFGCTRL_X0Y0" ;
INST "XIL_ML_UNUSED_DCM_1" LOC = "DCM_ADV_X0Y4" ;
INST "XIL_ML_UNUSED_DCM_2" LOC = "DCM_ADV_X0Y3" ;
INST "XIL_ML_UNUSED_DCM_3" LOC = "DCM_ADV_X0Y5" ;
INST "XIL_ML_UNUSED_DCM_4" LOC = "DCM_ADV_X0Y2" ;
INST "XIL_ML_UNUSED_DCM_5" LOC = "DCM_ADV_X0Y6" ;
INST "XIL_ML_UNUSED_DCM_6" LOC = "DCM_ADV_X0Y1" ;
INST "XIL_ML_UNUSED_DCM_7" LOC = "DCM_ADV_X0Y0" ;
INST "clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST" LOC = "DCM_ADV_X0Y7" ;
INST "fpga_0_clk_1_sys_clk_pin" LOC = "C13" ;

# mdm_0/Dbg_Clk_1 driven by BUFGCTRL_X0Y27
NET "mdm_0/Dbg_Clk_1" TNM_NET = "TN_mdm_0/Dbg_Clk_1" ;
TIMEGRP "TN_mdm_0/Dbg_Clk_1" AREA_GROUP = "CLKAG_mdm_0/Dbg_Clk_1" ;
AREA_GROUP "CLKAG_mdm_0/Dbg_Clk_1" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# clk_100_0000MHz driven by BUFGCTRL_X0Y31
NET "clk_100_0000MHz" TNM_NET = "TN_clk_100_0000MHz" ;
TIMEGRP "TN_clk_100_0000MHz" AREA_GROUP = "CLKAG_clk_100_0000MHz" ;
AREA_GROUP "CLKAG_clk_100_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y4
NET "ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;

# ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y28
NET "ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y3
NET "ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y29
NET "ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y2
NET "ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y30
NET "ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y1
NET "ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;

# ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output driven by BUFGCTRL_X0Y0
NET "ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output" TNM_NET = "TN_ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output" ;
TIMEGRP "TN_ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output" AREA_GROUP = "CLKAG_ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output" ;
AREA_GROUP "CLKAG_ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2 ;

# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################


######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:

Number of Global Clock Regions : 16
Number of Global Clock Networks: 10

Clock Region Assignment: SUCCESSFUL

Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      2 |      0 |      0 |     32 |     32 |      8 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    276 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    276 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 2/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      1 |      2 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |    474 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |mdm_0/Dbg_Clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      3 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     56 |    478 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    178 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     20 |ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |ring_osc_5/ring_osc_5/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |ring_osc_7/ring_osc_7/USER_LOGIC_I/inverter_output
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    324 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 2/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     64 |     64 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    287 |   1182 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     29 |mdm_0/Dbg_Clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      7 |      0 |      0 |      0 |      0 |      0 |      3 |      0 |      0 |      0 |      0 |    295 |   1211 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 4/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    586 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |ring_osc_0/ring_osc_0/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     47 |ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |ring_osc_3/ring_osc_3/USER_LOGIC_I/inverter_output
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    723 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 2/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    122 |    519 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    120 |mdm_0/Dbg_Clk_1
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    126 |    639 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 4/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |    296 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      7 |ring_osc_1/ring_osc_1/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     48 |ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |    355 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 3/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     62 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |      2 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |ring_osc_6/ring_osc_6/USER_LOGIC_I/inverter_output
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |    128 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 4/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |clk_100_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      3 |     24 |mdm_0/Dbg_Clk_1
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |ring_osc_2/ring_osc_2/USER_LOGIC_I/inverter_output
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |ring_osc_4/ring_osc_4/USER_LOGIC_I/inverter_output
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      1 |      1 |      0 |      0 |      0 |      0 |      0 |      3 |     90 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      0 |      0 |      0 |     64 |     64 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     19 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     19 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      1 |      2 |      0 |     48 |     48 |      8 |      0 |      0 |      0 |      2 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 1/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     16 |      4 |      0 |      0 |     32 |     32 |      8 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clk_100_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------


Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 0/8 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |   PMCD |     GT | ILOGIC | OLOGIC |   MULT |   EMAC |    PPC |   PCIE | IDLYCT | LUTRAM |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     24 |      0 |      0 |      0 |     32 |     32 |      0 |      0 |      0 |      0 |      1 |   1664 |   3328 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------

NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.


# END of Global Clock Net Loads Distribution Report:
######################################################################################


Phase 6.30  Global Clock Region Assignment (Checksum:2ce8fb84) REAL time: 31 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:2ce8fb84) REAL time: 31 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:2ce8fb84) REAL time: 31 secs 

Phase 9.8  Global Placement
......................................................................................................................................................................................
..................
..........................................................................................................................................................................................
................
................
Phase 9.8  Global Placement (Checksum:78f96f8a) REAL time: 50 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:78f96f8a) REAL time: 51 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:5e22e3c2) REAL time: 1 mins 20 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:5e22e3c2) REAL time: 1 mins 20 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:5e22e3c2) REAL time: 1 mins 21 secs 

Total REAL time to Placer completion: 1 mins 21 secs 
Total CPU  time to Placer completion: 1 mins 19 secs 
Running post-placement packing...
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<31>> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:367 - The signal <dlmb_LMB_ABus<30>> is incomplete. The signal does not drive any load pins in
   the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp dut_uart_release is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp dut_uart_request is set but the tri state is not
   configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp dut_test_done is set but the tri state is not
   configured. 

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    5
Logic Utilization:
  Number of Slice Flip Flops:         4,362 out of  53,248    8%
  Number of 4 input LUTs:             5,397 out of  53,248   10%
Logic Distribution:
  Number of occupied Slices:          4,560 out of  26,624   17%
    Number of Slices containing only related logic:   4,560 out of   4,560 100%
    Number of Slices containing unrelated logic:          0 out of   4,560   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,006 out of  53,248   11%
    Number used as logic:             4,882
    Number used as a route-thru:        609
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:     131

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  Number of bonded IOBs:                  9 out of     448    2%
    IOB Flip Flops:                       2
  Number of BUFG/BUFGCTRLs:              10 out of      32   31%
    Number used as BUFGs:                10
  Number of FIFO16/RAMB16s:              16 out of     160   10%
    Number used as RAMB16s:              16
  Number of DSP48s:                       3 out of      64    4%
  Number of DCM_ADVs:                     1 out of       8   12%
  Number of BSCAN_VIRTEX4s:               1 out of       4   25%

  Number of hard macros:          16
Average Fanout of Non-Clock Nets:                3.38

Peak Memory Usage:  1037 MB
Total REAL time to MAP completion:  1 mins 25 secs 
Total CPU time to MAP completion:   1 mins 23 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.
