# ==============================================================================
# FLX-155 Board DDR4 Pinout for Vitis Extensible Platform (xcvp1552)
# Pin assignments derived from flx155_bist_fw board-verified design
# Dual-rank DDR4-2666V, 72-bit (64+8 ECC), config17
# ==============================================================================


# ==================== IOSTANDARD Assignments ====================

# --- DQS differential pairs ---
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[0]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[1]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[2]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[3]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[4]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[5]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[6]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[7]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_c[8]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property IOSTANDARD DIFF_POD12 [get_ports {CH0_DDR4_0_0_dqs_t[8]}]

# --- Clock differential pair ---
set_property IOSTANDARD DIFF_SSTL12 [get_ports {CH0_DDR4_0_0_ck_c[0]}]
set_property IOSTANDARD DIFF_SSTL12 [get_ports {CH0_DDR4_0_0_ck_c[1]}]
set_property IOSTANDARD DIFF_SSTL12 [get_ports {CH0_DDR4_0_0_ck_t[0]}]
set_property IOSTANDARD DIFF_SSTL12 [get_ports {CH0_DDR4_0_0_ck_t[1]}]

# --- Reset ---
set_property IOSTANDARD LVCMOS12 [get_ports {CH0_DDR4_0_0_reset_n[0]}]

# --- System reference clock ---
set_property IOSTANDARD LVDS15 [get_ports {sys_clk0_0_clk_n[0]}]
set_property IOSTANDARD LVDS15 [get_ports {sys_clk0_0_clk_p[0]}]

# --- Data mask ---
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dm_n[8]}]

# --- Data lines ---
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[7]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[15]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[23]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[31]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[39]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[47]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[55]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[63]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[64]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[65]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[66]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[67]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[68]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[69]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[70]}]
set_property IOSTANDARD POD12 [get_ports {CH0_DDR4_0_0_dq[71]}]

# --- Address/Command ---
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_act_n[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_adr[16]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_bg[1]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_cke[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_cke[1]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_cs_n[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_cs_n[1]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_odt[0]}]
set_property IOSTANDARD SSTL12 [get_ports {CH0_DDR4_0_0_odt[1]}]


# ==================== PACKAGE_PIN Assignments ====================
# Source: FLX-155 board-verified pinout (flx155_bist_fw-master)

# --- Address/Command ---
set_property PACKAGE_PIN BP3 [get_ports {CH0_DDR4_0_0_act_n[0]}]
set_property PACKAGE_PIN BL5 [get_ports {CH0_DDR4_0_0_adr[0]}]
set_property PACKAGE_PIN BU4 [get_ports {CH0_DDR4_0_0_adr[1]}]
set_property PACKAGE_PIN BN1 [get_ports {CH0_DDR4_0_0_adr[2]}]
set_property PACKAGE_PIN BM7 [get_ports {CH0_DDR4_0_0_adr[3]}]
set_property PACKAGE_PIN BL7 [get_ports {CH0_DDR4_0_0_adr[4]}]
set_property PACKAGE_PIN BL6 [get_ports {CH0_DDR4_0_0_adr[5]}]
set_property PACKAGE_PIN BM6 [get_ports {CH0_DDR4_0_0_adr[6]}]
set_property PACKAGE_PIN BR4 [get_ports {CH0_DDR4_0_0_adr[7]}]
set_property PACKAGE_PIN BK2 [get_ports {CH0_DDR4_0_0_adr[8]}]
set_property PACKAGE_PIN BT4 [get_ports {CH0_DDR4_0_0_adr[9]}]
set_property PACKAGE_PIN BT5 [get_ports {CH0_DDR4_0_0_adr[10]}]
set_property PACKAGE_PIN BL8 [get_ports {CH0_DDR4_0_0_adr[11]}]
set_property PACKAGE_PIN BV6 [get_ports {CH0_DDR4_0_0_adr[12]}]
set_property PACKAGE_PIN BP2 [get_ports {CH0_DDR4_0_0_adr[13]}]
set_property PACKAGE_PIN BR7 [get_ports {CH0_DDR4_0_0_adr[14]}]
set_property PACKAGE_PIN BL9 [get_ports {CH0_DDR4_0_0_adr[15]}]
set_property PACKAGE_PIN BL1 [get_ports {CH0_DDR4_0_0_adr[16]}]

# --- Bank Address / Bank Group ---
set_property PACKAGE_PIN BR5  [get_ports {CH0_DDR4_0_0_ba[0]}]
set_property PACKAGE_PIN BL4  [get_ports {CH0_DDR4_0_0_ba[1]}]
set_property PACKAGE_PIN BV5  [get_ports {CH0_DDR4_0_0_bg[0]}]
set_property PACKAGE_PIN BN3  [get_ports {CH0_DDR4_0_0_bg[1]}]

# --- Clock (dual-rank: 2 pairs) ---
set_property PACKAGE_PIN BN5  [get_ports {CH0_DDR4_0_0_ck_t[0]}]
set_property PACKAGE_PIN BM2  [get_ports {CH0_DDR4_0_0_ck_t[1]}]

# --- Clock Enable (dual-rank) ---
set_property PACKAGE_PIN BP1  [get_ports {CH0_DDR4_0_0_cke[0]}]
set_property PACKAGE_PIN BR2  [get_ports {CH0_DDR4_0_0_cke[1]}]

# --- Chip Select (dual-rank) ---
set_property PACKAGE_PIN BL2  [get_ports {CH0_DDR4_0_0_cs_n[0]}]
set_property PACKAGE_PIN BP6  [get_ports {CH0_DDR4_0_0_cs_n[1]}]

# --- On-Die Termination (dual-rank) ---
set_property PACKAGE_PIN BN6  [get_ports {CH0_DDR4_0_0_odt[0]}]
set_property PACKAGE_PIN BK4  [get_ports {CH0_DDR4_0_0_odt[1]}]

# --- Reset ---
set_property PACKAGE_PIN BE12 [get_ports {CH0_DDR4_0_0_reset_n[0]}]

# --- Data Mask (9 bytes: 8 data + 1 ECC) ---
set_property PACKAGE_PIN BK15 [get_ports {CH0_DDR4_0_0_dm_n[0]}]
set_property PACKAGE_PIN BM17 [get_ports {CH0_DDR4_0_0_dm_n[1]}]
set_property PACKAGE_PIN BR14 [get_ports {CH0_DDR4_0_0_dm_n[2]}]
set_property PACKAGE_PIN BR8  [get_ports {CH0_DDR4_0_0_dm_n[3]}]
set_property PACKAGE_PIN BG2  [get_ports {CH0_DDR4_0_0_dm_n[4]}]
set_property PACKAGE_PIN BG7  [get_ports {CH0_DDR4_0_0_dm_n[5]}]
set_property PACKAGE_PIN BB14 [get_ports {CH0_DDR4_0_0_dm_n[6]}]
set_property PACKAGE_PIN BD15 [get_ports {CH0_DDR4_0_0_dm_n[7]}]
set_property PACKAGE_PIN BV14 [get_ports {CH0_DDR4_0_0_dm_n[8]}]

# --- Data Lines (72 bits: 64 data + 8 ECC) ---
# Byte 0 (DQS_T[0] = BJ12)
set_property PACKAGE_PIN BL17 [get_ports {CH0_DDR4_0_0_dq[0]}]
set_property PACKAGE_PIN BK13 [get_ports {CH0_DDR4_0_0_dq[1]}]
set_property PACKAGE_PIN BK14 [get_ports {CH0_DDR4_0_0_dq[2]}]
set_property PACKAGE_PIN BL10 [get_ports {CH0_DDR4_0_0_dq[3]}]
set_property PACKAGE_PIN BK10 [get_ports {CH0_DDR4_0_0_dq[4]}]
set_property PACKAGE_PIN BJ15 [get_ports {CH0_DDR4_0_0_dq[5]}]
set_property PACKAGE_PIN BJ16 [get_ports {CH0_DDR4_0_0_dq[6]}]
set_property PACKAGE_PIN BK17 [get_ports {CH0_DDR4_0_0_dq[7]}]
# Byte 1 (DQS_T[1] = BL11)
set_property PACKAGE_PIN BM14 [get_ports {CH0_DDR4_0_0_dq[8]}]
set_property PACKAGE_PIN BM13 [get_ports {CH0_DDR4_0_0_dq[9]}]
set_property PACKAGE_PIN BN11 [get_ports {CH0_DDR4_0_0_dq[10]}]
set_property PACKAGE_PIN BM11 [get_ports {CH0_DDR4_0_0_dq[11]}]
set_property PACKAGE_PIN BM15 [get_ports {CH0_DDR4_0_0_dq[12]}]
set_property PACKAGE_PIN BN13 [get_ports {CH0_DDR4_0_0_dq[13]}]
set_property PACKAGE_PIN BL13 [get_ports {CH0_DDR4_0_0_dq[14]}]
set_property PACKAGE_PIN BL15 [get_ports {CH0_DDR4_0_0_dq[15]}]
# Byte 2 (DQS_T[2] = BR10)
set_property PACKAGE_PIN BR13 [get_ports {CH0_DDR4_0_0_dq[16]}]
set_property PACKAGE_PIN BT12 [get_ports {CH0_DDR4_0_0_dq[17]}]
set_property PACKAGE_PIN BR12 [get_ports {CH0_DDR4_0_0_dq[18]}]
set_property PACKAGE_PIN BP13 [get_ports {CH0_DDR4_0_0_dq[19]}]
set_property PACKAGE_PIN BT17 [get_ports {CH0_DDR4_0_0_dq[20]}]
set_property PACKAGE_PIN BT15 [get_ports {CH0_DDR4_0_0_dq[21]}]
set_property PACKAGE_PIN BR15 [get_ports {CH0_DDR4_0_0_dq[22]}]
set_property PACKAGE_PIN BR17 [get_ports {CH0_DDR4_0_0_dq[23]}]
# Byte 3 (DQS_T[3] = BT10) -- nibble swap: was byte 0 in auto-generated pinout
set_property PACKAGE_PIN BV10 [get_ports {CH0_DDR4_0_0_dq[24]}]
set_property PACKAGE_PIN BV9  [get_ports {CH0_DDR4_0_0_dq[25]}]
set_property PACKAGE_PIN BV8  [get_ports {CH0_DDR4_0_0_dq[26]}]
set_property PACKAGE_PIN BU8  [get_ports {CH0_DDR4_0_0_dq[27]}]
set_property PACKAGE_PIN BT9  [get_ports {CH0_DDR4_0_0_dq[28]}]
set_property PACKAGE_PIN BU7  [get_ports {CH0_DDR4_0_0_dq[29]}]
set_property PACKAGE_PIN BU6  [get_ports {CH0_DDR4_0_0_dq[30]}]
set_property PACKAGE_PIN BR9  [get_ports {CH0_DDR4_0_0_dq[31]}]
# Byte 4 (DQS_T[4] = BH5)
set_property PACKAGE_PIN BJ2  [get_ports {CH0_DDR4_0_0_dq[32]}]
set_property PACKAGE_PIN BJ1  [get_ports {CH0_DDR4_0_0_dq[33]}]
set_property PACKAGE_PIN BH3  [get_ports {CH0_DDR4_0_0_dq[34]}]
set_property PACKAGE_PIN BH1  [get_ports {CH0_DDR4_0_0_dq[35]}]
set_property PACKAGE_PIN BJ3  [get_ports {CH0_DDR4_0_0_dq[36]}]
set_property PACKAGE_PIN BG1  [get_ports {CH0_DDR4_0_0_dq[37]}]
set_property PACKAGE_PIN BG3  [get_ports {CH0_DDR4_0_0_dq[38]}]
set_property PACKAGE_PIN BG4  [get_ports {CH0_DDR4_0_0_dq[39]}]
# Byte 5 (DQS_T[5] = BH9)
set_property PACKAGE_PIN BJ9  [get_ports {CH0_DDR4_0_0_dq[40]}]
set_property PACKAGE_PIN BJ8  [get_ports {CH0_DDR4_0_0_dq[41]}]
set_property PACKAGE_PIN BJ6  [get_ports {CH0_DDR4_0_0_dq[42]}]
set_property PACKAGE_PIN BJ5  [get_ports {CH0_DDR4_0_0_dq[43]}]
set_property PACKAGE_PIN BJ7  [get_ports {CH0_DDR4_0_0_dq[44]}]
set_property PACKAGE_PIN BH6  [get_ports {CH0_DDR4_0_0_dq[45]}]
set_property PACKAGE_PIN BG6  [get_ports {CH0_DDR4_0_0_dq[46]}]
set_property PACKAGE_PIN BF6  [get_ports {CH0_DDR4_0_0_dq[47]}]
# Byte 6 (DQS_T[6] = BH14)
set_property PACKAGE_PIN BD14 [get_ports {CH0_DDR4_0_0_dq[48]}]
set_property PACKAGE_PIN BF14 [get_ports {CH0_DDR4_0_0_dq[49]}]
set_property PACKAGE_PIN BG12 [get_ports {CH0_DDR4_0_0_dq[50]}]
set_property PACKAGE_PIN BG13 [get_ports {CH0_DDR4_0_0_dq[51]}]
set_property PACKAGE_PIN BF13 [get_ports {CH0_DDR4_0_0_dq[52]}]
set_property PACKAGE_PIN BE13 [get_ports {CH0_DDR4_0_0_dq[53]}]
set_property PACKAGE_PIN BD13 [get_ports {CH0_DDR4_0_0_dq[54]}]
set_property PACKAGE_PIN BC13 [get_ports {CH0_DDR4_0_0_dq[55]}]
# Byte 7 (DQS_T[7] = BB17)
set_property PACKAGE_PIN BD17 [get_ports {CH0_DDR4_0_0_dq[56]}]
set_property PACKAGE_PIN BG16 [get_ports {CH0_DDR4_0_0_dq[57]}]
set_property PACKAGE_PIN BH15 [get_ports {CH0_DDR4_0_0_dq[58]}]
set_property PACKAGE_PIN BG15 [get_ports {CH0_DDR4_0_0_dq[59]}]
set_property PACKAGE_PIN BF15 [get_ports {CH0_DDR4_0_0_dq[60]}]
set_property PACKAGE_PIN BC16 [get_ports {CH0_DDR4_0_0_dq[61]}]
set_property PACKAGE_PIN BC15 [get_ports {CH0_DDR4_0_0_dq[62]}]
set_property PACKAGE_PIN BB15 [get_ports {CH0_DDR4_0_0_dq[63]}]
# Byte 8 - ECC (DQS_T[8] = BU11) -- nibble swap: was byte 3 in auto-generated pinout
set_property PACKAGE_PIN BU16 [get_ports {CH0_DDR4_0_0_dq[64]}]
set_property PACKAGE_PIN BV13 [get_ports {CH0_DDR4_0_0_dq[65]}]
set_property PACKAGE_PIN BU12 [get_ports {CH0_DDR4_0_0_dq[66]}]
set_property PACKAGE_PIN BU13 [get_ports {CH0_DDR4_0_0_dq[67]}]
set_property PACKAGE_PIN BU17 [get_ports {CH0_DDR4_0_0_dq[68]}]
set_property PACKAGE_PIN BV16 [get_ports {CH0_DDR4_0_0_dq[69]}]
set_property PACKAGE_PIN BU14 [get_ports {CH0_DDR4_0_0_dq[70]}]
set_property PACKAGE_PIN BT16 [get_ports {CH0_DDR4_0_0_dq[71]}]

# --- Data Strobes (T only, C auto-inferred by Vivado) ---
set_property PACKAGE_PIN BJ12 [get_ports {CH0_DDR4_0_0_dqs_t[0]}]
set_property PACKAGE_PIN BL11 [get_ports {CH0_DDR4_0_0_dqs_t[1]}]
set_property PACKAGE_PIN BR10 [get_ports {CH0_DDR4_0_0_dqs_t[2]}]
set_property PACKAGE_PIN BT10 [get_ports {CH0_DDR4_0_0_dqs_t[3]}]
set_property PACKAGE_PIN BH5  [get_ports {CH0_DDR4_0_0_dqs_t[4]}]
set_property PACKAGE_PIN BH9  [get_ports {CH0_DDR4_0_0_dqs_t[5]}]
set_property PACKAGE_PIN BH14 [get_ports {CH0_DDR4_0_0_dqs_t[6]}]
set_property PACKAGE_PIN BB17 [get_ports {CH0_DDR4_0_0_dqs_t[7]}]
set_property PACKAGE_PIN BU11 [get_ports {CH0_DDR4_0_0_dqs_t[8]}]

# --- System Reference Clock (200 MHz differential) ---
set_property PACKAGE_PIN BF12 [get_ports {sys_clk0_0_clk_p[0]}]
