module top
#(parameter param202 = (&(&(((~(8'h9c)) <= ((8'ha1) ^ (8'ha0))) == (+((8'hab) ? (8'ha7) : (8'hb9)))))))
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h317):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire0;
  input wire signed [(4'hc):(1'h0)] wire1;
  input wire signed [(3'h6):(1'h0)] wire2;
  input wire [(5'h14):(1'h0)] wire3;
  wire [(3'h5):(1'h0)] wire201;
  wire signed [(4'he):(1'h0)] wire200;
  wire [(5'h10):(1'h0)] wire199;
  wire [(4'hc):(1'h0)] wire198;
  wire [(5'h11):(1'h0)] wire197;
  wire signed [(3'h4):(1'h0)] wire196;
  wire signed [(3'h4):(1'h0)] wire195;
  wire [(5'h15):(1'h0)] wire194;
  wire [(4'h8):(1'h0)] wire193;
  wire [(5'h12):(1'h0)] wire19;
  wire [(4'hd):(1'h0)] wire20;
  wire [(2'h2):(1'h0)] wire50;
  wire signed [(4'hb):(1'h0)] wire56;
  wire signed [(5'h11):(1'h0)] wire57;
  wire signed [(4'h8):(1'h0)] wire58;
  wire signed [(3'h5):(1'h0)] wire189;
  wire signed [(4'hf):(1'h0)] wire191;
  reg [(3'h6):(1'h0)] reg4 = (1'h0);
  reg [(4'hb):(1'h0)] reg5 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg6 = (1'h0);
  reg [(4'ha):(1'h0)] reg7 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg8 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg9 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg10 = (1'h0);
  reg [(3'h4):(1'h0)] reg11 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg13 = (1'h0);
  reg [(5'h14):(1'h0)] reg14 = (1'h0);
  reg [(5'h13):(1'h0)] reg15 = (1'h0);
  reg [(5'h14):(1'h0)] reg16 = (1'h0);
  reg [(5'h15):(1'h0)] reg17 = (1'h0);
  reg [(4'he):(1'h0)] reg18 = (1'h0);
  reg [(4'ha):(1'h0)] reg21 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg22 = (1'h0);
  reg [(4'hc):(1'h0)] reg23 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg24 = (1'h0);
  reg [(2'h3):(1'h0)] reg25 = (1'h0);
  reg [(5'h11):(1'h0)] reg26 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg27 = (1'h0);
  reg [(3'h7):(1'h0)] reg28 = (1'h0);
  reg [(5'h13):(1'h0)] reg29 = (1'h0);
  reg [(5'h12):(1'h0)] reg30 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg31 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg32 = (1'h0);
  reg [(2'h2):(1'h0)] reg33 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg34 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg35 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg36 = (1'h0);
  reg [(3'h6):(1'h0)] reg37 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg38 = (1'h0);
  reg [(4'hd):(1'h0)] reg39 = (1'h0);
  reg [(2'h3):(1'h0)] reg40 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg41 = (1'h0);
  reg [(5'h13):(1'h0)] reg42 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg43 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg44 = (1'h0);
  reg [(5'h14):(1'h0)] reg45 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg46 = (1'h0);
  reg [(2'h3):(1'h0)] reg47 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg48 = (1'h0);
  reg [(4'ha):(1'h0)] reg49 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg51 = (1'h0);
  reg [(5'h15):(1'h0)] reg52 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg53 = (1'h0);
  reg [(5'h13):(1'h0)] reg54 = (1'h0);
  reg [(5'h11):(1'h0)] reg55 = (1'h0);
  assign y = {wire201,
                 wire200,
                 wire199,
                 wire198,
                 wire197,
                 wire196,
                 wire195,
                 wire194,
                 wire193,
                 wire19,
                 wire20,
                 wire50,
                 wire56,
                 wire57,
                 wire58,
                 wire189,
                 wire191,
                 reg4,
                 reg5,
                 reg6,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg36,
                 reg37,
                 reg38,
                 reg39,
                 reg40,
                 reg41,
                 reg42,
                 reg43,
                 reg44,
                 reg45,
                 reg46,
                 reg47,
                 reg48,
                 reg49,
                 reg51,
                 reg52,
                 reg53,
                 reg54,
                 reg55,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= {$signed(wire1[(3'h5):(2'h3)])};
      if (wire0[(3'h4):(2'h3)])
        begin
          reg5 <= (-wire1);
          reg6 <= wire2[(1'h1):(1'h0)];
          reg7 <= (wire3[(1'h0):(1'h0)] >> $signed(((reg6[(3'h4):(2'h3)] >= {wire1,
                  reg5}) ?
              ($signed(reg6) ?
                  (reg6 ? reg4 : (8'ha0)) : (wire2 == wire1)) : wire3)));
          if ($unsigned($unsigned(wire0[(2'h2):(1'h1)])))
            begin
              reg8 <= (((8'ha3) ?
                  $unsigned($unsigned((-(8'haf)))) : $unsigned(wire2)) >= ($signed(((reg4 >= reg4) * wire3[(1'h0):(1'h0)])) & ((~^$signed(reg6)) ?
                  reg6 : wire0)));
            end
          else
            begin
              reg8 <= reg8[(3'h7):(1'h0)];
              reg9 <= ((^~reg4[(3'h4):(2'h3)]) ?
                  ({$unsigned({(8'haf), reg4}), $unsigned((~wire3))} ?
                      {$signed((wire1 <= wire3))} : {$signed((wire3 || reg8))}) : $signed(reg7));
              reg10 <= wire3[(5'h14):(5'h10)];
              reg11 <= ((&$unsigned(wire2)) ?
                  reg5[(3'h4):(2'h3)] : ($unsigned(($unsigned(wire1) < reg10[(5'h10):(1'h0)])) ?
                      {(wire2[(2'h3):(2'h3)] ? $signed(reg4) : $unsigned(reg8)),
                          $unsigned(((8'h9f) ~^ reg10))} : wire3[(5'h11):(4'hc)]));
              reg12 <= ((|($signed((wire0 ~^ reg8)) ?
                      (((8'hb9) ? wire2 : wire1) >= reg10) : (wire1 ?
                          (reg10 ? wire3 : reg8) : (wire2 ?
                              wire2 : (8'hab))))) ?
                  (^reg6[(1'h0):(1'h0)]) : {($signed($signed(reg8)) ?
                          wire3 : (^~(reg6 * (8'ha6))))});
            end
          if (wire1[(2'h3):(2'h2)])
            begin
              reg13 <= (reg7 ?
                  ((~|$signed(((8'ha9) * reg12))) ?
                      (~|$unsigned($unsigned(wire0))) : (((reg8 ?
                              wire0 : (8'hb0)) ?
                          (reg9 >> wire2) : reg10[(3'h5):(2'h3)]) == (^~wire0))) : $unsigned(reg11));
              reg14 <= ({{{reg8, reg6[(1'h0):(1'h0)]}},
                      {((reg5 << (8'ha2)) ?
                              wire0[(1'h1):(1'h1)] : reg10[(4'hf):(4'ha)]),
                          $signed((|(8'hb3)))}} ?
                  (((+{(7'h43), wire0}) << wire0) ?
                      reg7[(1'h1):(1'h0)] : $signed(reg5)) : reg12);
            end
          else
            begin
              reg13 <= reg12[(4'ha):(1'h0)];
              reg14 <= reg10;
              reg15 <= $signed($signed(wire3[(4'he):(3'h5)]));
              reg16 <= {reg15[(4'h9):(3'h6)], wire2};
              reg17 <= $signed($unsigned(reg14));
            end
        end
      else
        begin
          reg5 <= ((~|$signed($signed({wire3}))) << ($signed(($signed(reg10) ?
              $signed(wire3) : reg8)) >> (8'hb3)));
          reg6 <= ((reg5[(4'hb):(3'h5)] ?
                  (({wire3,
                      reg16} & (reg15 >= (7'h42))) || $signed((reg14 || reg7))) : (|($signed((8'hb5)) ?
                      wire0[(1'h0):(1'h0)] : reg9[(4'hb):(3'h4)]))) ?
              (reg17 != ((8'hac) ?
                  $unsigned((&wire2)) : ($unsigned(reg10) * {wire3,
                      reg13}))) : ($signed((&(reg6 != wire2))) ?
                  (^~$signed((reg4 ?
                      reg16 : reg14))) : (!reg8[(3'h7):(2'h3)])));
          reg7 <= {$unsigned((((|wire2) && (reg5 ? (8'h9c) : reg5)) ?
                  (^$signed((8'hba))) : ($unsigned(reg5) <<< $signed(reg8)))),
              $signed(((&(reg15 > reg13)) ?
                  reg13[(5'h13):(4'hd)] : ($signed(wire1) ?
                      reg11[(3'h4):(1'h0)] : (reg17 ? (8'hac) : (8'h9d)))))};
          reg8 <= $signed((reg13 ^ (!((reg8 != wire0) ?
              ((8'hb0) ~^ reg16) : (wire3 >= reg15)))));
        end
    end
  always
    @(posedge clk) begin
      reg18 <= ($unsigned((~(-(8'hb7)))) ?
          (^(~&((!(8'hba)) & reg14))) : $signed(wire0));
    end
  assign wire19 = (8'hb2);
  assign wire20 = (reg6 ? reg4 : $signed(reg9));
  always
    @(posedge clk) begin
      if ((~|$unsigned(wire20)))
        begin
          if ((reg12 ?
              $unsigned(($signed((reg12 ? reg13 : wire20)) ?
                  reg11[(2'h3):(1'h1)] : $signed($unsigned(wire1)))) : ((({(8'ha5),
                          reg14} ~^ {reg12}) ?
                      ($unsigned(reg10) != reg7[(4'ha):(3'h7)]) : $unsigned(wire3)) ?
                  reg4 : (+{$signed(reg18)}))))
            begin
              reg21 <= $signed(($unsigned($unsigned($unsigned(wire1))) ?
                  $signed(((wire20 ?
                      wire2 : reg11) ~^ $unsigned(reg5))) : reg4[(3'h6):(3'h6)]));
              reg22 <= $signed($signed(reg5));
              reg23 <= (((+(8'ha7)) ?
                  (^(^(reg17 - reg21))) : {(+{reg22, reg5})}) > (-{(!reg13),
                  wire0}));
            end
          else
            begin
              reg21 <= $signed(reg6);
              reg22 <= $signed(wire3[(1'h1):(1'h1)]);
              reg23 <= (wire0[(1'h0):(1'h0)] || $unsigned($signed(wire3[(3'h7):(3'h5)])));
              reg24 <= reg13[(4'hf):(4'hf)];
              reg25 <= $signed($unsigned((8'hab)));
            end
        end
      else
        begin
          reg21 <= (^$unsigned({wire20[(4'h9):(3'h6)]}));
          if ($unsigned((wire19 ?
              (({reg22} ? wire2[(1'h1):(1'h0)] : $signed((8'hb5))) ?
                  (~(reg13 ? reg21 : (8'hac))) : {(reg10 ?
                          wire0 : reg7)}) : ((8'h9e) ?
                  wire1[(4'h8):(4'h8)] : (~(reg16 & reg11))))))
            begin
              reg22 <= wire20;
              reg23 <= (~&(~&(reg12[(3'h4):(1'h0)] ?
                  ((~^reg16) ?
                      (8'hb5) : (reg5 * reg23)) : $unsigned({reg13}))));
              reg24 <= (!(8'ha1));
            end
          else
            begin
              reg22 <= $signed(($signed(((reg22 > reg14) < $unsigned(wire3))) <= $signed(reg13[(3'h4):(1'h1)])));
              reg23 <= $unsigned((~|(8'had)));
              reg24 <= reg15[(2'h3):(1'h0)];
              reg25 <= reg22;
            end
          if ((~(!$unsigned(((|reg9) ^~ {reg14})))))
            begin
              reg26 <= ($signed(reg16[(4'hd):(4'ha)]) >= (reg21 ?
                  (reg16 && ((!reg10) > ((7'h43) ?
                      reg17 : reg10))) : $unsigned({(!wire0), reg6})));
              reg27 <= reg10;
              reg28 <= reg13[(5'h14):(4'hf)];
            end
          else
            begin
              reg26 <= $unsigned((+(reg12[(1'h0):(1'h0)] == {$unsigned(reg16),
                  reg16[(5'h14):(4'hb)]})));
              reg27 <= $signed((-$unsigned($unsigned((reg27 ? reg12 : reg8)))));
            end
          reg29 <= reg26;
          if ({$signed(($signed((reg4 | reg11)) ?
                  $unsigned((reg22 <= reg29)) : $unsigned((reg16 ?
                      (8'hb1) : reg7))))})
            begin
              reg30 <= reg5[(1'h0):(1'h0)];
            end
          else
            begin
              reg30 <= (((reg8[(2'h3):(2'h2)] ?
                  (~|reg18[(3'h6):(3'h6)]) : (~$unsigned(reg18))) ~^ {{wire0,
                      {wire1, reg8}}}) == reg25[(2'h2):(1'h0)]);
            end
        end
      reg31 <= {(reg13[(1'h1):(1'h0)] & reg18[(3'h4):(1'h0)])};
      reg32 <= (^({((|reg7) >> ((7'h44) ? reg26 : (8'ha7))),
              (wire20 ? reg27 : {reg9})} ?
          (reg17[(3'h4):(2'h3)] >> $unsigned(reg13[(2'h2):(1'h0)])) : reg28));
    end
  always
    @(posedge clk) begin
      if (reg24[(5'h10):(4'ha)])
        begin
          reg33 <= ({(wire19[(4'ha):(1'h0)] > reg11)} ?
              ($unsigned($signed((reg22 ?
                  reg8 : reg14))) && $signed({reg10})) : wire20);
          if (reg26[(4'h8):(3'h6)])
            begin
              reg34 <= reg17[(4'h9):(2'h2)];
            end
          else
            begin
              reg34 <= $unsigned($signed($signed(wire1)));
              reg35 <= (|(8'hb3));
              reg36 <= (+(8'hbb));
              reg37 <= reg33;
              reg38 <= reg27;
            end
          if (((8'haa) << $unsigned((~|{((7'h43) ? reg16 : reg31)}))))
            begin
              reg39 <= reg21[(3'h7):(3'h7)];
              reg40 <= ($unsigned((({reg11} ?
                      (8'h9d) : wire2[(3'h4):(1'h0)]) ~^ (~&$unsigned(reg26)))) ?
                  $signed(reg7) : reg18);
              reg41 <= (reg6 ?
                  (~&reg18[(1'h0):(1'h0)]) : ($signed($unsigned($unsigned(reg34))) <<< reg4));
              reg42 <= (|reg27[(1'h1):(1'h1)]);
              reg43 <= ($signed(reg13) == (~^(wire19[(3'h4):(3'h4)] ?
                  reg23 : ($unsigned(reg6) + (reg16 ? reg32 : reg28)))));
            end
          else
            begin
              reg39 <= ({($unsigned(((8'ha8) || wire2)) ?
                          $signed((~reg13)) : {{reg42}})} ?
                  $unsigned(((~$unsigned((8'ha2))) > $signed((|(8'ha6))))) : $signed(reg18[(2'h3):(2'h2)]));
              reg40 <= (+($signed((reg5[(1'h0):(1'h0)] && (~|wire3))) > reg42));
              reg41 <= (~|reg28);
            end
        end
      else
        begin
          reg33 <= ((($signed((reg25 ? (7'h40) : (8'haf))) ?
                      {(^reg12), $signed(reg37)} : (reg31 ?
                          {reg9, reg40} : reg7[(1'h0):(1'h0)])) ?
                  $unsigned($unsigned(reg22[(2'h3):(1'h0)])) : $signed($unsigned(reg32[(2'h2):(1'h1)]))) ?
              (reg35[(4'h9):(4'h8)] ?
                  reg22 : $signed(reg18[(4'he):(4'hc)])) : {reg43[(2'h2):(2'h2)]});
          if (reg27)
            begin
              reg34 <= $unsigned((((8'ha4) ?
                      $unsigned((reg41 ?
                          reg27 : wire19)) : wire3[(3'h4):(1'h1)]) ?
                  reg8[(4'hb):(2'h2)] : $unsigned((wire0 ?
                      reg43[(1'h1):(1'h0)] : reg26[(4'h8):(1'h1)]))));
            end
          else
            begin
              reg34 <= $signed(reg6);
              reg35 <= ({(+({reg7} ~^ (-reg22)))} & ($unsigned((|(|reg40))) - (($unsigned(reg26) ^ reg25[(2'h2):(1'h1)]) ?
                  $unsigned($signed(reg30)) : $unsigned($signed(reg18)))));
              reg36 <= (reg5 - $signed((reg8 < reg26)));
              reg37 <= reg8[(4'he):(2'h3)];
            end
          reg38 <= (8'ha4);
          reg39 <= reg32[(1'h0):(1'h0)];
        end
      reg44 <= ({reg37} ? (8'hb7) : reg24[(5'h11):(4'ha)]);
      reg45 <= ((reg39[(4'h8):(4'h8)] != $unsigned(((8'h9e) ?
          reg26 : (~&reg42)))) + $signed((&$signed((+wire3)))));
      if ($unsigned(reg25[(2'h3):(1'h0)]))
        begin
          reg46 <= ((|reg40) - {(^~$signed((reg24 ~^ reg22)))});
        end
      else
        begin
          reg46 <= reg46[(4'ha):(2'h3)];
          reg47 <= (~&reg37);
          reg48 <= ($unsigned($signed($signed(reg44))) ?
              ((!{(~&reg42)}) != $signed(reg16[(5'h14):(2'h2)])) : reg11[(1'h0):(1'h0)]);
        end
      reg49 <= $unsigned((|wire20[(4'h9):(3'h6)]));
    end
  assign wire50 = reg47;
  always
    @(posedge clk) begin
      reg51 <= $unsigned((+$unsigned(($unsigned(wire1) ?
          (reg43 >= reg26) : (~|wire50)))));
      reg52 <= reg12[(1'h1):(1'h1)];
      reg53 <= reg52;
      reg54 <= (reg42[(2'h3):(2'h3)] <<< $unsigned(((reg14 ?
              (reg31 ? (8'ha6) : reg18) : reg26[(3'h7):(3'h5)]) ?
          (~|{reg18}) : $signed(reg30))));
      reg55 <= (^~reg37);
    end
  assign wire56 = reg11[(3'h4):(1'h1)];
  assign wire57 = reg26;
  assign wire58 = $signed((!reg49[(3'h4):(1'h1)]));
  module59 #() modinst190 (.wire60(wire58), .wire62(wire19), .y(wire189), .wire61(reg53), .wire63(reg17), .clk(clk));
  module59 #() modinst192 (wire191, clk, reg52, reg14, reg30, wire2);
  assign wire193 = (|reg55);
  assign wire194 = ((($unsigned(reg27[(2'h2):(2'h2)]) <<< (~reg40)) >= $signed((8'hbc))) ^ reg55);
  assign wire195 = reg15;
  assign wire196 = reg31[(3'h6):(3'h4)];
  assign wire197 = {(($signed(reg45[(4'ha):(3'h7)]) ~^ wire189) >>> ({{reg43},
                               (&reg5)} ?
                           wire191 : ($unsigned(reg8) ?
                               $unsigned(reg14) : reg38))),
                       reg26};
  assign wire198 = (~^reg44[(3'h6):(1'h1)]);
  assign wire199 = (reg27[(3'h5):(3'h4)] ^~ {{($unsigned(wire0) ?
                               (wire193 ? (7'h44) : wire56) : (reg32 >= reg26)),
                           ((reg44 ? wire1 : (8'hb1)) ?
                               ((8'ha5) ? reg49 : reg27) : reg15)},
                       reg5[(2'h2):(1'h0)]});
  assign wire200 = (^~reg40);
  assign wire201 = {reg40};
endmodule

module module59  (y, clk, wire63, wire62, wire61, wire60);
  output wire [(32'hbc):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire63;
  input wire [(5'h12):(1'h0)] wire62;
  input wire signed [(5'h12):(1'h0)] wire61;
  input wire signed [(3'h6):(1'h0)] wire60;
  wire [(2'h2):(1'h0)] wire188;
  wire signed [(5'h13):(1'h0)] wire187;
  wire signed [(4'h9):(1'h0)] wire185;
  wire [(3'h7):(1'h0)] wire120;
  wire signed [(4'h9):(1'h0)] wire82;
  wire signed [(4'hd):(1'h0)] wire81;
  wire [(5'h13):(1'h0)] wire80;
  wire signed [(3'h4):(1'h0)] wire78;
  wire signed [(5'h14):(1'h0)] wire65;
  wire [(5'h15):(1'h0)] wire64;
  wire signed [(4'hf):(1'h0)] wire122;
  wire [(3'h5):(1'h0)] wire123;
  wire signed [(5'h15):(1'h0)] wire124;
  wire [(4'he):(1'h0)] wire125;
  wire [(4'h9):(1'h0)] wire140;
  assign y = {wire188,
                 wire187,
                 wire185,
                 wire120,
                 wire82,
                 wire81,
                 wire80,
                 wire78,
                 wire65,
                 wire64,
                 wire122,
                 wire123,
                 wire124,
                 wire125,
                 wire140,
                 (1'h0)};
  assign wire64 = wire63;
  assign wire65 = $unsigned((wire62 | $unsigned((|$unsigned(wire64)))));
  module66 #() modinst79 (wire78, clk, wire62, wire60, wire65, wire64);
  assign wire80 = $unsigned((~$signed(wire64)));
  assign wire81 = ((-((((8'hb1) || (8'ha7)) ?
                      {wire60,
                          wire60} : wire80) + $signed(wire61[(3'h6):(3'h6)]))) & (!$unsigned(wire60[(1'h1):(1'h1)])));
  assign wire82 = (!wire61[(4'h8):(1'h1)]);
  module83 #() modinst121 (wire120, clk, wire78, wire61, wire65, wire62, wire80);
  assign wire122 = ({($unsigned((wire60 ? wire81 : wire82)) ?
                               wire64 : (~(~&(8'h9e))))} ?
                       ($unsigned({$signed((8'h9e)),
                           wire63}) <<< (^~(8'hbd))) : $unsigned((((wire61 > wire81) > (!(8'ha9))) ?
                           {wire63[(4'hb):(4'hb)]} : {(wire82 >= wire62),
                               (wire82 ? wire64 : wire62)})));
  assign wire123 = ((!($signed({(8'ha1)}) ?
                           ($signed(wire81) > (wire80 ?
                               wire60 : (8'ha8))) : (wire62 >> wire81))) ?
                       wire62 : $signed((($unsigned((8'hb8)) >= (~&wire82)) ?
                           wire120[(2'h2):(2'h2)] : $signed({(8'hb5),
                               wire82}))));
  assign wire124 = $signed($signed(((((7'h44) <<< wire122) + $signed(wire81)) ?
                       wire80[(1'h1):(1'h0)] : $unsigned($unsigned(wire80)))));
  assign wire125 = wire65;
  module126 #() modinst141 (wire140, clk, wire123, wire122, wire125, wire80, wire124);
  module142 #() modinst186 (wire185, clk, wire63, wire80, wire78, wire122);
  assign wire187 = wire123[(3'h5):(3'h5)];
  assign wire188 = wire65[(4'hf):(3'h5)];
endmodule

module module142
#(parameter param183 = (({(^((8'hbc) ? (8'hb9) : (8'hbf))), ({(7'h43)} ? (+(8'ha3)) : (|(8'ha8)))} * {(8'ha5)}) ? (8'hb4) : (!{{((8'ha6) ? (8'had) : (7'h43))}})), 
parameter param184 = param183)
(y, clk, wire146, wire145, wire144, wire143);
  output wire [(32'h184):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire146;
  input wire [(3'h5):(1'h0)] wire145;
  input wire signed [(3'h4):(1'h0)] wire144;
  input wire signed [(4'ha):(1'h0)] wire143;
  wire signed [(5'h12):(1'h0)] wire182;
  wire [(3'h5):(1'h0)] wire181;
  wire signed [(4'h8):(1'h0)] wire180;
  wire [(5'h12):(1'h0)] wire169;
  wire [(5'h11):(1'h0)] wire148;
  wire signed [(4'hc):(1'h0)] wire147;
  reg [(2'h2):(1'h0)] reg179 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg178 = (1'h0);
  reg [(5'h10):(1'h0)] reg177 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg176 = (1'h0);
  reg [(4'h8):(1'h0)] reg175 = (1'h0);
  reg [(4'he):(1'h0)] reg174 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg173 = (1'h0);
  reg [(5'h10):(1'h0)] reg172 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg171 = (1'h0);
  reg [(3'h6):(1'h0)] reg170 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg168 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg167 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg166 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg165 = (1'h0);
  reg [(4'hc):(1'h0)] reg164 = (1'h0);
  reg [(4'hb):(1'h0)] reg163 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg162 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg161 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg160 = (1'h0);
  reg [(4'hb):(1'h0)] reg159 = (1'h0);
  reg [(2'h3):(1'h0)] reg158 = (1'h0);
  reg [(5'h15):(1'h0)] reg157 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg156 = (1'h0);
  reg [(2'h2):(1'h0)] reg155 = (1'h0);
  reg [(3'h4):(1'h0)] reg154 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg153 = (1'h0);
  reg [(4'ha):(1'h0)] reg152 = (1'h0);
  reg [(4'h8):(1'h0)] reg151 = (1'h0);
  reg [(5'h11):(1'h0)] reg150 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg149 = (1'h0);
  assign y = {wire182,
                 wire181,
                 wire180,
                 wire169,
                 wire148,
                 wire147,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 reg175,
                 reg174,
                 reg173,
                 reg172,
                 reg171,
                 reg170,
                 reg168,
                 reg167,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg157,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 reg152,
                 reg151,
                 reg150,
                 reg149,
                 (1'h0)};
  assign wire147 = $signed((~^{wire146[(4'hd):(3'h5)]}));
  assign wire148 = (!wire147);
  always
    @(posedge clk) begin
      if ((((~^wire147[(3'h6):(1'h0)]) >>> wire143[(3'h6):(3'h6)]) ?
          ({$unsigned(wire147[(3'h5):(3'h5)]), wire145} ?
              ({(wire143 >= wire148),
                  wire148} >= wire147[(4'h8):(3'h6)]) : (|($signed(wire148) * (^~wire144)))) : $unsigned($signed(wire147))))
        begin
          reg149 <= (^wire146[(5'h13):(2'h3)]);
          reg150 <= $unsigned(wire146);
          reg151 <= (($signed(((wire147 < wire146) ?
                  (wire145 ?
                      wire143 : wire143) : (wire147 <<< wire144))) == wire145) ?
              (~&$unsigned((|(+wire144)))) : wire144);
          reg152 <= reg151;
          reg153 <= $unsigned(({reg150, wire146[(4'he):(3'h6)]} > wire143));
        end
      else
        begin
          reg149 <= {((^~$unsigned({(7'h42), (8'had)})) * (reg152 ?
                  (wire147 <= (&reg153)) : reg150))};
        end
      if ({$signed((reg153 ?
              (wire148[(4'h9):(3'h6)] ?
                  $unsigned(wire148) : (~wire148)) : reg149[(3'h4):(2'h3)])),
          (((^(wire147 & wire148)) ?
              {reg153[(1'h0):(1'h0)]} : ((reg152 ?
                  reg149 : reg151) << $unsigned(wire148))) << wire147[(4'hb):(3'h4)])})
        begin
          if ((wire144 < {($unsigned((wire143 ?
                  wire147 : reg152)) ^~ $unsigned({(8'ha7), wire145})),
              (~&$signed(wire145))}))
            begin
              reg154 <= $signed($signed($signed(($unsigned(reg152) + (wire143 | wire143)))));
              reg155 <= ((~^$unsigned({(wire147 || reg153)})) > $unsigned(wire147));
            end
          else
            begin
              reg154 <= (+$signed(($signed(reg150) ^ (^$signed((8'h9e))))));
              reg155 <= (+(((^~(&reg151)) >= (reg154 >= (|reg155))) * ((^~wire144[(2'h3):(2'h3)]) && wire143)));
              reg156 <= wire145;
            end
        end
      else
        begin
          reg154 <= ((~|(-reg154)) && reg154);
          reg155 <= wire147[(3'h5):(3'h4)];
          if ($unsigned(wire146[(4'he):(4'he)]))
            begin
              reg156 <= $signed(((((wire146 * (8'hba)) & $unsigned(reg150)) * reg154[(2'h3):(1'h1)]) ?
                  reg156 : wire147));
              reg157 <= (8'ha5);
              reg158 <= (+reg149);
              reg159 <= wire145;
              reg160 <= reg158;
            end
          else
            begin
              reg156 <= $signed(reg152[(2'h2):(1'h0)]);
            end
          reg161 <= (~|(reg160 ?
              $unsigned($unsigned(reg157[(4'hd):(4'h9)])) : ($unsigned($signed((8'hab))) - (reg152 || {wire148,
                  (8'hb3)}))));
        end
    end
  always
    @(posedge clk) begin
      reg162 <= reg149;
      if (reg159)
        begin
          reg163 <= $unsigned($unsigned(((^~(reg153 || wire148)) ?
              $signed({(8'ha9)}) : ($unsigned(reg149) != (reg162 ?
                  reg152 : wire144)))));
        end
      else
        begin
          reg163 <= reg154;
          reg164 <= (^$signed($signed((~reg157))));
          reg165 <= (~&((((wire144 ? reg160 : wire143) ^~ wire147) <= ((reg157 ?
                  wire143 : reg161) ?
              (+reg150) : $unsigned(reg159))) + (&wire143)));
          reg166 <= wire148;
          if (reg157)
            begin
              reg167 <= (($unsigned(($signed((8'hbb)) ?
                  $signed(reg153) : {reg149})) << (reg157 ?
                  reg154 : $signed((~|wire144)))) ^~ $unsigned((reg161[(2'h3):(1'h0)] + {(reg158 ^ reg165),
                  (reg158 < (8'ha0))})));
              reg168 <= (reg167 ?
                  $signed((~|(~(7'h42)))) : {($signed(reg162) ^~ reg158)});
            end
          else
            begin
              reg167 <= $signed((-$unsigned(wire144[(1'h0):(1'h0)])));
              reg168 <= reg153;
            end
        end
    end
  assign wire169 = $signed(({(~(~&wire147))} <= (~&($signed(reg156) ?
                       $signed(reg156) : ((8'hb6) ? reg165 : reg166)))));
  always
    @(posedge clk) begin
      reg170 <= reg161[(1'h1):(1'h1)];
      if (reg152[(4'h8):(1'h1)])
        begin
          if ((^$unsigned({$unsigned((wire169 ^ wire169)),
              wire147[(4'h8):(3'h4)]})))
            begin
              reg171 <= (|$unsigned($signed((|{reg154, reg151}))));
              reg172 <= reg151[(3'h5):(1'h0)];
              reg173 <= $unsigned(reg166[(3'h4):(3'h4)]);
            end
          else
            begin
              reg171 <= (-(-(|{((8'h9d) ? reg158 : (8'hbb)), wire143})));
              reg172 <= $unsigned((reg163 ^ ($unsigned($signed(wire144)) ?
                  reg168[(1'h0):(1'h0)] : (reg170 != (^~reg170)))));
              reg173 <= $unsigned(($unsigned((^~$unsigned(reg158))) ?
                  $unsigned(reg149[(4'h9):(3'h7)]) : $unsigned({$unsigned(reg157),
                      $signed(reg173)})));
              reg174 <= $signed(wire148[(5'h10):(4'hd)]);
            end
          if ((|reg162))
            begin
              reg175 <= {(+{$signed(reg151),
                      ($signed(reg171) + reg174[(1'h1):(1'h1)])})};
              reg176 <= $unsigned(reg151[(4'h8):(1'h0)]);
            end
          else
            begin
              reg175 <= reg172[(4'h9):(2'h3)];
              reg176 <= reg152[(3'h7):(2'h3)];
              reg177 <= wire143;
            end
        end
      else
        begin
          if (wire143)
            begin
              reg171 <= {{reg171[(1'h0):(1'h0)], (8'haf)}};
            end
          else
            begin
              reg171 <= (^~reg159);
              reg172 <= (wire148[(4'hc):(4'h8)] ?
                  $unsigned($unsigned($unsigned((wire143 ?
                      wire144 : reg167)))) : $signed(($signed($signed((8'ha9))) == ($unsigned(reg168) < $unsigned(reg162)))));
            end
          reg173 <= $signed($signed((+$signed(reg177))));
          if ($unsigned((reg173 ?
              reg152 : $signed($unsigned((reg165 ? reg177 : reg153))))))
            begin
              reg174 <= (!($unsigned($unsigned($signed(reg158))) != (((~reg155) ?
                      {reg163} : (reg171 >>> reg160)) ?
                  reg159[(4'h9):(1'h0)] : (&wire147))));
              reg175 <= reg163[(3'h5):(1'h0)];
            end
          else
            begin
              reg174 <= (wire146 == (reg168[(1'h0):(1'h0)] ?
                  {({reg149, reg154} < reg172)} : wire144));
              reg175 <= $signed((reg174[(4'ha):(1'h1)] ?
                  (reg159[(4'hb):(4'ha)] >= reg165[(2'h3):(1'h1)]) : $unsigned({(reg177 ?
                          reg162 : reg157),
                      wire143})));
              reg176 <= ({{$signed(reg163),
                      ((wire143 - (7'h44)) ?
                          $unsigned(reg171) : $signed(wire144))},
                  {(~^$unsigned(reg166))}} >>> $signed(($signed($unsigned(reg168)) ?
                  ((^~wire146) >= $unsigned(reg166)) : $unsigned((reg159 ?
                      reg163 : reg154)))));
              reg177 <= (reg166 >>> $signed(reg164[(1'h0):(1'h0)]));
              reg178 <= reg149;
            end
        end
      reg179 <= $signed(reg158);
    end
  assign wire180 = {(((&(+reg168)) ?
                           (~|(~|reg166)) : ((!reg161) ?
                               ((8'hae) ?
                                   reg164 : wire143) : (^reg174))) * $unsigned((~^$signed(wire143)))),
                       $signed($unsigned((+reg172)))};
  assign wire181 = $signed({(((|reg154) ?
                           (reg149 >>> reg151) : wire144) + ($signed(reg179) < (|reg171))),
                       $unsigned((((8'hbf) << wire146) ?
                           reg152[(3'h7):(3'h7)] : (wire144 >>> reg174)))});
  assign wire182 = reg150[(3'h5):(2'h2)];
endmodule

module module126
#(parameter param138 = ((-({{(8'ha9)}, (~(8'ha8))} ? (((8'hbb) ? (8'hb8) : (8'hb0)) ? (+(8'ha5)) : ((8'ha6) << (8'haf))) : (~&{(8'haf), (8'hbb)}))) ~^ ((^(^((7'h41) && (8'haf)))) && {({(8'hb5), (7'h41)} < ((8'hbe) < (8'hae))), (((8'ha3) ? (8'hba) : (8'hb6)) + (^(8'h9c)))})), 
parameter param139 = (param138 ? {(((param138 & param138) > (^param138)) ~^ ((param138 ? param138 : (8'ha8)) ? (param138 ? param138 : param138) : (param138 >= param138))), (|(|param138))} : (param138 ~^ (((param138 ? param138 : param138) + param138) & (((7'h44) ? param138 : (8'hbd)) <<< (param138 <<< param138))))))
(y, clk, wire131, wire130, wire129, wire128, wire127);
  output wire [(32'h3a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire131;
  input wire [(4'hf):(1'h0)] wire130;
  input wire [(4'he):(1'h0)] wire129;
  input wire [(5'h13):(1'h0)] wire128;
  input wire signed [(5'h15):(1'h0)] wire127;
  wire signed [(2'h3):(1'h0)] wire137;
  wire signed [(3'h6):(1'h0)] wire136;
  wire signed [(3'h5):(1'h0)] wire135;
  wire [(4'hc):(1'h0)] wire132;
  reg signed [(4'ha):(1'h0)] reg134 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg133 = (1'h0);
  assign y = {wire137, wire136, wire135, wire132, reg134, reg133, (1'h0)};
  assign wire132 = (wire128[(5'h11):(2'h3)] ?
                       ($signed(((wire127 ? wire130 : wire131) ?
                               $unsigned(wire128) : wire129)) ?
                           $unsigned(wire127) : wire128) : wire127[(5'h14):(4'h8)]);
  always
    @(posedge clk) begin
      reg133 <= wire129;
      reg134 <= (~(~|$signed(wire132[(3'h6):(3'h6)])));
    end
  assign wire135 = (!$signed((((+(8'h9d)) ? $signed(wire131) : (^~(8'hae))) ?
                       reg134[(3'h6):(1'h0)] : (wire127 || {wire128,
                           (7'h41)}))));
  assign wire136 = reg133[(4'hc):(2'h3)];
  assign wire137 = $signed(wire132[(1'h1):(1'h0)]);
endmodule

module module83
#(parameter param119 = {({(+((8'h9d) - (8'hb6)))} >= ((&(8'hb5)) < (((8'ha3) ? (8'haf) : (8'hb0)) > ((8'ha1) & (8'ha8)))))})
(y, clk, wire88, wire87, wire86, wire85, wire84);
  output wire [(32'h153):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire88;
  input wire signed [(5'h12):(1'h0)] wire87;
  input wire [(5'h14):(1'h0)] wire86;
  input wire [(5'h12):(1'h0)] wire85;
  input wire [(3'h6):(1'h0)] wire84;
  wire signed [(3'h5):(1'h0)] wire118;
  wire signed [(2'h2):(1'h0)] wire109;
  wire signed [(3'h5):(1'h0)] wire97;
  wire signed [(3'h7):(1'h0)] wire96;
  wire [(2'h3):(1'h0)] wire93;
  wire signed [(5'h15):(1'h0)] wire92;
  wire [(4'hf):(1'h0)] wire91;
  wire signed [(2'h3):(1'h0)] wire90;
  wire signed [(3'h5):(1'h0)] wire89;
  reg [(4'he):(1'h0)] reg117 = (1'h0);
  reg [(4'h8):(1'h0)] reg116 = (1'h0);
  reg [(4'hd):(1'h0)] reg115 = (1'h0);
  reg [(4'h9):(1'h0)] reg114 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg113 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg112 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg111 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg110 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg108 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg107 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg106 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg105 = (1'h0);
  reg [(5'h13):(1'h0)] reg104 = (1'h0);
  reg [(4'hb):(1'h0)] reg103 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg102 = (1'h0);
  reg [(5'h12):(1'h0)] reg101 = (1'h0);
  reg [(4'ha):(1'h0)] reg100 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg99 = (1'h0);
  reg [(4'ha):(1'h0)] reg98 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg95 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg94 = (1'h0);
  assign y = {wire118,
                 wire109,
                 wire97,
                 wire96,
                 wire93,
                 wire92,
                 wire91,
                 wire90,
                 wire89,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg95,
                 reg94,
                 (1'h0)};
  assign wire89 = $unsigned(wire87);
  assign wire90 = (($signed(wire87[(3'h4):(2'h3)]) ?
                          ({wire85[(2'h2):(2'h2)], (wire87 << wire86)} ?
                              $unsigned(wire86[(3'h6):(2'h2)]) : wire84[(3'h5):(2'h3)]) : wire87[(3'h5):(2'h3)]) ?
                      ((wire88[(2'h2):(1'h0)] == ({wire87} && $signed(wire84))) <= {wire86[(1'h1):(1'h0)],
                          wire88}) : {$unsigned(wire86)});
  assign wire91 = $signed((((wire87[(4'hf):(2'h2)] ?
                          ((7'h40) ? wire89 : wire85) : wire87[(1'h1):(1'h1)]) ?
                      wire90 : (wire88 ?
                          ((8'hb1) - wire88) : ((8'hb4) >> wire90))) < wire89));
  assign wire92 = $signed($signed($unsigned(wire85)));
  assign wire93 = (wire85[(2'h2):(2'h2)] ?
                      ({wire86} >= wire86) : ((wire91[(4'ha):(4'h8)] ?
                              ((-wire84) ?
                                  {wire87, wire89} : (!wire92)) : (-(wire84 ?
                                  wire89 : wire87))) ?
                          (wire85 && wire86[(4'hd):(4'hc)]) : ((~(wire88 >> wire91)) >>> ((wire85 ?
                              wire86 : wire92) | $signed(wire84)))));
  always
    @(posedge clk) begin
      reg94 <= wire90[(2'h2):(1'h0)];
      if ($signed(wire84[(3'h6):(2'h2)]))
        begin
          reg95 <= $unsigned(wire90);
        end
      else
        begin
          reg95 <= (!$unsigned($unsigned(wire92[(5'h13):(4'hb)])));
        end
    end
  assign wire96 = wire85;
  assign wire97 = (wire90[(1'h1):(1'h0)] > wire84);
  always
    @(posedge clk) begin
      reg98 <= ((8'hae) ?
          $signed($unsigned($signed((reg95 ?
              reg94 : wire90)))) : $unsigned($signed(($unsigned(wire86) <= wire91))));
      reg99 <= ((~&(7'h43)) ? reg95[(5'h10):(2'h3)] : $unsigned((8'hb4)));
      if ((+(~$signed(wire86[(5'h10):(3'h7)]))))
        begin
          reg100 <= $unsigned((|$signed({$signed(wire92)})));
          reg101 <= $signed((~&reg100[(3'h6):(1'h0)]));
          reg102 <= wire84[(2'h3):(1'h0)];
        end
      else
        begin
          reg100 <= wire93;
          reg101 <= ((~&(wire89 == $signed(wire90[(1'h0):(1'h0)]))) == $signed($signed((wire84[(3'h6):(1'h1)] ?
              {wire88} : $unsigned(reg101)))));
          reg102 <= wire93;
          reg103 <= {(|reg102[(4'h9):(3'h6)])};
          reg104 <= (^~(^$signed($signed((reg95 == wire93)))));
        end
    end
  always
    @(posedge clk) begin
      reg105 <= (8'hbd);
      reg106 <= reg95[(3'h7):(2'h3)];
      reg107 <= $signed($unsigned($unsigned((wire87[(5'h12):(4'hf)] ?
          ((8'had) <<< (8'hab)) : $unsigned(reg104)))));
      reg108 <= $unsigned(wire97);
    end
  assign wire109 = $signed($unsigned($unsigned(wire86)));
  always
    @(posedge clk) begin
      if (reg105[(4'hd):(4'h8)])
        begin
          reg110 <= wire88;
          reg111 <= wire90;
        end
      else
        begin
          if ((($unsigned(reg94) ? {reg103[(4'h9):(3'h6)]} : (8'ha8)) ?
              {wire97, wire88[(1'h0):(1'h0)]} : reg108))
            begin
              reg110 <= ({reg100} ?
                  $unsigned(reg104) : ((((+wire93) ? reg106 : wire85) ?
                          (wire96[(3'h5):(2'h3)] | $signed((8'hb9))) : ($signed(wire89) >> $unsigned(reg95))) ?
                      ($unsigned((~&wire109)) && (reg105[(2'h2):(1'h0)] ?
                          {reg98,
                              reg111} : wire109[(2'h2):(2'h2)])) : reg99[(4'h8):(3'h5)]));
              reg111 <= wire84[(3'h4):(2'h3)];
              reg112 <= wire109;
              reg113 <= $signed(wire91[(1'h1):(1'h1)]);
            end
          else
            begin
              reg110 <= (^(^~$unsigned(reg102[(4'hb):(3'h7)])));
              reg111 <= $unsigned(wire87[(3'h6):(1'h0)]);
            end
        end
      reg114 <= {$signed(reg111)};
      reg115 <= (~$signed({$signed($signed((8'hbf))), {(~reg103)}}));
      reg116 <= reg110[(1'h0):(1'h0)];
      reg117 <= (8'hb6);
    end
  assign wire118 = ($unsigned($unsigned((reg99[(3'h5):(2'h3)] & ((8'ha2) ?
                           wire86 : wire93)))) ?
                       (^~(((!reg117) ?
                           (8'hab) : (~&reg114)) ^ $unsigned({wire88,
                           wire92}))) : (~^($signed((reg116 - reg108)) >> wire84)));
endmodule

module module66  (y, clk, wire70, wire69, wire68, wire67);
  output wire [(32'h49):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hd):(1'h0)] wire70;
  input wire signed [(3'h5):(1'h0)] wire69;
  input wire signed [(4'h8):(1'h0)] wire68;
  input wire [(5'h15):(1'h0)] wire67;
  wire signed [(3'h6):(1'h0)] wire77;
  wire signed [(5'h14):(1'h0)] wire76;
  wire signed [(4'ha):(1'h0)] wire75;
  wire [(3'h6):(1'h0)] wire74;
  wire [(3'h6):(1'h0)] wire73;
  wire signed [(4'he):(1'h0)] wire72;
  wire signed [(4'ha):(1'h0)] wire71;
  assign y = {wire77, wire76, wire75, wire74, wire73, wire72, wire71, (1'h0)};
  assign wire71 = wire68;
  assign wire72 = $signed(wire71[(1'h0):(1'h0)]);
  assign wire73 = $unsigned(wire70[(4'hd):(4'ha)]);
  assign wire74 = $signed((($unsigned({wire71,
                      wire73}) ~^ (7'h42)) >> ($unsigned((~wire68)) ?
                      $unsigned(wire69) : ($unsigned(wire67) ?
                          wire71[(3'h5):(2'h3)] : (~wire67)))));
  assign wire75 = wire71;
  assign wire76 = (-$signed((|{(wire69 <<< wire75)})));
  assign wire77 = $unsigned($unsigned({$unsigned((wire74 < (8'hab))),
                      {wire68[(3'h6):(3'h4)], (!wire68)}}));
endmodule
