
HW5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000063a8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000199b4  08006578  08006578  00007578  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ff2c  0801ff2c  000211d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801ff2c  0801ff2c  00020f2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ff34  0801ff34  000211d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ff34  0801ff34  00020f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801ff38  0801ff38  00020f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0801ff3c  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e0  200001d4  08020110  000211d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006b4  08020110  000216b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000211d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a92f  00000000  00000000  00021204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bab  00000000  00000000  0002bb33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000828  00000000  00000000  0002d6e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000062e  00000000  00000000  0002df08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00006063  00000000  00000000  0002e536  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b2c9  00000000  00000000  00034599  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cdfdb  00000000  00000000  0003f862  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010d83d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000313c  00000000  00000000  0010d880  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001109bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d4 	.word	0x200001d4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006560 	.word	0x08006560

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001d8 	.word	0x200001d8
 800020c:	08006560 	.word	0x08006560

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <__io_putchar>:
/* USER CODE BEGIN 0 */

// Printf redirect to UART
#ifdef __GNUC__
extern "C" int __io_putchar(int ch)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000f1c:	1d39      	adds	r1, r7, #4
 8000f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f22:	2201      	movs	r2, #1
 8000f24:	4803      	ldr	r0, [pc, #12]	@ (8000f34 <__io_putchar+0x20>)
 8000f26:	f002 f8a3 	bl	8003070 <HAL_UART_Transmit>
    return ch;
 8000f2a:	687b      	ldr	r3, [r7, #4]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	3708      	adds	r7, #8
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	2000051c 	.word	0x2000051c

08000f38 <_ZL9MatMulAddPKfS0_S0_Pfii>:
/**
  * @brief Matrix multiplication with bias addition: output = input * weights + bias
  */
static void MatMulAdd(const float* input, const float* weights, const float* bias,
                      float* output, int input_size, int output_size)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b089      	sub	sp, #36	@ 0x24
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
 8000f44:	603b      	str	r3, [r7, #0]
    for (int j = 0; j < output_size; j++) {
 8000f46:	2300      	movs	r3, #0
 8000f48:	61fb      	str	r3, [r7, #28]
 8000f4a:	e031      	b.n	8000fb0 <_ZL9MatMulAddPKfS0_S0_Pfii+0x78>
        float sum = bias[j];
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	687a      	ldr	r2, [r7, #4]
 8000f52:	4413      	add	r3, r2
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	61bb      	str	r3, [r7, #24]
        for (int i = 0; i < input_size; i++) {
 8000f58:	2300      	movs	r3, #0
 8000f5a:	617b      	str	r3, [r7, #20]
 8000f5c:	e01b      	b.n	8000f96 <_ZL9MatMulAddPKfS0_S0_Pfii+0x5e>
            // weights stored in row-major: weights[i * output_size + j]
            sum += input[i] * weights[i * output_size + j];
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	68fa      	ldr	r2, [r7, #12]
 8000f64:	4413      	add	r3, r2
 8000f66:	ed93 7a00 	vldr	s14, [r3]
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000f6e:	fb03 f202 	mul.w	r2, r3, r2
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	4413      	add	r3, r2
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	68ba      	ldr	r2, [r7, #8]
 8000f7a:	4413      	add	r3, r2
 8000f7c:	edd3 7a00 	vldr	s15, [r3]
 8000f80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f84:	ed97 7a06 	vldr	s14, [r7, #24]
 8000f88:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f8c:	edc7 7a06 	vstr	s15, [r7, #24]
        for (int i = 0; i < input_size; i++) {
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	3301      	adds	r3, #1
 8000f94:	617b      	str	r3, [r7, #20]
 8000f96:	697a      	ldr	r2, [r7, #20]
 8000f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	dbdf      	blt.n	8000f5e <_ZL9MatMulAddPKfS0_S0_Pfii+0x26>
        }
        output[j] = sum;
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	683a      	ldr	r2, [r7, #0]
 8000fa4:	4413      	add	r3, r2
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	601a      	str	r2, [r3, #0]
    for (int j = 0; j < output_size; j++) {
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	3301      	adds	r3, #1
 8000fae:	61fb      	str	r3, [r7, #28]
 8000fb0:	69fa      	ldr	r2, [r7, #28]
 8000fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	dbc9      	blt.n	8000f4c <_ZL9MatMulAddPKfS0_S0_Pfii+0x14>
    }
}
 8000fb8:	bf00      	nop
 8000fba:	bf00      	nop
 8000fbc:	3724      	adds	r7, #36	@ 0x24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <_ZL4ReLUPfi>:

/**
  * @brief ReLU activation: output = max(0, input)
  */
static void ReLU(float* data, int size)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b085      	sub	sp, #20
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < size; i++) {
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	e014      	b.n	8001000 <_ZL4ReLUPfi+0x3a>
        if (data[i] < 0.0f) {
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	edd3 7a00 	vldr	s15, [r3]
 8000fe2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fea:	d506      	bpl.n	8000ffa <_ZL4ReLUPfi+0x34>
            data[i] = 0.0f;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	009b      	lsls	r3, r3, #2
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	f04f 0200 	mov.w	r2, #0
 8000ff8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < size; i++) {
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fa      	ldr	r2, [r7, #12]
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	429a      	cmp	r2, r3
 8001006:	dbe6      	blt.n	8000fd6 <_ZL4ReLUPfi+0x10>
        }
    }
}
 8001008:	bf00      	nop
 800100a:	bf00      	nop
 800100c:	3714      	adds	r7, #20
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <_ZL7SoftmaxPfi>:

/**
  * @brief Softmax activation: output = exp(input) / sum(exp(input))
  */
static void Softmax(float* data, int size)
{
 8001016:	b590      	push	{r4, r7, lr}
 8001018:	b089      	sub	sp, #36	@ 0x24
 800101a:	af00      	add	r7, sp, #0
 800101c:	6078      	str	r0, [r7, #4]
 800101e:	6039      	str	r1, [r7, #0]
    // Find max for numerical stability
    float max_val = data[0];
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	61fb      	str	r3, [r7, #28]
    for (int i = 1; i < size; i++) {
 8001026:	2301      	movs	r3, #1
 8001028:	61bb      	str	r3, [r7, #24]
 800102a:	e015      	b.n	8001058 <_ZL7SoftmaxPfi+0x42>
        if (data[i] > max_val) {
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	4413      	add	r3, r2
 8001034:	edd3 7a00 	vldr	s15, [r3]
 8001038:	ed97 7a07 	vldr	s14, [r7, #28]
 800103c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001044:	d505      	bpl.n	8001052 <_ZL7SoftmaxPfi+0x3c>
            max_val = data[i];
 8001046:	69bb      	ldr	r3, [r7, #24]
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	687a      	ldr	r2, [r7, #4]
 800104c:	4413      	add	r3, r2
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	61fb      	str	r3, [r7, #28]
    for (int i = 1; i < size; i++) {
 8001052:	69bb      	ldr	r3, [r7, #24]
 8001054:	3301      	adds	r3, #1
 8001056:	61bb      	str	r3, [r7, #24]
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	429a      	cmp	r2, r3
 800105e:	dbe5      	blt.n	800102c <_ZL7SoftmaxPfi+0x16>
        }
    }

    // Compute exp(x - max) and sum
    float sum = 0.0f;
 8001060:	f04f 0300 	mov.w	r3, #0
 8001064:	617b      	str	r3, [r7, #20]
    for (int i = 0; i < size; i++) {
 8001066:	2300      	movs	r3, #0
 8001068:	613b      	str	r3, [r7, #16]
 800106a:	e024      	b.n	80010b6 <_ZL7SoftmaxPfi+0xa0>
        data[i] = expf(data[i] - max_val);
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	4413      	add	r3, r2
 8001074:	ed93 7a00 	vldr	s14, [r3]
 8001078:	edd7 7a07 	vldr	s15, [r7, #28]
 800107c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001080:	693b      	ldr	r3, [r7, #16]
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	18d4      	adds	r4, r2, r3
 8001088:	eeb0 0a67 	vmov.f32	s0, s15
 800108c:	f002 fc42 	bl	8003914 <expf>
 8001090:	eef0 7a40 	vmov.f32	s15, s0
 8001094:	edc4 7a00 	vstr	s15, [r4]
        sum += data[i];
 8001098:	693b      	ldr	r3, [r7, #16]
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	4413      	add	r3, r2
 80010a0:	edd3 7a00 	vldr	s15, [r3]
 80010a4:	ed97 7a05 	vldr	s14, [r7, #20]
 80010a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ac:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = 0; i < size; i++) {
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	3301      	adds	r3, #1
 80010b4:	613b      	str	r3, [r7, #16]
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	dbd6      	blt.n	800106c <_ZL7SoftmaxPfi+0x56>
    }

    // Normalize
    for (int i = 0; i < size; i++) {
 80010be:	2300      	movs	r3, #0
 80010c0:	60fb      	str	r3, [r7, #12]
 80010c2:	e012      	b.n	80010ea <_ZL7SoftmaxPfi+0xd4>
        data[i] /= sum;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	687a      	ldr	r2, [r7, #4]
 80010ca:	4413      	add	r3, r2
 80010cc:	edd3 6a00 	vldr	s13, [r3]
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	4413      	add	r3, r2
 80010d8:	ed97 7a05 	vldr	s14, [r7, #20]
 80010dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80010e0:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < size; i++) {
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	3301      	adds	r3, #1
 80010e8:	60fb      	str	r3, [r7, #12]
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	429a      	cmp	r2, r3
 80010f0:	dbe8      	blt.n	80010c4 <_ZL7SoftmaxPfi+0xae>
    }
}
 80010f2:	bf00      	nop
 80010f4:	bf00      	nop
 80010f6:	3724      	adds	r7, #36	@ 0x24
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd90      	pop	{r4, r7, pc}

080010fc <_ZL15RunKWSInferencev>:
/**
  * @brief Run KWS MLP inference
  *        Architecture: 26 -> 100 (ReLU) -> 100 (ReLU) -> 10 (Softmax)
  */
static void RunKWSInference(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b0ae      	sub	sp, #184	@ 0xb8
 8001100:	af02      	add	r7, sp, #8
    float features[NUM_FEATURES_KWS];
    float predictions[NUM_CLASSES];
    uint8_t ack = ACK_BYTE;
 8001102:	2355      	movs	r3, #85	@ 0x55
 8001104:	71fb      	strb	r3, [r7, #7]

    // Send ACK
    HAL_UART_Transmit(&huart2, &ack, 1, HAL_MAX_DELAY);
 8001106:	1df9      	adds	r1, r7, #7
 8001108:	f04f 33ff 	mov.w	r3, #4294967295
 800110c:	2201      	movs	r2, #1
 800110e:	4858      	ldr	r0, [pc, #352]	@ (8001270 <_ZL15RunKWSInferencev+0x174>)
 8001110:	f001 ffae 	bl	8003070 <HAL_UART_Transmit>

    // Receive features (26 floats = 104 bytes)
    HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, (uint8_t*)features,
 8001114:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001118:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800111c:	2268      	movs	r2, #104	@ 0x68
 800111e:	4854      	ldr	r0, [pc, #336]	@ (8001270 <_ZL15RunKWSInferencev+0x174>)
 8001120:	f002 f831 	bl	8003186 <HAL_UART_Receive>
 8001124:	4603      	mov	r3, r0
 8001126:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
                                                 NUM_FEATURES_KWS * sizeof(float), 2000);
    if (status != HAL_OK) {
 800112a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <_ZL15RunKWSInferencev+0x3e>
        printf("ERROR: Feature receive timeout!\r\n");
 8001132:	4850      	ldr	r0, [pc, #320]	@ (8001274 <_ZL15RunKWSInferencev+0x178>)
 8001134:	f003 faa2 	bl	800467c <puts>
 8001138:	e096      	b.n	8001268 <_ZL15RunKWSInferencev+0x16c>
        return;
    }

    uint32_t start = HAL_GetTick();
 800113a:	f000 fe33 	bl	8001da4 <HAL_GetTick>
 800113e:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    // Layer 0: Input(26) -> Hidden1(100), ReLU
    MatMulAdd(features, kws_layer0_weights, kws_layer0_bias,
 8001142:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 8001146:	2364      	movs	r3, #100	@ 0x64
 8001148:	9301      	str	r3, [sp, #4]
 800114a:	231a      	movs	r3, #26
 800114c:	9300      	str	r3, [sp, #0]
 800114e:	4b4a      	ldr	r3, [pc, #296]	@ (8001278 <_ZL15RunKWSInferencev+0x17c>)
 8001150:	4a4a      	ldr	r2, [pc, #296]	@ (800127c <_ZL15RunKWSInferencev+0x180>)
 8001152:	494b      	ldr	r1, [pc, #300]	@ (8001280 <_ZL15RunKWSInferencev+0x184>)
 8001154:	f7ff fef0 	bl	8000f38 <_ZL9MatMulAddPKfS0_S0_Pfii>
              layer_output, KWS_LAYER0_INPUT_SIZE, KWS_LAYER0_OUTPUT_SIZE);
    ReLU(layer_output, KWS_LAYER0_OUTPUT_SIZE);
 8001158:	2164      	movs	r1, #100	@ 0x64
 800115a:	4847      	ldr	r0, [pc, #284]	@ (8001278 <_ZL15RunKWSInferencev+0x17c>)
 800115c:	f7ff ff33 	bl	8000fc6 <_ZL4ReLUPfi>

    // Copy for next layer
    memcpy(layer_input, layer_output, KWS_LAYER0_OUTPUT_SIZE * sizeof(float));
 8001160:	4a48      	ldr	r2, [pc, #288]	@ (8001284 <_ZL15RunKWSInferencev+0x188>)
 8001162:	4b45      	ldr	r3, [pc, #276]	@ (8001278 <_ZL15RunKWSInferencev+0x17c>)
 8001164:	4610      	mov	r0, r2
 8001166:	4619      	mov	r1, r3
 8001168:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800116c:	461a      	mov	r2, r3
 800116e:	f003 fbe4 	bl	800493a <memcpy>

    // Layer 1: Hidden1(100) -> Hidden2(100), ReLU
    MatMulAdd(layer_input, kws_layer1_weights, kws_layer1_bias,
 8001172:	2364      	movs	r3, #100	@ 0x64
 8001174:	9301      	str	r3, [sp, #4]
 8001176:	2364      	movs	r3, #100	@ 0x64
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	4b3f      	ldr	r3, [pc, #252]	@ (8001278 <_ZL15RunKWSInferencev+0x17c>)
 800117c:	4a42      	ldr	r2, [pc, #264]	@ (8001288 <_ZL15RunKWSInferencev+0x18c>)
 800117e:	4943      	ldr	r1, [pc, #268]	@ (800128c <_ZL15RunKWSInferencev+0x190>)
 8001180:	4840      	ldr	r0, [pc, #256]	@ (8001284 <_ZL15RunKWSInferencev+0x188>)
 8001182:	f7ff fed9 	bl	8000f38 <_ZL9MatMulAddPKfS0_S0_Pfii>
              layer_output, KWS_LAYER1_INPUT_SIZE, KWS_LAYER1_OUTPUT_SIZE);
    ReLU(layer_output, KWS_LAYER1_OUTPUT_SIZE);
 8001186:	2164      	movs	r1, #100	@ 0x64
 8001188:	483b      	ldr	r0, [pc, #236]	@ (8001278 <_ZL15RunKWSInferencev+0x17c>)
 800118a:	f7ff ff1c 	bl	8000fc6 <_ZL4ReLUPfi>

    // Copy for next layer
    memcpy(layer_input, layer_output, KWS_LAYER1_OUTPUT_SIZE * sizeof(float));
 800118e:	4a3d      	ldr	r2, [pc, #244]	@ (8001284 <_ZL15RunKWSInferencev+0x188>)
 8001190:	4b39      	ldr	r3, [pc, #228]	@ (8001278 <_ZL15RunKWSInferencev+0x17c>)
 8001192:	4610      	mov	r0, r2
 8001194:	4619      	mov	r1, r3
 8001196:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800119a:	461a      	mov	r2, r3
 800119c:	f003 fbcd 	bl	800493a <memcpy>

    // Layer 2: Hidden2(100) -> Output(10), Softmax
    MatMulAdd(layer_input, kws_layer2_weights, kws_layer2_bias,
 80011a0:	f107 0308 	add.w	r3, r7, #8
 80011a4:	220a      	movs	r2, #10
 80011a6:	9201      	str	r2, [sp, #4]
 80011a8:	2264      	movs	r2, #100	@ 0x64
 80011aa:	9200      	str	r2, [sp, #0]
 80011ac:	4a38      	ldr	r2, [pc, #224]	@ (8001290 <_ZL15RunKWSInferencev+0x194>)
 80011ae:	4939      	ldr	r1, [pc, #228]	@ (8001294 <_ZL15RunKWSInferencev+0x198>)
 80011b0:	4834      	ldr	r0, [pc, #208]	@ (8001284 <_ZL15RunKWSInferencev+0x188>)
 80011b2:	f7ff fec1 	bl	8000f38 <_ZL9MatMulAddPKfS0_S0_Pfii>
              predictions, KWS_LAYER2_INPUT_SIZE, KWS_LAYER2_OUTPUT_SIZE);
    Softmax(predictions, NUM_CLASSES);
 80011b6:	f107 0308 	add.w	r3, r7, #8
 80011ba:	210a      	movs	r1, #10
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff2a 	bl	8001016 <_ZL7SoftmaxPfi>

    uint32_t elapsed = HAL_GetTick() - start;
 80011c2:	f000 fdef 	bl	8001da4 <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    // Send predictions back (10 floats = 40 bytes)
    HAL_UART_Transmit(&huart2, (uint8_t*)predictions, NUM_CLASSES * sizeof(float), HAL_MAX_DELAY);
 80011d2:	f107 0108 	add.w	r1, r7, #8
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295
 80011da:	2228      	movs	r2, #40	@ 0x28
 80011dc:	4824      	ldr	r0, [pc, #144]	@ (8001270 <_ZL15RunKWSInferencev+0x174>)
 80011de:	f001 ff47 	bl	8003070 <HAL_UART_Transmit>

    // Find argmax and print
    int predicted = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    float max_prob = predictions[0];
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    for (int i = 1; i < NUM_CLASSES; i++) {
 80011ee:	2301      	movs	r3, #1
 80011f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80011f4:	e020      	b.n	8001238 <_ZL15RunKWSInferencev+0x13c>
        if (predictions[i] > max_prob) {
 80011f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	33b0      	adds	r3, #176	@ 0xb0
 80011fe:	443b      	add	r3, r7
 8001200:	3ba8      	subs	r3, #168	@ 0xa8
 8001202:	edd3 7a00 	vldr	s15, [r3]
 8001206:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 800120a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800120e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001212:	d50c      	bpl.n	800122e <_ZL15RunKWSInferencev+0x132>
            max_prob = predictions[i];
 8001214:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	33b0      	adds	r3, #176	@ 0xb0
 800121c:	443b      	add	r3, r7
 800121e:	3ba8      	subs	r3, #168	@ 0xa8
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
            predicted = i;
 8001226:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800122a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    for (int i = 1; i < NUM_CLASSES; i++) {
 800122e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001232:	3301      	adds	r3, #1
 8001234:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001238:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800123c:	2b09      	cmp	r3, #9
 800123e:	ddda      	ble.n	80011f6 <_ZL15RunKWSInferencev+0xfa>
        }
    }
    printf("KWS: Digit=%d (%.1f%%) Time=%lums\r\n", predicted, max_prob * 100.0f, elapsed);
 8001240:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8001244:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001298 <_ZL15RunKWSInferencev+0x19c>
 8001248:	ee67 7a87 	vmul.f32	s15, s15, s14
 800124c:	ee17 0a90 	vmov	r0, s15
 8001250:	f7ff f99a 	bl	8000588 <__aeabi_f2d>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 800125c:	9100      	str	r1, [sp, #0]
 800125e:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8001262:	480e      	ldr	r0, [pc, #56]	@ (800129c <_ZL15RunKWSInferencev+0x1a0>)
 8001264:	f003 f9a2 	bl	80045ac <iprintf>
}
 8001268:	37b0      	adds	r7, #176	@ 0xb0
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	2000051c 	.word	0x2000051c
 8001274:	08006578 	.word	0x08006578
 8001278:	20000380 	.word	0x20000380
 800127c:	08009244 	.word	0x08009244
 8001280:	080069a4 	.word	0x080069a4
 8001284:	200001f0 	.word	0x200001f0
 8001288:	08013014 	.word	0x08013014
 800128c:	080093d4 	.word	0x080093d4
 8001290:	08014144 	.word	0x08014144
 8001294:	080131a4 	.word	0x080131a4
 8001298:	42c80000 	.word	0x42c80000
 800129c:	0800659c 	.word	0x0800659c

080012a0 <_ZL15RunHDRInferencev>:
/**
  * @brief Run HDR MLP inference
  *        Architecture: 7 -> 100 (ReLU) -> 100 (ReLU) -> 10 (Softmax)
  */
static void RunHDRInference(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b09a      	sub	sp, #104	@ 0x68
 80012a4:	af02      	add	r7, sp, #8
    float features[NUM_FEATURES_HDR];
    float predictions[NUM_CLASSES];
    uint8_t ack = ACK_BYTE;
 80012a6:	2355      	movs	r3, #85	@ 0x55
 80012a8:	70fb      	strb	r3, [r7, #3]

    // Send ACK
    HAL_UART_Transmit(&huart2, &ack, 1, HAL_MAX_DELAY);
 80012aa:	1cf9      	adds	r1, r7, #3
 80012ac:	f04f 33ff 	mov.w	r3, #4294967295
 80012b0:	2201      	movs	r2, #1
 80012b2:	484e      	ldr	r0, [pc, #312]	@ (80013ec <_ZL15RunHDRInferencev+0x14c>)
 80012b4:	f001 fedc 	bl	8003070 <HAL_UART_Transmit>

    // Receive features (7 floats = 28 bytes)
    HAL_StatusTypeDef status = HAL_UART_Receive(&huart2, (uint8_t*)features,
 80012b8:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 80012bc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80012c0:	221c      	movs	r2, #28
 80012c2:	484a      	ldr	r0, [pc, #296]	@ (80013ec <_ZL15RunHDRInferencev+0x14c>)
 80012c4:	f001 ff5f 	bl	8003186 <HAL_UART_Receive>
 80012c8:	4603      	mov	r3, r0
 80012ca:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
                                                 NUM_FEATURES_HDR * sizeof(float), 2000);
    if (status != HAL_OK) {
 80012ce:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d003      	beq.n	80012de <_ZL15RunHDRInferencev+0x3e>
        printf("ERROR: Feature receive timeout!\r\n");
 80012d6:	4846      	ldr	r0, [pc, #280]	@ (80013f0 <_ZL15RunHDRInferencev+0x150>)
 80012d8:	f003 f9d0 	bl	800467c <puts>
 80012dc:	e083      	b.n	80013e6 <_ZL15RunHDRInferencev+0x146>
        return;
    }

    uint32_t start = HAL_GetTick();
 80012de:	f000 fd61 	bl	8001da4 <HAL_GetTick>
 80012e2:	64f8      	str	r0, [r7, #76]	@ 0x4c

    // Layer 0: Input(7) -> Hidden1(100), ReLU
    MatMulAdd(features, hdr_layer0_weights, hdr_layer0_bias,
 80012e4:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80012e8:	2364      	movs	r3, #100	@ 0x64
 80012ea:	9301      	str	r3, [sp, #4]
 80012ec:	2307      	movs	r3, #7
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	4b40      	ldr	r3, [pc, #256]	@ (80013f4 <_ZL15RunHDRInferencev+0x154>)
 80012f2:	4a41      	ldr	r2, [pc, #260]	@ (80013f8 <_ZL15RunHDRInferencev+0x158>)
 80012f4:	4941      	ldr	r1, [pc, #260]	@ (80013fc <_ZL15RunHDRInferencev+0x15c>)
 80012f6:	f7ff fe1f 	bl	8000f38 <_ZL9MatMulAddPKfS0_S0_Pfii>
              layer_output, HDR_LAYER0_INPUT_SIZE, HDR_LAYER0_OUTPUT_SIZE);
    ReLU(layer_output, HDR_LAYER0_OUTPUT_SIZE);
 80012fa:	2164      	movs	r1, #100	@ 0x64
 80012fc:	483d      	ldr	r0, [pc, #244]	@ (80013f4 <_ZL15RunHDRInferencev+0x154>)
 80012fe:	f7ff fe62 	bl	8000fc6 <_ZL4ReLUPfi>

    // Copy for next layer
    memcpy(layer_input, layer_output, HDR_LAYER0_OUTPUT_SIZE * sizeof(float));
 8001302:	4a3f      	ldr	r2, [pc, #252]	@ (8001400 <_ZL15RunHDRInferencev+0x160>)
 8001304:	4b3b      	ldr	r3, [pc, #236]	@ (80013f4 <_ZL15RunHDRInferencev+0x154>)
 8001306:	4610      	mov	r0, r2
 8001308:	4619      	mov	r1, r3
 800130a:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800130e:	461a      	mov	r2, r3
 8001310:	f003 fb13 	bl	800493a <memcpy>

    // Layer 1: Hidden1(100) -> Hidden2(100), ReLU
    MatMulAdd(layer_input, hdr_layer1_weights, hdr_layer1_bias,
 8001314:	2364      	movs	r3, #100	@ 0x64
 8001316:	9301      	str	r3, [sp, #4]
 8001318:	2364      	movs	r3, #100	@ 0x64
 800131a:	9300      	str	r3, [sp, #0]
 800131c:	4b35      	ldr	r3, [pc, #212]	@ (80013f4 <_ZL15RunHDRInferencev+0x154>)
 800131e:	4a39      	ldr	r2, [pc, #228]	@ (8001404 <_ZL15RunHDRInferencev+0x164>)
 8001320:	4939      	ldr	r1, [pc, #228]	@ (8001408 <_ZL15RunHDRInferencev+0x168>)
 8001322:	4837      	ldr	r0, [pc, #220]	@ (8001400 <_ZL15RunHDRInferencev+0x160>)
 8001324:	f7ff fe08 	bl	8000f38 <_ZL9MatMulAddPKfS0_S0_Pfii>
              layer_output, HDR_LAYER1_INPUT_SIZE, HDR_LAYER1_OUTPUT_SIZE);
    ReLU(layer_output, HDR_LAYER1_OUTPUT_SIZE);
 8001328:	2164      	movs	r1, #100	@ 0x64
 800132a:	4832      	ldr	r0, [pc, #200]	@ (80013f4 <_ZL15RunHDRInferencev+0x154>)
 800132c:	f7ff fe4b 	bl	8000fc6 <_ZL4ReLUPfi>

    // Copy for next layer
    memcpy(layer_input, layer_output, HDR_LAYER1_OUTPUT_SIZE * sizeof(float));
 8001330:	4a33      	ldr	r2, [pc, #204]	@ (8001400 <_ZL15RunHDRInferencev+0x160>)
 8001332:	4b30      	ldr	r3, [pc, #192]	@ (80013f4 <_ZL15RunHDRInferencev+0x154>)
 8001334:	4610      	mov	r0, r2
 8001336:	4619      	mov	r1, r3
 8001338:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800133c:	461a      	mov	r2, r3
 800133e:	f003 fafc 	bl	800493a <memcpy>

    // Layer 2: Hidden2(100) -> Output(10), Softmax
    MatMulAdd(layer_input, hdr_layer2_weights, hdr_layer2_bias,
 8001342:	1d3b      	adds	r3, r7, #4
 8001344:	220a      	movs	r2, #10
 8001346:	9201      	str	r2, [sp, #4]
 8001348:	2264      	movs	r2, #100	@ 0x64
 800134a:	9200      	str	r2, [sp, #0]
 800134c:	4a2f      	ldr	r2, [pc, #188]	@ (800140c <_ZL15RunHDRInferencev+0x16c>)
 800134e:	4930      	ldr	r1, [pc, #192]	@ (8001410 <_ZL15RunHDRInferencev+0x170>)
 8001350:	482b      	ldr	r0, [pc, #172]	@ (8001400 <_ZL15RunHDRInferencev+0x160>)
 8001352:	f7ff fdf1 	bl	8000f38 <_ZL9MatMulAddPKfS0_S0_Pfii>
              predictions, HDR_LAYER2_INPUT_SIZE, HDR_LAYER2_OUTPUT_SIZE);
    Softmax(predictions, NUM_CLASSES);
 8001356:	1d3b      	adds	r3, r7, #4
 8001358:	210a      	movs	r1, #10
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff fe5b 	bl	8001016 <_ZL7SoftmaxPfi>

    uint32_t elapsed = HAL_GetTick() - start;
 8001360:	f000 fd20 	bl	8001da4 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	64bb      	str	r3, [r7, #72]	@ 0x48

    // Send predictions back (10 floats = 40 bytes)
    HAL_UART_Transmit(&huart2, (uint8_t*)predictions, NUM_CLASSES * sizeof(float), HAL_MAX_DELAY);
 800136c:	1d39      	adds	r1, r7, #4
 800136e:	f04f 33ff 	mov.w	r3, #4294967295
 8001372:	2228      	movs	r2, #40	@ 0x28
 8001374:	481d      	ldr	r0, [pc, #116]	@ (80013ec <_ZL15RunHDRInferencev+0x14c>)
 8001376:	f001 fe7b 	bl	8003070 <HAL_UART_Transmit>

    // Find argmax and print
    int predicted = 0;
 800137a:	2300      	movs	r3, #0
 800137c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    float max_prob = predictions[0];
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	65bb      	str	r3, [r7, #88]	@ 0x58
    for (int i = 1; i < NUM_CLASSES; i++) {
 8001382:	2301      	movs	r3, #1
 8001384:	657b      	str	r3, [r7, #84]	@ 0x54
 8001386:	e019      	b.n	80013bc <_ZL15RunHDRInferencev+0x11c>
        if (predictions[i] > max_prob) {
 8001388:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	3360      	adds	r3, #96	@ 0x60
 800138e:	443b      	add	r3, r7
 8001390:	3b5c      	subs	r3, #92	@ 0x5c
 8001392:	edd3 7a00 	vldr	s15, [r3]
 8001396:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 800139a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800139e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013a2:	d508      	bpl.n	80013b6 <_ZL15RunHDRInferencev+0x116>
            max_prob = predictions[i];
 80013a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013a6:	009b      	lsls	r3, r3, #2
 80013a8:	3360      	adds	r3, #96	@ 0x60
 80013aa:	443b      	add	r3, r7
 80013ac:	3b5c      	subs	r3, #92	@ 0x5c
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	65bb      	str	r3, [r7, #88]	@ 0x58
            predicted = i;
 80013b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (int i = 1; i < NUM_CLASSES; i++) {
 80013b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013b8:	3301      	adds	r3, #1
 80013ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80013bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013be:	2b09      	cmp	r3, #9
 80013c0:	dde2      	ble.n	8001388 <_ZL15RunHDRInferencev+0xe8>
        }
    }
    printf("HDR: Digit=%d (%.1f%%) Time=%lums\r\n", predicted, max_prob * 100.0f, elapsed);
 80013c2:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80013c6:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001414 <_ZL15RunHDRInferencev+0x174>
 80013ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ce:	ee17 0a90 	vmov	r0, s15
 80013d2:	f7ff f8d9 	bl	8000588 <__aeabi_f2d>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80013dc:	9100      	str	r1, [sp, #0]
 80013de:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80013e0:	480d      	ldr	r0, [pc, #52]	@ (8001418 <_ZL15RunHDRInferencev+0x178>)
 80013e2:	f003 f8e3 	bl	80045ac <iprintf>
}
 80013e6:	3760      	adds	r7, #96	@ 0x60
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	2000051c 	.word	0x2000051c
 80013f0:	08006578 	.word	0x08006578
 80013f4:	20000380 	.word	0x20000380
 80013f8:	08014c5c 	.word	0x08014c5c
 80013fc:	0801416c 	.word	0x0801416c
 8001400:	200001f0 	.word	0x200001f0
 8001404:	0801ea2c 	.word	0x0801ea2c
 8001408:	08014dec 	.word	0x08014dec
 800140c:	0801fb5c 	.word	0x0801fb5c
 8001410:	0801ebbc 	.word	0x0801ebbc
 8001414:	42c80000 	.word	0x42c80000
 8001418:	080065c0 	.word	0x080065c0

0800141c <_ZL9PrintMenuv>:

/**
  * @brief Print menu
  */
static void PrintMenu(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	af00      	add	r7, sp, #0
    printf("\r\n");
 8001420:	481d      	ldr	r0, [pc, #116]	@ (8001498 <_ZL9PrintMenuv+0x7c>)
 8001422:	f003 f92b 	bl	800467c <puts>
    printf("============================================\r\n");
 8001426:	481d      	ldr	r0, [pc, #116]	@ (800149c <_ZL9PrintMenuv+0x80>)
 8001428:	f003 f928 	bl	800467c <puts>
    printf("  EE4065 HW5 - STM32 Nucleo-F446RE\r\n");
 800142c:	481c      	ldr	r0, [pc, #112]	@ (80014a0 <_ZL9PrintMenuv+0x84>)
 800142e:	f003 f925 	bl	800467c <puts>
    printf("  (Custom MLP Inference - No TFLite)\r\n");
 8001432:	481c      	ldr	r0, [pc, #112]	@ (80014a4 <_ZL9PrintMenuv+0x88>)
 8001434:	f003 f922 	bl	800467c <puts>
    printf("============================================\r\n");
 8001438:	4818      	ldr	r0, [pc, #96]	@ (800149c <_ZL9PrintMenuv+0x80>)
 800143a:	f003 f91f 	bl	800467c <puts>
    printf("  Current Mode: ");
 800143e:	481a      	ldr	r0, [pc, #104]	@ (80014a8 <_ZL9PrintMenuv+0x8c>)
 8001440:	f003 f8b4 	bl	80045ac <iprintf>
    switch(current_mode) {
 8001444:	4b19      	ldr	r3, [pc, #100]	@ (80014ac <_ZL9PrintMenuv+0x90>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	2b01      	cmp	r3, #1
 800144a:	d002      	beq.n	8001452 <_ZL9PrintMenuv+0x36>
 800144c:	2b02      	cmp	r3, #2
 800144e:	d004      	beq.n	800145a <_ZL9PrintMenuv+0x3e>
 8001450:	e007      	b.n	8001462 <_ZL9PrintMenuv+0x46>
        case MODE_KWS: printf("Q1 - Keyword Spotting\r\n"); break;
 8001452:	4817      	ldr	r0, [pc, #92]	@ (80014b0 <_ZL9PrintMenuv+0x94>)
 8001454:	f003 f912 	bl	800467c <puts>
 8001458:	e007      	b.n	800146a <_ZL9PrintMenuv+0x4e>
        case MODE_HDR: printf("Q2 - Digit Recognition\r\n"); break;
 800145a:	4816      	ldr	r0, [pc, #88]	@ (80014b4 <_ZL9PrintMenuv+0x98>)
 800145c:	f003 f90e 	bl	800467c <puts>
 8001460:	e003      	b.n	800146a <_ZL9PrintMenuv+0x4e>
        default: printf("IDLE\r\n"); break;
 8001462:	4815      	ldr	r0, [pc, #84]	@ (80014b8 <_ZL9PrintMenuv+0x9c>)
 8001464:	f003 f90a 	bl	800467c <puts>
 8001468:	bf00      	nop
    }
    printf("--------------------------------------------\r\n");
 800146a:	4814      	ldr	r0, [pc, #80]	@ (80014bc <_ZL9PrintMenuv+0xa0>)
 800146c:	f003 f906 	bl	800467c <puts>
    printf("  Commands:\r\n");
 8001470:	4813      	ldr	r0, [pc, #76]	@ (80014c0 <_ZL9PrintMenuv+0xa4>)
 8001472:	f003 f903 	bl	800467c <puts>
    printf("    1 - Select Q1 (Keyword Spotting)\r\n");
 8001476:	4813      	ldr	r0, [pc, #76]	@ (80014c4 <_ZL9PrintMenuv+0xa8>)
 8001478:	f003 f900 	bl	800467c <puts>
    printf("    2 - Select Q2 (Handwritten Digit)\r\n");
 800147c:	4812      	ldr	r0, [pc, #72]	@ (80014c8 <_ZL9PrintMenuv+0xac>)
 800147e:	f003 f8fd 	bl	800467c <puts>
    printf("    i - System info\r\n");
 8001482:	4812      	ldr	r0, [pc, #72]	@ (80014cc <_ZL9PrintMenuv+0xb0>)
 8001484:	f003 f8fa 	bl	800467c <puts>
    printf("    ? - This menu\r\n");
 8001488:	4811      	ldr	r0, [pc, #68]	@ (80014d0 <_ZL9PrintMenuv+0xb4>)
 800148a:	f003 f8f7 	bl	800467c <puts>
    printf("============================================\r\n");
 800148e:	4803      	ldr	r0, [pc, #12]	@ (800149c <_ZL9PrintMenuv+0x80>)
 8001490:	f003 f8f4 	bl	800467c <puts>
}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}
 8001498:	080065e4 	.word	0x080065e4
 800149c:	080065e8 	.word	0x080065e8
 80014a0:	08006618 	.word	0x08006618
 80014a4:	0800663c 	.word	0x0800663c
 80014a8:	08006664 	.word	0x08006664
 80014ac:	20000510 	.word	0x20000510
 80014b0:	08006678 	.word	0x08006678
 80014b4:	08006690 	.word	0x08006690
 80014b8:	080066a8 	.word	0x080066a8
 80014bc:	080066b0 	.word	0x080066b0
 80014c0:	080066e0 	.word	0x080066e0
 80014c4:	080066f0 	.word	0x080066f0
 80014c8:	08006718 	.word	0x08006718
 80014cc:	08006740 	.word	0x08006740
 80014d0:	08006758 	.word	0x08006758

080014d4 <_ZL9PrintInfov>:

/**
  * @brief Print system info
  */
static void PrintInfo(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
    printf("\r\n>>> System Info:\r\n");
 80014d8:	4816      	ldr	r0, [pc, #88]	@ (8001534 <_ZL9PrintInfov+0x60>)
 80014da:	f003 f8cf 	bl	800467c <puts>
    printf("  MCU: STM32F446RE\r\n");
 80014de:	4816      	ldr	r0, [pc, #88]	@ (8001538 <_ZL9PrintInfov+0x64>)
 80014e0:	f003 f8cc 	bl	800467c <puts>
    printf("  Clock: %lu MHz\r\n", HAL_RCC_GetSysClockFreq() / 1000000);
 80014e4:	f001 f8a6 	bl	8002634 <HAL_RCC_GetSysClockFreq>
 80014e8:	4603      	mov	r3, r0
 80014ea:	4a14      	ldr	r2, [pc, #80]	@ (800153c <_ZL9PrintInfov+0x68>)
 80014ec:	fba2 2303 	umull	r2, r3, r2, r3
 80014f0:	0c9b      	lsrs	r3, r3, #18
 80014f2:	4619      	mov	r1, r3
 80014f4:	4812      	ldr	r0, [pc, #72]	@ (8001540 <_ZL9PrintInfov+0x6c>)
 80014f6:	f003 f859 	bl	80045ac <iprintf>
    printf("  KWS Model: 26->100->100->10 MLP\r\n");
 80014fa:	4812      	ldr	r0, [pc, #72]	@ (8001544 <_ZL9PrintInfov+0x70>)
 80014fc:	f003 f8be 	bl	800467c <puts>
    printf("  HDR Model: 7->100->100->10 MLP\r\n");
 8001500:	4811      	ldr	r0, [pc, #68]	@ (8001548 <_ZL9PrintInfov+0x74>)
 8001502:	f003 f8bb 	bl	800467c <puts>
    printf("  Inference: Custom (No TFLite)\r\n");
 8001506:	4811      	ldr	r0, [pc, #68]	@ (800154c <_ZL9PrintInfov+0x78>)
 8001508:	f003 f8b8 	bl	800467c <puts>
    printf("  Mode: %s\r\n", current_mode == MODE_KWS ? "KWS" :
 800150c:	4b10      	ldr	r3, [pc, #64]	@ (8001550 <_ZL9PrintInfov+0x7c>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d007      	beq.n	8001524 <_ZL9PrintInfov+0x50>
                            current_mode == MODE_HDR ? "HDR" : "IDLE");
 8001514:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <_ZL9PrintInfov+0x7c>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b02      	cmp	r3, #2
 800151a:	d101      	bne.n	8001520 <_ZL9PrintInfov+0x4c>
 800151c:	4b0d      	ldr	r3, [pc, #52]	@ (8001554 <_ZL9PrintInfov+0x80>)
 800151e:	e002      	b.n	8001526 <_ZL9PrintInfov+0x52>
 8001520:	4b0d      	ldr	r3, [pc, #52]	@ (8001558 <_ZL9PrintInfov+0x84>)
 8001522:	e000      	b.n	8001526 <_ZL9PrintInfov+0x52>
    printf("  Mode: %s\r\n", current_mode == MODE_KWS ? "KWS" :
 8001524:	4b0d      	ldr	r3, [pc, #52]	@ (800155c <_ZL9PrintInfov+0x88>)
 8001526:	4619      	mov	r1, r3
 8001528:	480d      	ldr	r0, [pc, #52]	@ (8001560 <_ZL9PrintInfov+0x8c>)
 800152a:	f003 f83f 	bl	80045ac <iprintf>
}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	0800676c 	.word	0x0800676c
 8001538:	08006780 	.word	0x08006780
 800153c:	431bde83 	.word	0x431bde83
 8001540:	08006794 	.word	0x08006794
 8001544:	080067a8 	.word	0x080067a8
 8001548:	080067cc 	.word	0x080067cc
 800154c:	080067f0 	.word	0x080067f0
 8001550:	20000510 	.word	0x20000510
 8001554:	08006814 	.word	0x08006814
 8001558:	08006818 	.word	0x08006818
 800155c:	08006820 	.word	0x08006820
 8001560:	08006824 	.word	0x08006824

08001564 <main>:

/**
  * @brief  The application entry point.
  */
int main(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
    /* MCU Configuration */
    HAL_Init();
 800156a:	f000 fbb5 	bl	8001cd8 <HAL_Init>
    SystemClock_Config();
 800156e:	f000 f8d5 	bl	800171c <_Z18SystemClock_Configv>
    MX_GPIO_Init();
 8001572:	f000 f983 	bl	800187c <_ZL12MX_GPIO_Initv>
    MX_USART2_UART_Init();
 8001576:	f000 f953 	bl	8001820 <_ZL19MX_USART2_UART_Initv>

    /* USER CODE BEGIN 2 */
    HAL_Delay(100);
 800157a:	2064      	movs	r0, #100	@ 0x64
 800157c:	f000 fc1e 	bl	8001dbc <HAL_Delay>

    // Welcome message
    printf("\r\n\r\n");
 8001580:	4859      	ldr	r0, [pc, #356]	@ (80016e8 <main+0x184>)
 8001582:	f003 f87b 	bl	800467c <puts>
    printf("********************************************\r\n");
 8001586:	4859      	ldr	r0, [pc, #356]	@ (80016ec <main+0x188>)
 8001588:	f003 f878 	bl	800467c <puts>
    printf("*  EE4065 Embedded Machine Learning HW5   *\r\n");
 800158c:	4858      	ldr	r0, [pc, #352]	@ (80016f0 <main+0x18c>)
 800158e:	f003 f875 	bl	800467c <puts>
    printf("*  STM32 Nucleo-F446RE                    *\r\n");
 8001592:	4858      	ldr	r0, [pc, #352]	@ (80016f4 <main+0x190>)
 8001594:	f003 f872 	bl	800467c <puts>
    printf("*  Custom MLP Inference Engine            *\r\n");
 8001598:	4857      	ldr	r0, [pc, #348]	@ (80016f8 <main+0x194>)
 800159a:	f003 f86f 	bl	800467c <puts>
    printf("********************************************\r\n");
 800159e:	4853      	ldr	r0, [pc, #332]	@ (80016ec <main+0x188>)
 80015a0:	f003 f86c 	bl	800467c <puts>

    // Default to KWS mode
    current_mode = MODE_KWS;
 80015a4:	4b55      	ldr	r3, [pc, #340]	@ (80016fc <main+0x198>)
 80015a6:	2201      	movs	r2, #1
 80015a8:	701a      	strb	r2, [r3, #0]

    PrintMenu();
 80015aa:	f7ff ff37 	bl	800141c <_ZL9PrintMenuv>
    printf("\r\nReady. Waiting for commands...\r\n");
 80015ae:	4854      	ldr	r0, [pc, #336]	@ (8001700 <main+0x19c>)
 80015b0:	f003 f864 	bl	800467c <puts>
    uint8_t rx_byte;

    while (1)
    {
        // Wait for incoming byte
        if (HAL_UART_Receive(&huart2, &rx_byte, 1, 100) == HAL_OK)
 80015b4:	1df9      	adds	r1, r7, #7
 80015b6:	2364      	movs	r3, #100	@ 0x64
 80015b8:	2201      	movs	r2, #1
 80015ba:	4852      	ldr	r0, [pc, #328]	@ (8001704 <main+0x1a0>)
 80015bc:	f001 fde3 	bl	8003186 <HAL_UART_Receive>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	bf0c      	ite	eq
 80015c6:	2301      	moveq	r3, #1
 80015c8:	2300      	movne	r3, #0
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d072      	beq.n	80016b6 <main+0x152>
        {
            // Handle command
            switch (rx_byte)
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	2baa      	cmp	r3, #170	@ 0xaa
 80015d4:	d05a      	beq.n	800168c <main+0x128>
 80015d6:	2baa      	cmp	r3, #170	@ 0xaa
 80015d8:	dc6a      	bgt.n	80016b0 <main+0x14c>
 80015da:	2b69      	cmp	r3, #105	@ 0x69
 80015dc:	d050      	beq.n	8001680 <main+0x11c>
 80015de:	2b69      	cmp	r3, #105	@ 0x69
 80015e0:	dc66      	bgt.n	80016b0 <main+0x14c>
 80015e2:	2b49      	cmp	r3, #73	@ 0x49
 80015e4:	dc64      	bgt.n	80016b0 <main+0x14c>
 80015e6:	2b31      	cmp	r3, #49	@ 0x31
 80015e8:	da04      	bge.n	80015f4 <main+0x90>
 80015ea:	2b0a      	cmp	r3, #10
 80015ec:	d062      	beq.n	80016b4 <main+0x150>
 80015ee:	2b0d      	cmp	r3, #13
 80015f0:	d060      	beq.n	80016b4 <main+0x150>
                    // Ignore newlines
                    break;

                default:
                    // Unknown command - ignore
                    break;
 80015f2:	e05d      	b.n	80016b0 <main+0x14c>
            switch (rx_byte)
 80015f4:	3b31      	subs	r3, #49	@ 0x31
 80015f6:	2b18      	cmp	r3, #24
 80015f8:	d85a      	bhi.n	80016b0 <main+0x14c>
 80015fa:	a201      	add	r2, pc, #4	@ (adr r2, 8001600 <main+0x9c>)
 80015fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001600:	08001665 	.word	0x08001665
 8001604:	08001673 	.word	0x08001673
 8001608:	080016b1 	.word	0x080016b1
 800160c:	080016b1 	.word	0x080016b1
 8001610:	080016b1 	.word	0x080016b1
 8001614:	080016b1 	.word	0x080016b1
 8001618:	080016b1 	.word	0x080016b1
 800161c:	080016b1 	.word	0x080016b1
 8001620:	080016b1 	.word	0x080016b1
 8001624:	080016b1 	.word	0x080016b1
 8001628:	080016b1 	.word	0x080016b1
 800162c:	080016b1 	.word	0x080016b1
 8001630:	080016b1 	.word	0x080016b1
 8001634:	080016b1 	.word	0x080016b1
 8001638:	08001687 	.word	0x08001687
 800163c:	080016b1 	.word	0x080016b1
 8001640:	080016b1 	.word	0x080016b1
 8001644:	080016b1 	.word	0x080016b1
 8001648:	080016b1 	.word	0x080016b1
 800164c:	080016b1 	.word	0x080016b1
 8001650:	080016b1 	.word	0x080016b1
 8001654:	080016b1 	.word	0x080016b1
 8001658:	080016b1 	.word	0x080016b1
 800165c:	080016b1 	.word	0x080016b1
 8001660:	08001681 	.word	0x08001681
                    current_mode = MODE_KWS;
 8001664:	4b25      	ldr	r3, [pc, #148]	@ (80016fc <main+0x198>)
 8001666:	2201      	movs	r2, #1
 8001668:	701a      	strb	r2, [r3, #0]
                    printf("Mode: Q1 - Keyword Spotting (26 MFCC features)\r\n");
 800166a:	4827      	ldr	r0, [pc, #156]	@ (8001708 <main+0x1a4>)
 800166c:	f003 f806 	bl	800467c <puts>
                    break;
 8001670:	e021      	b.n	80016b6 <main+0x152>
                    current_mode = MODE_HDR;
 8001672:	4b22      	ldr	r3, [pc, #136]	@ (80016fc <main+0x198>)
 8001674:	2202      	movs	r2, #2
 8001676:	701a      	strb	r2, [r3, #0]
                    printf("Mode: Q2 - Handwritten Digit Recognition (7 Hu Moments)\r\n");
 8001678:	4824      	ldr	r0, [pc, #144]	@ (800170c <main+0x1a8>)
 800167a:	f002 ffff 	bl	800467c <puts>
                    break;
 800167e:	e01a      	b.n	80016b6 <main+0x152>
                    PrintInfo();
 8001680:	f7ff ff28 	bl	80014d4 <_ZL9PrintInfov>
                    break;
 8001684:	e017      	b.n	80016b6 <main+0x152>
                    PrintMenu();
 8001686:	f7ff fec9 	bl	800141c <_ZL9PrintMenuv>
                    break;
 800168a:	e014      	b.n	80016b6 <main+0x152>
                    if (current_mode == MODE_KWS) {
 800168c:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <main+0x198>)
 800168e:	781b      	ldrb	r3, [r3, #0]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d102      	bne.n	800169a <main+0x136>
                        RunKWSInference();
 8001694:	f7ff fd32 	bl	80010fc <_ZL15RunKWSInferencev>
                    break;
 8001698:	e00d      	b.n	80016b6 <main+0x152>
                    } else if (current_mode == MODE_HDR) {
 800169a:	4b18      	ldr	r3, [pc, #96]	@ (80016fc <main+0x198>)
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d102      	bne.n	80016a8 <main+0x144>
                        RunHDRInference();
 80016a2:	f7ff fdfd 	bl	80012a0 <_ZL15RunHDRInferencev>
                    break;
 80016a6:	e006      	b.n	80016b6 <main+0x152>
                        printf("ERROR: No mode selected!\r\n");
 80016a8:	4819      	ldr	r0, [pc, #100]	@ (8001710 <main+0x1ac>)
 80016aa:	f002 ffe7 	bl	800467c <puts>
                    break;
 80016ae:	e002      	b.n	80016b6 <main+0x152>
                    break;
 80016b0:	bf00      	nop
 80016b2:	e000      	b.n	80016b6 <main+0x152>
                    break;
 80016b4:	bf00      	nop
            }
        }

        // Blink LED to show we're alive
        static uint32_t last_blink = 0;
        if (HAL_GetTick() - last_blink > 1000) {
 80016b6:	f000 fb75 	bl	8001da4 <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	4b15      	ldr	r3, [pc, #84]	@ (8001714 <main+0x1b0>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016c6:	bf8c      	ite	hi
 80016c8:	2301      	movhi	r3, #1
 80016ca:	2300      	movls	r3, #0
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	f43f af70 	beq.w	80015b4 <main+0x50>
            HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80016d4:	2120      	movs	r1, #32
 80016d6:	4810      	ldr	r0, [pc, #64]	@ (8001718 <main+0x1b4>)
 80016d8:	f000 fe27 	bl	800232a <HAL_GPIO_TogglePin>
            last_blink = HAL_GetTick();
 80016dc:	f000 fb62 	bl	8001da4 <HAL_GetTick>
 80016e0:	4603      	mov	r3, r0
 80016e2:	4a0c      	ldr	r2, [pc, #48]	@ (8001714 <main+0x1b0>)
 80016e4:	6013      	str	r3, [r2, #0]
        }
    }
 80016e6:	e765      	b.n	80015b4 <main+0x50>
 80016e8:	08006834 	.word	0x08006834
 80016ec:	08006838 	.word	0x08006838
 80016f0:	08006868 	.word	0x08006868
 80016f4:	08006898 	.word	0x08006898
 80016f8:	080068c8 	.word	0x080068c8
 80016fc:	20000510 	.word	0x20000510
 8001700:	080068f8 	.word	0x080068f8
 8001704:	2000051c 	.word	0x2000051c
 8001708:	0800691c 	.word	0x0800691c
 800170c:	0800694c 	.word	0x0800694c
 8001710:	08006988 	.word	0x08006988
 8001714:	20000514 	.word	0x20000514
 8001718:	40020000 	.word	0x40020000

0800171c <_Z18SystemClock_Configv>:

/**
  * @brief System Clock Configuration - 180 MHz
  */
void SystemClock_Config(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b094      	sub	sp, #80	@ 0x50
 8001720:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001722:	f107 031c 	add.w	r3, r7, #28
 8001726:	2234      	movs	r2, #52	@ 0x34
 8001728:	2100      	movs	r1, #0
 800172a:	4618      	mov	r0, r3
 800172c:	f003 f886 	bl	800483c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001730:	f107 0308 	add.w	r3, r7, #8
 8001734:	2200      	movs	r2, #0
 8001736:	601a      	str	r2, [r3, #0]
 8001738:	605a      	str	r2, [r3, #4]
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	60da      	str	r2, [r3, #12]
 800173e:	611a      	str	r2, [r3, #16]

    __HAL_RCC_PWR_CLK_ENABLE();
 8001740:	2300      	movs	r3, #0
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	4b34      	ldr	r3, [pc, #208]	@ (8001818 <_Z18SystemClock_Configv+0xfc>)
 8001746:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001748:	4a33      	ldr	r2, [pc, #204]	@ (8001818 <_Z18SystemClock_Configv+0xfc>)
 800174a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800174e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001750:	4b31      	ldr	r3, [pc, #196]	@ (8001818 <_Z18SystemClock_Configv+0xfc>)
 8001752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001754:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800175c:	2300      	movs	r3, #0
 800175e:	603b      	str	r3, [r7, #0]
 8001760:	4b2e      	ldr	r3, [pc, #184]	@ (800181c <_Z18SystemClock_Configv+0x100>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a2d      	ldr	r2, [pc, #180]	@ (800181c <_Z18SystemClock_Configv+0x100>)
 8001766:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800176a:	6013      	str	r3, [r2, #0]
 800176c:	4b2b      	ldr	r3, [pc, #172]	@ (800181c <_Z18SystemClock_Configv+0x100>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001774:	603b      	str	r3, [r7, #0]
 8001776:	683b      	ldr	r3, [r7, #0]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001778:	2302      	movs	r3, #2
 800177a:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800177c:	2301      	movs	r3, #1
 800177e:	62bb      	str	r3, [r7, #40]	@ 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001780:	2310      	movs	r3, #16
 8001782:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001784:	2302      	movs	r3, #2
 8001786:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001788:	2300      	movs	r3, #0
 800178a:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLM = 8;
 800178c:	2308      	movs	r3, #8
 800178e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLN = 180;
 8001790:	23b4      	movs	r3, #180	@ 0xb4
 8001792:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001794:	2302      	movs	r3, #2
 8001796:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLQ = 2;
 8001798:	2302      	movs	r3, #2
 800179a:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLR = 2;
 800179c:	2302      	movs	r3, #2
 800179e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80017a0:	f107 031c 	add.w	r3, r7, #28
 80017a4:	4618      	mov	r0, r3
 80017a6:	f001 f975 	bl	8002a94 <HAL_RCC_OscConfig>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	bf14      	ite	ne
 80017b0:	2301      	movne	r3, #1
 80017b2:	2300      	moveq	r3, #0
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <_Z18SystemClock_Configv+0xa2>
        Error_Handler();
 80017ba:	f000 f8cd 	bl	8001958 <Error_Handler>
    }

    if (HAL_PWREx_EnableOverDrive() != HAL_OK) {
 80017be:	f000 fdcf 	bl	8002360 <HAL_PWREx_EnableOverDrive>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	bf14      	ite	ne
 80017c8:	2301      	movne	r3, #1
 80017ca:	2300      	moveq	r3, #0
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <_Z18SystemClock_Configv+0xba>
        Error_Handler();
 80017d2:	f000 f8c1 	bl	8001958 <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017d6:	230f      	movs	r3, #15
 80017d8:	60bb      	str	r3, [r7, #8]
                                |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017da:	2302      	movs	r3, #2
 80017dc:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017de:	2300      	movs	r3, #0
 80017e0:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017e2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80017e6:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017ec:	61bb      	str	r3, [r7, #24]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 80017ee:	f107 0308 	add.w	r3, r7, #8
 80017f2:	2105      	movs	r1, #5
 80017f4:	4618      	mov	r0, r3
 80017f6:	f000 fe03 	bl	8002400 <HAL_RCC_ClockConfig>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	bf14      	ite	ne
 8001800:	2301      	movne	r3, #1
 8001802:	2300      	moveq	r3, #0
 8001804:	b2db      	uxtb	r3, r3
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <_Z18SystemClock_Configv+0xf2>
        Error_Handler();
 800180a:	f000 f8a5 	bl	8001958 <Error_Handler>
    }
}
 800180e:	bf00      	nop
 8001810:	3750      	adds	r7, #80	@ 0x50
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40023800 	.word	0x40023800
 800181c:	40007000 	.word	0x40007000

08001820 <_ZL19MX_USART2_UART_Initv>:

/**
  * @brief USART2 Initialization - 115200 baud
  */
static void MX_USART2_UART_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8001824:	4b13      	ldr	r3, [pc, #76]	@ (8001874 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001826:	4a14      	ldr	r2, [pc, #80]	@ (8001878 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001828:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 800182a:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <_ZL19MX_USART2_UART_Initv+0x54>)
 800182c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001830:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001832:	4b10      	ldr	r3, [pc, #64]	@ (8001874 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001834:	2200      	movs	r2, #0
 8001836:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8001838:	4b0e      	ldr	r3, [pc, #56]	@ (8001874 <_ZL19MX_USART2_UART_Initv+0x54>)
 800183a:	2200      	movs	r2, #0
 800183c:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 800183e:	4b0d      	ldr	r3, [pc, #52]	@ (8001874 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001840:	2200      	movs	r2, #0
 8001842:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8001844:	4b0b      	ldr	r3, [pc, #44]	@ (8001874 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001846:	220c      	movs	r2, #12
 8001848:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800184a:	4b0a      	ldr	r3, [pc, #40]	@ (8001874 <_ZL19MX_USART2_UART_Initv+0x54>)
 800184c:	2200      	movs	r2, #0
 800184e:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001850:	4b08      	ldr	r3, [pc, #32]	@ (8001874 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001852:	2200      	movs	r2, #0
 8001854:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001856:	4807      	ldr	r0, [pc, #28]	@ (8001874 <_ZL19MX_USART2_UART_Initv+0x54>)
 8001858:	f001 fbba 	bl	8002fd0 <HAL_UART_Init>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	bf14      	ite	ne
 8001862:	2301      	movne	r3, #1
 8001864:	2300      	moveq	r3, #0
 8001866:	b2db      	uxtb	r3, r3
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <_ZL19MX_USART2_UART_Initv+0x50>
        Error_Handler();
 800186c:	f000 f874 	bl	8001958 <Error_Handler>
    }
}
 8001870:	bf00      	nop
 8001872:	bd80      	pop	{r7, pc}
 8001874:	2000051c 	.word	0x2000051c
 8001878:	40004400 	.word	0x40004400

0800187c <_ZL12MX_GPIO_Initv>:

/**
  * @brief GPIO Initialization
  */
static void MX_GPIO_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	@ 0x28
 8001880:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001882:	f107 0314 	add.w	r3, r7, #20
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	605a      	str	r2, [r3, #4]
 800188c:	609a      	str	r2, [r3, #8]
 800188e:	60da      	str	r2, [r3, #12]
 8001890:	611a      	str	r2, [r3, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	613b      	str	r3, [r7, #16]
 8001896:	4b2d      	ldr	r3, [pc, #180]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a2c      	ldr	r2, [pc, #176]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 800189c:	f043 0304 	orr.w	r3, r3, #4
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b2a      	ldr	r3, [pc, #168]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f003 0304 	and.w	r3, r3, #4
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80018ae:	2300      	movs	r3, #0
 80018b0:	60fb      	str	r3, [r7, #12]
 80018b2:	4b26      	ldr	r3, [pc, #152]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 80018b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b6:	4a25      	ldr	r2, [pc, #148]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 80018b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80018be:	4b23      	ldr	r3, [pc, #140]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	4b1f      	ldr	r3, [pc, #124]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a1e      	ldr	r2, [pc, #120]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b1c      	ldr	r3, [pc, #112]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	60bb      	str	r3, [r7, #8]
 80018e4:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	4b18      	ldr	r3, [pc, #96]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	4a17      	ldr	r2, [pc, #92]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 80018f0:	f043 0302 	orr.w	r3, r3, #2
 80018f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f6:	4b15      	ldr	r3, [pc, #84]	@ (800194c <_ZL12MX_GPIO_Initv+0xd0>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	f003 0302 	and.w	r3, r3, #2
 80018fe:	607b      	str	r3, [r7, #4]
 8001900:	687b      	ldr	r3, [r7, #4]

    // LED (PA5 on Nucleo-F446RE)
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001902:	2200      	movs	r2, #0
 8001904:	2120      	movs	r1, #32
 8001906:	4812      	ldr	r0, [pc, #72]	@ (8001950 <_ZL12MX_GPIO_Initv+0xd4>)
 8001908:	f000 fcf6 	bl	80022f8 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800190c:	2320      	movs	r3, #32
 800190e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001910:	2301      	movs	r3, #1
 8001912:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001918:	2300      	movs	r3, #0
 800191a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	4619      	mov	r1, r3
 8001922:	480b      	ldr	r0, [pc, #44]	@ (8001950 <_ZL12MX_GPIO_Initv+0xd4>)
 8001924:	f000 fb54 	bl	8001fd0 <HAL_GPIO_Init>

    // Button (PC13 on Nucleo-F446RE)
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001928:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800192c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800192e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001932:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4619      	mov	r1, r3
 800193e:	4805      	ldr	r0, [pc, #20]	@ (8001954 <_ZL12MX_GPIO_Initv+0xd8>)
 8001940:	f000 fb46 	bl	8001fd0 <HAL_GPIO_Init>
}
 8001944:	bf00      	nop
 8001946:	3728      	adds	r7, #40	@ 0x28
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40023800 	.word	0x40023800
 8001950:	40020000 	.word	0x40020000
 8001954:	40020800 	.word	0x40020800

08001958 <Error_Handler>:

/**
  * @brief Error Handler
  */
void Error_Handler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800195e:	b672      	cpsid	i
}
 8001960:	bf00      	nop
    __disable_irq();
    while (1) {
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001962:	2120      	movs	r1, #32
 8001964:	4809      	ldr	r0, [pc, #36]	@ (800198c <Error_Handler+0x34>)
 8001966:	f000 fce0 	bl	800232a <HAL_GPIO_TogglePin>
        for(volatile int i = 0; i < 100000; i++);
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	e002      	b.n	8001976 <Error_Handler+0x1e>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	3301      	adds	r3, #1
 8001974:	607b      	str	r3, [r7, #4]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	4a05      	ldr	r2, [pc, #20]	@ (8001990 <Error_Handler+0x38>)
 800197a:	4293      	cmp	r3, r2
 800197c:	bfd4      	ite	le
 800197e:	2301      	movle	r3, #1
 8001980:	2300      	movgt	r3, #0
 8001982:	b2db      	uxtb	r3, r3
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1f3      	bne.n	8001970 <Error_Handler+0x18>
    }
 8001988:	e7eb      	b.n	8001962 <Error_Handler+0xa>
 800198a:	bf00      	nop
 800198c:	40020000 	.word	0x40020000
 8001990:	0001869f 	.word	0x0001869f

08001994 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	607b      	str	r3, [r7, #4]
 800199e:	4b10      	ldr	r3, [pc, #64]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a2:	4a0f      	ldr	r2, [pc, #60]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80019aa:	4b0d      	ldr	r3, [pc, #52]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019b2:	607b      	str	r3, [r7, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	603b      	str	r3, [r7, #0]
 80019ba:	4b09      	ldr	r3, [pc, #36]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019be:	4a08      	ldr	r2, [pc, #32]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019c6:	4b06      	ldr	r3, [pc, #24]	@ (80019e0 <HAL_MspInit+0x4c>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ce:	603b      	str	r3, [r7, #0]
 80019d0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019d2:	2007      	movs	r0, #7
 80019d4:	f000 fac8 	bl	8001f68 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019d8:	bf00      	nop
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	40023800 	.word	0x40023800

080019e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019e8:	bf00      	nop
 80019ea:	e7fd      	b.n	80019e8 <NMI_Handler+0x4>

080019ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <HardFault_Handler+0x4>

080019f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019f8:	bf00      	nop
 80019fa:	e7fd      	b.n	80019f8 <MemManage_Handler+0x4>

080019fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <BusFault_Handler+0x4>

08001a04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a08:	bf00      	nop
 8001a0a:	e7fd      	b.n	8001a08 <UsageFault_Handler+0x4>

08001a0c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a10:	bf00      	nop
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr

08001a1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a1e:	bf00      	nop
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a2c:	bf00      	nop
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr

08001a36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a3a:	f000 f99f 	bl	8001d7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a42:	b480      	push	{r7}
 8001a44:	af00      	add	r7, sp, #0
  return 1;
 8001a46:	2301      	movs	r3, #1
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr

08001a52 <_kill>:

int _kill(int pid, int sig)
{
 8001a52:	b580      	push	{r7, lr}
 8001a54:	b082      	sub	sp, #8
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
 8001a5a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a5c:	f002 ff40 	bl	80048e0 <__errno>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2216      	movs	r2, #22
 8001a64:	601a      	str	r2, [r3, #0]
  return -1;
 8001a66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <_exit>:

void _exit (int status)
{
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b082      	sub	sp, #8
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a7a:	f04f 31ff 	mov.w	r1, #4294967295
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff ffe7 	bl	8001a52 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a84:	bf00      	nop
 8001a86:	e7fd      	b.n	8001a84 <_exit+0x12>

08001a88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b086      	sub	sp, #24
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a94:	2300      	movs	r3, #0
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	e00a      	b.n	8001ab0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a9a:	f3af 8000 	nop.w
 8001a9e:	4601      	mov	r1, r0
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	1c5a      	adds	r2, r3, #1
 8001aa4:	60ba      	str	r2, [r7, #8]
 8001aa6:	b2ca      	uxtb	r2, r1
 8001aa8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	3301      	adds	r3, #1
 8001aae:	617b      	str	r3, [r7, #20]
 8001ab0:	697a      	ldr	r2, [r7, #20]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	dbf0      	blt.n	8001a9a <_read+0x12>
  }

  return len;
 8001ab8:	687b      	ldr	r3, [r7, #4]
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3718      	adds	r7, #24
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	b086      	sub	sp, #24
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	60f8      	str	r0, [r7, #12]
 8001aca:	60b9      	str	r1, [r7, #8]
 8001acc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ace:	2300      	movs	r3, #0
 8001ad0:	617b      	str	r3, [r7, #20]
 8001ad2:	e009      	b.n	8001ae8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	1c5a      	adds	r2, r3, #1
 8001ad8:	60ba      	str	r2, [r7, #8]
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff fa19 	bl	8000f14 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	617b      	str	r3, [r7, #20]
 8001ae8:	697a      	ldr	r2, [r7, #20]
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	dbf1      	blt.n	8001ad4 <_write+0x12>
  }
  return len;
 8001af0:	687b      	ldr	r3, [r7, #4]
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3718      	adds	r7, #24
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <_close>:

int _close(int file)
{
 8001afa:	b480      	push	{r7}
 8001afc:	b083      	sub	sp, #12
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	370c      	adds	r7, #12
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b12:	b480      	push	{r7}
 8001b14:	b083      	sub	sp, #12
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
 8001b1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b22:	605a      	str	r2, [r3, #4]
  return 0;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <_isatty>:

int _isatty(int file)
{
 8001b32:	b480      	push	{r7}
 8001b34:	b083      	sub	sp, #12
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b3a:	2301      	movs	r3, #1
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	60f8      	str	r0, [r7, #12]
 8001b50:	60b9      	str	r1, [r7, #8]
 8001b52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
	...

08001b64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b6c:	4a14      	ldr	r2, [pc, #80]	@ (8001bc0 <_sbrk+0x5c>)
 8001b6e:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <_sbrk+0x60>)
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b78:	4b13      	ldr	r3, [pc, #76]	@ (8001bc8 <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d102      	bne.n	8001b86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b80:	4b11      	ldr	r3, [pc, #68]	@ (8001bc8 <_sbrk+0x64>)
 8001b82:	4a12      	ldr	r2, [pc, #72]	@ (8001bcc <_sbrk+0x68>)
 8001b84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b86:	4b10      	ldr	r3, [pc, #64]	@ (8001bc8 <_sbrk+0x64>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d207      	bcs.n	8001ba4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b94:	f002 fea4 	bl	80048e0 <__errno>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	220c      	movs	r2, #12
 8001b9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001ba2:	e009      	b.n	8001bb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ba4:	4b08      	ldr	r3, [pc, #32]	@ (8001bc8 <_sbrk+0x64>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001baa:	4b07      	ldr	r3, [pc, #28]	@ (8001bc8 <_sbrk+0x64>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	4a05      	ldr	r2, [pc, #20]	@ (8001bc8 <_sbrk+0x64>)
 8001bb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	3718      	adds	r7, #24
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20020000 	.word	0x20020000
 8001bc4:	00000400 	.word	0x00000400
 8001bc8:	20000518 	.word	0x20000518
 8001bcc:	200006b8 	.word	0x200006b8

08001bd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bd4:	4b06      	ldr	r3, [pc, #24]	@ (8001bf0 <SystemInit+0x20>)
 8001bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bda:	4a05      	ldr	r2, [pc, #20]	@ (8001bf0 <SystemInit+0x20>)
 8001bdc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001be0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	e000ed00 	.word	0xe000ed00

08001bf4 <HAL_UART_MspInit>:
  /* USER CODE END USART2_Init 2 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b08a      	sub	sp, #40	@ 0x28
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 0314 	add.w	r3, r7, #20
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
 8001c0a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a19      	ldr	r2, [pc, #100]	@ (8001c78 <HAL_UART_MspInit+0x84>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d12b      	bne.n	8001c6e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	613b      	str	r3, [r7, #16]
 8001c1a:	4b18      	ldr	r3, [pc, #96]	@ (8001c7c <HAL_UART_MspInit+0x88>)
 8001c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1e:	4a17      	ldr	r2, [pc, #92]	@ (8001c7c <HAL_UART_MspInit+0x88>)
 8001c20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c26:	4b15      	ldr	r3, [pc, #84]	@ (8001c7c <HAL_UART_MspInit+0x88>)
 8001c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c2e:	613b      	str	r3, [r7, #16]
 8001c30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	4b11      	ldr	r3, [pc, #68]	@ (8001c7c <HAL_UART_MspInit+0x88>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	4a10      	ldr	r2, [pc, #64]	@ (8001c7c <HAL_UART_MspInit+0x88>)
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c42:	4b0e      	ldr	r3, [pc, #56]	@ (8001c7c <HAL_UART_MspInit+0x88>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c4e:	230c      	movs	r3, #12
 8001c50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c52:	2302      	movs	r3, #2
 8001c54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c5e:	2307      	movs	r3, #7
 8001c60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c62:	f107 0314 	add.w	r3, r7, #20
 8001c66:	4619      	mov	r1, r3
 8001c68:	4805      	ldr	r0, [pc, #20]	@ (8001c80 <HAL_UART_MspInit+0x8c>)
 8001c6a:	f000 f9b1 	bl	8001fd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001c6e:	bf00      	nop
 8001c70:	3728      	adds	r7, #40	@ 0x28
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	40004400 	.word	0x40004400
 8001c7c:	40023800 	.word	0x40023800
 8001c80:	40020000 	.word	0x40020000

08001c84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cbc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001c88:	f7ff ffa2 	bl	8001bd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c8c:	480c      	ldr	r0, [pc, #48]	@ (8001cc0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c8e:	490d      	ldr	r1, [pc, #52]	@ (8001cc4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c90:	4a0d      	ldr	r2, [pc, #52]	@ (8001cc8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c94:	e002      	b.n	8001c9c <LoopCopyDataInit>

08001c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c9a:	3304      	adds	r3, #4

08001c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ca0:	d3f9      	bcc.n	8001c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ccc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ca4:	4c0a      	ldr	r4, [pc, #40]	@ (8001cd0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca8:	e001      	b.n	8001cae <LoopFillZerobss>

08001caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cac:	3204      	adds	r2, #4

08001cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cb0:	d3fb      	bcc.n	8001caa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001cb2:	f002 fe1b 	bl	80048ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cb6:	f7ff fc55 	bl	8001564 <main>
  bx  lr    
 8001cba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001cbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cc4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001cc8:	0801ff3c 	.word	0x0801ff3c
  ldr r2, =_sbss
 8001ccc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001cd0:	200006b4 	.word	0x200006b4

08001cd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cd4:	e7fe      	b.n	8001cd4 <ADC_IRQHandler>
	...

08001cd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001cdc:	4b0e      	ldr	r3, [pc, #56]	@ (8001d18 <HAL_Init+0x40>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8001d18 <HAL_Init+0x40>)
 8001ce2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ce6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d18 <HAL_Init+0x40>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a0a      	ldr	r2, [pc, #40]	@ (8001d18 <HAL_Init+0x40>)
 8001cee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cf2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cf4:	4b08      	ldr	r3, [pc, #32]	@ (8001d18 <HAL_Init+0x40>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a07      	ldr	r2, [pc, #28]	@ (8001d18 <HAL_Init+0x40>)
 8001cfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d00:	2003      	movs	r0, #3
 8001d02:	f000 f931 	bl	8001f68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d06:	2000      	movs	r0, #0
 8001d08:	f000 f808 	bl	8001d1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d0c:	f7ff fe42 	bl	8001994 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	40023c00 	.word	0x40023c00

08001d1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b082      	sub	sp, #8
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d24:	4b12      	ldr	r3, [pc, #72]	@ (8001d70 <HAL_InitTick+0x54>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	4b12      	ldr	r3, [pc, #72]	@ (8001d74 <HAL_InitTick+0x58>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	4619      	mov	r1, r3
 8001d2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d32:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f000 f93b 	bl	8001fb6 <HAL_SYSTICK_Config>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e00e      	b.n	8001d68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2b0f      	cmp	r3, #15
 8001d4e:	d80a      	bhi.n	8001d66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d50:	2200      	movs	r2, #0
 8001d52:	6879      	ldr	r1, [r7, #4]
 8001d54:	f04f 30ff 	mov.w	r0, #4294967295
 8001d58:	f000 f911 	bl	8001f7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d5c:	4a06      	ldr	r2, [pc, #24]	@ (8001d78 <HAL_InitTick+0x5c>)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d62:	2300      	movs	r3, #0
 8001d64:	e000      	b.n	8001d68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20000000 	.word	0x20000000
 8001d74:	20000008 	.word	0x20000008
 8001d78:	20000004 	.word	0x20000004

08001d7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d80:	4b06      	ldr	r3, [pc, #24]	@ (8001d9c <HAL_IncTick+0x20>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	461a      	mov	r2, r3
 8001d86:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <HAL_IncTick+0x24>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	4a04      	ldr	r2, [pc, #16]	@ (8001da0 <HAL_IncTick+0x24>)
 8001d8e:	6013      	str	r3, [r2, #0]
}
 8001d90:	bf00      	nop
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	20000008 	.word	0x20000008
 8001da0:	20000564 	.word	0x20000564

08001da4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  return uwTick;
 8001da8:	4b03      	ldr	r3, [pc, #12]	@ (8001db8 <HAL_GetTick+0x14>)
 8001daa:	681b      	ldr	r3, [r3, #0]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	20000564 	.word	0x20000564

08001dbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dc4:	f7ff ffee 	bl	8001da4 <HAL_GetTick>
 8001dc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dd4:	d005      	beq.n	8001de2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e00 <HAL_Delay+0x44>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4413      	add	r3, r2
 8001de0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001de2:	bf00      	nop
 8001de4:	f7ff ffde 	bl	8001da4 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d8f7      	bhi.n	8001de4 <HAL_Delay+0x28>
  {
  }
}
 8001df4:	bf00      	nop
 8001df6:	bf00      	nop
 8001df8:	3710      	adds	r7, #16
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	20000008 	.word	0x20000008

08001e04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f003 0307 	and.w	r3, r3, #7
 8001e12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e14:	4b0c      	ldr	r3, [pc, #48]	@ (8001e48 <__NVIC_SetPriorityGrouping+0x44>)
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e1a:	68ba      	ldr	r2, [r7, #8]
 8001e1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e20:	4013      	ands	r3, r2
 8001e22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e36:	4a04      	ldr	r2, [pc, #16]	@ (8001e48 <__NVIC_SetPriorityGrouping+0x44>)
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	60d3      	str	r3, [r2, #12]
}
 8001e3c:	bf00      	nop
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e50:	4b04      	ldr	r3, [pc, #16]	@ (8001e64 <__NVIC_GetPriorityGrouping+0x18>)
 8001e52:	68db      	ldr	r3, [r3, #12]
 8001e54:	0a1b      	lsrs	r3, r3, #8
 8001e56:	f003 0307 	and.w	r3, r3, #7
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr
 8001e64:	e000ed00 	.word	0xe000ed00

08001e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b083      	sub	sp, #12
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	6039      	str	r1, [r7, #0]
 8001e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	db0a      	blt.n	8001e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	b2da      	uxtb	r2, r3
 8001e80:	490c      	ldr	r1, [pc, #48]	@ (8001eb4 <__NVIC_SetPriority+0x4c>)
 8001e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e86:	0112      	lsls	r2, r2, #4
 8001e88:	b2d2      	uxtb	r2, r2
 8001e8a:	440b      	add	r3, r1
 8001e8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e90:	e00a      	b.n	8001ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	b2da      	uxtb	r2, r3
 8001e96:	4908      	ldr	r1, [pc, #32]	@ (8001eb8 <__NVIC_SetPriority+0x50>)
 8001e98:	79fb      	ldrb	r3, [r7, #7]
 8001e9a:	f003 030f 	and.w	r3, r3, #15
 8001e9e:	3b04      	subs	r3, #4
 8001ea0:	0112      	lsls	r2, r2, #4
 8001ea2:	b2d2      	uxtb	r2, r2
 8001ea4:	440b      	add	r3, r1
 8001ea6:	761a      	strb	r2, [r3, #24]
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr
 8001eb4:	e000e100 	.word	0xe000e100
 8001eb8:	e000ed00 	.word	0xe000ed00

08001ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b089      	sub	sp, #36	@ 0x24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	60f8      	str	r0, [r7, #12]
 8001ec4:	60b9      	str	r1, [r7, #8]
 8001ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f003 0307 	and.w	r3, r3, #7
 8001ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	f1c3 0307 	rsb	r3, r3, #7
 8001ed6:	2b04      	cmp	r3, #4
 8001ed8:	bf28      	it	cs
 8001eda:	2304      	movcs	r3, #4
 8001edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	3304      	adds	r3, #4
 8001ee2:	2b06      	cmp	r3, #6
 8001ee4:	d902      	bls.n	8001eec <NVIC_EncodePriority+0x30>
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	3b03      	subs	r3, #3
 8001eea:	e000      	b.n	8001eee <NVIC_EncodePriority+0x32>
 8001eec:	2300      	movs	r3, #0
 8001eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8001efa:	43da      	mvns	r2, r3
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	401a      	ands	r2, r3
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f04:	f04f 31ff 	mov.w	r1, #4294967295
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f0e:	43d9      	mvns	r1, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f14:	4313      	orrs	r3, r2
         );
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3724      	adds	r7, #36	@ 0x24
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
	...

08001f24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f34:	d301      	bcc.n	8001f3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f36:	2301      	movs	r3, #1
 8001f38:	e00f      	b.n	8001f5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f64 <SysTick_Config+0x40>)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	3b01      	subs	r3, #1
 8001f40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f42:	210f      	movs	r1, #15
 8001f44:	f04f 30ff 	mov.w	r0, #4294967295
 8001f48:	f7ff ff8e 	bl	8001e68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f4c:	4b05      	ldr	r3, [pc, #20]	@ (8001f64 <SysTick_Config+0x40>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f52:	4b04      	ldr	r3, [pc, #16]	@ (8001f64 <SysTick_Config+0x40>)
 8001f54:	2207      	movs	r2, #7
 8001f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	e000e010 	.word	0xe000e010

08001f68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f7ff ff47 	bl	8001e04 <__NVIC_SetPriorityGrouping>
}
 8001f76:	bf00      	nop
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}

08001f7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f7e:	b580      	push	{r7, lr}
 8001f80:	b086      	sub	sp, #24
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	4603      	mov	r3, r0
 8001f86:	60b9      	str	r1, [r7, #8]
 8001f88:	607a      	str	r2, [r7, #4]
 8001f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f90:	f7ff ff5c 	bl	8001e4c <__NVIC_GetPriorityGrouping>
 8001f94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f96:	687a      	ldr	r2, [r7, #4]
 8001f98:	68b9      	ldr	r1, [r7, #8]
 8001f9a:	6978      	ldr	r0, [r7, #20]
 8001f9c:	f7ff ff8e 	bl	8001ebc <NVIC_EncodePriority>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fa6:	4611      	mov	r1, r2
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff ff5d 	bl	8001e68 <__NVIC_SetPriority>
}
 8001fae:	bf00      	nop
 8001fb0:	3718      	adds	r7, #24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}

08001fb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b082      	sub	sp, #8
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f7ff ffb0 	bl	8001f24 <SysTick_Config>
 8001fc4:	4603      	mov	r3, r0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
	...

08001fd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b089      	sub	sp, #36	@ 0x24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61fb      	str	r3, [r7, #28]
 8001fea:	e165      	b.n	80022b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fec:	2201      	movs	r2, #1
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	697a      	ldr	r2, [r7, #20]
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002000:	693a      	ldr	r2, [r7, #16]
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	429a      	cmp	r2, r3
 8002006:	f040 8154 	bne.w	80022b2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f003 0303 	and.w	r3, r3, #3
 8002012:	2b01      	cmp	r3, #1
 8002014:	d005      	beq.n	8002022 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800201e:	2b02      	cmp	r3, #2
 8002020:	d130      	bne.n	8002084 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002028:	69fb      	ldr	r3, [r7, #28]
 800202a:	005b      	lsls	r3, r3, #1
 800202c:	2203      	movs	r2, #3
 800202e:	fa02 f303 	lsl.w	r3, r2, r3
 8002032:	43db      	mvns	r3, r3
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	4013      	ands	r3, r2
 8002038:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	68da      	ldr	r2, [r3, #12]
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	fa02 f303 	lsl.w	r3, r2, r3
 8002046:	69ba      	ldr	r2, [r7, #24]
 8002048:	4313      	orrs	r3, r2
 800204a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	69ba      	ldr	r2, [r7, #24]
 8002050:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002058:	2201      	movs	r2, #1
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	43db      	mvns	r3, r3
 8002062:	69ba      	ldr	r2, [r7, #24]
 8002064:	4013      	ands	r3, r2
 8002066:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	091b      	lsrs	r3, r3, #4
 800206e:	f003 0201 	and.w	r2, r3, #1
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	fa02 f303 	lsl.w	r3, r2, r3
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	4313      	orrs	r3, r2
 800207c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f003 0303 	and.w	r3, r3, #3
 800208c:	2b03      	cmp	r3, #3
 800208e:	d017      	beq.n	80020c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	2203      	movs	r2, #3
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	43db      	mvns	r3, r3
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	4013      	ands	r3, r2
 80020a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	689a      	ldr	r2, [r3, #8]
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	005b      	lsls	r3, r3, #1
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f003 0303 	and.w	r3, r3, #3
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d123      	bne.n	8002114 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	08da      	lsrs	r2, r3, #3
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3208      	adds	r2, #8
 80020d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	f003 0307 	and.w	r3, r3, #7
 80020e0:	009b      	lsls	r3, r3, #2
 80020e2:	220f      	movs	r2, #15
 80020e4:	fa02 f303 	lsl.w	r3, r2, r3
 80020e8:	43db      	mvns	r3, r3
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	4013      	ands	r3, r2
 80020ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	691a      	ldr	r2, [r3, #16]
 80020f4:	69fb      	ldr	r3, [r7, #28]
 80020f6:	f003 0307 	and.w	r3, r3, #7
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4313      	orrs	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	08da      	lsrs	r2, r3, #3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	3208      	adds	r2, #8
 800210e:	69b9      	ldr	r1, [r7, #24]
 8002110:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	005b      	lsls	r3, r3, #1
 800211e:	2203      	movs	r2, #3
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	69ba      	ldr	r2, [r7, #24]
 8002128:	4013      	ands	r3, r2
 800212a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	f003 0203 	and.w	r2, r3, #3
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	4313      	orrs	r3, r2
 8002140:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002150:	2b00      	cmp	r3, #0
 8002152:	f000 80ae 	beq.w	80022b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	60fb      	str	r3, [r7, #12]
 800215a:	4b5d      	ldr	r3, [pc, #372]	@ (80022d0 <HAL_GPIO_Init+0x300>)
 800215c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215e:	4a5c      	ldr	r2, [pc, #368]	@ (80022d0 <HAL_GPIO_Init+0x300>)
 8002160:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002164:	6453      	str	r3, [r2, #68]	@ 0x44
 8002166:	4b5a      	ldr	r3, [pc, #360]	@ (80022d0 <HAL_GPIO_Init+0x300>)
 8002168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002172:	4a58      	ldr	r2, [pc, #352]	@ (80022d4 <HAL_GPIO_Init+0x304>)
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	089b      	lsrs	r3, r3, #2
 8002178:	3302      	adds	r3, #2
 800217a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800217e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002180:	69fb      	ldr	r3, [r7, #28]
 8002182:	f003 0303 	and.w	r3, r3, #3
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	220f      	movs	r2, #15
 800218a:	fa02 f303 	lsl.w	r3, r2, r3
 800218e:	43db      	mvns	r3, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4013      	ands	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a4f      	ldr	r2, [pc, #316]	@ (80022d8 <HAL_GPIO_Init+0x308>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d025      	beq.n	80021ea <HAL_GPIO_Init+0x21a>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4a4e      	ldr	r2, [pc, #312]	@ (80022dc <HAL_GPIO_Init+0x30c>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d01f      	beq.n	80021e6 <HAL_GPIO_Init+0x216>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4a4d      	ldr	r2, [pc, #308]	@ (80022e0 <HAL_GPIO_Init+0x310>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d019      	beq.n	80021e2 <HAL_GPIO_Init+0x212>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	4a4c      	ldr	r2, [pc, #304]	@ (80022e4 <HAL_GPIO_Init+0x314>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d013      	beq.n	80021de <HAL_GPIO_Init+0x20e>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	4a4b      	ldr	r2, [pc, #300]	@ (80022e8 <HAL_GPIO_Init+0x318>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d00d      	beq.n	80021da <HAL_GPIO_Init+0x20a>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4a4a      	ldr	r2, [pc, #296]	@ (80022ec <HAL_GPIO_Init+0x31c>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d007      	beq.n	80021d6 <HAL_GPIO_Init+0x206>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a49      	ldr	r2, [pc, #292]	@ (80022f0 <HAL_GPIO_Init+0x320>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d101      	bne.n	80021d2 <HAL_GPIO_Init+0x202>
 80021ce:	2306      	movs	r3, #6
 80021d0:	e00c      	b.n	80021ec <HAL_GPIO_Init+0x21c>
 80021d2:	2307      	movs	r3, #7
 80021d4:	e00a      	b.n	80021ec <HAL_GPIO_Init+0x21c>
 80021d6:	2305      	movs	r3, #5
 80021d8:	e008      	b.n	80021ec <HAL_GPIO_Init+0x21c>
 80021da:	2304      	movs	r3, #4
 80021dc:	e006      	b.n	80021ec <HAL_GPIO_Init+0x21c>
 80021de:	2303      	movs	r3, #3
 80021e0:	e004      	b.n	80021ec <HAL_GPIO_Init+0x21c>
 80021e2:	2302      	movs	r3, #2
 80021e4:	e002      	b.n	80021ec <HAL_GPIO_Init+0x21c>
 80021e6:	2301      	movs	r3, #1
 80021e8:	e000      	b.n	80021ec <HAL_GPIO_Init+0x21c>
 80021ea:	2300      	movs	r3, #0
 80021ec:	69fa      	ldr	r2, [r7, #28]
 80021ee:	f002 0203 	and.w	r2, r2, #3
 80021f2:	0092      	lsls	r2, r2, #2
 80021f4:	4093      	lsls	r3, r2
 80021f6:	69ba      	ldr	r2, [r7, #24]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021fc:	4935      	ldr	r1, [pc, #212]	@ (80022d4 <HAL_GPIO_Init+0x304>)
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	089b      	lsrs	r3, r3, #2
 8002202:	3302      	adds	r3, #2
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800220a:	4b3a      	ldr	r3, [pc, #232]	@ (80022f4 <HAL_GPIO_Init+0x324>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	43db      	mvns	r3, r3
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4013      	ands	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d003      	beq.n	800222e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	4313      	orrs	r3, r2
 800222c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800222e:	4a31      	ldr	r2, [pc, #196]	@ (80022f4 <HAL_GPIO_Init+0x324>)
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002234:	4b2f      	ldr	r3, [pc, #188]	@ (80022f4 <HAL_GPIO_Init+0x324>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800223a:	693b      	ldr	r3, [r7, #16]
 800223c:	43db      	mvns	r3, r3
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	4013      	ands	r3, r2
 8002242:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d003      	beq.n	8002258 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	4313      	orrs	r3, r2
 8002256:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002258:	4a26      	ldr	r2, [pc, #152]	@ (80022f4 <HAL_GPIO_Init+0x324>)
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800225e:	4b25      	ldr	r3, [pc, #148]	@ (80022f4 <HAL_GPIO_Init+0x324>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002264:	693b      	ldr	r3, [r7, #16]
 8002266:	43db      	mvns	r3, r3
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	4013      	ands	r3, r2
 800226c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d003      	beq.n	8002282 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800227a:	69ba      	ldr	r2, [r7, #24]
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	4313      	orrs	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002282:	4a1c      	ldr	r2, [pc, #112]	@ (80022f4 <HAL_GPIO_Init+0x324>)
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002288:	4b1a      	ldr	r3, [pc, #104]	@ (80022f4 <HAL_GPIO_Init+0x324>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	43db      	mvns	r3, r3
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4013      	ands	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d003      	beq.n	80022ac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80022a4:	69ba      	ldr	r2, [r7, #24]
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022ac:	4a11      	ldr	r2, [pc, #68]	@ (80022f4 <HAL_GPIO_Init+0x324>)
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022b2:	69fb      	ldr	r3, [r7, #28]
 80022b4:	3301      	adds	r3, #1
 80022b6:	61fb      	str	r3, [r7, #28]
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	2b0f      	cmp	r3, #15
 80022bc:	f67f ae96 	bls.w	8001fec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022c0:	bf00      	nop
 80022c2:	bf00      	nop
 80022c4:	3724      	adds	r7, #36	@ 0x24
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	40023800 	.word	0x40023800
 80022d4:	40013800 	.word	0x40013800
 80022d8:	40020000 	.word	0x40020000
 80022dc:	40020400 	.word	0x40020400
 80022e0:	40020800 	.word	0x40020800
 80022e4:	40020c00 	.word	0x40020c00
 80022e8:	40021000 	.word	0x40021000
 80022ec:	40021400 	.word	0x40021400
 80022f0:	40021800 	.word	0x40021800
 80022f4:	40013c00 	.word	0x40013c00

080022f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	460b      	mov	r3, r1
 8002302:	807b      	strh	r3, [r7, #2]
 8002304:	4613      	mov	r3, r2
 8002306:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002308:	787b      	ldrb	r3, [r7, #1]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800230e:	887a      	ldrh	r2, [r7, #2]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002314:	e003      	b.n	800231e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002316:	887b      	ldrh	r3, [r7, #2]
 8002318:	041a      	lsls	r2, r3, #16
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	619a      	str	r2, [r3, #24]
}
 800231e:	bf00      	nop
 8002320:	370c      	adds	r7, #12
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr

0800232a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800232a:	b480      	push	{r7}
 800232c:	b085      	sub	sp, #20
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
 8002332:	460b      	mov	r3, r1
 8002334:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800233c:	887a      	ldrh	r2, [r7, #2]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	4013      	ands	r3, r2
 8002342:	041a      	lsls	r2, r3, #16
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	43d9      	mvns	r1, r3
 8002348:	887b      	ldrh	r3, [r7, #2]
 800234a:	400b      	ands	r3, r1
 800234c:	431a      	orrs	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	619a      	str	r2, [r3, #24]
}
 8002352:	bf00      	nop
 8002354:	3714      	adds	r7, #20
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
	...

08002360 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002366:	2300      	movs	r3, #0
 8002368:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800236a:	2300      	movs	r3, #0
 800236c:	603b      	str	r3, [r7, #0]
 800236e:	4b20      	ldr	r3, [pc, #128]	@ (80023f0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002372:	4a1f      	ldr	r2, [pc, #124]	@ (80023f0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002378:	6413      	str	r3, [r2, #64]	@ 0x40
 800237a:	4b1d      	ldr	r3, [pc, #116]	@ (80023f0 <HAL_PWREx_EnableOverDrive+0x90>)
 800237c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002382:	603b      	str	r3, [r7, #0]
 8002384:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002386:	4b1b      	ldr	r3, [pc, #108]	@ (80023f4 <HAL_PWREx_EnableOverDrive+0x94>)
 8002388:	2201      	movs	r2, #1
 800238a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800238c:	f7ff fd0a 	bl	8001da4 <HAL_GetTick>
 8002390:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002392:	e009      	b.n	80023a8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002394:	f7ff fd06 	bl	8001da4 <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023a2:	d901      	bls.n	80023a8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80023a4:	2303      	movs	r3, #3
 80023a6:	e01f      	b.n	80023e8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80023a8:	4b13      	ldr	r3, [pc, #76]	@ (80023f8 <HAL_PWREx_EnableOverDrive+0x98>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023b4:	d1ee      	bne.n	8002394 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80023b6:	4b11      	ldr	r3, [pc, #68]	@ (80023fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80023b8:	2201      	movs	r2, #1
 80023ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023bc:	f7ff fcf2 	bl	8001da4 <HAL_GetTick>
 80023c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80023c2:	e009      	b.n	80023d8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80023c4:	f7ff fcee 	bl	8001da4 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80023d2:	d901      	bls.n	80023d8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e007      	b.n	80023e8 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80023d8:	4b07      	ldr	r3, [pc, #28]	@ (80023f8 <HAL_PWREx_EnableOverDrive+0x98>)
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80023e4:	d1ee      	bne.n	80023c4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	40023800 	.word	0x40023800
 80023f4:	420e0040 	.word	0x420e0040
 80023f8:	40007000 	.word	0x40007000
 80023fc:	420e0044 	.word	0x420e0044

08002400 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d101      	bne.n	8002414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002410:	2301      	movs	r3, #1
 8002412:	e0cc      	b.n	80025ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002414:	4b68      	ldr	r3, [pc, #416]	@ (80025b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 030f 	and.w	r3, r3, #15
 800241c:	683a      	ldr	r2, [r7, #0]
 800241e:	429a      	cmp	r2, r3
 8002420:	d90c      	bls.n	800243c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002422:	4b65      	ldr	r3, [pc, #404]	@ (80025b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002424:	683a      	ldr	r2, [r7, #0]
 8002426:	b2d2      	uxtb	r2, r2
 8002428:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800242a:	4b63      	ldr	r3, [pc, #396]	@ (80025b8 <HAL_RCC_ClockConfig+0x1b8>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 030f 	and.w	r3, r3, #15
 8002432:	683a      	ldr	r2, [r7, #0]
 8002434:	429a      	cmp	r2, r3
 8002436:	d001      	beq.n	800243c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e0b8      	b.n	80025ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d020      	beq.n	800248a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f003 0304 	and.w	r3, r3, #4
 8002450:	2b00      	cmp	r3, #0
 8002452:	d005      	beq.n	8002460 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002454:	4b59      	ldr	r3, [pc, #356]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	4a58      	ldr	r2, [pc, #352]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 800245a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800245e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0308 	and.w	r3, r3, #8
 8002468:	2b00      	cmp	r3, #0
 800246a:	d005      	beq.n	8002478 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800246c:	4b53      	ldr	r3, [pc, #332]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	4a52      	ldr	r2, [pc, #328]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 8002472:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002476:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002478:	4b50      	ldr	r3, [pc, #320]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	494d      	ldr	r1, [pc, #308]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 8002486:	4313      	orrs	r3, r2
 8002488:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	2b00      	cmp	r3, #0
 8002494:	d044      	beq.n	8002520 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	2b01      	cmp	r3, #1
 800249c:	d107      	bne.n	80024ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800249e:	4b47      	ldr	r3, [pc, #284]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d119      	bne.n	80024de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e07f      	b.n	80025ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d003      	beq.n	80024be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80024ba:	2b03      	cmp	r3, #3
 80024bc:	d107      	bne.n	80024ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024be:	4b3f      	ldr	r3, [pc, #252]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d109      	bne.n	80024de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e06f      	b.n	80025ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024ce:	4b3b      	ldr	r3, [pc, #236]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d101      	bne.n	80024de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e067      	b.n	80025ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024de:	4b37      	ldr	r3, [pc, #220]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 80024e0:	689b      	ldr	r3, [r3, #8]
 80024e2:	f023 0203 	bic.w	r2, r3, #3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	4934      	ldr	r1, [pc, #208]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 80024ec:	4313      	orrs	r3, r2
 80024ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024f0:	f7ff fc58 	bl	8001da4 <HAL_GetTick>
 80024f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024f6:	e00a      	b.n	800250e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024f8:	f7ff fc54 	bl	8001da4 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002506:	4293      	cmp	r3, r2
 8002508:	d901      	bls.n	800250e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e04f      	b.n	80025ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800250e:	4b2b      	ldr	r3, [pc, #172]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f003 020c 	and.w	r2, r3, #12
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	429a      	cmp	r2, r3
 800251e:	d1eb      	bne.n	80024f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002520:	4b25      	ldr	r3, [pc, #148]	@ (80025b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f003 030f 	and.w	r3, r3, #15
 8002528:	683a      	ldr	r2, [r7, #0]
 800252a:	429a      	cmp	r2, r3
 800252c:	d20c      	bcs.n	8002548 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800252e:	4b22      	ldr	r3, [pc, #136]	@ (80025b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002530:	683a      	ldr	r2, [r7, #0]
 8002532:	b2d2      	uxtb	r2, r2
 8002534:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002536:	4b20      	ldr	r3, [pc, #128]	@ (80025b8 <HAL_RCC_ClockConfig+0x1b8>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 030f 	and.w	r3, r3, #15
 800253e:	683a      	ldr	r2, [r7, #0]
 8002540:	429a      	cmp	r2, r3
 8002542:	d001      	beq.n	8002548 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e032      	b.n	80025ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0304 	and.w	r3, r3, #4
 8002550:	2b00      	cmp	r3, #0
 8002552:	d008      	beq.n	8002566 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002554:	4b19      	ldr	r3, [pc, #100]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	4916      	ldr	r1, [pc, #88]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 8002562:	4313      	orrs	r3, r2
 8002564:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0308 	and.w	r3, r3, #8
 800256e:	2b00      	cmp	r3, #0
 8002570:	d009      	beq.n	8002586 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002572:	4b12      	ldr	r3, [pc, #72]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	691b      	ldr	r3, [r3, #16]
 800257e:	00db      	lsls	r3, r3, #3
 8002580:	490e      	ldr	r1, [pc, #56]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 8002582:	4313      	orrs	r3, r2
 8002584:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002586:	f000 f855 	bl	8002634 <HAL_RCC_GetSysClockFreq>
 800258a:	4602      	mov	r2, r0
 800258c:	4b0b      	ldr	r3, [pc, #44]	@ (80025bc <HAL_RCC_ClockConfig+0x1bc>)
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	091b      	lsrs	r3, r3, #4
 8002592:	f003 030f 	and.w	r3, r3, #15
 8002596:	490a      	ldr	r1, [pc, #40]	@ (80025c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002598:	5ccb      	ldrb	r3, [r1, r3]
 800259a:	fa22 f303 	lsr.w	r3, r2, r3
 800259e:	4a09      	ldr	r2, [pc, #36]	@ (80025c4 <HAL_RCC_ClockConfig+0x1c4>)
 80025a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80025a2:	4b09      	ldr	r3, [pc, #36]	@ (80025c8 <HAL_RCC_ClockConfig+0x1c8>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff fbb8 	bl	8001d1c <HAL_InitTick>

  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	40023c00 	.word	0x40023c00
 80025bc:	40023800 	.word	0x40023800
 80025c0:	0801fb84 	.word	0x0801fb84
 80025c4:	20000000 	.word	0x20000000
 80025c8:	20000004 	.word	0x20000004

080025cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025d0:	4b03      	ldr	r3, [pc, #12]	@ (80025e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80025d2:	681b      	ldr	r3, [r3, #0]
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	20000000 	.word	0x20000000

080025e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80025e8:	f7ff fff0 	bl	80025cc <HAL_RCC_GetHCLKFreq>
 80025ec:	4602      	mov	r2, r0
 80025ee:	4b05      	ldr	r3, [pc, #20]	@ (8002604 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	0a9b      	lsrs	r3, r3, #10
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	4903      	ldr	r1, [pc, #12]	@ (8002608 <HAL_RCC_GetPCLK1Freq+0x24>)
 80025fa:	5ccb      	ldrb	r3, [r1, r3]
 80025fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002600:	4618      	mov	r0, r3
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40023800 	.word	0x40023800
 8002608:	0801fb94 	.word	0x0801fb94

0800260c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002610:	f7ff ffdc 	bl	80025cc <HAL_RCC_GetHCLKFreq>
 8002614:	4602      	mov	r2, r0
 8002616:	4b05      	ldr	r3, [pc, #20]	@ (800262c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	0b5b      	lsrs	r3, r3, #13
 800261c:	f003 0307 	and.w	r3, r3, #7
 8002620:	4903      	ldr	r1, [pc, #12]	@ (8002630 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002622:	5ccb      	ldrb	r3, [r1, r3]
 8002624:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002628:	4618      	mov	r0, r3
 800262a:	bd80      	pop	{r7, pc}
 800262c:	40023800 	.word	0x40023800
 8002630:	0801fb94 	.word	0x0801fb94

08002634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002634:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002638:	b0ae      	sub	sp, #184	@ 0xb8
 800263a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800263c:	2300      	movs	r3, #0
 800263e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002642:	2300      	movs	r3, #0
 8002644:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002648:	2300      	movs	r3, #0
 800264a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800264e:	2300      	movs	r3, #0
 8002650:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002654:	2300      	movs	r3, #0
 8002656:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800265a:	4bcb      	ldr	r3, [pc, #812]	@ (8002988 <HAL_RCC_GetSysClockFreq+0x354>)
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f003 030c 	and.w	r3, r3, #12
 8002662:	2b0c      	cmp	r3, #12
 8002664:	f200 8206 	bhi.w	8002a74 <HAL_RCC_GetSysClockFreq+0x440>
 8002668:	a201      	add	r2, pc, #4	@ (adr r2, 8002670 <HAL_RCC_GetSysClockFreq+0x3c>)
 800266a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800266e:	bf00      	nop
 8002670:	080026a5 	.word	0x080026a5
 8002674:	08002a75 	.word	0x08002a75
 8002678:	08002a75 	.word	0x08002a75
 800267c:	08002a75 	.word	0x08002a75
 8002680:	080026ad 	.word	0x080026ad
 8002684:	08002a75 	.word	0x08002a75
 8002688:	08002a75 	.word	0x08002a75
 800268c:	08002a75 	.word	0x08002a75
 8002690:	080026b5 	.word	0x080026b5
 8002694:	08002a75 	.word	0x08002a75
 8002698:	08002a75 	.word	0x08002a75
 800269c:	08002a75 	.word	0x08002a75
 80026a0:	080028a5 	.word	0x080028a5
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026a4:	4bb9      	ldr	r3, [pc, #740]	@ (800298c <HAL_RCC_GetSysClockFreq+0x358>)
 80026a6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80026aa:	e1e7      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026ac:	4bb8      	ldr	r3, [pc, #736]	@ (8002990 <HAL_RCC_GetSysClockFreq+0x35c>)
 80026ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80026b2:	e1e3      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026b4:	4bb4      	ldr	r3, [pc, #720]	@ (8002988 <HAL_RCC_GetSysClockFreq+0x354>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80026bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026c0:	4bb1      	ldr	r3, [pc, #708]	@ (8002988 <HAL_RCC_GetSysClockFreq+0x354>)
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d071      	beq.n	80027b0 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026cc:	4bae      	ldr	r3, [pc, #696]	@ (8002988 <HAL_RCC_GetSysClockFreq+0x354>)
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	099b      	lsrs	r3, r3, #6
 80026d2:	2200      	movs	r2, #0
 80026d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80026d8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80026dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80026e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80026e8:	2300      	movs	r3, #0
 80026ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80026ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80026f2:	4622      	mov	r2, r4
 80026f4:	462b      	mov	r3, r5
 80026f6:	f04f 0000 	mov.w	r0, #0
 80026fa:	f04f 0100 	mov.w	r1, #0
 80026fe:	0159      	lsls	r1, r3, #5
 8002700:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002704:	0150      	lsls	r0, r2, #5
 8002706:	4602      	mov	r2, r0
 8002708:	460b      	mov	r3, r1
 800270a:	4621      	mov	r1, r4
 800270c:	1a51      	subs	r1, r2, r1
 800270e:	6439      	str	r1, [r7, #64]	@ 0x40
 8002710:	4629      	mov	r1, r5
 8002712:	eb63 0301 	sbc.w	r3, r3, r1
 8002716:	647b      	str	r3, [r7, #68]	@ 0x44
 8002718:	f04f 0200 	mov.w	r2, #0
 800271c:	f04f 0300 	mov.w	r3, #0
 8002720:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002724:	4649      	mov	r1, r9
 8002726:	018b      	lsls	r3, r1, #6
 8002728:	4641      	mov	r1, r8
 800272a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800272e:	4641      	mov	r1, r8
 8002730:	018a      	lsls	r2, r1, #6
 8002732:	4641      	mov	r1, r8
 8002734:	1a51      	subs	r1, r2, r1
 8002736:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002738:	4649      	mov	r1, r9
 800273a:	eb63 0301 	sbc.w	r3, r3, r1
 800273e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	f04f 0300 	mov.w	r3, #0
 8002748:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 800274c:	4649      	mov	r1, r9
 800274e:	00cb      	lsls	r3, r1, #3
 8002750:	4641      	mov	r1, r8
 8002752:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002756:	4641      	mov	r1, r8
 8002758:	00ca      	lsls	r2, r1, #3
 800275a:	4610      	mov	r0, r2
 800275c:	4619      	mov	r1, r3
 800275e:	4603      	mov	r3, r0
 8002760:	4622      	mov	r2, r4
 8002762:	189b      	adds	r3, r3, r2
 8002764:	633b      	str	r3, [r7, #48]	@ 0x30
 8002766:	462b      	mov	r3, r5
 8002768:	460a      	mov	r2, r1
 800276a:	eb42 0303 	adc.w	r3, r2, r3
 800276e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002770:	f04f 0200 	mov.w	r2, #0
 8002774:	f04f 0300 	mov.w	r3, #0
 8002778:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800277c:	4629      	mov	r1, r5
 800277e:	024b      	lsls	r3, r1, #9
 8002780:	4621      	mov	r1, r4
 8002782:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002786:	4621      	mov	r1, r4
 8002788:	024a      	lsls	r2, r1, #9
 800278a:	4610      	mov	r0, r2
 800278c:	4619      	mov	r1, r3
 800278e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002792:	2200      	movs	r2, #0
 8002794:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002798:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800279c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80027a0:	f7fe fa22 	bl	8000be8 <__aeabi_uldivmod>
 80027a4:	4602      	mov	r2, r0
 80027a6:	460b      	mov	r3, r1
 80027a8:	4613      	mov	r3, r2
 80027aa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80027ae:	e067      	b.n	8002880 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027b0:	4b75      	ldr	r3, [pc, #468]	@ (8002988 <HAL_RCC_GetSysClockFreq+0x354>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	099b      	lsrs	r3, r3, #6
 80027b6:	2200      	movs	r2, #0
 80027b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80027bc:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80027c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80027c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80027ca:	2300      	movs	r3, #0
 80027cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80027ce:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80027d2:	4622      	mov	r2, r4
 80027d4:	462b      	mov	r3, r5
 80027d6:	f04f 0000 	mov.w	r0, #0
 80027da:	f04f 0100 	mov.w	r1, #0
 80027de:	0159      	lsls	r1, r3, #5
 80027e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027e4:	0150      	lsls	r0, r2, #5
 80027e6:	4602      	mov	r2, r0
 80027e8:	460b      	mov	r3, r1
 80027ea:	4621      	mov	r1, r4
 80027ec:	1a51      	subs	r1, r2, r1
 80027ee:	62b9      	str	r1, [r7, #40]	@ 0x28
 80027f0:	4629      	mov	r1, r5
 80027f2:	eb63 0301 	sbc.w	r3, r3, r1
 80027f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80027f8:	f04f 0200 	mov.w	r2, #0
 80027fc:	f04f 0300 	mov.w	r3, #0
 8002800:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002804:	4649      	mov	r1, r9
 8002806:	018b      	lsls	r3, r1, #6
 8002808:	4641      	mov	r1, r8
 800280a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800280e:	4641      	mov	r1, r8
 8002810:	018a      	lsls	r2, r1, #6
 8002812:	4641      	mov	r1, r8
 8002814:	ebb2 0a01 	subs.w	sl, r2, r1
 8002818:	4649      	mov	r1, r9
 800281a:	eb63 0b01 	sbc.w	fp, r3, r1
 800281e:	f04f 0200 	mov.w	r2, #0
 8002822:	f04f 0300 	mov.w	r3, #0
 8002826:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800282a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800282e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002832:	4692      	mov	sl, r2
 8002834:	469b      	mov	fp, r3
 8002836:	4623      	mov	r3, r4
 8002838:	eb1a 0303 	adds.w	r3, sl, r3
 800283c:	623b      	str	r3, [r7, #32]
 800283e:	462b      	mov	r3, r5
 8002840:	eb4b 0303 	adc.w	r3, fp, r3
 8002844:	627b      	str	r3, [r7, #36]	@ 0x24
 8002846:	f04f 0200 	mov.w	r2, #0
 800284a:	f04f 0300 	mov.w	r3, #0
 800284e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002852:	4629      	mov	r1, r5
 8002854:	028b      	lsls	r3, r1, #10
 8002856:	4621      	mov	r1, r4
 8002858:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800285c:	4621      	mov	r1, r4
 800285e:	028a      	lsls	r2, r1, #10
 8002860:	4610      	mov	r0, r2
 8002862:	4619      	mov	r1, r3
 8002864:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002868:	2200      	movs	r2, #0
 800286a:	673b      	str	r3, [r7, #112]	@ 0x70
 800286c:	677a      	str	r2, [r7, #116]	@ 0x74
 800286e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002872:	f7fe f9b9 	bl	8000be8 <__aeabi_uldivmod>
 8002876:	4602      	mov	r2, r0
 8002878:	460b      	mov	r3, r1
 800287a:	4613      	mov	r3, r2
 800287c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002880:	4b41      	ldr	r3, [pc, #260]	@ (8002988 <HAL_RCC_GetSysClockFreq+0x354>)
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	0c1b      	lsrs	r3, r3, #16
 8002886:	f003 0303 	and.w	r3, r3, #3
 800288a:	3301      	adds	r3, #1
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002892:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002896:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800289a:	fbb2 f3f3 	udiv	r3, r2, r3
 800289e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80028a2:	e0eb      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80028a4:	4b38      	ldr	r3, [pc, #224]	@ (8002988 <HAL_RCC_GetSysClockFreq+0x354>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80028b0:	4b35      	ldr	r3, [pc, #212]	@ (8002988 <HAL_RCC_GetSysClockFreq+0x354>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d06b      	beq.n	8002994 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028bc:	4b32      	ldr	r3, [pc, #200]	@ (8002988 <HAL_RCC_GetSysClockFreq+0x354>)
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	099b      	lsrs	r3, r3, #6
 80028c2:	2200      	movs	r2, #0
 80028c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80028c6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80028c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80028ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80028d0:	2300      	movs	r3, #0
 80028d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80028d4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80028d8:	4622      	mov	r2, r4
 80028da:	462b      	mov	r3, r5
 80028dc:	f04f 0000 	mov.w	r0, #0
 80028e0:	f04f 0100 	mov.w	r1, #0
 80028e4:	0159      	lsls	r1, r3, #5
 80028e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028ea:	0150      	lsls	r0, r2, #5
 80028ec:	4602      	mov	r2, r0
 80028ee:	460b      	mov	r3, r1
 80028f0:	4621      	mov	r1, r4
 80028f2:	1a51      	subs	r1, r2, r1
 80028f4:	61b9      	str	r1, [r7, #24]
 80028f6:	4629      	mov	r1, r5
 80028f8:	eb63 0301 	sbc.w	r3, r3, r1
 80028fc:	61fb      	str	r3, [r7, #28]
 80028fe:	f04f 0200 	mov.w	r2, #0
 8002902:	f04f 0300 	mov.w	r3, #0
 8002906:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800290a:	4659      	mov	r1, fp
 800290c:	018b      	lsls	r3, r1, #6
 800290e:	4651      	mov	r1, sl
 8002910:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002914:	4651      	mov	r1, sl
 8002916:	018a      	lsls	r2, r1, #6
 8002918:	4651      	mov	r1, sl
 800291a:	ebb2 0801 	subs.w	r8, r2, r1
 800291e:	4659      	mov	r1, fp
 8002920:	eb63 0901 	sbc.w	r9, r3, r1
 8002924:	f04f 0200 	mov.w	r2, #0
 8002928:	f04f 0300 	mov.w	r3, #0
 800292c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002930:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002934:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002938:	4690      	mov	r8, r2
 800293a:	4699      	mov	r9, r3
 800293c:	4623      	mov	r3, r4
 800293e:	eb18 0303 	adds.w	r3, r8, r3
 8002942:	613b      	str	r3, [r7, #16]
 8002944:	462b      	mov	r3, r5
 8002946:	eb49 0303 	adc.w	r3, r9, r3
 800294a:	617b      	str	r3, [r7, #20]
 800294c:	f04f 0200 	mov.w	r2, #0
 8002950:	f04f 0300 	mov.w	r3, #0
 8002954:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002958:	4629      	mov	r1, r5
 800295a:	024b      	lsls	r3, r1, #9
 800295c:	4621      	mov	r1, r4
 800295e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002962:	4621      	mov	r1, r4
 8002964:	024a      	lsls	r2, r1, #9
 8002966:	4610      	mov	r0, r2
 8002968:	4619      	mov	r1, r3
 800296a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800296e:	2200      	movs	r2, #0
 8002970:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002972:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002974:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002978:	f7fe f936 	bl	8000be8 <__aeabi_uldivmod>
 800297c:	4602      	mov	r2, r0
 800297e:	460b      	mov	r3, r1
 8002980:	4613      	mov	r3, r2
 8002982:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002986:	e065      	b.n	8002a54 <HAL_RCC_GetSysClockFreq+0x420>
 8002988:	40023800 	.word	0x40023800
 800298c:	00f42400 	.word	0x00f42400
 8002990:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002994:	4b3d      	ldr	r3, [pc, #244]	@ (8002a8c <HAL_RCC_GetSysClockFreq+0x458>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	099b      	lsrs	r3, r3, #6
 800299a:	2200      	movs	r2, #0
 800299c:	4618      	mov	r0, r3
 800299e:	4611      	mov	r1, r2
 80029a0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80029a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80029a6:	2300      	movs	r3, #0
 80029a8:	657b      	str	r3, [r7, #84]	@ 0x54
 80029aa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80029ae:	4642      	mov	r2, r8
 80029b0:	464b      	mov	r3, r9
 80029b2:	f04f 0000 	mov.w	r0, #0
 80029b6:	f04f 0100 	mov.w	r1, #0
 80029ba:	0159      	lsls	r1, r3, #5
 80029bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029c0:	0150      	lsls	r0, r2, #5
 80029c2:	4602      	mov	r2, r0
 80029c4:	460b      	mov	r3, r1
 80029c6:	4641      	mov	r1, r8
 80029c8:	1a51      	subs	r1, r2, r1
 80029ca:	60b9      	str	r1, [r7, #8]
 80029cc:	4649      	mov	r1, r9
 80029ce:	eb63 0301 	sbc.w	r3, r3, r1
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	f04f 0300 	mov.w	r3, #0
 80029dc:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80029e0:	4659      	mov	r1, fp
 80029e2:	018b      	lsls	r3, r1, #6
 80029e4:	4651      	mov	r1, sl
 80029e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029ea:	4651      	mov	r1, sl
 80029ec:	018a      	lsls	r2, r1, #6
 80029ee:	4651      	mov	r1, sl
 80029f0:	1a54      	subs	r4, r2, r1
 80029f2:	4659      	mov	r1, fp
 80029f4:	eb63 0501 	sbc.w	r5, r3, r1
 80029f8:	f04f 0200 	mov.w	r2, #0
 80029fc:	f04f 0300 	mov.w	r3, #0
 8002a00:	00eb      	lsls	r3, r5, #3
 8002a02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a06:	00e2      	lsls	r2, r4, #3
 8002a08:	4614      	mov	r4, r2
 8002a0a:	461d      	mov	r5, r3
 8002a0c:	4643      	mov	r3, r8
 8002a0e:	18e3      	adds	r3, r4, r3
 8002a10:	603b      	str	r3, [r7, #0]
 8002a12:	464b      	mov	r3, r9
 8002a14:	eb45 0303 	adc.w	r3, r5, r3
 8002a18:	607b      	str	r3, [r7, #4]
 8002a1a:	f04f 0200 	mov.w	r2, #0
 8002a1e:	f04f 0300 	mov.w	r3, #0
 8002a22:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a26:	4629      	mov	r1, r5
 8002a28:	028b      	lsls	r3, r1, #10
 8002a2a:	4621      	mov	r1, r4
 8002a2c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a30:	4621      	mov	r1, r4
 8002a32:	028a      	lsls	r2, r1, #10
 8002a34:	4610      	mov	r0, r2
 8002a36:	4619      	mov	r1, r3
 8002a38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a40:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002a42:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002a46:	f7fe f8cf 	bl	8000be8 <__aeabi_uldivmod>
 8002a4a:	4602      	mov	r2, r0
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	4613      	mov	r3, r2
 8002a50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002a54:	4b0d      	ldr	r3, [pc, #52]	@ (8002a8c <HAL_RCC_GetSysClockFreq+0x458>)
 8002a56:	685b      	ldr	r3, [r3, #4]
 8002a58:	0f1b      	lsrs	r3, r3, #28
 8002a5a:	f003 0307 	and.w	r3, r3, #7
 8002a5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002a62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a72:	e003      	b.n	8002a7c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a74:	4b06      	ldr	r3, [pc, #24]	@ (8002a90 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002a76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002a7a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a7c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	37b8      	adds	r7, #184	@ 0xb8
 8002a84:	46bd      	mov	sp, r7
 8002a86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40023800 	.word	0x40023800
 8002a90:	00f42400 	.word	0x00f42400

08002a94 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b086      	sub	sp, #24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d101      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e28d      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f000 8083 	beq.w	8002bba <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002ab4:	4b94      	ldr	r3, [pc, #592]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	f003 030c 	and.w	r3, r3, #12
 8002abc:	2b04      	cmp	r3, #4
 8002abe:	d019      	beq.n	8002af4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ac0:	4b91      	ldr	r3, [pc, #580]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002ac2:	689b      	ldr	r3, [r3, #8]
 8002ac4:	f003 030c 	and.w	r3, r3, #12
        || \
 8002ac8:	2b08      	cmp	r3, #8
 8002aca:	d106      	bne.n	8002ada <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002acc:	4b8e      	ldr	r3, [pc, #568]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ad4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ad8:	d00c      	beq.n	8002af4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ada:	4b8b      	ldr	r3, [pc, #556]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002ae2:	2b0c      	cmp	r3, #12
 8002ae4:	d112      	bne.n	8002b0c <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ae6:	4b88      	ldr	r3, [pc, #544]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002af2:	d10b      	bne.n	8002b0c <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002af4:	4b84      	ldr	r3, [pc, #528]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d05b      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x124>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d157      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e25a      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b14:	d106      	bne.n	8002b24 <HAL_RCC_OscConfig+0x90>
 8002b16:	4b7c      	ldr	r3, [pc, #496]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a7b      	ldr	r2, [pc, #492]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002b1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b20:	6013      	str	r3, [r2, #0]
 8002b22:	e01d      	b.n	8002b60 <HAL_RCC_OscConfig+0xcc>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b2c:	d10c      	bne.n	8002b48 <HAL_RCC_OscConfig+0xb4>
 8002b2e:	4b76      	ldr	r3, [pc, #472]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4a75      	ldr	r2, [pc, #468]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002b34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b38:	6013      	str	r3, [r2, #0]
 8002b3a:	4b73      	ldr	r3, [pc, #460]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a72      	ldr	r2, [pc, #456]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002b40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b44:	6013      	str	r3, [r2, #0]
 8002b46:	e00b      	b.n	8002b60 <HAL_RCC_OscConfig+0xcc>
 8002b48:	4b6f      	ldr	r3, [pc, #444]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a6e      	ldr	r2, [pc, #440]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002b4e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b52:	6013      	str	r3, [r2, #0]
 8002b54:	4b6c      	ldr	r3, [pc, #432]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a6b      	ldr	r2, [pc, #428]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002b5a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d013      	beq.n	8002b90 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b68:	f7ff f91c 	bl	8001da4 <HAL_GetTick>
 8002b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b6e:	e008      	b.n	8002b82 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b70:	f7ff f918 	bl	8001da4 <HAL_GetTick>
 8002b74:	4602      	mov	r2, r0
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	1ad3      	subs	r3, r2, r3
 8002b7a:	2b64      	cmp	r3, #100	@ 0x64
 8002b7c:	d901      	bls.n	8002b82 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e21f      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b82:	4b61      	ldr	r3, [pc, #388]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d0f0      	beq.n	8002b70 <HAL_RCC_OscConfig+0xdc>
 8002b8e:	e014      	b.n	8002bba <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b90:	f7ff f908 	bl	8001da4 <HAL_GetTick>
 8002b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b96:	e008      	b.n	8002baa <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b98:	f7ff f904 	bl	8001da4 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	2b64      	cmp	r3, #100	@ 0x64
 8002ba4:	d901      	bls.n	8002baa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e20b      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002baa:	4b57      	ldr	r3, [pc, #348]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d1f0      	bne.n	8002b98 <HAL_RCC_OscConfig+0x104>
 8002bb6:	e000      	b.n	8002bba <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0302 	and.w	r3, r3, #2
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d06f      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002bc6:	4b50      	ldr	r3, [pc, #320]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f003 030c 	and.w	r3, r3, #12
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d017      	beq.n	8002c02 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002bd2:	4b4d      	ldr	r3, [pc, #308]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 030c 	and.w	r3, r3, #12
        || \
 8002bda:	2b08      	cmp	r3, #8
 8002bdc:	d105      	bne.n	8002bea <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002bde:	4b4a      	ldr	r3, [pc, #296]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d00b      	beq.n	8002c02 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bea:	4b47      	ldr	r3, [pc, #284]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002bf2:	2b0c      	cmp	r3, #12
 8002bf4:	d11c      	bne.n	8002c30 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bf6:	4b44      	ldr	r3, [pc, #272]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d116      	bne.n	8002c30 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c02:	4b41      	ldr	r3, [pc, #260]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f003 0302 	and.w	r3, r3, #2
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d005      	beq.n	8002c1a <HAL_RCC_OscConfig+0x186>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	68db      	ldr	r3, [r3, #12]
 8002c12:	2b01      	cmp	r3, #1
 8002c14:	d001      	beq.n	8002c1a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e1d3      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c1a:	4b3b      	ldr	r3, [pc, #236]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	4937      	ldr	r1, [pc, #220]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c2e:	e03a      	b.n	8002ca6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d020      	beq.n	8002c7a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c38:	4b34      	ldr	r3, [pc, #208]	@ (8002d0c <HAL_RCC_OscConfig+0x278>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c3e:	f7ff f8b1 	bl	8001da4 <HAL_GetTick>
 8002c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c44:	e008      	b.n	8002c58 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c46:	f7ff f8ad 	bl	8001da4 <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d901      	bls.n	8002c58 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e1b4      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c58:	4b2b      	ldr	r3, [pc, #172]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d0f0      	beq.n	8002c46 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c64:	4b28      	ldr	r3, [pc, #160]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	691b      	ldr	r3, [r3, #16]
 8002c70:	00db      	lsls	r3, r3, #3
 8002c72:	4925      	ldr	r1, [pc, #148]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	600b      	str	r3, [r1, #0]
 8002c78:	e015      	b.n	8002ca6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c7a:	4b24      	ldr	r3, [pc, #144]	@ (8002d0c <HAL_RCC_OscConfig+0x278>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c80:	f7ff f890 	bl	8001da4 <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c88:	f7ff f88c 	bl	8001da4 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e193      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1f0      	bne.n	8002c88 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 0308 	and.w	r3, r3, #8
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d036      	beq.n	8002d20 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	695b      	ldr	r3, [r3, #20]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d016      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cba:	4b15      	ldr	r3, [pc, #84]	@ (8002d10 <HAL_RCC_OscConfig+0x27c>)
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc0:	f7ff f870 	bl	8001da4 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cc6:	e008      	b.n	8002cda <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cc8:	f7ff f86c 	bl	8001da4 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	2b02      	cmp	r3, #2
 8002cd4:	d901      	bls.n	8002cda <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e173      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cda:	4b0b      	ldr	r3, [pc, #44]	@ (8002d08 <HAL_RCC_OscConfig+0x274>)
 8002cdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d0f0      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x234>
 8002ce6:	e01b      	b.n	8002d20 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ce8:	4b09      	ldr	r3, [pc, #36]	@ (8002d10 <HAL_RCC_OscConfig+0x27c>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cee:	f7ff f859 	bl	8001da4 <HAL_GetTick>
 8002cf2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cf4:	e00e      	b.n	8002d14 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cf6:	f7ff f855 	bl	8001da4 <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d907      	bls.n	8002d14 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	e15c      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
 8002d08:	40023800 	.word	0x40023800
 8002d0c:	42470000 	.word	0x42470000
 8002d10:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d14:	4b8a      	ldr	r3, [pc, #552]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002d16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d1ea      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0304 	and.w	r3, r3, #4
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	f000 8097 	beq.w	8002e5c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d32:	4b83      	ldr	r3, [pc, #524]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d10f      	bne.n	8002d5e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60bb      	str	r3, [r7, #8]
 8002d42:	4b7f      	ldr	r3, [pc, #508]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d46:	4a7e      	ldr	r2, [pc, #504]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002d48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d4e:	4b7c      	ldr	r3, [pc, #496]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d56:	60bb      	str	r3, [r7, #8]
 8002d58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d5e:	4b79      	ldr	r3, [pc, #484]	@ (8002f44 <HAL_RCC_OscConfig+0x4b0>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d118      	bne.n	8002d9c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d6a:	4b76      	ldr	r3, [pc, #472]	@ (8002f44 <HAL_RCC_OscConfig+0x4b0>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a75      	ldr	r2, [pc, #468]	@ (8002f44 <HAL_RCC_OscConfig+0x4b0>)
 8002d70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d76:	f7ff f815 	bl	8001da4 <HAL_GetTick>
 8002d7a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7c:	e008      	b.n	8002d90 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d7e:	f7ff f811 	bl	8001da4 <HAL_GetTick>
 8002d82:	4602      	mov	r2, r0
 8002d84:	693b      	ldr	r3, [r7, #16]
 8002d86:	1ad3      	subs	r3, r2, r3
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d901      	bls.n	8002d90 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e118      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d90:	4b6c      	ldr	r3, [pc, #432]	@ (8002f44 <HAL_RCC_OscConfig+0x4b0>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d0f0      	beq.n	8002d7e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d106      	bne.n	8002db2 <HAL_RCC_OscConfig+0x31e>
 8002da4:	4b66      	ldr	r3, [pc, #408]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002da6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002da8:	4a65      	ldr	r2, [pc, #404]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002daa:	f043 0301 	orr.w	r3, r3, #1
 8002dae:	6713      	str	r3, [r2, #112]	@ 0x70
 8002db0:	e01c      	b.n	8002dec <HAL_RCC_OscConfig+0x358>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	2b05      	cmp	r3, #5
 8002db8:	d10c      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x340>
 8002dba:	4b61      	ldr	r3, [pc, #388]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dbe:	4a60      	ldr	r2, [pc, #384]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002dc0:	f043 0304 	orr.w	r3, r3, #4
 8002dc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dc6:	4b5e      	ldr	r3, [pc, #376]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002dc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dca:	4a5d      	ldr	r2, [pc, #372]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002dcc:	f043 0301 	orr.w	r3, r3, #1
 8002dd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dd2:	e00b      	b.n	8002dec <HAL_RCC_OscConfig+0x358>
 8002dd4:	4b5a      	ldr	r3, [pc, #360]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002dd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd8:	4a59      	ldr	r2, [pc, #356]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002dda:	f023 0301 	bic.w	r3, r3, #1
 8002dde:	6713      	str	r3, [r2, #112]	@ 0x70
 8002de0:	4b57      	ldr	r3, [pc, #348]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002de2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de4:	4a56      	ldr	r2, [pc, #344]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002de6:	f023 0304 	bic.w	r3, r3, #4
 8002dea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d015      	beq.n	8002e20 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df4:	f7fe ffd6 	bl	8001da4 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dfa:	e00a      	b.n	8002e12 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dfc:	f7fe ffd2 	bl	8001da4 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d901      	bls.n	8002e12 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e0d7      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e12:	4b4b      	ldr	r3, [pc, #300]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002e14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e16:	f003 0302 	and.w	r3, r3, #2
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d0ee      	beq.n	8002dfc <HAL_RCC_OscConfig+0x368>
 8002e1e:	e014      	b.n	8002e4a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e20:	f7fe ffc0 	bl	8001da4 <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e26:	e00a      	b.n	8002e3e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e28:	f7fe ffbc 	bl	8001da4 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e0c1      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e3e:	4b40      	ldr	r3, [pc, #256]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002e40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1ee      	bne.n	8002e28 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e4a:	7dfb      	ldrb	r3, [r7, #23]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d105      	bne.n	8002e5c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e50:	4b3b      	ldr	r3, [pc, #236]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e54:	4a3a      	ldr	r2, [pc, #232]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002e56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e5a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	699b      	ldr	r3, [r3, #24]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	f000 80ad 	beq.w	8002fc0 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e66:	4b36      	ldr	r3, [pc, #216]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 030c 	and.w	r3, r3, #12
 8002e6e:	2b08      	cmp	r3, #8
 8002e70:	d060      	beq.n	8002f34 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d145      	bne.n	8002f06 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e7a:	4b33      	ldr	r3, [pc, #204]	@ (8002f48 <HAL_RCC_OscConfig+0x4b4>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e80:	f7fe ff90 	bl	8001da4 <HAL_GetTick>
 8002e84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e86:	e008      	b.n	8002e9a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e88:	f7fe ff8c 	bl	8001da4 <HAL_GetTick>
 8002e8c:	4602      	mov	r2, r0
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	1ad3      	subs	r3, r2, r3
 8002e92:	2b02      	cmp	r3, #2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e093      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e9a:	4b29      	ldr	r3, [pc, #164]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1f0      	bne.n	8002e88 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69da      	ldr	r2, [r3, #28]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a1b      	ldr	r3, [r3, #32]
 8002eae:	431a      	orrs	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb4:	019b      	lsls	r3, r3, #6
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ebc:	085b      	lsrs	r3, r3, #1
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	041b      	lsls	r3, r3, #16
 8002ec2:	431a      	orrs	r2, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec8:	061b      	lsls	r3, r3, #24
 8002eca:	431a      	orrs	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ed0:	071b      	lsls	r3, r3, #28
 8002ed2:	491b      	ldr	r1, [pc, #108]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ed8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f48 <HAL_RCC_OscConfig+0x4b4>)
 8002eda:	2201      	movs	r2, #1
 8002edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ede:	f7fe ff61 	bl	8001da4 <HAL_GetTick>
 8002ee2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ee4:	e008      	b.n	8002ef8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee6:	f7fe ff5d 	bl	8001da4 <HAL_GetTick>
 8002eea:	4602      	mov	r2, r0
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e064      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ef8:	4b11      	ldr	r3, [pc, #68]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d0f0      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x452>
 8002f04:	e05c      	b.n	8002fc0 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f06:	4b10      	ldr	r3, [pc, #64]	@ (8002f48 <HAL_RCC_OscConfig+0x4b4>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f0c:	f7fe ff4a 	bl	8001da4 <HAL_GetTick>
 8002f10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f12:	e008      	b.n	8002f26 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f14:	f7fe ff46 	bl	8001da4 <HAL_GetTick>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	1ad3      	subs	r3, r2, r3
 8002f1e:	2b02      	cmp	r3, #2
 8002f20:	d901      	bls.n	8002f26 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002f22:	2303      	movs	r3, #3
 8002f24:	e04d      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f26:	4b06      	ldr	r3, [pc, #24]	@ (8002f40 <HAL_RCC_OscConfig+0x4ac>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1f0      	bne.n	8002f14 <HAL_RCC_OscConfig+0x480>
 8002f32:	e045      	b.n	8002fc0 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	699b      	ldr	r3, [r3, #24]
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d107      	bne.n	8002f4c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e040      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
 8002f40:	40023800 	.word	0x40023800
 8002f44:	40007000 	.word	0x40007000
 8002f48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f4c:	4b1f      	ldr	r3, [pc, #124]	@ (8002fcc <HAL_RCC_OscConfig+0x538>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	2b01      	cmp	r3, #1
 8002f58:	d030      	beq.n	8002fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d129      	bne.n	8002fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d122      	bne.n	8002fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d119      	bne.n	8002fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f92:	085b      	lsrs	r3, r3, #1
 8002f94:	3b01      	subs	r3, #1
 8002f96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d10f      	bne.n	8002fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fa6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d107      	bne.n	8002fbc <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d001      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e000      	b.n	8002fc2 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40023800 	.word	0x40023800

08002fd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d101      	bne.n	8002fe2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e042      	b.n	8003068 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d106      	bne.n	8002ffc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f7fe fdfc 	bl	8001bf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2224      	movs	r2, #36	@ 0x24
 8003000:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68da      	ldr	r2, [r3, #12]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003012:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 fa09 	bl	800342c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	691a      	ldr	r2, [r3, #16]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003028:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	695a      	ldr	r2, [r3, #20]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003038:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	68da      	ldr	r2, [r3, #12]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003048:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2200      	movs	r2, #0
 800304e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2220      	movs	r2, #32
 8003054:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2220      	movs	r2, #32
 800305c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003066:	2300      	movs	r3, #0
}
 8003068:	4618      	mov	r0, r3
 800306a:	3708      	adds	r7, #8
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b08a      	sub	sp, #40	@ 0x28
 8003074:	af02      	add	r7, sp, #8
 8003076:	60f8      	str	r0, [r7, #12]
 8003078:	60b9      	str	r1, [r7, #8]
 800307a:	603b      	str	r3, [r7, #0]
 800307c:	4613      	mov	r3, r2
 800307e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003080:	2300      	movs	r3, #0
 8003082:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800308a:	b2db      	uxtb	r3, r3
 800308c:	2b20      	cmp	r3, #32
 800308e:	d175      	bne.n	800317c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d002      	beq.n	800309c <HAL_UART_Transmit+0x2c>
 8003096:	88fb      	ldrh	r3, [r7, #6]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d101      	bne.n	80030a0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e06e      	b.n	800317e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2221      	movs	r2, #33	@ 0x21
 80030aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030ae:	f7fe fe79 	bl	8001da4 <HAL_GetTick>
 80030b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	88fa      	ldrh	r2, [r7, #6]
 80030b8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	88fa      	ldrh	r2, [r7, #6]
 80030be:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030c8:	d108      	bne.n	80030dc <HAL_UART_Transmit+0x6c>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d104      	bne.n	80030dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80030d2:	2300      	movs	r3, #0
 80030d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	61bb      	str	r3, [r7, #24]
 80030da:	e003      	b.n	80030e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80030e0:	2300      	movs	r3, #0
 80030e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80030e4:	e02e      	b.n	8003144 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	9300      	str	r3, [sp, #0]
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	2200      	movs	r2, #0
 80030ee:	2180      	movs	r1, #128	@ 0x80
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	f000 f8df 	bl	80032b4 <UART_WaitOnFlagUntilTimeout>
 80030f6:	4603      	mov	r3, r0
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d005      	beq.n	8003108 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2220      	movs	r2, #32
 8003100:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e03a      	b.n	800317e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d10b      	bne.n	8003126 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	881b      	ldrh	r3, [r3, #0]
 8003112:	461a      	mov	r2, r3
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800311c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	3302      	adds	r3, #2
 8003122:	61bb      	str	r3, [r7, #24]
 8003124:	e007      	b.n	8003136 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	781a      	ldrb	r2, [r3, #0]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003130:	69fb      	ldr	r3, [r7, #28]
 8003132:	3301      	adds	r3, #1
 8003134:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800313a:	b29b      	uxth	r3, r3
 800313c:	3b01      	subs	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003148:	b29b      	uxth	r3, r3
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1cb      	bne.n	80030e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	9300      	str	r3, [sp, #0]
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	2200      	movs	r2, #0
 8003156:	2140      	movs	r1, #64	@ 0x40
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f000 f8ab 	bl	80032b4 <UART_WaitOnFlagUntilTimeout>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d005      	beq.n	8003170 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2220      	movs	r2, #32
 8003168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e006      	b.n	800317e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2220      	movs	r2, #32
 8003174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003178:	2300      	movs	r3, #0
 800317a:	e000      	b.n	800317e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800317c:	2302      	movs	r3, #2
  }
}
 800317e:	4618      	mov	r0, r3
 8003180:	3720      	adds	r7, #32
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b08a      	sub	sp, #40	@ 0x28
 800318a:	af02      	add	r7, sp, #8
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	603b      	str	r3, [r7, #0]
 8003192:	4613      	mov	r3, r2
 8003194:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003196:	2300      	movs	r3, #0
 8003198:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b20      	cmp	r3, #32
 80031a4:	f040 8081 	bne.w	80032aa <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80031a8:	68bb      	ldr	r3, [r7, #8]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d002      	beq.n	80031b4 <HAL_UART_Receive+0x2e>
 80031ae:	88fb      	ldrh	r3, [r7, #6]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d101      	bne.n	80031b8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e079      	b.n	80032ac <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2222      	movs	r2, #34	@ 0x22
 80031c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80031cc:	f7fe fdea 	bl	8001da4 <HAL_GetTick>
 80031d0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	88fa      	ldrh	r2, [r7, #6]
 80031d6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	88fa      	ldrh	r2, [r7, #6]
 80031dc:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031e6:	d108      	bne.n	80031fa <HAL_UART_Receive+0x74>
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	691b      	ldr	r3, [r3, #16]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d104      	bne.n	80031fa <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	61bb      	str	r3, [r7, #24]
 80031f8:	e003      	b.n	8003202 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031fe:	2300      	movs	r3, #0
 8003200:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003202:	e047      	b.n	8003294 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	2200      	movs	r2, #0
 800320c:	2120      	movs	r1, #32
 800320e:	68f8      	ldr	r0, [r7, #12]
 8003210:	f000 f850 	bl	80032b4 <UART_WaitOnFlagUntilTimeout>
 8003214:	4603      	mov	r3, r0
 8003216:	2b00      	cmp	r3, #0
 8003218:	d005      	beq.n	8003226 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2220      	movs	r2, #32
 800321e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e042      	b.n	80032ac <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003226:	69fb      	ldr	r3, [r7, #28]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d10c      	bne.n	8003246 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	b29b      	uxth	r3, r3
 8003234:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003238:	b29a      	uxth	r2, r3
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	3302      	adds	r3, #2
 8003242:	61bb      	str	r3, [r7, #24]
 8003244:	e01f      	b.n	8003286 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800324e:	d007      	beq.n	8003260 <HAL_UART_Receive+0xda>
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	689b      	ldr	r3, [r3, #8]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10a      	bne.n	800326e <HAL_UART_Receive+0xe8>
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	691b      	ldr	r3, [r3, #16]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d106      	bne.n	800326e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	b2da      	uxtb	r2, r3
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	701a      	strb	r2, [r3, #0]
 800326c:	e008      	b.n	8003280 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	b2db      	uxtb	r3, r3
 8003276:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800327a:	b2da      	uxtb	r2, r3
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	3301      	adds	r3, #1
 8003284:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800328a:	b29b      	uxth	r3, r3
 800328c:	3b01      	subs	r3, #1
 800328e:	b29a      	uxth	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003298:	b29b      	uxth	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d1b2      	bne.n	8003204 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2220      	movs	r2, #32
 80032a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	e000      	b.n	80032ac <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80032aa:	2302      	movs	r3, #2
  }
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	3720      	adds	r7, #32
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd80      	pop	{r7, pc}

080032b4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b086      	sub	sp, #24
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	60b9      	str	r1, [r7, #8]
 80032be:	603b      	str	r3, [r7, #0]
 80032c0:	4613      	mov	r3, r2
 80032c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032c4:	e03b      	b.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032c6:	6a3b      	ldr	r3, [r7, #32]
 80032c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032cc:	d037      	beq.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ce:	f7fe fd69 	bl	8001da4 <HAL_GetTick>
 80032d2:	4602      	mov	r2, r0
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	1ad3      	subs	r3, r2, r3
 80032d8:	6a3a      	ldr	r2, [r7, #32]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d302      	bcc.n	80032e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80032de:	6a3b      	ldr	r3, [r7, #32]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d101      	bne.n	80032e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e03a      	b.n	800335e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	f003 0304 	and.w	r3, r3, #4
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d023      	beq.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	2b80      	cmp	r3, #128	@ 0x80
 80032fa:	d020      	beq.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	2b40      	cmp	r3, #64	@ 0x40
 8003300:	d01d      	beq.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0308 	and.w	r3, r3, #8
 800330c:	2b08      	cmp	r3, #8
 800330e:	d116      	bne.n	800333e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003310:	2300      	movs	r3, #0
 8003312:	617b      	str	r3, [r7, #20]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	617b      	str	r3, [r7, #20]
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	617b      	str	r3, [r7, #20]
 8003324:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003326:	68f8      	ldr	r0, [r7, #12]
 8003328:	f000 f81d 	bl	8003366 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2208      	movs	r2, #8
 8003330:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e00f      	b.n	800335e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681a      	ldr	r2, [r3, #0]
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	4013      	ands	r3, r2
 8003348:	68ba      	ldr	r2, [r7, #8]
 800334a:	429a      	cmp	r2, r3
 800334c:	bf0c      	ite	eq
 800334e:	2301      	moveq	r3, #1
 8003350:	2300      	movne	r3, #0
 8003352:	b2db      	uxtb	r3, r3
 8003354:	461a      	mov	r2, r3
 8003356:	79fb      	ldrb	r3, [r7, #7]
 8003358:	429a      	cmp	r2, r3
 800335a:	d0b4      	beq.n	80032c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3718      	adds	r7, #24
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}

08003366 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003366:	b480      	push	{r7}
 8003368:	b095      	sub	sp, #84	@ 0x54
 800336a:	af00      	add	r7, sp, #0
 800336c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	330c      	adds	r3, #12
 8003374:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003378:	e853 3f00 	ldrex	r3, [r3]
 800337c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800337e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003380:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003384:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	330c      	adds	r3, #12
 800338c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800338e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003390:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003392:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003394:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003396:	e841 2300 	strex	r3, r2, [r1]
 800339a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800339c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1e5      	bne.n	800336e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	3314      	adds	r3, #20
 80033a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033aa:	6a3b      	ldr	r3, [r7, #32]
 80033ac:	e853 3f00 	ldrex	r3, [r3]
 80033b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80033b2:	69fb      	ldr	r3, [r7, #28]
 80033b4:	f023 0301 	bic.w	r3, r3, #1
 80033b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	3314      	adds	r3, #20
 80033c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033ca:	e841 2300 	strex	r3, r2, [r1]
 80033ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d1e5      	bne.n	80033a2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033da:	2b01      	cmp	r3, #1
 80033dc:	d119      	bne.n	8003412 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	330c      	adds	r3, #12
 80033e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	e853 3f00 	ldrex	r3, [r3]
 80033ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80033ee:	68bb      	ldr	r3, [r7, #8]
 80033f0:	f023 0310 	bic.w	r3, r3, #16
 80033f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	330c      	adds	r3, #12
 80033fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80033fe:	61ba      	str	r2, [r7, #24]
 8003400:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003402:	6979      	ldr	r1, [r7, #20]
 8003404:	69ba      	ldr	r2, [r7, #24]
 8003406:	e841 2300 	strex	r3, r2, [r1]
 800340a:	613b      	str	r3, [r7, #16]
   return(result);
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1e5      	bne.n	80033de <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2220      	movs	r2, #32
 8003416:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2200      	movs	r2, #0
 800341e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003420:	bf00      	nop
 8003422:	3754      	adds	r7, #84	@ 0x54
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800342c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003430:	b0c0      	sub	sp, #256	@ 0x100
 8003432:	af00      	add	r7, sp, #0
 8003434:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003448:	68d9      	ldr	r1, [r3, #12]
 800344a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	ea40 0301 	orr.w	r3, r0, r1
 8003454:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800345a:	689a      	ldr	r2, [r3, #8]
 800345c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	431a      	orrs	r2, r3
 8003464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	431a      	orrs	r2, r3
 800346c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003470:	69db      	ldr	r3, [r3, #28]
 8003472:	4313      	orrs	r3, r2
 8003474:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003484:	f021 010c 	bic.w	r1, r1, #12
 8003488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003492:	430b      	orrs	r3, r1
 8003494:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80034a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034a6:	6999      	ldr	r1, [r3, #24]
 80034a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	ea40 0301 	orr.w	r3, r0, r1
 80034b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80034b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034b8:	681a      	ldr	r2, [r3, #0]
 80034ba:	4b8f      	ldr	r3, [pc, #572]	@ (80036f8 <UART_SetConfig+0x2cc>)
 80034bc:	429a      	cmp	r2, r3
 80034be:	d005      	beq.n	80034cc <UART_SetConfig+0xa0>
 80034c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	4b8d      	ldr	r3, [pc, #564]	@ (80036fc <UART_SetConfig+0x2d0>)
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d104      	bne.n	80034d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80034cc:	f7ff f89e 	bl	800260c <HAL_RCC_GetPCLK2Freq>
 80034d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80034d4:	e003      	b.n	80034de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80034d6:	f7ff f885 	bl	80025e4 <HAL_RCC_GetPCLK1Freq>
 80034da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034e2:	69db      	ldr	r3, [r3, #28]
 80034e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034e8:	f040 810c 	bne.w	8003704 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80034ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034f0:	2200      	movs	r2, #0
 80034f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80034f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80034fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80034fe:	4622      	mov	r2, r4
 8003500:	462b      	mov	r3, r5
 8003502:	1891      	adds	r1, r2, r2
 8003504:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003506:	415b      	adcs	r3, r3
 8003508:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800350a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800350e:	4621      	mov	r1, r4
 8003510:	eb12 0801 	adds.w	r8, r2, r1
 8003514:	4629      	mov	r1, r5
 8003516:	eb43 0901 	adc.w	r9, r3, r1
 800351a:	f04f 0200 	mov.w	r2, #0
 800351e:	f04f 0300 	mov.w	r3, #0
 8003522:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003526:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800352a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800352e:	4690      	mov	r8, r2
 8003530:	4699      	mov	r9, r3
 8003532:	4623      	mov	r3, r4
 8003534:	eb18 0303 	adds.w	r3, r8, r3
 8003538:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800353c:	462b      	mov	r3, r5
 800353e:	eb49 0303 	adc.w	r3, r9, r3
 8003542:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003546:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	2200      	movs	r2, #0
 800354e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003552:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003556:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800355a:	460b      	mov	r3, r1
 800355c:	18db      	adds	r3, r3, r3
 800355e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003560:	4613      	mov	r3, r2
 8003562:	eb42 0303 	adc.w	r3, r2, r3
 8003566:	657b      	str	r3, [r7, #84]	@ 0x54
 8003568:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800356c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003570:	f7fd fb3a 	bl	8000be8 <__aeabi_uldivmod>
 8003574:	4602      	mov	r2, r0
 8003576:	460b      	mov	r3, r1
 8003578:	4b61      	ldr	r3, [pc, #388]	@ (8003700 <UART_SetConfig+0x2d4>)
 800357a:	fba3 2302 	umull	r2, r3, r3, r2
 800357e:	095b      	lsrs	r3, r3, #5
 8003580:	011c      	lsls	r4, r3, #4
 8003582:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003586:	2200      	movs	r2, #0
 8003588:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800358c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003590:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003594:	4642      	mov	r2, r8
 8003596:	464b      	mov	r3, r9
 8003598:	1891      	adds	r1, r2, r2
 800359a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800359c:	415b      	adcs	r3, r3
 800359e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80035a4:	4641      	mov	r1, r8
 80035a6:	eb12 0a01 	adds.w	sl, r2, r1
 80035aa:	4649      	mov	r1, r9
 80035ac:	eb43 0b01 	adc.w	fp, r3, r1
 80035b0:	f04f 0200 	mov.w	r2, #0
 80035b4:	f04f 0300 	mov.w	r3, #0
 80035b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80035bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80035c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035c4:	4692      	mov	sl, r2
 80035c6:	469b      	mov	fp, r3
 80035c8:	4643      	mov	r3, r8
 80035ca:	eb1a 0303 	adds.w	r3, sl, r3
 80035ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80035d2:	464b      	mov	r3, r9
 80035d4:	eb4b 0303 	adc.w	r3, fp, r3
 80035d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80035dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80035e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80035ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80035f0:	460b      	mov	r3, r1
 80035f2:	18db      	adds	r3, r3, r3
 80035f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80035f6:	4613      	mov	r3, r2
 80035f8:	eb42 0303 	adc.w	r3, r2, r3
 80035fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80035fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003602:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003606:	f7fd faef 	bl	8000be8 <__aeabi_uldivmod>
 800360a:	4602      	mov	r2, r0
 800360c:	460b      	mov	r3, r1
 800360e:	4611      	mov	r1, r2
 8003610:	4b3b      	ldr	r3, [pc, #236]	@ (8003700 <UART_SetConfig+0x2d4>)
 8003612:	fba3 2301 	umull	r2, r3, r3, r1
 8003616:	095b      	lsrs	r3, r3, #5
 8003618:	2264      	movs	r2, #100	@ 0x64
 800361a:	fb02 f303 	mul.w	r3, r2, r3
 800361e:	1acb      	subs	r3, r1, r3
 8003620:	00db      	lsls	r3, r3, #3
 8003622:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003626:	4b36      	ldr	r3, [pc, #216]	@ (8003700 <UART_SetConfig+0x2d4>)
 8003628:	fba3 2302 	umull	r2, r3, r3, r2
 800362c:	095b      	lsrs	r3, r3, #5
 800362e:	005b      	lsls	r3, r3, #1
 8003630:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003634:	441c      	add	r4, r3
 8003636:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800363a:	2200      	movs	r2, #0
 800363c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003640:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003644:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003648:	4642      	mov	r2, r8
 800364a:	464b      	mov	r3, r9
 800364c:	1891      	adds	r1, r2, r2
 800364e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003650:	415b      	adcs	r3, r3
 8003652:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003654:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003658:	4641      	mov	r1, r8
 800365a:	1851      	adds	r1, r2, r1
 800365c:	6339      	str	r1, [r7, #48]	@ 0x30
 800365e:	4649      	mov	r1, r9
 8003660:	414b      	adcs	r3, r1
 8003662:	637b      	str	r3, [r7, #52]	@ 0x34
 8003664:	f04f 0200 	mov.w	r2, #0
 8003668:	f04f 0300 	mov.w	r3, #0
 800366c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003670:	4659      	mov	r1, fp
 8003672:	00cb      	lsls	r3, r1, #3
 8003674:	4651      	mov	r1, sl
 8003676:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800367a:	4651      	mov	r1, sl
 800367c:	00ca      	lsls	r2, r1, #3
 800367e:	4610      	mov	r0, r2
 8003680:	4619      	mov	r1, r3
 8003682:	4603      	mov	r3, r0
 8003684:	4642      	mov	r2, r8
 8003686:	189b      	adds	r3, r3, r2
 8003688:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800368c:	464b      	mov	r3, r9
 800368e:	460a      	mov	r2, r1
 8003690:	eb42 0303 	adc.w	r3, r2, r3
 8003694:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80036a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80036a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80036ac:	460b      	mov	r3, r1
 80036ae:	18db      	adds	r3, r3, r3
 80036b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80036b2:	4613      	mov	r3, r2
 80036b4:	eb42 0303 	adc.w	r3, r2, r3
 80036b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80036ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80036be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80036c2:	f7fd fa91 	bl	8000be8 <__aeabi_uldivmod>
 80036c6:	4602      	mov	r2, r0
 80036c8:	460b      	mov	r3, r1
 80036ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003700 <UART_SetConfig+0x2d4>)
 80036cc:	fba3 1302 	umull	r1, r3, r3, r2
 80036d0:	095b      	lsrs	r3, r3, #5
 80036d2:	2164      	movs	r1, #100	@ 0x64
 80036d4:	fb01 f303 	mul.w	r3, r1, r3
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	00db      	lsls	r3, r3, #3
 80036dc:	3332      	adds	r3, #50	@ 0x32
 80036de:	4a08      	ldr	r2, [pc, #32]	@ (8003700 <UART_SetConfig+0x2d4>)
 80036e0:	fba2 2303 	umull	r2, r3, r2, r3
 80036e4:	095b      	lsrs	r3, r3, #5
 80036e6:	f003 0207 	and.w	r2, r3, #7
 80036ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4422      	add	r2, r4
 80036f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80036f4:	e106      	b.n	8003904 <UART_SetConfig+0x4d8>
 80036f6:	bf00      	nop
 80036f8:	40011000 	.word	0x40011000
 80036fc:	40011400 	.word	0x40011400
 8003700:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003704:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003708:	2200      	movs	r2, #0
 800370a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800370e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003712:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003716:	4642      	mov	r2, r8
 8003718:	464b      	mov	r3, r9
 800371a:	1891      	adds	r1, r2, r2
 800371c:	6239      	str	r1, [r7, #32]
 800371e:	415b      	adcs	r3, r3
 8003720:	627b      	str	r3, [r7, #36]	@ 0x24
 8003722:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003726:	4641      	mov	r1, r8
 8003728:	1854      	adds	r4, r2, r1
 800372a:	4649      	mov	r1, r9
 800372c:	eb43 0501 	adc.w	r5, r3, r1
 8003730:	f04f 0200 	mov.w	r2, #0
 8003734:	f04f 0300 	mov.w	r3, #0
 8003738:	00eb      	lsls	r3, r5, #3
 800373a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800373e:	00e2      	lsls	r2, r4, #3
 8003740:	4614      	mov	r4, r2
 8003742:	461d      	mov	r5, r3
 8003744:	4643      	mov	r3, r8
 8003746:	18e3      	adds	r3, r4, r3
 8003748:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800374c:	464b      	mov	r3, r9
 800374e:	eb45 0303 	adc.w	r3, r5, r3
 8003752:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2200      	movs	r2, #0
 800375e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003762:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003766:	f04f 0200 	mov.w	r2, #0
 800376a:	f04f 0300 	mov.w	r3, #0
 800376e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003772:	4629      	mov	r1, r5
 8003774:	008b      	lsls	r3, r1, #2
 8003776:	4621      	mov	r1, r4
 8003778:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800377c:	4621      	mov	r1, r4
 800377e:	008a      	lsls	r2, r1, #2
 8003780:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003784:	f7fd fa30 	bl	8000be8 <__aeabi_uldivmod>
 8003788:	4602      	mov	r2, r0
 800378a:	460b      	mov	r3, r1
 800378c:	4b60      	ldr	r3, [pc, #384]	@ (8003910 <UART_SetConfig+0x4e4>)
 800378e:	fba3 2302 	umull	r2, r3, r3, r2
 8003792:	095b      	lsrs	r3, r3, #5
 8003794:	011c      	lsls	r4, r3, #4
 8003796:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800379a:	2200      	movs	r2, #0
 800379c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80037a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80037a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80037a8:	4642      	mov	r2, r8
 80037aa:	464b      	mov	r3, r9
 80037ac:	1891      	adds	r1, r2, r2
 80037ae:	61b9      	str	r1, [r7, #24]
 80037b0:	415b      	adcs	r3, r3
 80037b2:	61fb      	str	r3, [r7, #28]
 80037b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037b8:	4641      	mov	r1, r8
 80037ba:	1851      	adds	r1, r2, r1
 80037bc:	6139      	str	r1, [r7, #16]
 80037be:	4649      	mov	r1, r9
 80037c0:	414b      	adcs	r3, r1
 80037c2:	617b      	str	r3, [r7, #20]
 80037c4:	f04f 0200 	mov.w	r2, #0
 80037c8:	f04f 0300 	mov.w	r3, #0
 80037cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80037d0:	4659      	mov	r1, fp
 80037d2:	00cb      	lsls	r3, r1, #3
 80037d4:	4651      	mov	r1, sl
 80037d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037da:	4651      	mov	r1, sl
 80037dc:	00ca      	lsls	r2, r1, #3
 80037de:	4610      	mov	r0, r2
 80037e0:	4619      	mov	r1, r3
 80037e2:	4603      	mov	r3, r0
 80037e4:	4642      	mov	r2, r8
 80037e6:	189b      	adds	r3, r3, r2
 80037e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037ec:	464b      	mov	r3, r9
 80037ee:	460a      	mov	r2, r1
 80037f0:	eb42 0303 	adc.w	r3, r2, r3
 80037f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80037f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	2200      	movs	r2, #0
 8003800:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003802:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	f04f 0300 	mov.w	r3, #0
 800380c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003810:	4649      	mov	r1, r9
 8003812:	008b      	lsls	r3, r1, #2
 8003814:	4641      	mov	r1, r8
 8003816:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800381a:	4641      	mov	r1, r8
 800381c:	008a      	lsls	r2, r1, #2
 800381e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003822:	f7fd f9e1 	bl	8000be8 <__aeabi_uldivmod>
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	4611      	mov	r1, r2
 800382c:	4b38      	ldr	r3, [pc, #224]	@ (8003910 <UART_SetConfig+0x4e4>)
 800382e:	fba3 2301 	umull	r2, r3, r3, r1
 8003832:	095b      	lsrs	r3, r3, #5
 8003834:	2264      	movs	r2, #100	@ 0x64
 8003836:	fb02 f303 	mul.w	r3, r2, r3
 800383a:	1acb      	subs	r3, r1, r3
 800383c:	011b      	lsls	r3, r3, #4
 800383e:	3332      	adds	r3, #50	@ 0x32
 8003840:	4a33      	ldr	r2, [pc, #204]	@ (8003910 <UART_SetConfig+0x4e4>)
 8003842:	fba2 2303 	umull	r2, r3, r2, r3
 8003846:	095b      	lsrs	r3, r3, #5
 8003848:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800384c:	441c      	add	r4, r3
 800384e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003852:	2200      	movs	r2, #0
 8003854:	673b      	str	r3, [r7, #112]	@ 0x70
 8003856:	677a      	str	r2, [r7, #116]	@ 0x74
 8003858:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800385c:	4642      	mov	r2, r8
 800385e:	464b      	mov	r3, r9
 8003860:	1891      	adds	r1, r2, r2
 8003862:	60b9      	str	r1, [r7, #8]
 8003864:	415b      	adcs	r3, r3
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800386c:	4641      	mov	r1, r8
 800386e:	1851      	adds	r1, r2, r1
 8003870:	6039      	str	r1, [r7, #0]
 8003872:	4649      	mov	r1, r9
 8003874:	414b      	adcs	r3, r1
 8003876:	607b      	str	r3, [r7, #4]
 8003878:	f04f 0200 	mov.w	r2, #0
 800387c:	f04f 0300 	mov.w	r3, #0
 8003880:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003884:	4659      	mov	r1, fp
 8003886:	00cb      	lsls	r3, r1, #3
 8003888:	4651      	mov	r1, sl
 800388a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800388e:	4651      	mov	r1, sl
 8003890:	00ca      	lsls	r2, r1, #3
 8003892:	4610      	mov	r0, r2
 8003894:	4619      	mov	r1, r3
 8003896:	4603      	mov	r3, r0
 8003898:	4642      	mov	r2, r8
 800389a:	189b      	adds	r3, r3, r2
 800389c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800389e:	464b      	mov	r3, r9
 80038a0:	460a      	mov	r2, r1
 80038a2:	eb42 0303 	adc.w	r3, r2, r3
 80038a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80038a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2200      	movs	r2, #0
 80038b0:	663b      	str	r3, [r7, #96]	@ 0x60
 80038b2:	667a      	str	r2, [r7, #100]	@ 0x64
 80038b4:	f04f 0200 	mov.w	r2, #0
 80038b8:	f04f 0300 	mov.w	r3, #0
 80038bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80038c0:	4649      	mov	r1, r9
 80038c2:	008b      	lsls	r3, r1, #2
 80038c4:	4641      	mov	r1, r8
 80038c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038ca:	4641      	mov	r1, r8
 80038cc:	008a      	lsls	r2, r1, #2
 80038ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80038d2:	f7fd f989 	bl	8000be8 <__aeabi_uldivmod>
 80038d6:	4602      	mov	r2, r0
 80038d8:	460b      	mov	r3, r1
 80038da:	4b0d      	ldr	r3, [pc, #52]	@ (8003910 <UART_SetConfig+0x4e4>)
 80038dc:	fba3 1302 	umull	r1, r3, r3, r2
 80038e0:	095b      	lsrs	r3, r3, #5
 80038e2:	2164      	movs	r1, #100	@ 0x64
 80038e4:	fb01 f303 	mul.w	r3, r1, r3
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	011b      	lsls	r3, r3, #4
 80038ec:	3332      	adds	r3, #50	@ 0x32
 80038ee:	4a08      	ldr	r2, [pc, #32]	@ (8003910 <UART_SetConfig+0x4e4>)
 80038f0:	fba2 2303 	umull	r2, r3, r2, r3
 80038f4:	095b      	lsrs	r3, r3, #5
 80038f6:	f003 020f 	and.w	r2, r3, #15
 80038fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4422      	add	r2, r4
 8003902:	609a      	str	r2, [r3, #8]
}
 8003904:	bf00      	nop
 8003906:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800390a:	46bd      	mov	sp, r7
 800390c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003910:	51eb851f 	.word	0x51eb851f

08003914 <expf>:
 8003914:	b508      	push	{r3, lr}
 8003916:	ed2d 8b02 	vpush	{d8}
 800391a:	eef0 8a40 	vmov.f32	s17, s0
 800391e:	f000 f839 	bl	8003994 <__ieee754_expf>
 8003922:	eeb0 8a40 	vmov.f32	s16, s0
 8003926:	eeb0 0a68 	vmov.f32	s0, s17
 800392a:	f000 f829 	bl	8003980 <finitef>
 800392e:	b160      	cbz	r0, 800394a <expf+0x36>
 8003930:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8003970 <expf+0x5c>
 8003934:	eef4 8ae7 	vcmpe.f32	s17, s15
 8003938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393c:	dd0a      	ble.n	8003954 <expf+0x40>
 800393e:	f000 ffcf 	bl	80048e0 <__errno>
 8003942:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8003974 <expf+0x60>
 8003946:	2322      	movs	r3, #34	@ 0x22
 8003948:	6003      	str	r3, [r0, #0]
 800394a:	eeb0 0a48 	vmov.f32	s0, s16
 800394e:	ecbd 8b02 	vpop	{d8}
 8003952:	bd08      	pop	{r3, pc}
 8003954:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8003978 <expf+0x64>
 8003958:	eef4 8ae7 	vcmpe.f32	s17, s15
 800395c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003960:	d5f3      	bpl.n	800394a <expf+0x36>
 8003962:	f000 ffbd 	bl	80048e0 <__errno>
 8003966:	2322      	movs	r3, #34	@ 0x22
 8003968:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800397c <expf+0x68>
 800396c:	6003      	str	r3, [r0, #0]
 800396e:	e7ec      	b.n	800394a <expf+0x36>
 8003970:	42b17217 	.word	0x42b17217
 8003974:	7f800000 	.word	0x7f800000
 8003978:	c2cff1b5 	.word	0xc2cff1b5
 800397c:	00000000 	.word	0x00000000

08003980 <finitef>:
 8003980:	ee10 3a10 	vmov	r3, s0
 8003984:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8003988:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800398c:	bfac      	ite	ge
 800398e:	2000      	movge	r0, #0
 8003990:	2001      	movlt	r0, #1
 8003992:	4770      	bx	lr

08003994 <__ieee754_expf>:
 8003994:	ee10 2a10 	vmov	r2, s0
 8003998:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800399c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80039a0:	d902      	bls.n	80039a8 <__ieee754_expf+0x14>
 80039a2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80039a6:	4770      	bx	lr
 80039a8:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 80039ac:	d106      	bne.n	80039bc <__ieee754_expf+0x28>
 80039ae:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 8003ae8 <__ieee754_expf+0x154>
 80039b2:	2900      	cmp	r1, #0
 80039b4:	bf18      	it	ne
 80039b6:	eeb0 0a67 	vmovne.f32	s0, s15
 80039ba:	4770      	bx	lr
 80039bc:	484b      	ldr	r0, [pc, #300]	@ (8003aec <__ieee754_expf+0x158>)
 80039be:	4282      	cmp	r2, r0
 80039c0:	dd02      	ble.n	80039c8 <__ieee754_expf+0x34>
 80039c2:	2000      	movs	r0, #0
 80039c4:	f000 b8d4 	b.w	8003b70 <__math_oflowf>
 80039c8:	2a00      	cmp	r2, #0
 80039ca:	da05      	bge.n	80039d8 <__ieee754_expf+0x44>
 80039cc:	4a48      	ldr	r2, [pc, #288]	@ (8003af0 <__ieee754_expf+0x15c>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d902      	bls.n	80039d8 <__ieee754_expf+0x44>
 80039d2:	2000      	movs	r0, #0
 80039d4:	f000 b8c6 	b.w	8003b64 <__math_uflowf>
 80039d8:	4a46      	ldr	r2, [pc, #280]	@ (8003af4 <__ieee754_expf+0x160>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80039e0:	d952      	bls.n	8003a88 <__ieee754_expf+0xf4>
 80039e2:	4a45      	ldr	r2, [pc, #276]	@ (8003af8 <__ieee754_expf+0x164>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	ea4f 0281 	mov.w	r2, r1, lsl #2
 80039ea:	d834      	bhi.n	8003a56 <__ieee754_expf+0xc2>
 80039ec:	4b43      	ldr	r3, [pc, #268]	@ (8003afc <__ieee754_expf+0x168>)
 80039ee:	4413      	add	r3, r2
 80039f0:	ed93 7a00 	vldr	s14, [r3]
 80039f4:	4b42      	ldr	r3, [pc, #264]	@ (8003b00 <__ieee754_expf+0x16c>)
 80039f6:	4413      	add	r3, r2
 80039f8:	ee30 7a47 	vsub.f32	s14, s0, s14
 80039fc:	f081 0201 	eor.w	r2, r1, #1
 8003a00:	edd3 7a00 	vldr	s15, [r3]
 8003a04:	1a52      	subs	r2, r2, r1
 8003a06:	ee37 0a67 	vsub.f32	s0, s14, s15
 8003a0a:	ee20 6a00 	vmul.f32	s12, s0, s0
 8003a0e:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 8003b04 <__ieee754_expf+0x170>
 8003a12:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003b08 <__ieee754_expf+0x174>
 8003a16:	eee6 6a05 	vfma.f32	s13, s12, s10
 8003a1a:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8003b0c <__ieee754_expf+0x178>
 8003a1e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8003a22:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8003b10 <__ieee754_expf+0x17c>
 8003a26:	eee5 6a06 	vfma.f32	s13, s10, s12
 8003a2a:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8003b14 <__ieee754_expf+0x180>
 8003a2e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8003a32:	eef0 6a40 	vmov.f32	s13, s0
 8003a36:	eee5 6a46 	vfms.f32	s13, s10, s12
 8003a3a:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8003a3e:	ee20 5a26 	vmul.f32	s10, s0, s13
 8003a42:	bb92      	cbnz	r2, 8003aaa <__ieee754_expf+0x116>
 8003a44:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8003a48:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8003a4c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8003a50:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8003a54:	4770      	bx	lr
 8003a56:	4b30      	ldr	r3, [pc, #192]	@ (8003b18 <__ieee754_expf+0x184>)
 8003a58:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8003b1c <__ieee754_expf+0x188>
 8003a5c:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8003b20 <__ieee754_expf+0x18c>
 8003a60:	4413      	add	r3, r2
 8003a62:	edd3 7a00 	vldr	s15, [r3]
 8003a66:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003a6a:	eeb0 7a40 	vmov.f32	s14, s0
 8003a6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003a72:	ee17 2a90 	vmov	r2, s15
 8003a76:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a7a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8003a7e:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8003b24 <__ieee754_expf+0x190>
 8003a82:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003a86:	e7be      	b.n	8003a06 <__ieee754_expf+0x72>
 8003a88:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 8003a8c:	d20b      	bcs.n	8003aa6 <__ieee754_expf+0x112>
 8003a8e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003b28 <__ieee754_expf+0x194>
 8003a92:	ee70 6a26 	vadd.f32	s13, s0, s13
 8003a96:	eef4 6ae5 	vcmpe.f32	s13, s11
 8003a9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a9e:	dd02      	ble.n	8003aa6 <__ieee754_expf+0x112>
 8003aa0:	ee30 0a25 	vadd.f32	s0, s0, s11
 8003aa4:	4770      	bx	lr
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	e7af      	b.n	8003a0a <__ieee754_expf+0x76>
 8003aaa:	ee36 6a66 	vsub.f32	s12, s12, s13
 8003aae:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8003ab2:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8003ab6:	bfb8      	it	lt
 8003ab8:	3264      	addlt	r2, #100	@ 0x64
 8003aba:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8003abe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003ac2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8003ac6:	ee17 3a90 	vmov	r3, s15
 8003aca:	bfab      	itete	ge
 8003acc:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8003ad0:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8003ad4:	ee00 3a10 	vmovge	s0, r3
 8003ad8:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 8003b2c <__ieee754_expf+0x198>
 8003adc:	bfbc      	itt	lt
 8003ade:	ee00 3a10 	vmovlt	s0, r3
 8003ae2:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8003ae6:	4770      	bx	lr
 8003ae8:	00000000 	.word	0x00000000
 8003aec:	42b17217 	.word	0x42b17217
 8003af0:	42cff1b5 	.word	0x42cff1b5
 8003af4:	3eb17218 	.word	0x3eb17218
 8003af8:	3f851591 	.word	0x3f851591
 8003afc:	0801fba4 	.word	0x0801fba4
 8003b00:	0801fb9c 	.word	0x0801fb9c
 8003b04:	3331bb4c 	.word	0x3331bb4c
 8003b08:	b5ddea0e 	.word	0xb5ddea0e
 8003b0c:	388ab355 	.word	0x388ab355
 8003b10:	bb360b61 	.word	0xbb360b61
 8003b14:	3e2aaaab 	.word	0x3e2aaaab
 8003b18:	0801fbac 	.word	0x0801fbac
 8003b1c:	3fb8aa3b 	.word	0x3fb8aa3b
 8003b20:	3f317180 	.word	0x3f317180
 8003b24:	3717f7d1 	.word	0x3717f7d1
 8003b28:	7149f2ca 	.word	0x7149f2ca
 8003b2c:	0d800000 	.word	0x0d800000

08003b30 <with_errnof>:
 8003b30:	b510      	push	{r4, lr}
 8003b32:	ed2d 8b02 	vpush	{d8}
 8003b36:	eeb0 8a40 	vmov.f32	s16, s0
 8003b3a:	4604      	mov	r4, r0
 8003b3c:	f000 fed0 	bl	80048e0 <__errno>
 8003b40:	eeb0 0a48 	vmov.f32	s0, s16
 8003b44:	ecbd 8b02 	vpop	{d8}
 8003b48:	6004      	str	r4, [r0, #0]
 8003b4a:	bd10      	pop	{r4, pc}

08003b4c <xflowf>:
 8003b4c:	b130      	cbz	r0, 8003b5c <xflowf+0x10>
 8003b4e:	eef1 7a40 	vneg.f32	s15, s0
 8003b52:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003b56:	2022      	movs	r0, #34	@ 0x22
 8003b58:	f7ff bfea 	b.w	8003b30 <with_errnof>
 8003b5c:	eef0 7a40 	vmov.f32	s15, s0
 8003b60:	e7f7      	b.n	8003b52 <xflowf+0x6>
	...

08003b64 <__math_uflowf>:
 8003b64:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8003b6c <__math_uflowf+0x8>
 8003b68:	f7ff bff0 	b.w	8003b4c <xflowf>
 8003b6c:	10000000 	.word	0x10000000

08003b70 <__math_oflowf>:
 8003b70:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8003b78 <__math_oflowf+0x8>
 8003b74:	f7ff bfea 	b.w	8003b4c <xflowf>
 8003b78:	70000000 	.word	0x70000000

08003b7c <__cvt>:
 8003b7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b80:	ec57 6b10 	vmov	r6, r7, d0
 8003b84:	2f00      	cmp	r7, #0
 8003b86:	460c      	mov	r4, r1
 8003b88:	4619      	mov	r1, r3
 8003b8a:	463b      	mov	r3, r7
 8003b8c:	bfbb      	ittet	lt
 8003b8e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003b92:	461f      	movlt	r7, r3
 8003b94:	2300      	movge	r3, #0
 8003b96:	232d      	movlt	r3, #45	@ 0x2d
 8003b98:	700b      	strb	r3, [r1, #0]
 8003b9a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003b9c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003ba0:	4691      	mov	r9, r2
 8003ba2:	f023 0820 	bic.w	r8, r3, #32
 8003ba6:	bfbc      	itt	lt
 8003ba8:	4632      	movlt	r2, r6
 8003baa:	4616      	movlt	r6, r2
 8003bac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003bb0:	d005      	beq.n	8003bbe <__cvt+0x42>
 8003bb2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003bb6:	d100      	bne.n	8003bba <__cvt+0x3e>
 8003bb8:	3401      	adds	r4, #1
 8003bba:	2102      	movs	r1, #2
 8003bbc:	e000      	b.n	8003bc0 <__cvt+0x44>
 8003bbe:	2103      	movs	r1, #3
 8003bc0:	ab03      	add	r3, sp, #12
 8003bc2:	9301      	str	r3, [sp, #4]
 8003bc4:	ab02      	add	r3, sp, #8
 8003bc6:	9300      	str	r3, [sp, #0]
 8003bc8:	ec47 6b10 	vmov	d0, r6, r7
 8003bcc:	4653      	mov	r3, sl
 8003bce:	4622      	mov	r2, r4
 8003bd0:	f000 ff4a 	bl	8004a68 <_dtoa_r>
 8003bd4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003bd8:	4605      	mov	r5, r0
 8003bda:	d119      	bne.n	8003c10 <__cvt+0x94>
 8003bdc:	f019 0f01 	tst.w	r9, #1
 8003be0:	d00e      	beq.n	8003c00 <__cvt+0x84>
 8003be2:	eb00 0904 	add.w	r9, r0, r4
 8003be6:	2200      	movs	r2, #0
 8003be8:	2300      	movs	r3, #0
 8003bea:	4630      	mov	r0, r6
 8003bec:	4639      	mov	r1, r7
 8003bee:	f7fc ff8b 	bl	8000b08 <__aeabi_dcmpeq>
 8003bf2:	b108      	cbz	r0, 8003bf8 <__cvt+0x7c>
 8003bf4:	f8cd 900c 	str.w	r9, [sp, #12]
 8003bf8:	2230      	movs	r2, #48	@ 0x30
 8003bfa:	9b03      	ldr	r3, [sp, #12]
 8003bfc:	454b      	cmp	r3, r9
 8003bfe:	d31e      	bcc.n	8003c3e <__cvt+0xc2>
 8003c00:	9b03      	ldr	r3, [sp, #12]
 8003c02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003c04:	1b5b      	subs	r3, r3, r5
 8003c06:	4628      	mov	r0, r5
 8003c08:	6013      	str	r3, [r2, #0]
 8003c0a:	b004      	add	sp, #16
 8003c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003c14:	eb00 0904 	add.w	r9, r0, r4
 8003c18:	d1e5      	bne.n	8003be6 <__cvt+0x6a>
 8003c1a:	7803      	ldrb	r3, [r0, #0]
 8003c1c:	2b30      	cmp	r3, #48	@ 0x30
 8003c1e:	d10a      	bne.n	8003c36 <__cvt+0xba>
 8003c20:	2200      	movs	r2, #0
 8003c22:	2300      	movs	r3, #0
 8003c24:	4630      	mov	r0, r6
 8003c26:	4639      	mov	r1, r7
 8003c28:	f7fc ff6e 	bl	8000b08 <__aeabi_dcmpeq>
 8003c2c:	b918      	cbnz	r0, 8003c36 <__cvt+0xba>
 8003c2e:	f1c4 0401 	rsb	r4, r4, #1
 8003c32:	f8ca 4000 	str.w	r4, [sl]
 8003c36:	f8da 3000 	ldr.w	r3, [sl]
 8003c3a:	4499      	add	r9, r3
 8003c3c:	e7d3      	b.n	8003be6 <__cvt+0x6a>
 8003c3e:	1c59      	adds	r1, r3, #1
 8003c40:	9103      	str	r1, [sp, #12]
 8003c42:	701a      	strb	r2, [r3, #0]
 8003c44:	e7d9      	b.n	8003bfa <__cvt+0x7e>

08003c46 <__exponent>:
 8003c46:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c48:	2900      	cmp	r1, #0
 8003c4a:	bfba      	itte	lt
 8003c4c:	4249      	neglt	r1, r1
 8003c4e:	232d      	movlt	r3, #45	@ 0x2d
 8003c50:	232b      	movge	r3, #43	@ 0x2b
 8003c52:	2909      	cmp	r1, #9
 8003c54:	7002      	strb	r2, [r0, #0]
 8003c56:	7043      	strb	r3, [r0, #1]
 8003c58:	dd29      	ble.n	8003cae <__exponent+0x68>
 8003c5a:	f10d 0307 	add.w	r3, sp, #7
 8003c5e:	461d      	mov	r5, r3
 8003c60:	270a      	movs	r7, #10
 8003c62:	461a      	mov	r2, r3
 8003c64:	fbb1 f6f7 	udiv	r6, r1, r7
 8003c68:	fb07 1416 	mls	r4, r7, r6, r1
 8003c6c:	3430      	adds	r4, #48	@ 0x30
 8003c6e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003c72:	460c      	mov	r4, r1
 8003c74:	2c63      	cmp	r4, #99	@ 0x63
 8003c76:	f103 33ff 	add.w	r3, r3, #4294967295
 8003c7a:	4631      	mov	r1, r6
 8003c7c:	dcf1      	bgt.n	8003c62 <__exponent+0x1c>
 8003c7e:	3130      	adds	r1, #48	@ 0x30
 8003c80:	1e94      	subs	r4, r2, #2
 8003c82:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003c86:	1c41      	adds	r1, r0, #1
 8003c88:	4623      	mov	r3, r4
 8003c8a:	42ab      	cmp	r3, r5
 8003c8c:	d30a      	bcc.n	8003ca4 <__exponent+0x5e>
 8003c8e:	f10d 0309 	add.w	r3, sp, #9
 8003c92:	1a9b      	subs	r3, r3, r2
 8003c94:	42ac      	cmp	r4, r5
 8003c96:	bf88      	it	hi
 8003c98:	2300      	movhi	r3, #0
 8003c9a:	3302      	adds	r3, #2
 8003c9c:	4403      	add	r3, r0
 8003c9e:	1a18      	subs	r0, r3, r0
 8003ca0:	b003      	add	sp, #12
 8003ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ca4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003ca8:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003cac:	e7ed      	b.n	8003c8a <__exponent+0x44>
 8003cae:	2330      	movs	r3, #48	@ 0x30
 8003cb0:	3130      	adds	r1, #48	@ 0x30
 8003cb2:	7083      	strb	r3, [r0, #2]
 8003cb4:	70c1      	strb	r1, [r0, #3]
 8003cb6:	1d03      	adds	r3, r0, #4
 8003cb8:	e7f1      	b.n	8003c9e <__exponent+0x58>
	...

08003cbc <_printf_float>:
 8003cbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cc0:	b08d      	sub	sp, #52	@ 0x34
 8003cc2:	460c      	mov	r4, r1
 8003cc4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003cc8:	4616      	mov	r6, r2
 8003cca:	461f      	mov	r7, r3
 8003ccc:	4605      	mov	r5, r0
 8003cce:	f000 fdbd 	bl	800484c <_localeconv_r>
 8003cd2:	6803      	ldr	r3, [r0, #0]
 8003cd4:	9304      	str	r3, [sp, #16]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7fc faea 	bl	80002b0 <strlen>
 8003cdc:	2300      	movs	r3, #0
 8003cde:	930a      	str	r3, [sp, #40]	@ 0x28
 8003ce0:	f8d8 3000 	ldr.w	r3, [r8]
 8003ce4:	9005      	str	r0, [sp, #20]
 8003ce6:	3307      	adds	r3, #7
 8003ce8:	f023 0307 	bic.w	r3, r3, #7
 8003cec:	f103 0208 	add.w	r2, r3, #8
 8003cf0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003cf4:	f8d4 b000 	ldr.w	fp, [r4]
 8003cf8:	f8c8 2000 	str.w	r2, [r8]
 8003cfc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003d00:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003d04:	9307      	str	r3, [sp, #28]
 8003d06:	f8cd 8018 	str.w	r8, [sp, #24]
 8003d0a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003d0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d12:	4b9c      	ldr	r3, [pc, #624]	@ (8003f84 <_printf_float+0x2c8>)
 8003d14:	f04f 32ff 	mov.w	r2, #4294967295
 8003d18:	f7fc ff28 	bl	8000b6c <__aeabi_dcmpun>
 8003d1c:	bb70      	cbnz	r0, 8003d7c <_printf_float+0xc0>
 8003d1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d22:	4b98      	ldr	r3, [pc, #608]	@ (8003f84 <_printf_float+0x2c8>)
 8003d24:	f04f 32ff 	mov.w	r2, #4294967295
 8003d28:	f7fc ff02 	bl	8000b30 <__aeabi_dcmple>
 8003d2c:	bb30      	cbnz	r0, 8003d7c <_printf_float+0xc0>
 8003d2e:	2200      	movs	r2, #0
 8003d30:	2300      	movs	r3, #0
 8003d32:	4640      	mov	r0, r8
 8003d34:	4649      	mov	r1, r9
 8003d36:	f7fc fef1 	bl	8000b1c <__aeabi_dcmplt>
 8003d3a:	b110      	cbz	r0, 8003d42 <_printf_float+0x86>
 8003d3c:	232d      	movs	r3, #45	@ 0x2d
 8003d3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d42:	4a91      	ldr	r2, [pc, #580]	@ (8003f88 <_printf_float+0x2cc>)
 8003d44:	4b91      	ldr	r3, [pc, #580]	@ (8003f8c <_printf_float+0x2d0>)
 8003d46:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003d4a:	bf8c      	ite	hi
 8003d4c:	4690      	movhi	r8, r2
 8003d4e:	4698      	movls	r8, r3
 8003d50:	2303      	movs	r3, #3
 8003d52:	6123      	str	r3, [r4, #16]
 8003d54:	f02b 0304 	bic.w	r3, fp, #4
 8003d58:	6023      	str	r3, [r4, #0]
 8003d5a:	f04f 0900 	mov.w	r9, #0
 8003d5e:	9700      	str	r7, [sp, #0]
 8003d60:	4633      	mov	r3, r6
 8003d62:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003d64:	4621      	mov	r1, r4
 8003d66:	4628      	mov	r0, r5
 8003d68:	f000 f9d2 	bl	8004110 <_printf_common>
 8003d6c:	3001      	adds	r0, #1
 8003d6e:	f040 808d 	bne.w	8003e8c <_printf_float+0x1d0>
 8003d72:	f04f 30ff 	mov.w	r0, #4294967295
 8003d76:	b00d      	add	sp, #52	@ 0x34
 8003d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d7c:	4642      	mov	r2, r8
 8003d7e:	464b      	mov	r3, r9
 8003d80:	4640      	mov	r0, r8
 8003d82:	4649      	mov	r1, r9
 8003d84:	f7fc fef2 	bl	8000b6c <__aeabi_dcmpun>
 8003d88:	b140      	cbz	r0, 8003d9c <_printf_float+0xe0>
 8003d8a:	464b      	mov	r3, r9
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	bfbc      	itt	lt
 8003d90:	232d      	movlt	r3, #45	@ 0x2d
 8003d92:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003d96:	4a7e      	ldr	r2, [pc, #504]	@ (8003f90 <_printf_float+0x2d4>)
 8003d98:	4b7e      	ldr	r3, [pc, #504]	@ (8003f94 <_printf_float+0x2d8>)
 8003d9a:	e7d4      	b.n	8003d46 <_printf_float+0x8a>
 8003d9c:	6863      	ldr	r3, [r4, #4]
 8003d9e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003da2:	9206      	str	r2, [sp, #24]
 8003da4:	1c5a      	adds	r2, r3, #1
 8003da6:	d13b      	bne.n	8003e20 <_printf_float+0x164>
 8003da8:	2306      	movs	r3, #6
 8003daa:	6063      	str	r3, [r4, #4]
 8003dac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003db0:	2300      	movs	r3, #0
 8003db2:	6022      	str	r2, [r4, #0]
 8003db4:	9303      	str	r3, [sp, #12]
 8003db6:	ab0a      	add	r3, sp, #40	@ 0x28
 8003db8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003dbc:	ab09      	add	r3, sp, #36	@ 0x24
 8003dbe:	9300      	str	r3, [sp, #0]
 8003dc0:	6861      	ldr	r1, [r4, #4]
 8003dc2:	ec49 8b10 	vmov	d0, r8, r9
 8003dc6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003dca:	4628      	mov	r0, r5
 8003dcc:	f7ff fed6 	bl	8003b7c <__cvt>
 8003dd0:	9b06      	ldr	r3, [sp, #24]
 8003dd2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003dd4:	2b47      	cmp	r3, #71	@ 0x47
 8003dd6:	4680      	mov	r8, r0
 8003dd8:	d129      	bne.n	8003e2e <_printf_float+0x172>
 8003dda:	1cc8      	adds	r0, r1, #3
 8003ddc:	db02      	blt.n	8003de4 <_printf_float+0x128>
 8003dde:	6863      	ldr	r3, [r4, #4]
 8003de0:	4299      	cmp	r1, r3
 8003de2:	dd41      	ble.n	8003e68 <_printf_float+0x1ac>
 8003de4:	f1aa 0a02 	sub.w	sl, sl, #2
 8003de8:	fa5f fa8a 	uxtb.w	sl, sl
 8003dec:	3901      	subs	r1, #1
 8003dee:	4652      	mov	r2, sl
 8003df0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003df4:	9109      	str	r1, [sp, #36]	@ 0x24
 8003df6:	f7ff ff26 	bl	8003c46 <__exponent>
 8003dfa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003dfc:	1813      	adds	r3, r2, r0
 8003dfe:	2a01      	cmp	r2, #1
 8003e00:	4681      	mov	r9, r0
 8003e02:	6123      	str	r3, [r4, #16]
 8003e04:	dc02      	bgt.n	8003e0c <_printf_float+0x150>
 8003e06:	6822      	ldr	r2, [r4, #0]
 8003e08:	07d2      	lsls	r2, r2, #31
 8003e0a:	d501      	bpl.n	8003e10 <_printf_float+0x154>
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	6123      	str	r3, [r4, #16]
 8003e10:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d0a2      	beq.n	8003d5e <_printf_float+0xa2>
 8003e18:	232d      	movs	r3, #45	@ 0x2d
 8003e1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e1e:	e79e      	b.n	8003d5e <_printf_float+0xa2>
 8003e20:	9a06      	ldr	r2, [sp, #24]
 8003e22:	2a47      	cmp	r2, #71	@ 0x47
 8003e24:	d1c2      	bne.n	8003dac <_printf_float+0xf0>
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d1c0      	bne.n	8003dac <_printf_float+0xf0>
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e7bd      	b.n	8003daa <_printf_float+0xee>
 8003e2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003e32:	d9db      	bls.n	8003dec <_printf_float+0x130>
 8003e34:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003e38:	d118      	bne.n	8003e6c <_printf_float+0x1b0>
 8003e3a:	2900      	cmp	r1, #0
 8003e3c:	6863      	ldr	r3, [r4, #4]
 8003e3e:	dd0b      	ble.n	8003e58 <_printf_float+0x19c>
 8003e40:	6121      	str	r1, [r4, #16]
 8003e42:	b913      	cbnz	r3, 8003e4a <_printf_float+0x18e>
 8003e44:	6822      	ldr	r2, [r4, #0]
 8003e46:	07d0      	lsls	r0, r2, #31
 8003e48:	d502      	bpl.n	8003e50 <_printf_float+0x194>
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	440b      	add	r3, r1
 8003e4e:	6123      	str	r3, [r4, #16]
 8003e50:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003e52:	f04f 0900 	mov.w	r9, #0
 8003e56:	e7db      	b.n	8003e10 <_printf_float+0x154>
 8003e58:	b913      	cbnz	r3, 8003e60 <_printf_float+0x1a4>
 8003e5a:	6822      	ldr	r2, [r4, #0]
 8003e5c:	07d2      	lsls	r2, r2, #31
 8003e5e:	d501      	bpl.n	8003e64 <_printf_float+0x1a8>
 8003e60:	3302      	adds	r3, #2
 8003e62:	e7f4      	b.n	8003e4e <_printf_float+0x192>
 8003e64:	2301      	movs	r3, #1
 8003e66:	e7f2      	b.n	8003e4e <_printf_float+0x192>
 8003e68:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003e6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003e6e:	4299      	cmp	r1, r3
 8003e70:	db05      	blt.n	8003e7e <_printf_float+0x1c2>
 8003e72:	6823      	ldr	r3, [r4, #0]
 8003e74:	6121      	str	r1, [r4, #16]
 8003e76:	07d8      	lsls	r0, r3, #31
 8003e78:	d5ea      	bpl.n	8003e50 <_printf_float+0x194>
 8003e7a:	1c4b      	adds	r3, r1, #1
 8003e7c:	e7e7      	b.n	8003e4e <_printf_float+0x192>
 8003e7e:	2900      	cmp	r1, #0
 8003e80:	bfd4      	ite	le
 8003e82:	f1c1 0202 	rsble	r2, r1, #2
 8003e86:	2201      	movgt	r2, #1
 8003e88:	4413      	add	r3, r2
 8003e8a:	e7e0      	b.n	8003e4e <_printf_float+0x192>
 8003e8c:	6823      	ldr	r3, [r4, #0]
 8003e8e:	055a      	lsls	r2, r3, #21
 8003e90:	d407      	bmi.n	8003ea2 <_printf_float+0x1e6>
 8003e92:	6923      	ldr	r3, [r4, #16]
 8003e94:	4642      	mov	r2, r8
 8003e96:	4631      	mov	r1, r6
 8003e98:	4628      	mov	r0, r5
 8003e9a:	47b8      	blx	r7
 8003e9c:	3001      	adds	r0, #1
 8003e9e:	d12b      	bne.n	8003ef8 <_printf_float+0x23c>
 8003ea0:	e767      	b.n	8003d72 <_printf_float+0xb6>
 8003ea2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003ea6:	f240 80dd 	bls.w	8004064 <_printf_float+0x3a8>
 8003eaa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003eae:	2200      	movs	r2, #0
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	f7fc fe29 	bl	8000b08 <__aeabi_dcmpeq>
 8003eb6:	2800      	cmp	r0, #0
 8003eb8:	d033      	beq.n	8003f22 <_printf_float+0x266>
 8003eba:	4a37      	ldr	r2, [pc, #220]	@ (8003f98 <_printf_float+0x2dc>)
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	4631      	mov	r1, r6
 8003ec0:	4628      	mov	r0, r5
 8003ec2:	47b8      	blx	r7
 8003ec4:	3001      	adds	r0, #1
 8003ec6:	f43f af54 	beq.w	8003d72 <_printf_float+0xb6>
 8003eca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003ece:	4543      	cmp	r3, r8
 8003ed0:	db02      	blt.n	8003ed8 <_printf_float+0x21c>
 8003ed2:	6823      	ldr	r3, [r4, #0]
 8003ed4:	07d8      	lsls	r0, r3, #31
 8003ed6:	d50f      	bpl.n	8003ef8 <_printf_float+0x23c>
 8003ed8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003edc:	4631      	mov	r1, r6
 8003ede:	4628      	mov	r0, r5
 8003ee0:	47b8      	blx	r7
 8003ee2:	3001      	adds	r0, #1
 8003ee4:	f43f af45 	beq.w	8003d72 <_printf_float+0xb6>
 8003ee8:	f04f 0900 	mov.w	r9, #0
 8003eec:	f108 38ff 	add.w	r8, r8, #4294967295
 8003ef0:	f104 0a1a 	add.w	sl, r4, #26
 8003ef4:	45c8      	cmp	r8, r9
 8003ef6:	dc09      	bgt.n	8003f0c <_printf_float+0x250>
 8003ef8:	6823      	ldr	r3, [r4, #0]
 8003efa:	079b      	lsls	r3, r3, #30
 8003efc:	f100 8103 	bmi.w	8004106 <_printf_float+0x44a>
 8003f00:	68e0      	ldr	r0, [r4, #12]
 8003f02:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003f04:	4298      	cmp	r0, r3
 8003f06:	bfb8      	it	lt
 8003f08:	4618      	movlt	r0, r3
 8003f0a:	e734      	b.n	8003d76 <_printf_float+0xba>
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	4652      	mov	r2, sl
 8003f10:	4631      	mov	r1, r6
 8003f12:	4628      	mov	r0, r5
 8003f14:	47b8      	blx	r7
 8003f16:	3001      	adds	r0, #1
 8003f18:	f43f af2b 	beq.w	8003d72 <_printf_float+0xb6>
 8003f1c:	f109 0901 	add.w	r9, r9, #1
 8003f20:	e7e8      	b.n	8003ef4 <_printf_float+0x238>
 8003f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	dc39      	bgt.n	8003f9c <_printf_float+0x2e0>
 8003f28:	4a1b      	ldr	r2, [pc, #108]	@ (8003f98 <_printf_float+0x2dc>)
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	4631      	mov	r1, r6
 8003f2e:	4628      	mov	r0, r5
 8003f30:	47b8      	blx	r7
 8003f32:	3001      	adds	r0, #1
 8003f34:	f43f af1d 	beq.w	8003d72 <_printf_float+0xb6>
 8003f38:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003f3c:	ea59 0303 	orrs.w	r3, r9, r3
 8003f40:	d102      	bne.n	8003f48 <_printf_float+0x28c>
 8003f42:	6823      	ldr	r3, [r4, #0]
 8003f44:	07d9      	lsls	r1, r3, #31
 8003f46:	d5d7      	bpl.n	8003ef8 <_printf_float+0x23c>
 8003f48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003f4c:	4631      	mov	r1, r6
 8003f4e:	4628      	mov	r0, r5
 8003f50:	47b8      	blx	r7
 8003f52:	3001      	adds	r0, #1
 8003f54:	f43f af0d 	beq.w	8003d72 <_printf_float+0xb6>
 8003f58:	f04f 0a00 	mov.w	sl, #0
 8003f5c:	f104 0b1a 	add.w	fp, r4, #26
 8003f60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f62:	425b      	negs	r3, r3
 8003f64:	4553      	cmp	r3, sl
 8003f66:	dc01      	bgt.n	8003f6c <_printf_float+0x2b0>
 8003f68:	464b      	mov	r3, r9
 8003f6a:	e793      	b.n	8003e94 <_printf_float+0x1d8>
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	465a      	mov	r2, fp
 8003f70:	4631      	mov	r1, r6
 8003f72:	4628      	mov	r0, r5
 8003f74:	47b8      	blx	r7
 8003f76:	3001      	adds	r0, #1
 8003f78:	f43f aefb 	beq.w	8003d72 <_printf_float+0xb6>
 8003f7c:	f10a 0a01 	add.w	sl, sl, #1
 8003f80:	e7ee      	b.n	8003f60 <_printf_float+0x2a4>
 8003f82:	bf00      	nop
 8003f84:	7fefffff 	.word	0x7fefffff
 8003f88:	0801fbb8 	.word	0x0801fbb8
 8003f8c:	0801fbb4 	.word	0x0801fbb4
 8003f90:	0801fbc0 	.word	0x0801fbc0
 8003f94:	0801fbbc 	.word	0x0801fbbc
 8003f98:	0801fbc4 	.word	0x0801fbc4
 8003f9c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003f9e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003fa2:	4553      	cmp	r3, sl
 8003fa4:	bfa8      	it	ge
 8003fa6:	4653      	movge	r3, sl
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	4699      	mov	r9, r3
 8003fac:	dc36      	bgt.n	800401c <_printf_float+0x360>
 8003fae:	f04f 0b00 	mov.w	fp, #0
 8003fb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fb6:	f104 021a 	add.w	r2, r4, #26
 8003fba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003fbc:	9306      	str	r3, [sp, #24]
 8003fbe:	eba3 0309 	sub.w	r3, r3, r9
 8003fc2:	455b      	cmp	r3, fp
 8003fc4:	dc31      	bgt.n	800402a <_printf_float+0x36e>
 8003fc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fc8:	459a      	cmp	sl, r3
 8003fca:	dc3a      	bgt.n	8004042 <_printf_float+0x386>
 8003fcc:	6823      	ldr	r3, [r4, #0]
 8003fce:	07da      	lsls	r2, r3, #31
 8003fd0:	d437      	bmi.n	8004042 <_printf_float+0x386>
 8003fd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fd4:	ebaa 0903 	sub.w	r9, sl, r3
 8003fd8:	9b06      	ldr	r3, [sp, #24]
 8003fda:	ebaa 0303 	sub.w	r3, sl, r3
 8003fde:	4599      	cmp	r9, r3
 8003fe0:	bfa8      	it	ge
 8003fe2:	4699      	movge	r9, r3
 8003fe4:	f1b9 0f00 	cmp.w	r9, #0
 8003fe8:	dc33      	bgt.n	8004052 <_printf_float+0x396>
 8003fea:	f04f 0800 	mov.w	r8, #0
 8003fee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003ff2:	f104 0b1a 	add.w	fp, r4, #26
 8003ff6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ff8:	ebaa 0303 	sub.w	r3, sl, r3
 8003ffc:	eba3 0309 	sub.w	r3, r3, r9
 8004000:	4543      	cmp	r3, r8
 8004002:	f77f af79 	ble.w	8003ef8 <_printf_float+0x23c>
 8004006:	2301      	movs	r3, #1
 8004008:	465a      	mov	r2, fp
 800400a:	4631      	mov	r1, r6
 800400c:	4628      	mov	r0, r5
 800400e:	47b8      	blx	r7
 8004010:	3001      	adds	r0, #1
 8004012:	f43f aeae 	beq.w	8003d72 <_printf_float+0xb6>
 8004016:	f108 0801 	add.w	r8, r8, #1
 800401a:	e7ec      	b.n	8003ff6 <_printf_float+0x33a>
 800401c:	4642      	mov	r2, r8
 800401e:	4631      	mov	r1, r6
 8004020:	4628      	mov	r0, r5
 8004022:	47b8      	blx	r7
 8004024:	3001      	adds	r0, #1
 8004026:	d1c2      	bne.n	8003fae <_printf_float+0x2f2>
 8004028:	e6a3      	b.n	8003d72 <_printf_float+0xb6>
 800402a:	2301      	movs	r3, #1
 800402c:	4631      	mov	r1, r6
 800402e:	4628      	mov	r0, r5
 8004030:	9206      	str	r2, [sp, #24]
 8004032:	47b8      	blx	r7
 8004034:	3001      	adds	r0, #1
 8004036:	f43f ae9c 	beq.w	8003d72 <_printf_float+0xb6>
 800403a:	9a06      	ldr	r2, [sp, #24]
 800403c:	f10b 0b01 	add.w	fp, fp, #1
 8004040:	e7bb      	b.n	8003fba <_printf_float+0x2fe>
 8004042:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004046:	4631      	mov	r1, r6
 8004048:	4628      	mov	r0, r5
 800404a:	47b8      	blx	r7
 800404c:	3001      	adds	r0, #1
 800404e:	d1c0      	bne.n	8003fd2 <_printf_float+0x316>
 8004050:	e68f      	b.n	8003d72 <_printf_float+0xb6>
 8004052:	9a06      	ldr	r2, [sp, #24]
 8004054:	464b      	mov	r3, r9
 8004056:	4442      	add	r2, r8
 8004058:	4631      	mov	r1, r6
 800405a:	4628      	mov	r0, r5
 800405c:	47b8      	blx	r7
 800405e:	3001      	adds	r0, #1
 8004060:	d1c3      	bne.n	8003fea <_printf_float+0x32e>
 8004062:	e686      	b.n	8003d72 <_printf_float+0xb6>
 8004064:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004068:	f1ba 0f01 	cmp.w	sl, #1
 800406c:	dc01      	bgt.n	8004072 <_printf_float+0x3b6>
 800406e:	07db      	lsls	r3, r3, #31
 8004070:	d536      	bpl.n	80040e0 <_printf_float+0x424>
 8004072:	2301      	movs	r3, #1
 8004074:	4642      	mov	r2, r8
 8004076:	4631      	mov	r1, r6
 8004078:	4628      	mov	r0, r5
 800407a:	47b8      	blx	r7
 800407c:	3001      	adds	r0, #1
 800407e:	f43f ae78 	beq.w	8003d72 <_printf_float+0xb6>
 8004082:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004086:	4631      	mov	r1, r6
 8004088:	4628      	mov	r0, r5
 800408a:	47b8      	blx	r7
 800408c:	3001      	adds	r0, #1
 800408e:	f43f ae70 	beq.w	8003d72 <_printf_float+0xb6>
 8004092:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004096:	2200      	movs	r2, #0
 8004098:	2300      	movs	r3, #0
 800409a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800409e:	f7fc fd33 	bl	8000b08 <__aeabi_dcmpeq>
 80040a2:	b9c0      	cbnz	r0, 80040d6 <_printf_float+0x41a>
 80040a4:	4653      	mov	r3, sl
 80040a6:	f108 0201 	add.w	r2, r8, #1
 80040aa:	4631      	mov	r1, r6
 80040ac:	4628      	mov	r0, r5
 80040ae:	47b8      	blx	r7
 80040b0:	3001      	adds	r0, #1
 80040b2:	d10c      	bne.n	80040ce <_printf_float+0x412>
 80040b4:	e65d      	b.n	8003d72 <_printf_float+0xb6>
 80040b6:	2301      	movs	r3, #1
 80040b8:	465a      	mov	r2, fp
 80040ba:	4631      	mov	r1, r6
 80040bc:	4628      	mov	r0, r5
 80040be:	47b8      	blx	r7
 80040c0:	3001      	adds	r0, #1
 80040c2:	f43f ae56 	beq.w	8003d72 <_printf_float+0xb6>
 80040c6:	f108 0801 	add.w	r8, r8, #1
 80040ca:	45d0      	cmp	r8, sl
 80040cc:	dbf3      	blt.n	80040b6 <_printf_float+0x3fa>
 80040ce:	464b      	mov	r3, r9
 80040d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80040d4:	e6df      	b.n	8003e96 <_printf_float+0x1da>
 80040d6:	f04f 0800 	mov.w	r8, #0
 80040da:	f104 0b1a 	add.w	fp, r4, #26
 80040de:	e7f4      	b.n	80040ca <_printf_float+0x40e>
 80040e0:	2301      	movs	r3, #1
 80040e2:	4642      	mov	r2, r8
 80040e4:	e7e1      	b.n	80040aa <_printf_float+0x3ee>
 80040e6:	2301      	movs	r3, #1
 80040e8:	464a      	mov	r2, r9
 80040ea:	4631      	mov	r1, r6
 80040ec:	4628      	mov	r0, r5
 80040ee:	47b8      	blx	r7
 80040f0:	3001      	adds	r0, #1
 80040f2:	f43f ae3e 	beq.w	8003d72 <_printf_float+0xb6>
 80040f6:	f108 0801 	add.w	r8, r8, #1
 80040fa:	68e3      	ldr	r3, [r4, #12]
 80040fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80040fe:	1a5b      	subs	r3, r3, r1
 8004100:	4543      	cmp	r3, r8
 8004102:	dcf0      	bgt.n	80040e6 <_printf_float+0x42a>
 8004104:	e6fc      	b.n	8003f00 <_printf_float+0x244>
 8004106:	f04f 0800 	mov.w	r8, #0
 800410a:	f104 0919 	add.w	r9, r4, #25
 800410e:	e7f4      	b.n	80040fa <_printf_float+0x43e>

08004110 <_printf_common>:
 8004110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004114:	4616      	mov	r6, r2
 8004116:	4698      	mov	r8, r3
 8004118:	688a      	ldr	r2, [r1, #8]
 800411a:	690b      	ldr	r3, [r1, #16]
 800411c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004120:	4293      	cmp	r3, r2
 8004122:	bfb8      	it	lt
 8004124:	4613      	movlt	r3, r2
 8004126:	6033      	str	r3, [r6, #0]
 8004128:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800412c:	4607      	mov	r7, r0
 800412e:	460c      	mov	r4, r1
 8004130:	b10a      	cbz	r2, 8004136 <_printf_common+0x26>
 8004132:	3301      	adds	r3, #1
 8004134:	6033      	str	r3, [r6, #0]
 8004136:	6823      	ldr	r3, [r4, #0]
 8004138:	0699      	lsls	r1, r3, #26
 800413a:	bf42      	ittt	mi
 800413c:	6833      	ldrmi	r3, [r6, #0]
 800413e:	3302      	addmi	r3, #2
 8004140:	6033      	strmi	r3, [r6, #0]
 8004142:	6825      	ldr	r5, [r4, #0]
 8004144:	f015 0506 	ands.w	r5, r5, #6
 8004148:	d106      	bne.n	8004158 <_printf_common+0x48>
 800414a:	f104 0a19 	add.w	sl, r4, #25
 800414e:	68e3      	ldr	r3, [r4, #12]
 8004150:	6832      	ldr	r2, [r6, #0]
 8004152:	1a9b      	subs	r3, r3, r2
 8004154:	42ab      	cmp	r3, r5
 8004156:	dc26      	bgt.n	80041a6 <_printf_common+0x96>
 8004158:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800415c:	6822      	ldr	r2, [r4, #0]
 800415e:	3b00      	subs	r3, #0
 8004160:	bf18      	it	ne
 8004162:	2301      	movne	r3, #1
 8004164:	0692      	lsls	r2, r2, #26
 8004166:	d42b      	bmi.n	80041c0 <_printf_common+0xb0>
 8004168:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800416c:	4641      	mov	r1, r8
 800416e:	4638      	mov	r0, r7
 8004170:	47c8      	blx	r9
 8004172:	3001      	adds	r0, #1
 8004174:	d01e      	beq.n	80041b4 <_printf_common+0xa4>
 8004176:	6823      	ldr	r3, [r4, #0]
 8004178:	6922      	ldr	r2, [r4, #16]
 800417a:	f003 0306 	and.w	r3, r3, #6
 800417e:	2b04      	cmp	r3, #4
 8004180:	bf02      	ittt	eq
 8004182:	68e5      	ldreq	r5, [r4, #12]
 8004184:	6833      	ldreq	r3, [r6, #0]
 8004186:	1aed      	subeq	r5, r5, r3
 8004188:	68a3      	ldr	r3, [r4, #8]
 800418a:	bf0c      	ite	eq
 800418c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004190:	2500      	movne	r5, #0
 8004192:	4293      	cmp	r3, r2
 8004194:	bfc4      	itt	gt
 8004196:	1a9b      	subgt	r3, r3, r2
 8004198:	18ed      	addgt	r5, r5, r3
 800419a:	2600      	movs	r6, #0
 800419c:	341a      	adds	r4, #26
 800419e:	42b5      	cmp	r5, r6
 80041a0:	d11a      	bne.n	80041d8 <_printf_common+0xc8>
 80041a2:	2000      	movs	r0, #0
 80041a4:	e008      	b.n	80041b8 <_printf_common+0xa8>
 80041a6:	2301      	movs	r3, #1
 80041a8:	4652      	mov	r2, sl
 80041aa:	4641      	mov	r1, r8
 80041ac:	4638      	mov	r0, r7
 80041ae:	47c8      	blx	r9
 80041b0:	3001      	adds	r0, #1
 80041b2:	d103      	bne.n	80041bc <_printf_common+0xac>
 80041b4:	f04f 30ff 	mov.w	r0, #4294967295
 80041b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041bc:	3501      	adds	r5, #1
 80041be:	e7c6      	b.n	800414e <_printf_common+0x3e>
 80041c0:	18e1      	adds	r1, r4, r3
 80041c2:	1c5a      	adds	r2, r3, #1
 80041c4:	2030      	movs	r0, #48	@ 0x30
 80041c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80041ca:	4422      	add	r2, r4
 80041cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80041d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80041d4:	3302      	adds	r3, #2
 80041d6:	e7c7      	b.n	8004168 <_printf_common+0x58>
 80041d8:	2301      	movs	r3, #1
 80041da:	4622      	mov	r2, r4
 80041dc:	4641      	mov	r1, r8
 80041de:	4638      	mov	r0, r7
 80041e0:	47c8      	blx	r9
 80041e2:	3001      	adds	r0, #1
 80041e4:	d0e6      	beq.n	80041b4 <_printf_common+0xa4>
 80041e6:	3601      	adds	r6, #1
 80041e8:	e7d9      	b.n	800419e <_printf_common+0x8e>
	...

080041ec <_printf_i>:
 80041ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80041f0:	7e0f      	ldrb	r7, [r1, #24]
 80041f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80041f4:	2f78      	cmp	r7, #120	@ 0x78
 80041f6:	4691      	mov	r9, r2
 80041f8:	4680      	mov	r8, r0
 80041fa:	460c      	mov	r4, r1
 80041fc:	469a      	mov	sl, r3
 80041fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004202:	d807      	bhi.n	8004214 <_printf_i+0x28>
 8004204:	2f62      	cmp	r7, #98	@ 0x62
 8004206:	d80a      	bhi.n	800421e <_printf_i+0x32>
 8004208:	2f00      	cmp	r7, #0
 800420a:	f000 80d1 	beq.w	80043b0 <_printf_i+0x1c4>
 800420e:	2f58      	cmp	r7, #88	@ 0x58
 8004210:	f000 80b8 	beq.w	8004384 <_printf_i+0x198>
 8004214:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004218:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800421c:	e03a      	b.n	8004294 <_printf_i+0xa8>
 800421e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004222:	2b15      	cmp	r3, #21
 8004224:	d8f6      	bhi.n	8004214 <_printf_i+0x28>
 8004226:	a101      	add	r1, pc, #4	@ (adr r1, 800422c <_printf_i+0x40>)
 8004228:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800422c:	08004285 	.word	0x08004285
 8004230:	08004299 	.word	0x08004299
 8004234:	08004215 	.word	0x08004215
 8004238:	08004215 	.word	0x08004215
 800423c:	08004215 	.word	0x08004215
 8004240:	08004215 	.word	0x08004215
 8004244:	08004299 	.word	0x08004299
 8004248:	08004215 	.word	0x08004215
 800424c:	08004215 	.word	0x08004215
 8004250:	08004215 	.word	0x08004215
 8004254:	08004215 	.word	0x08004215
 8004258:	08004397 	.word	0x08004397
 800425c:	080042c3 	.word	0x080042c3
 8004260:	08004351 	.word	0x08004351
 8004264:	08004215 	.word	0x08004215
 8004268:	08004215 	.word	0x08004215
 800426c:	080043b9 	.word	0x080043b9
 8004270:	08004215 	.word	0x08004215
 8004274:	080042c3 	.word	0x080042c3
 8004278:	08004215 	.word	0x08004215
 800427c:	08004215 	.word	0x08004215
 8004280:	08004359 	.word	0x08004359
 8004284:	6833      	ldr	r3, [r6, #0]
 8004286:	1d1a      	adds	r2, r3, #4
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6032      	str	r2, [r6, #0]
 800428c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004290:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004294:	2301      	movs	r3, #1
 8004296:	e09c      	b.n	80043d2 <_printf_i+0x1e6>
 8004298:	6833      	ldr	r3, [r6, #0]
 800429a:	6820      	ldr	r0, [r4, #0]
 800429c:	1d19      	adds	r1, r3, #4
 800429e:	6031      	str	r1, [r6, #0]
 80042a0:	0606      	lsls	r6, r0, #24
 80042a2:	d501      	bpl.n	80042a8 <_printf_i+0xbc>
 80042a4:	681d      	ldr	r5, [r3, #0]
 80042a6:	e003      	b.n	80042b0 <_printf_i+0xc4>
 80042a8:	0645      	lsls	r5, r0, #25
 80042aa:	d5fb      	bpl.n	80042a4 <_printf_i+0xb8>
 80042ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 80042b0:	2d00      	cmp	r5, #0
 80042b2:	da03      	bge.n	80042bc <_printf_i+0xd0>
 80042b4:	232d      	movs	r3, #45	@ 0x2d
 80042b6:	426d      	negs	r5, r5
 80042b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042bc:	4858      	ldr	r0, [pc, #352]	@ (8004420 <_printf_i+0x234>)
 80042be:	230a      	movs	r3, #10
 80042c0:	e011      	b.n	80042e6 <_printf_i+0xfa>
 80042c2:	6821      	ldr	r1, [r4, #0]
 80042c4:	6833      	ldr	r3, [r6, #0]
 80042c6:	0608      	lsls	r0, r1, #24
 80042c8:	f853 5b04 	ldr.w	r5, [r3], #4
 80042cc:	d402      	bmi.n	80042d4 <_printf_i+0xe8>
 80042ce:	0649      	lsls	r1, r1, #25
 80042d0:	bf48      	it	mi
 80042d2:	b2ad      	uxthmi	r5, r5
 80042d4:	2f6f      	cmp	r7, #111	@ 0x6f
 80042d6:	4852      	ldr	r0, [pc, #328]	@ (8004420 <_printf_i+0x234>)
 80042d8:	6033      	str	r3, [r6, #0]
 80042da:	bf14      	ite	ne
 80042dc:	230a      	movne	r3, #10
 80042de:	2308      	moveq	r3, #8
 80042e0:	2100      	movs	r1, #0
 80042e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80042e6:	6866      	ldr	r6, [r4, #4]
 80042e8:	60a6      	str	r6, [r4, #8]
 80042ea:	2e00      	cmp	r6, #0
 80042ec:	db05      	blt.n	80042fa <_printf_i+0x10e>
 80042ee:	6821      	ldr	r1, [r4, #0]
 80042f0:	432e      	orrs	r6, r5
 80042f2:	f021 0104 	bic.w	r1, r1, #4
 80042f6:	6021      	str	r1, [r4, #0]
 80042f8:	d04b      	beq.n	8004392 <_printf_i+0x1a6>
 80042fa:	4616      	mov	r6, r2
 80042fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8004300:	fb03 5711 	mls	r7, r3, r1, r5
 8004304:	5dc7      	ldrb	r7, [r0, r7]
 8004306:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800430a:	462f      	mov	r7, r5
 800430c:	42bb      	cmp	r3, r7
 800430e:	460d      	mov	r5, r1
 8004310:	d9f4      	bls.n	80042fc <_printf_i+0x110>
 8004312:	2b08      	cmp	r3, #8
 8004314:	d10b      	bne.n	800432e <_printf_i+0x142>
 8004316:	6823      	ldr	r3, [r4, #0]
 8004318:	07df      	lsls	r7, r3, #31
 800431a:	d508      	bpl.n	800432e <_printf_i+0x142>
 800431c:	6923      	ldr	r3, [r4, #16]
 800431e:	6861      	ldr	r1, [r4, #4]
 8004320:	4299      	cmp	r1, r3
 8004322:	bfde      	ittt	le
 8004324:	2330      	movle	r3, #48	@ 0x30
 8004326:	f806 3c01 	strble.w	r3, [r6, #-1]
 800432a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800432e:	1b92      	subs	r2, r2, r6
 8004330:	6122      	str	r2, [r4, #16]
 8004332:	f8cd a000 	str.w	sl, [sp]
 8004336:	464b      	mov	r3, r9
 8004338:	aa03      	add	r2, sp, #12
 800433a:	4621      	mov	r1, r4
 800433c:	4640      	mov	r0, r8
 800433e:	f7ff fee7 	bl	8004110 <_printf_common>
 8004342:	3001      	adds	r0, #1
 8004344:	d14a      	bne.n	80043dc <_printf_i+0x1f0>
 8004346:	f04f 30ff 	mov.w	r0, #4294967295
 800434a:	b004      	add	sp, #16
 800434c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004350:	6823      	ldr	r3, [r4, #0]
 8004352:	f043 0320 	orr.w	r3, r3, #32
 8004356:	6023      	str	r3, [r4, #0]
 8004358:	4832      	ldr	r0, [pc, #200]	@ (8004424 <_printf_i+0x238>)
 800435a:	2778      	movs	r7, #120	@ 0x78
 800435c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	6831      	ldr	r1, [r6, #0]
 8004364:	061f      	lsls	r7, r3, #24
 8004366:	f851 5b04 	ldr.w	r5, [r1], #4
 800436a:	d402      	bmi.n	8004372 <_printf_i+0x186>
 800436c:	065f      	lsls	r7, r3, #25
 800436e:	bf48      	it	mi
 8004370:	b2ad      	uxthmi	r5, r5
 8004372:	6031      	str	r1, [r6, #0]
 8004374:	07d9      	lsls	r1, r3, #31
 8004376:	bf44      	itt	mi
 8004378:	f043 0320 	orrmi.w	r3, r3, #32
 800437c:	6023      	strmi	r3, [r4, #0]
 800437e:	b11d      	cbz	r5, 8004388 <_printf_i+0x19c>
 8004380:	2310      	movs	r3, #16
 8004382:	e7ad      	b.n	80042e0 <_printf_i+0xf4>
 8004384:	4826      	ldr	r0, [pc, #152]	@ (8004420 <_printf_i+0x234>)
 8004386:	e7e9      	b.n	800435c <_printf_i+0x170>
 8004388:	6823      	ldr	r3, [r4, #0]
 800438a:	f023 0320 	bic.w	r3, r3, #32
 800438e:	6023      	str	r3, [r4, #0]
 8004390:	e7f6      	b.n	8004380 <_printf_i+0x194>
 8004392:	4616      	mov	r6, r2
 8004394:	e7bd      	b.n	8004312 <_printf_i+0x126>
 8004396:	6833      	ldr	r3, [r6, #0]
 8004398:	6825      	ldr	r5, [r4, #0]
 800439a:	6961      	ldr	r1, [r4, #20]
 800439c:	1d18      	adds	r0, r3, #4
 800439e:	6030      	str	r0, [r6, #0]
 80043a0:	062e      	lsls	r6, r5, #24
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	d501      	bpl.n	80043aa <_printf_i+0x1be>
 80043a6:	6019      	str	r1, [r3, #0]
 80043a8:	e002      	b.n	80043b0 <_printf_i+0x1c4>
 80043aa:	0668      	lsls	r0, r5, #25
 80043ac:	d5fb      	bpl.n	80043a6 <_printf_i+0x1ba>
 80043ae:	8019      	strh	r1, [r3, #0]
 80043b0:	2300      	movs	r3, #0
 80043b2:	6123      	str	r3, [r4, #16]
 80043b4:	4616      	mov	r6, r2
 80043b6:	e7bc      	b.n	8004332 <_printf_i+0x146>
 80043b8:	6833      	ldr	r3, [r6, #0]
 80043ba:	1d1a      	adds	r2, r3, #4
 80043bc:	6032      	str	r2, [r6, #0]
 80043be:	681e      	ldr	r6, [r3, #0]
 80043c0:	6862      	ldr	r2, [r4, #4]
 80043c2:	2100      	movs	r1, #0
 80043c4:	4630      	mov	r0, r6
 80043c6:	f7fb ff23 	bl	8000210 <memchr>
 80043ca:	b108      	cbz	r0, 80043d0 <_printf_i+0x1e4>
 80043cc:	1b80      	subs	r0, r0, r6
 80043ce:	6060      	str	r0, [r4, #4]
 80043d0:	6863      	ldr	r3, [r4, #4]
 80043d2:	6123      	str	r3, [r4, #16]
 80043d4:	2300      	movs	r3, #0
 80043d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043da:	e7aa      	b.n	8004332 <_printf_i+0x146>
 80043dc:	6923      	ldr	r3, [r4, #16]
 80043de:	4632      	mov	r2, r6
 80043e0:	4649      	mov	r1, r9
 80043e2:	4640      	mov	r0, r8
 80043e4:	47d0      	blx	sl
 80043e6:	3001      	adds	r0, #1
 80043e8:	d0ad      	beq.n	8004346 <_printf_i+0x15a>
 80043ea:	6823      	ldr	r3, [r4, #0]
 80043ec:	079b      	lsls	r3, r3, #30
 80043ee:	d413      	bmi.n	8004418 <_printf_i+0x22c>
 80043f0:	68e0      	ldr	r0, [r4, #12]
 80043f2:	9b03      	ldr	r3, [sp, #12]
 80043f4:	4298      	cmp	r0, r3
 80043f6:	bfb8      	it	lt
 80043f8:	4618      	movlt	r0, r3
 80043fa:	e7a6      	b.n	800434a <_printf_i+0x15e>
 80043fc:	2301      	movs	r3, #1
 80043fe:	4632      	mov	r2, r6
 8004400:	4649      	mov	r1, r9
 8004402:	4640      	mov	r0, r8
 8004404:	47d0      	blx	sl
 8004406:	3001      	adds	r0, #1
 8004408:	d09d      	beq.n	8004346 <_printf_i+0x15a>
 800440a:	3501      	adds	r5, #1
 800440c:	68e3      	ldr	r3, [r4, #12]
 800440e:	9903      	ldr	r1, [sp, #12]
 8004410:	1a5b      	subs	r3, r3, r1
 8004412:	42ab      	cmp	r3, r5
 8004414:	dcf2      	bgt.n	80043fc <_printf_i+0x210>
 8004416:	e7eb      	b.n	80043f0 <_printf_i+0x204>
 8004418:	2500      	movs	r5, #0
 800441a:	f104 0619 	add.w	r6, r4, #25
 800441e:	e7f5      	b.n	800440c <_printf_i+0x220>
 8004420:	0801fbc6 	.word	0x0801fbc6
 8004424:	0801fbd7 	.word	0x0801fbd7

08004428 <std>:
 8004428:	2300      	movs	r3, #0
 800442a:	b510      	push	{r4, lr}
 800442c:	4604      	mov	r4, r0
 800442e:	e9c0 3300 	strd	r3, r3, [r0]
 8004432:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004436:	6083      	str	r3, [r0, #8]
 8004438:	8181      	strh	r1, [r0, #12]
 800443a:	6643      	str	r3, [r0, #100]	@ 0x64
 800443c:	81c2      	strh	r2, [r0, #14]
 800443e:	6183      	str	r3, [r0, #24]
 8004440:	4619      	mov	r1, r3
 8004442:	2208      	movs	r2, #8
 8004444:	305c      	adds	r0, #92	@ 0x5c
 8004446:	f000 f9f9 	bl	800483c <memset>
 800444a:	4b0d      	ldr	r3, [pc, #52]	@ (8004480 <std+0x58>)
 800444c:	6263      	str	r3, [r4, #36]	@ 0x24
 800444e:	4b0d      	ldr	r3, [pc, #52]	@ (8004484 <std+0x5c>)
 8004450:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004452:	4b0d      	ldr	r3, [pc, #52]	@ (8004488 <std+0x60>)
 8004454:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004456:	4b0d      	ldr	r3, [pc, #52]	@ (800448c <std+0x64>)
 8004458:	6323      	str	r3, [r4, #48]	@ 0x30
 800445a:	4b0d      	ldr	r3, [pc, #52]	@ (8004490 <std+0x68>)
 800445c:	6224      	str	r4, [r4, #32]
 800445e:	429c      	cmp	r4, r3
 8004460:	d006      	beq.n	8004470 <std+0x48>
 8004462:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004466:	4294      	cmp	r4, r2
 8004468:	d002      	beq.n	8004470 <std+0x48>
 800446a:	33d0      	adds	r3, #208	@ 0xd0
 800446c:	429c      	cmp	r4, r3
 800446e:	d105      	bne.n	800447c <std+0x54>
 8004470:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004478:	f000 ba5c 	b.w	8004934 <__retarget_lock_init_recursive>
 800447c:	bd10      	pop	{r4, pc}
 800447e:	bf00      	nop
 8004480:	0800468d 	.word	0x0800468d
 8004484:	080046af 	.word	0x080046af
 8004488:	080046e7 	.word	0x080046e7
 800448c:	0800470b 	.word	0x0800470b
 8004490:	20000568 	.word	0x20000568

08004494 <stdio_exit_handler>:
 8004494:	4a02      	ldr	r2, [pc, #8]	@ (80044a0 <stdio_exit_handler+0xc>)
 8004496:	4903      	ldr	r1, [pc, #12]	@ (80044a4 <stdio_exit_handler+0x10>)
 8004498:	4803      	ldr	r0, [pc, #12]	@ (80044a8 <stdio_exit_handler+0x14>)
 800449a:	f000 b869 	b.w	8004570 <_fwalk_sglue>
 800449e:	bf00      	nop
 80044a0:	2000000c 	.word	0x2000000c
 80044a4:	08006289 	.word	0x08006289
 80044a8:	2000001c 	.word	0x2000001c

080044ac <cleanup_stdio>:
 80044ac:	6841      	ldr	r1, [r0, #4]
 80044ae:	4b0c      	ldr	r3, [pc, #48]	@ (80044e0 <cleanup_stdio+0x34>)
 80044b0:	4299      	cmp	r1, r3
 80044b2:	b510      	push	{r4, lr}
 80044b4:	4604      	mov	r4, r0
 80044b6:	d001      	beq.n	80044bc <cleanup_stdio+0x10>
 80044b8:	f001 fee6 	bl	8006288 <_fflush_r>
 80044bc:	68a1      	ldr	r1, [r4, #8]
 80044be:	4b09      	ldr	r3, [pc, #36]	@ (80044e4 <cleanup_stdio+0x38>)
 80044c0:	4299      	cmp	r1, r3
 80044c2:	d002      	beq.n	80044ca <cleanup_stdio+0x1e>
 80044c4:	4620      	mov	r0, r4
 80044c6:	f001 fedf 	bl	8006288 <_fflush_r>
 80044ca:	68e1      	ldr	r1, [r4, #12]
 80044cc:	4b06      	ldr	r3, [pc, #24]	@ (80044e8 <cleanup_stdio+0x3c>)
 80044ce:	4299      	cmp	r1, r3
 80044d0:	d004      	beq.n	80044dc <cleanup_stdio+0x30>
 80044d2:	4620      	mov	r0, r4
 80044d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044d8:	f001 bed6 	b.w	8006288 <_fflush_r>
 80044dc:	bd10      	pop	{r4, pc}
 80044de:	bf00      	nop
 80044e0:	20000568 	.word	0x20000568
 80044e4:	200005d0 	.word	0x200005d0
 80044e8:	20000638 	.word	0x20000638

080044ec <global_stdio_init.part.0>:
 80044ec:	b510      	push	{r4, lr}
 80044ee:	4b0b      	ldr	r3, [pc, #44]	@ (800451c <global_stdio_init.part.0+0x30>)
 80044f0:	4c0b      	ldr	r4, [pc, #44]	@ (8004520 <global_stdio_init.part.0+0x34>)
 80044f2:	4a0c      	ldr	r2, [pc, #48]	@ (8004524 <global_stdio_init.part.0+0x38>)
 80044f4:	601a      	str	r2, [r3, #0]
 80044f6:	4620      	mov	r0, r4
 80044f8:	2200      	movs	r2, #0
 80044fa:	2104      	movs	r1, #4
 80044fc:	f7ff ff94 	bl	8004428 <std>
 8004500:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004504:	2201      	movs	r2, #1
 8004506:	2109      	movs	r1, #9
 8004508:	f7ff ff8e 	bl	8004428 <std>
 800450c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004510:	2202      	movs	r2, #2
 8004512:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004516:	2112      	movs	r1, #18
 8004518:	f7ff bf86 	b.w	8004428 <std>
 800451c:	200006a0 	.word	0x200006a0
 8004520:	20000568 	.word	0x20000568
 8004524:	08004495 	.word	0x08004495

08004528 <__sfp_lock_acquire>:
 8004528:	4801      	ldr	r0, [pc, #4]	@ (8004530 <__sfp_lock_acquire+0x8>)
 800452a:	f000 ba04 	b.w	8004936 <__retarget_lock_acquire_recursive>
 800452e:	bf00      	nop
 8004530:	200006a9 	.word	0x200006a9

08004534 <__sfp_lock_release>:
 8004534:	4801      	ldr	r0, [pc, #4]	@ (800453c <__sfp_lock_release+0x8>)
 8004536:	f000 b9ff 	b.w	8004938 <__retarget_lock_release_recursive>
 800453a:	bf00      	nop
 800453c:	200006a9 	.word	0x200006a9

08004540 <__sinit>:
 8004540:	b510      	push	{r4, lr}
 8004542:	4604      	mov	r4, r0
 8004544:	f7ff fff0 	bl	8004528 <__sfp_lock_acquire>
 8004548:	6a23      	ldr	r3, [r4, #32]
 800454a:	b11b      	cbz	r3, 8004554 <__sinit+0x14>
 800454c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004550:	f7ff bff0 	b.w	8004534 <__sfp_lock_release>
 8004554:	4b04      	ldr	r3, [pc, #16]	@ (8004568 <__sinit+0x28>)
 8004556:	6223      	str	r3, [r4, #32]
 8004558:	4b04      	ldr	r3, [pc, #16]	@ (800456c <__sinit+0x2c>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1f5      	bne.n	800454c <__sinit+0xc>
 8004560:	f7ff ffc4 	bl	80044ec <global_stdio_init.part.0>
 8004564:	e7f2      	b.n	800454c <__sinit+0xc>
 8004566:	bf00      	nop
 8004568:	080044ad 	.word	0x080044ad
 800456c:	200006a0 	.word	0x200006a0

08004570 <_fwalk_sglue>:
 8004570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004574:	4607      	mov	r7, r0
 8004576:	4688      	mov	r8, r1
 8004578:	4614      	mov	r4, r2
 800457a:	2600      	movs	r6, #0
 800457c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004580:	f1b9 0901 	subs.w	r9, r9, #1
 8004584:	d505      	bpl.n	8004592 <_fwalk_sglue+0x22>
 8004586:	6824      	ldr	r4, [r4, #0]
 8004588:	2c00      	cmp	r4, #0
 800458a:	d1f7      	bne.n	800457c <_fwalk_sglue+0xc>
 800458c:	4630      	mov	r0, r6
 800458e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004592:	89ab      	ldrh	r3, [r5, #12]
 8004594:	2b01      	cmp	r3, #1
 8004596:	d907      	bls.n	80045a8 <_fwalk_sglue+0x38>
 8004598:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800459c:	3301      	adds	r3, #1
 800459e:	d003      	beq.n	80045a8 <_fwalk_sglue+0x38>
 80045a0:	4629      	mov	r1, r5
 80045a2:	4638      	mov	r0, r7
 80045a4:	47c0      	blx	r8
 80045a6:	4306      	orrs	r6, r0
 80045a8:	3568      	adds	r5, #104	@ 0x68
 80045aa:	e7e9      	b.n	8004580 <_fwalk_sglue+0x10>

080045ac <iprintf>:
 80045ac:	b40f      	push	{r0, r1, r2, r3}
 80045ae:	b507      	push	{r0, r1, r2, lr}
 80045b0:	4906      	ldr	r1, [pc, #24]	@ (80045cc <iprintf+0x20>)
 80045b2:	ab04      	add	r3, sp, #16
 80045b4:	6808      	ldr	r0, [r1, #0]
 80045b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80045ba:	6881      	ldr	r1, [r0, #8]
 80045bc:	9301      	str	r3, [sp, #4]
 80045be:	f001 fcc7 	bl	8005f50 <_vfiprintf_r>
 80045c2:	b003      	add	sp, #12
 80045c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80045c8:	b004      	add	sp, #16
 80045ca:	4770      	bx	lr
 80045cc:	20000018 	.word	0x20000018

080045d0 <_puts_r>:
 80045d0:	6a03      	ldr	r3, [r0, #32]
 80045d2:	b570      	push	{r4, r5, r6, lr}
 80045d4:	6884      	ldr	r4, [r0, #8]
 80045d6:	4605      	mov	r5, r0
 80045d8:	460e      	mov	r6, r1
 80045da:	b90b      	cbnz	r3, 80045e0 <_puts_r+0x10>
 80045dc:	f7ff ffb0 	bl	8004540 <__sinit>
 80045e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80045e2:	07db      	lsls	r3, r3, #31
 80045e4:	d405      	bmi.n	80045f2 <_puts_r+0x22>
 80045e6:	89a3      	ldrh	r3, [r4, #12]
 80045e8:	0598      	lsls	r0, r3, #22
 80045ea:	d402      	bmi.n	80045f2 <_puts_r+0x22>
 80045ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80045ee:	f000 f9a2 	bl	8004936 <__retarget_lock_acquire_recursive>
 80045f2:	89a3      	ldrh	r3, [r4, #12]
 80045f4:	0719      	lsls	r1, r3, #28
 80045f6:	d502      	bpl.n	80045fe <_puts_r+0x2e>
 80045f8:	6923      	ldr	r3, [r4, #16]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d135      	bne.n	800466a <_puts_r+0x9a>
 80045fe:	4621      	mov	r1, r4
 8004600:	4628      	mov	r0, r5
 8004602:	f000 f8c5 	bl	8004790 <__swsetup_r>
 8004606:	b380      	cbz	r0, 800466a <_puts_r+0x9a>
 8004608:	f04f 35ff 	mov.w	r5, #4294967295
 800460c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800460e:	07da      	lsls	r2, r3, #31
 8004610:	d405      	bmi.n	800461e <_puts_r+0x4e>
 8004612:	89a3      	ldrh	r3, [r4, #12]
 8004614:	059b      	lsls	r3, r3, #22
 8004616:	d402      	bmi.n	800461e <_puts_r+0x4e>
 8004618:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800461a:	f000 f98d 	bl	8004938 <__retarget_lock_release_recursive>
 800461e:	4628      	mov	r0, r5
 8004620:	bd70      	pop	{r4, r5, r6, pc}
 8004622:	2b00      	cmp	r3, #0
 8004624:	da04      	bge.n	8004630 <_puts_r+0x60>
 8004626:	69a2      	ldr	r2, [r4, #24]
 8004628:	429a      	cmp	r2, r3
 800462a:	dc17      	bgt.n	800465c <_puts_r+0x8c>
 800462c:	290a      	cmp	r1, #10
 800462e:	d015      	beq.n	800465c <_puts_r+0x8c>
 8004630:	6823      	ldr	r3, [r4, #0]
 8004632:	1c5a      	adds	r2, r3, #1
 8004634:	6022      	str	r2, [r4, #0]
 8004636:	7019      	strb	r1, [r3, #0]
 8004638:	68a3      	ldr	r3, [r4, #8]
 800463a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800463e:	3b01      	subs	r3, #1
 8004640:	60a3      	str	r3, [r4, #8]
 8004642:	2900      	cmp	r1, #0
 8004644:	d1ed      	bne.n	8004622 <_puts_r+0x52>
 8004646:	2b00      	cmp	r3, #0
 8004648:	da11      	bge.n	800466e <_puts_r+0x9e>
 800464a:	4622      	mov	r2, r4
 800464c:	210a      	movs	r1, #10
 800464e:	4628      	mov	r0, r5
 8004650:	f000 f85f 	bl	8004712 <__swbuf_r>
 8004654:	3001      	adds	r0, #1
 8004656:	d0d7      	beq.n	8004608 <_puts_r+0x38>
 8004658:	250a      	movs	r5, #10
 800465a:	e7d7      	b.n	800460c <_puts_r+0x3c>
 800465c:	4622      	mov	r2, r4
 800465e:	4628      	mov	r0, r5
 8004660:	f000 f857 	bl	8004712 <__swbuf_r>
 8004664:	3001      	adds	r0, #1
 8004666:	d1e7      	bne.n	8004638 <_puts_r+0x68>
 8004668:	e7ce      	b.n	8004608 <_puts_r+0x38>
 800466a:	3e01      	subs	r6, #1
 800466c:	e7e4      	b.n	8004638 <_puts_r+0x68>
 800466e:	6823      	ldr	r3, [r4, #0]
 8004670:	1c5a      	adds	r2, r3, #1
 8004672:	6022      	str	r2, [r4, #0]
 8004674:	220a      	movs	r2, #10
 8004676:	701a      	strb	r2, [r3, #0]
 8004678:	e7ee      	b.n	8004658 <_puts_r+0x88>
	...

0800467c <puts>:
 800467c:	4b02      	ldr	r3, [pc, #8]	@ (8004688 <puts+0xc>)
 800467e:	4601      	mov	r1, r0
 8004680:	6818      	ldr	r0, [r3, #0]
 8004682:	f7ff bfa5 	b.w	80045d0 <_puts_r>
 8004686:	bf00      	nop
 8004688:	20000018 	.word	0x20000018

0800468c <__sread>:
 800468c:	b510      	push	{r4, lr}
 800468e:	460c      	mov	r4, r1
 8004690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004694:	f000 f900 	bl	8004898 <_read_r>
 8004698:	2800      	cmp	r0, #0
 800469a:	bfab      	itete	ge
 800469c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800469e:	89a3      	ldrhlt	r3, [r4, #12]
 80046a0:	181b      	addge	r3, r3, r0
 80046a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80046a6:	bfac      	ite	ge
 80046a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80046aa:	81a3      	strhlt	r3, [r4, #12]
 80046ac:	bd10      	pop	{r4, pc}

080046ae <__swrite>:
 80046ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046b2:	461f      	mov	r7, r3
 80046b4:	898b      	ldrh	r3, [r1, #12]
 80046b6:	05db      	lsls	r3, r3, #23
 80046b8:	4605      	mov	r5, r0
 80046ba:	460c      	mov	r4, r1
 80046bc:	4616      	mov	r6, r2
 80046be:	d505      	bpl.n	80046cc <__swrite+0x1e>
 80046c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046c4:	2302      	movs	r3, #2
 80046c6:	2200      	movs	r2, #0
 80046c8:	f000 f8d4 	bl	8004874 <_lseek_r>
 80046cc:	89a3      	ldrh	r3, [r4, #12]
 80046ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046d6:	81a3      	strh	r3, [r4, #12]
 80046d8:	4632      	mov	r2, r6
 80046da:	463b      	mov	r3, r7
 80046dc:	4628      	mov	r0, r5
 80046de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046e2:	f000 b8eb 	b.w	80048bc <_write_r>

080046e6 <__sseek>:
 80046e6:	b510      	push	{r4, lr}
 80046e8:	460c      	mov	r4, r1
 80046ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046ee:	f000 f8c1 	bl	8004874 <_lseek_r>
 80046f2:	1c43      	adds	r3, r0, #1
 80046f4:	89a3      	ldrh	r3, [r4, #12]
 80046f6:	bf15      	itete	ne
 80046f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80046fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80046fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004702:	81a3      	strheq	r3, [r4, #12]
 8004704:	bf18      	it	ne
 8004706:	81a3      	strhne	r3, [r4, #12]
 8004708:	bd10      	pop	{r4, pc}

0800470a <__sclose>:
 800470a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800470e:	f000 b8a1 	b.w	8004854 <_close_r>

08004712 <__swbuf_r>:
 8004712:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004714:	460e      	mov	r6, r1
 8004716:	4614      	mov	r4, r2
 8004718:	4605      	mov	r5, r0
 800471a:	b118      	cbz	r0, 8004724 <__swbuf_r+0x12>
 800471c:	6a03      	ldr	r3, [r0, #32]
 800471e:	b90b      	cbnz	r3, 8004724 <__swbuf_r+0x12>
 8004720:	f7ff ff0e 	bl	8004540 <__sinit>
 8004724:	69a3      	ldr	r3, [r4, #24]
 8004726:	60a3      	str	r3, [r4, #8]
 8004728:	89a3      	ldrh	r3, [r4, #12]
 800472a:	071a      	lsls	r2, r3, #28
 800472c:	d501      	bpl.n	8004732 <__swbuf_r+0x20>
 800472e:	6923      	ldr	r3, [r4, #16]
 8004730:	b943      	cbnz	r3, 8004744 <__swbuf_r+0x32>
 8004732:	4621      	mov	r1, r4
 8004734:	4628      	mov	r0, r5
 8004736:	f000 f82b 	bl	8004790 <__swsetup_r>
 800473a:	b118      	cbz	r0, 8004744 <__swbuf_r+0x32>
 800473c:	f04f 37ff 	mov.w	r7, #4294967295
 8004740:	4638      	mov	r0, r7
 8004742:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004744:	6823      	ldr	r3, [r4, #0]
 8004746:	6922      	ldr	r2, [r4, #16]
 8004748:	1a98      	subs	r0, r3, r2
 800474a:	6963      	ldr	r3, [r4, #20]
 800474c:	b2f6      	uxtb	r6, r6
 800474e:	4283      	cmp	r3, r0
 8004750:	4637      	mov	r7, r6
 8004752:	dc05      	bgt.n	8004760 <__swbuf_r+0x4e>
 8004754:	4621      	mov	r1, r4
 8004756:	4628      	mov	r0, r5
 8004758:	f001 fd96 	bl	8006288 <_fflush_r>
 800475c:	2800      	cmp	r0, #0
 800475e:	d1ed      	bne.n	800473c <__swbuf_r+0x2a>
 8004760:	68a3      	ldr	r3, [r4, #8]
 8004762:	3b01      	subs	r3, #1
 8004764:	60a3      	str	r3, [r4, #8]
 8004766:	6823      	ldr	r3, [r4, #0]
 8004768:	1c5a      	adds	r2, r3, #1
 800476a:	6022      	str	r2, [r4, #0]
 800476c:	701e      	strb	r6, [r3, #0]
 800476e:	6962      	ldr	r2, [r4, #20]
 8004770:	1c43      	adds	r3, r0, #1
 8004772:	429a      	cmp	r2, r3
 8004774:	d004      	beq.n	8004780 <__swbuf_r+0x6e>
 8004776:	89a3      	ldrh	r3, [r4, #12]
 8004778:	07db      	lsls	r3, r3, #31
 800477a:	d5e1      	bpl.n	8004740 <__swbuf_r+0x2e>
 800477c:	2e0a      	cmp	r6, #10
 800477e:	d1df      	bne.n	8004740 <__swbuf_r+0x2e>
 8004780:	4621      	mov	r1, r4
 8004782:	4628      	mov	r0, r5
 8004784:	f001 fd80 	bl	8006288 <_fflush_r>
 8004788:	2800      	cmp	r0, #0
 800478a:	d0d9      	beq.n	8004740 <__swbuf_r+0x2e>
 800478c:	e7d6      	b.n	800473c <__swbuf_r+0x2a>
	...

08004790 <__swsetup_r>:
 8004790:	b538      	push	{r3, r4, r5, lr}
 8004792:	4b29      	ldr	r3, [pc, #164]	@ (8004838 <__swsetup_r+0xa8>)
 8004794:	4605      	mov	r5, r0
 8004796:	6818      	ldr	r0, [r3, #0]
 8004798:	460c      	mov	r4, r1
 800479a:	b118      	cbz	r0, 80047a4 <__swsetup_r+0x14>
 800479c:	6a03      	ldr	r3, [r0, #32]
 800479e:	b90b      	cbnz	r3, 80047a4 <__swsetup_r+0x14>
 80047a0:	f7ff fece 	bl	8004540 <__sinit>
 80047a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047a8:	0719      	lsls	r1, r3, #28
 80047aa:	d422      	bmi.n	80047f2 <__swsetup_r+0x62>
 80047ac:	06da      	lsls	r2, r3, #27
 80047ae:	d407      	bmi.n	80047c0 <__swsetup_r+0x30>
 80047b0:	2209      	movs	r2, #9
 80047b2:	602a      	str	r2, [r5, #0]
 80047b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047b8:	81a3      	strh	r3, [r4, #12]
 80047ba:	f04f 30ff 	mov.w	r0, #4294967295
 80047be:	e033      	b.n	8004828 <__swsetup_r+0x98>
 80047c0:	0758      	lsls	r0, r3, #29
 80047c2:	d512      	bpl.n	80047ea <__swsetup_r+0x5a>
 80047c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047c6:	b141      	cbz	r1, 80047da <__swsetup_r+0x4a>
 80047c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80047cc:	4299      	cmp	r1, r3
 80047ce:	d002      	beq.n	80047d6 <__swsetup_r+0x46>
 80047d0:	4628      	mov	r0, r5
 80047d2:	f000 ff19 	bl	8005608 <_free_r>
 80047d6:	2300      	movs	r3, #0
 80047d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80047da:	89a3      	ldrh	r3, [r4, #12]
 80047dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80047e0:	81a3      	strh	r3, [r4, #12]
 80047e2:	2300      	movs	r3, #0
 80047e4:	6063      	str	r3, [r4, #4]
 80047e6:	6923      	ldr	r3, [r4, #16]
 80047e8:	6023      	str	r3, [r4, #0]
 80047ea:	89a3      	ldrh	r3, [r4, #12]
 80047ec:	f043 0308 	orr.w	r3, r3, #8
 80047f0:	81a3      	strh	r3, [r4, #12]
 80047f2:	6923      	ldr	r3, [r4, #16]
 80047f4:	b94b      	cbnz	r3, 800480a <__swsetup_r+0x7a>
 80047f6:	89a3      	ldrh	r3, [r4, #12]
 80047f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80047fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004800:	d003      	beq.n	800480a <__swsetup_r+0x7a>
 8004802:	4621      	mov	r1, r4
 8004804:	4628      	mov	r0, r5
 8004806:	f001 fd8d 	bl	8006324 <__smakebuf_r>
 800480a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800480e:	f013 0201 	ands.w	r2, r3, #1
 8004812:	d00a      	beq.n	800482a <__swsetup_r+0x9a>
 8004814:	2200      	movs	r2, #0
 8004816:	60a2      	str	r2, [r4, #8]
 8004818:	6962      	ldr	r2, [r4, #20]
 800481a:	4252      	negs	r2, r2
 800481c:	61a2      	str	r2, [r4, #24]
 800481e:	6922      	ldr	r2, [r4, #16]
 8004820:	b942      	cbnz	r2, 8004834 <__swsetup_r+0xa4>
 8004822:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004826:	d1c5      	bne.n	80047b4 <__swsetup_r+0x24>
 8004828:	bd38      	pop	{r3, r4, r5, pc}
 800482a:	0799      	lsls	r1, r3, #30
 800482c:	bf58      	it	pl
 800482e:	6962      	ldrpl	r2, [r4, #20]
 8004830:	60a2      	str	r2, [r4, #8]
 8004832:	e7f4      	b.n	800481e <__swsetup_r+0x8e>
 8004834:	2000      	movs	r0, #0
 8004836:	e7f7      	b.n	8004828 <__swsetup_r+0x98>
 8004838:	20000018 	.word	0x20000018

0800483c <memset>:
 800483c:	4402      	add	r2, r0
 800483e:	4603      	mov	r3, r0
 8004840:	4293      	cmp	r3, r2
 8004842:	d100      	bne.n	8004846 <memset+0xa>
 8004844:	4770      	bx	lr
 8004846:	f803 1b01 	strb.w	r1, [r3], #1
 800484a:	e7f9      	b.n	8004840 <memset+0x4>

0800484c <_localeconv_r>:
 800484c:	4800      	ldr	r0, [pc, #0]	@ (8004850 <_localeconv_r+0x4>)
 800484e:	4770      	bx	lr
 8004850:	20000158 	.word	0x20000158

08004854 <_close_r>:
 8004854:	b538      	push	{r3, r4, r5, lr}
 8004856:	4d06      	ldr	r5, [pc, #24]	@ (8004870 <_close_r+0x1c>)
 8004858:	2300      	movs	r3, #0
 800485a:	4604      	mov	r4, r0
 800485c:	4608      	mov	r0, r1
 800485e:	602b      	str	r3, [r5, #0]
 8004860:	f7fd f94b 	bl	8001afa <_close>
 8004864:	1c43      	adds	r3, r0, #1
 8004866:	d102      	bne.n	800486e <_close_r+0x1a>
 8004868:	682b      	ldr	r3, [r5, #0]
 800486a:	b103      	cbz	r3, 800486e <_close_r+0x1a>
 800486c:	6023      	str	r3, [r4, #0]
 800486e:	bd38      	pop	{r3, r4, r5, pc}
 8004870:	200006a4 	.word	0x200006a4

08004874 <_lseek_r>:
 8004874:	b538      	push	{r3, r4, r5, lr}
 8004876:	4d07      	ldr	r5, [pc, #28]	@ (8004894 <_lseek_r+0x20>)
 8004878:	4604      	mov	r4, r0
 800487a:	4608      	mov	r0, r1
 800487c:	4611      	mov	r1, r2
 800487e:	2200      	movs	r2, #0
 8004880:	602a      	str	r2, [r5, #0]
 8004882:	461a      	mov	r2, r3
 8004884:	f7fd f960 	bl	8001b48 <_lseek>
 8004888:	1c43      	adds	r3, r0, #1
 800488a:	d102      	bne.n	8004892 <_lseek_r+0x1e>
 800488c:	682b      	ldr	r3, [r5, #0]
 800488e:	b103      	cbz	r3, 8004892 <_lseek_r+0x1e>
 8004890:	6023      	str	r3, [r4, #0]
 8004892:	bd38      	pop	{r3, r4, r5, pc}
 8004894:	200006a4 	.word	0x200006a4

08004898 <_read_r>:
 8004898:	b538      	push	{r3, r4, r5, lr}
 800489a:	4d07      	ldr	r5, [pc, #28]	@ (80048b8 <_read_r+0x20>)
 800489c:	4604      	mov	r4, r0
 800489e:	4608      	mov	r0, r1
 80048a0:	4611      	mov	r1, r2
 80048a2:	2200      	movs	r2, #0
 80048a4:	602a      	str	r2, [r5, #0]
 80048a6:	461a      	mov	r2, r3
 80048a8:	f7fd f8ee 	bl	8001a88 <_read>
 80048ac:	1c43      	adds	r3, r0, #1
 80048ae:	d102      	bne.n	80048b6 <_read_r+0x1e>
 80048b0:	682b      	ldr	r3, [r5, #0]
 80048b2:	b103      	cbz	r3, 80048b6 <_read_r+0x1e>
 80048b4:	6023      	str	r3, [r4, #0]
 80048b6:	bd38      	pop	{r3, r4, r5, pc}
 80048b8:	200006a4 	.word	0x200006a4

080048bc <_write_r>:
 80048bc:	b538      	push	{r3, r4, r5, lr}
 80048be:	4d07      	ldr	r5, [pc, #28]	@ (80048dc <_write_r+0x20>)
 80048c0:	4604      	mov	r4, r0
 80048c2:	4608      	mov	r0, r1
 80048c4:	4611      	mov	r1, r2
 80048c6:	2200      	movs	r2, #0
 80048c8:	602a      	str	r2, [r5, #0]
 80048ca:	461a      	mov	r2, r3
 80048cc:	f7fd f8f9 	bl	8001ac2 <_write>
 80048d0:	1c43      	adds	r3, r0, #1
 80048d2:	d102      	bne.n	80048da <_write_r+0x1e>
 80048d4:	682b      	ldr	r3, [r5, #0]
 80048d6:	b103      	cbz	r3, 80048da <_write_r+0x1e>
 80048d8:	6023      	str	r3, [r4, #0]
 80048da:	bd38      	pop	{r3, r4, r5, pc}
 80048dc:	200006a4 	.word	0x200006a4

080048e0 <__errno>:
 80048e0:	4b01      	ldr	r3, [pc, #4]	@ (80048e8 <__errno+0x8>)
 80048e2:	6818      	ldr	r0, [r3, #0]
 80048e4:	4770      	bx	lr
 80048e6:	bf00      	nop
 80048e8:	20000018 	.word	0x20000018

080048ec <__libc_init_array>:
 80048ec:	b570      	push	{r4, r5, r6, lr}
 80048ee:	4d0d      	ldr	r5, [pc, #52]	@ (8004924 <__libc_init_array+0x38>)
 80048f0:	4c0d      	ldr	r4, [pc, #52]	@ (8004928 <__libc_init_array+0x3c>)
 80048f2:	1b64      	subs	r4, r4, r5
 80048f4:	10a4      	asrs	r4, r4, #2
 80048f6:	2600      	movs	r6, #0
 80048f8:	42a6      	cmp	r6, r4
 80048fa:	d109      	bne.n	8004910 <__libc_init_array+0x24>
 80048fc:	4d0b      	ldr	r5, [pc, #44]	@ (800492c <__libc_init_array+0x40>)
 80048fe:	4c0c      	ldr	r4, [pc, #48]	@ (8004930 <__libc_init_array+0x44>)
 8004900:	f001 fe2e 	bl	8006560 <_init>
 8004904:	1b64      	subs	r4, r4, r5
 8004906:	10a4      	asrs	r4, r4, #2
 8004908:	2600      	movs	r6, #0
 800490a:	42a6      	cmp	r6, r4
 800490c:	d105      	bne.n	800491a <__libc_init_array+0x2e>
 800490e:	bd70      	pop	{r4, r5, r6, pc}
 8004910:	f855 3b04 	ldr.w	r3, [r5], #4
 8004914:	4798      	blx	r3
 8004916:	3601      	adds	r6, #1
 8004918:	e7ee      	b.n	80048f8 <__libc_init_array+0xc>
 800491a:	f855 3b04 	ldr.w	r3, [r5], #4
 800491e:	4798      	blx	r3
 8004920:	3601      	adds	r6, #1
 8004922:	e7f2      	b.n	800490a <__libc_init_array+0x1e>
 8004924:	0801ff34 	.word	0x0801ff34
 8004928:	0801ff34 	.word	0x0801ff34
 800492c:	0801ff34 	.word	0x0801ff34
 8004930:	0801ff38 	.word	0x0801ff38

08004934 <__retarget_lock_init_recursive>:
 8004934:	4770      	bx	lr

08004936 <__retarget_lock_acquire_recursive>:
 8004936:	4770      	bx	lr

08004938 <__retarget_lock_release_recursive>:
 8004938:	4770      	bx	lr

0800493a <memcpy>:
 800493a:	440a      	add	r2, r1
 800493c:	4291      	cmp	r1, r2
 800493e:	f100 33ff 	add.w	r3, r0, #4294967295
 8004942:	d100      	bne.n	8004946 <memcpy+0xc>
 8004944:	4770      	bx	lr
 8004946:	b510      	push	{r4, lr}
 8004948:	f811 4b01 	ldrb.w	r4, [r1], #1
 800494c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004950:	4291      	cmp	r1, r2
 8004952:	d1f9      	bne.n	8004948 <memcpy+0xe>
 8004954:	bd10      	pop	{r4, pc}

08004956 <quorem>:
 8004956:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800495a:	6903      	ldr	r3, [r0, #16]
 800495c:	690c      	ldr	r4, [r1, #16]
 800495e:	42a3      	cmp	r3, r4
 8004960:	4607      	mov	r7, r0
 8004962:	db7e      	blt.n	8004a62 <quorem+0x10c>
 8004964:	3c01      	subs	r4, #1
 8004966:	f101 0814 	add.w	r8, r1, #20
 800496a:	00a3      	lsls	r3, r4, #2
 800496c:	f100 0514 	add.w	r5, r0, #20
 8004970:	9300      	str	r3, [sp, #0]
 8004972:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004976:	9301      	str	r3, [sp, #4]
 8004978:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800497c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004980:	3301      	adds	r3, #1
 8004982:	429a      	cmp	r2, r3
 8004984:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004988:	fbb2 f6f3 	udiv	r6, r2, r3
 800498c:	d32e      	bcc.n	80049ec <quorem+0x96>
 800498e:	f04f 0a00 	mov.w	sl, #0
 8004992:	46c4      	mov	ip, r8
 8004994:	46ae      	mov	lr, r5
 8004996:	46d3      	mov	fp, sl
 8004998:	f85c 3b04 	ldr.w	r3, [ip], #4
 800499c:	b298      	uxth	r0, r3
 800499e:	fb06 a000 	mla	r0, r6, r0, sl
 80049a2:	0c02      	lsrs	r2, r0, #16
 80049a4:	0c1b      	lsrs	r3, r3, #16
 80049a6:	fb06 2303 	mla	r3, r6, r3, r2
 80049aa:	f8de 2000 	ldr.w	r2, [lr]
 80049ae:	b280      	uxth	r0, r0
 80049b0:	b292      	uxth	r2, r2
 80049b2:	1a12      	subs	r2, r2, r0
 80049b4:	445a      	add	r2, fp
 80049b6:	f8de 0000 	ldr.w	r0, [lr]
 80049ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80049be:	b29b      	uxth	r3, r3
 80049c0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80049c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80049c8:	b292      	uxth	r2, r2
 80049ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80049ce:	45e1      	cmp	r9, ip
 80049d0:	f84e 2b04 	str.w	r2, [lr], #4
 80049d4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80049d8:	d2de      	bcs.n	8004998 <quorem+0x42>
 80049da:	9b00      	ldr	r3, [sp, #0]
 80049dc:	58eb      	ldr	r3, [r5, r3]
 80049de:	b92b      	cbnz	r3, 80049ec <quorem+0x96>
 80049e0:	9b01      	ldr	r3, [sp, #4]
 80049e2:	3b04      	subs	r3, #4
 80049e4:	429d      	cmp	r5, r3
 80049e6:	461a      	mov	r2, r3
 80049e8:	d32f      	bcc.n	8004a4a <quorem+0xf4>
 80049ea:	613c      	str	r4, [r7, #16]
 80049ec:	4638      	mov	r0, r7
 80049ee:	f001 f97d 	bl	8005cec <__mcmp>
 80049f2:	2800      	cmp	r0, #0
 80049f4:	db25      	blt.n	8004a42 <quorem+0xec>
 80049f6:	4629      	mov	r1, r5
 80049f8:	2000      	movs	r0, #0
 80049fa:	f858 2b04 	ldr.w	r2, [r8], #4
 80049fe:	f8d1 c000 	ldr.w	ip, [r1]
 8004a02:	fa1f fe82 	uxth.w	lr, r2
 8004a06:	fa1f f38c 	uxth.w	r3, ip
 8004a0a:	eba3 030e 	sub.w	r3, r3, lr
 8004a0e:	4403      	add	r3, r0
 8004a10:	0c12      	lsrs	r2, r2, #16
 8004a12:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004a16:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a20:	45c1      	cmp	r9, r8
 8004a22:	f841 3b04 	str.w	r3, [r1], #4
 8004a26:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004a2a:	d2e6      	bcs.n	80049fa <quorem+0xa4>
 8004a2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a34:	b922      	cbnz	r2, 8004a40 <quorem+0xea>
 8004a36:	3b04      	subs	r3, #4
 8004a38:	429d      	cmp	r5, r3
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	d30b      	bcc.n	8004a56 <quorem+0x100>
 8004a3e:	613c      	str	r4, [r7, #16]
 8004a40:	3601      	adds	r6, #1
 8004a42:	4630      	mov	r0, r6
 8004a44:	b003      	add	sp, #12
 8004a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a4a:	6812      	ldr	r2, [r2, #0]
 8004a4c:	3b04      	subs	r3, #4
 8004a4e:	2a00      	cmp	r2, #0
 8004a50:	d1cb      	bne.n	80049ea <quorem+0x94>
 8004a52:	3c01      	subs	r4, #1
 8004a54:	e7c6      	b.n	80049e4 <quorem+0x8e>
 8004a56:	6812      	ldr	r2, [r2, #0]
 8004a58:	3b04      	subs	r3, #4
 8004a5a:	2a00      	cmp	r2, #0
 8004a5c:	d1ef      	bne.n	8004a3e <quorem+0xe8>
 8004a5e:	3c01      	subs	r4, #1
 8004a60:	e7ea      	b.n	8004a38 <quorem+0xe2>
 8004a62:	2000      	movs	r0, #0
 8004a64:	e7ee      	b.n	8004a44 <quorem+0xee>
	...

08004a68 <_dtoa_r>:
 8004a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a6c:	69c7      	ldr	r7, [r0, #28]
 8004a6e:	b097      	sub	sp, #92	@ 0x5c
 8004a70:	ed8d 0b04 	vstr	d0, [sp, #16]
 8004a74:	ec55 4b10 	vmov	r4, r5, d0
 8004a78:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8004a7a:	9107      	str	r1, [sp, #28]
 8004a7c:	4681      	mov	r9, r0
 8004a7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8004a80:	9311      	str	r3, [sp, #68]	@ 0x44
 8004a82:	b97f      	cbnz	r7, 8004aa4 <_dtoa_r+0x3c>
 8004a84:	2010      	movs	r0, #16
 8004a86:	f000 fe09 	bl	800569c <malloc>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	f8c9 001c 	str.w	r0, [r9, #28]
 8004a90:	b920      	cbnz	r0, 8004a9c <_dtoa_r+0x34>
 8004a92:	4ba9      	ldr	r3, [pc, #676]	@ (8004d38 <_dtoa_r+0x2d0>)
 8004a94:	21ef      	movs	r1, #239	@ 0xef
 8004a96:	48a9      	ldr	r0, [pc, #676]	@ (8004d3c <_dtoa_r+0x2d4>)
 8004a98:	f001 fcb2 	bl	8006400 <__assert_func>
 8004a9c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004aa0:	6007      	str	r7, [r0, #0]
 8004aa2:	60c7      	str	r7, [r0, #12]
 8004aa4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004aa8:	6819      	ldr	r1, [r3, #0]
 8004aaa:	b159      	cbz	r1, 8004ac4 <_dtoa_r+0x5c>
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	604a      	str	r2, [r1, #4]
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	4093      	lsls	r3, r2
 8004ab4:	608b      	str	r3, [r1, #8]
 8004ab6:	4648      	mov	r0, r9
 8004ab8:	f000 fee6 	bl	8005888 <_Bfree>
 8004abc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	601a      	str	r2, [r3, #0]
 8004ac4:	1e2b      	subs	r3, r5, #0
 8004ac6:	bfb9      	ittee	lt
 8004ac8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004acc:	9305      	strlt	r3, [sp, #20]
 8004ace:	2300      	movge	r3, #0
 8004ad0:	6033      	strge	r3, [r6, #0]
 8004ad2:	9f05      	ldr	r7, [sp, #20]
 8004ad4:	4b9a      	ldr	r3, [pc, #616]	@ (8004d40 <_dtoa_r+0x2d8>)
 8004ad6:	bfbc      	itt	lt
 8004ad8:	2201      	movlt	r2, #1
 8004ada:	6032      	strlt	r2, [r6, #0]
 8004adc:	43bb      	bics	r3, r7
 8004ade:	d112      	bne.n	8004b06 <_dtoa_r+0x9e>
 8004ae0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004ae2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004ae6:	6013      	str	r3, [r2, #0]
 8004ae8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8004aec:	4323      	orrs	r3, r4
 8004aee:	f000 855a 	beq.w	80055a6 <_dtoa_r+0xb3e>
 8004af2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004af4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8004d54 <_dtoa_r+0x2ec>
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	f000 855c 	beq.w	80055b6 <_dtoa_r+0xb4e>
 8004afe:	f10a 0303 	add.w	r3, sl, #3
 8004b02:	f000 bd56 	b.w	80055b2 <_dtoa_r+0xb4a>
 8004b06:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	ec51 0b17 	vmov	r0, r1, d7
 8004b10:	2300      	movs	r3, #0
 8004b12:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004b16:	f7fb fff7 	bl	8000b08 <__aeabi_dcmpeq>
 8004b1a:	4680      	mov	r8, r0
 8004b1c:	b158      	cbz	r0, 8004b36 <_dtoa_r+0xce>
 8004b1e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004b20:	2301      	movs	r3, #1
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004b26:	b113      	cbz	r3, 8004b2e <_dtoa_r+0xc6>
 8004b28:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8004b2a:	4b86      	ldr	r3, [pc, #536]	@ (8004d44 <_dtoa_r+0x2dc>)
 8004b2c:	6013      	str	r3, [r2, #0]
 8004b2e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004d58 <_dtoa_r+0x2f0>
 8004b32:	f000 bd40 	b.w	80055b6 <_dtoa_r+0xb4e>
 8004b36:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8004b3a:	aa14      	add	r2, sp, #80	@ 0x50
 8004b3c:	a915      	add	r1, sp, #84	@ 0x54
 8004b3e:	4648      	mov	r0, r9
 8004b40:	f001 f984 	bl	8005e4c <__d2b>
 8004b44:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004b48:	9002      	str	r0, [sp, #8]
 8004b4a:	2e00      	cmp	r6, #0
 8004b4c:	d078      	beq.n	8004c40 <_dtoa_r+0x1d8>
 8004b4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004b50:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004b54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004b5c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004b60:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004b64:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004b68:	4619      	mov	r1, r3
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	4b76      	ldr	r3, [pc, #472]	@ (8004d48 <_dtoa_r+0x2e0>)
 8004b6e:	f7fb fbab 	bl	80002c8 <__aeabi_dsub>
 8004b72:	a36b      	add	r3, pc, #428	@ (adr r3, 8004d20 <_dtoa_r+0x2b8>)
 8004b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b78:	f7fb fd5e 	bl	8000638 <__aeabi_dmul>
 8004b7c:	a36a      	add	r3, pc, #424	@ (adr r3, 8004d28 <_dtoa_r+0x2c0>)
 8004b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b82:	f7fb fba3 	bl	80002cc <__adddf3>
 8004b86:	4604      	mov	r4, r0
 8004b88:	4630      	mov	r0, r6
 8004b8a:	460d      	mov	r5, r1
 8004b8c:	f7fb fcea 	bl	8000564 <__aeabi_i2d>
 8004b90:	a367      	add	r3, pc, #412	@ (adr r3, 8004d30 <_dtoa_r+0x2c8>)
 8004b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b96:	f7fb fd4f 	bl	8000638 <__aeabi_dmul>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	4620      	mov	r0, r4
 8004ba0:	4629      	mov	r1, r5
 8004ba2:	f7fb fb93 	bl	80002cc <__adddf3>
 8004ba6:	4604      	mov	r4, r0
 8004ba8:	460d      	mov	r5, r1
 8004baa:	f7fb fff5 	bl	8000b98 <__aeabi_d2iz>
 8004bae:	2200      	movs	r2, #0
 8004bb0:	4607      	mov	r7, r0
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	4620      	mov	r0, r4
 8004bb6:	4629      	mov	r1, r5
 8004bb8:	f7fb ffb0 	bl	8000b1c <__aeabi_dcmplt>
 8004bbc:	b140      	cbz	r0, 8004bd0 <_dtoa_r+0x168>
 8004bbe:	4638      	mov	r0, r7
 8004bc0:	f7fb fcd0 	bl	8000564 <__aeabi_i2d>
 8004bc4:	4622      	mov	r2, r4
 8004bc6:	462b      	mov	r3, r5
 8004bc8:	f7fb ff9e 	bl	8000b08 <__aeabi_dcmpeq>
 8004bcc:	b900      	cbnz	r0, 8004bd0 <_dtoa_r+0x168>
 8004bce:	3f01      	subs	r7, #1
 8004bd0:	2f16      	cmp	r7, #22
 8004bd2:	d852      	bhi.n	8004c7a <_dtoa_r+0x212>
 8004bd4:	4b5d      	ldr	r3, [pc, #372]	@ (8004d4c <_dtoa_r+0x2e4>)
 8004bd6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bde:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004be2:	f7fb ff9b 	bl	8000b1c <__aeabi_dcmplt>
 8004be6:	2800      	cmp	r0, #0
 8004be8:	d049      	beq.n	8004c7e <_dtoa_r+0x216>
 8004bea:	3f01      	subs	r7, #1
 8004bec:	2300      	movs	r3, #0
 8004bee:	9310      	str	r3, [sp, #64]	@ 0x40
 8004bf0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004bf2:	1b9b      	subs	r3, r3, r6
 8004bf4:	1e5a      	subs	r2, r3, #1
 8004bf6:	bf45      	ittet	mi
 8004bf8:	f1c3 0301 	rsbmi	r3, r3, #1
 8004bfc:	9300      	strmi	r3, [sp, #0]
 8004bfe:	2300      	movpl	r3, #0
 8004c00:	2300      	movmi	r3, #0
 8004c02:	9206      	str	r2, [sp, #24]
 8004c04:	bf54      	ite	pl
 8004c06:	9300      	strpl	r3, [sp, #0]
 8004c08:	9306      	strmi	r3, [sp, #24]
 8004c0a:	2f00      	cmp	r7, #0
 8004c0c:	db39      	blt.n	8004c82 <_dtoa_r+0x21a>
 8004c0e:	9b06      	ldr	r3, [sp, #24]
 8004c10:	970d      	str	r7, [sp, #52]	@ 0x34
 8004c12:	443b      	add	r3, r7
 8004c14:	9306      	str	r3, [sp, #24]
 8004c16:	2300      	movs	r3, #0
 8004c18:	9308      	str	r3, [sp, #32]
 8004c1a:	9b07      	ldr	r3, [sp, #28]
 8004c1c:	2b09      	cmp	r3, #9
 8004c1e:	d863      	bhi.n	8004ce8 <_dtoa_r+0x280>
 8004c20:	2b05      	cmp	r3, #5
 8004c22:	bfc4      	itt	gt
 8004c24:	3b04      	subgt	r3, #4
 8004c26:	9307      	strgt	r3, [sp, #28]
 8004c28:	9b07      	ldr	r3, [sp, #28]
 8004c2a:	f1a3 0302 	sub.w	r3, r3, #2
 8004c2e:	bfcc      	ite	gt
 8004c30:	2400      	movgt	r4, #0
 8004c32:	2401      	movle	r4, #1
 8004c34:	2b03      	cmp	r3, #3
 8004c36:	d863      	bhi.n	8004d00 <_dtoa_r+0x298>
 8004c38:	e8df f003 	tbb	[pc, r3]
 8004c3c:	2b375452 	.word	0x2b375452
 8004c40:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004c44:	441e      	add	r6, r3
 8004c46:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004c4a:	2b20      	cmp	r3, #32
 8004c4c:	bfc1      	itttt	gt
 8004c4e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004c52:	409f      	lslgt	r7, r3
 8004c54:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004c58:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004c5c:	bfd6      	itet	le
 8004c5e:	f1c3 0320 	rsble	r3, r3, #32
 8004c62:	ea47 0003 	orrgt.w	r0, r7, r3
 8004c66:	fa04 f003 	lslle.w	r0, r4, r3
 8004c6a:	f7fb fc6b 	bl	8000544 <__aeabi_ui2d>
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004c74:	3e01      	subs	r6, #1
 8004c76:	9212      	str	r2, [sp, #72]	@ 0x48
 8004c78:	e776      	b.n	8004b68 <_dtoa_r+0x100>
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e7b7      	b.n	8004bee <_dtoa_r+0x186>
 8004c7e:	9010      	str	r0, [sp, #64]	@ 0x40
 8004c80:	e7b6      	b.n	8004bf0 <_dtoa_r+0x188>
 8004c82:	9b00      	ldr	r3, [sp, #0]
 8004c84:	1bdb      	subs	r3, r3, r7
 8004c86:	9300      	str	r3, [sp, #0]
 8004c88:	427b      	negs	r3, r7
 8004c8a:	9308      	str	r3, [sp, #32]
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	930d      	str	r3, [sp, #52]	@ 0x34
 8004c90:	e7c3      	b.n	8004c1a <_dtoa_r+0x1b2>
 8004c92:	2301      	movs	r3, #1
 8004c94:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004c98:	eb07 0b03 	add.w	fp, r7, r3
 8004c9c:	f10b 0301 	add.w	r3, fp, #1
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	9303      	str	r3, [sp, #12]
 8004ca4:	bfb8      	it	lt
 8004ca6:	2301      	movlt	r3, #1
 8004ca8:	e006      	b.n	8004cb8 <_dtoa_r+0x250>
 8004caa:	2301      	movs	r3, #1
 8004cac:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	dd28      	ble.n	8004d06 <_dtoa_r+0x29e>
 8004cb4:	469b      	mov	fp, r3
 8004cb6:	9303      	str	r3, [sp, #12]
 8004cb8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	2204      	movs	r2, #4
 8004cc0:	f102 0514 	add.w	r5, r2, #20
 8004cc4:	429d      	cmp	r5, r3
 8004cc6:	d926      	bls.n	8004d16 <_dtoa_r+0x2ae>
 8004cc8:	6041      	str	r1, [r0, #4]
 8004cca:	4648      	mov	r0, r9
 8004ccc:	f000 fd9c 	bl	8005808 <_Balloc>
 8004cd0:	4682      	mov	sl, r0
 8004cd2:	2800      	cmp	r0, #0
 8004cd4:	d142      	bne.n	8004d5c <_dtoa_r+0x2f4>
 8004cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8004d50 <_dtoa_r+0x2e8>)
 8004cd8:	4602      	mov	r2, r0
 8004cda:	f240 11af 	movw	r1, #431	@ 0x1af
 8004cde:	e6da      	b.n	8004a96 <_dtoa_r+0x2e>
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	e7e3      	b.n	8004cac <_dtoa_r+0x244>
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	e7d5      	b.n	8004c94 <_dtoa_r+0x22c>
 8004ce8:	2401      	movs	r4, #1
 8004cea:	2300      	movs	r3, #0
 8004cec:	9307      	str	r3, [sp, #28]
 8004cee:	9409      	str	r4, [sp, #36]	@ 0x24
 8004cf0:	f04f 3bff 	mov.w	fp, #4294967295
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f8cd b00c 	str.w	fp, [sp, #12]
 8004cfa:	2312      	movs	r3, #18
 8004cfc:	920c      	str	r2, [sp, #48]	@ 0x30
 8004cfe:	e7db      	b.n	8004cb8 <_dtoa_r+0x250>
 8004d00:	2301      	movs	r3, #1
 8004d02:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d04:	e7f4      	b.n	8004cf0 <_dtoa_r+0x288>
 8004d06:	f04f 0b01 	mov.w	fp, #1
 8004d0a:	f8cd b00c 	str.w	fp, [sp, #12]
 8004d0e:	465b      	mov	r3, fp
 8004d10:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004d14:	e7d0      	b.n	8004cb8 <_dtoa_r+0x250>
 8004d16:	3101      	adds	r1, #1
 8004d18:	0052      	lsls	r2, r2, #1
 8004d1a:	e7d1      	b.n	8004cc0 <_dtoa_r+0x258>
 8004d1c:	f3af 8000 	nop.w
 8004d20:	636f4361 	.word	0x636f4361
 8004d24:	3fd287a7 	.word	0x3fd287a7
 8004d28:	8b60c8b3 	.word	0x8b60c8b3
 8004d2c:	3fc68a28 	.word	0x3fc68a28
 8004d30:	509f79fb 	.word	0x509f79fb
 8004d34:	3fd34413 	.word	0x3fd34413
 8004d38:	0801fbf5 	.word	0x0801fbf5
 8004d3c:	0801fc0c 	.word	0x0801fc0c
 8004d40:	7ff00000 	.word	0x7ff00000
 8004d44:	0801fbc5 	.word	0x0801fbc5
 8004d48:	3ff80000 	.word	0x3ff80000
 8004d4c:	0801fd60 	.word	0x0801fd60
 8004d50:	0801fc64 	.word	0x0801fc64
 8004d54:	0801fbf1 	.word	0x0801fbf1
 8004d58:	0801fbc4 	.word	0x0801fbc4
 8004d5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004d60:	6018      	str	r0, [r3, #0]
 8004d62:	9b03      	ldr	r3, [sp, #12]
 8004d64:	2b0e      	cmp	r3, #14
 8004d66:	f200 80a1 	bhi.w	8004eac <_dtoa_r+0x444>
 8004d6a:	2c00      	cmp	r4, #0
 8004d6c:	f000 809e 	beq.w	8004eac <_dtoa_r+0x444>
 8004d70:	2f00      	cmp	r7, #0
 8004d72:	dd33      	ble.n	8004ddc <_dtoa_r+0x374>
 8004d74:	4b9c      	ldr	r3, [pc, #624]	@ (8004fe8 <_dtoa_r+0x580>)
 8004d76:	f007 020f 	and.w	r2, r7, #15
 8004d7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d7e:	ed93 7b00 	vldr	d7, [r3]
 8004d82:	05f8      	lsls	r0, r7, #23
 8004d84:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8004d88:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004d8c:	d516      	bpl.n	8004dbc <_dtoa_r+0x354>
 8004d8e:	4b97      	ldr	r3, [pc, #604]	@ (8004fec <_dtoa_r+0x584>)
 8004d90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004d94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004d98:	f7fb fd78 	bl	800088c <__aeabi_ddiv>
 8004d9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004da0:	f004 040f 	and.w	r4, r4, #15
 8004da4:	2603      	movs	r6, #3
 8004da6:	4d91      	ldr	r5, [pc, #580]	@ (8004fec <_dtoa_r+0x584>)
 8004da8:	b954      	cbnz	r4, 8004dc0 <_dtoa_r+0x358>
 8004daa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004dae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004db2:	f7fb fd6b 	bl	800088c <__aeabi_ddiv>
 8004db6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004dba:	e028      	b.n	8004e0e <_dtoa_r+0x3a6>
 8004dbc:	2602      	movs	r6, #2
 8004dbe:	e7f2      	b.n	8004da6 <_dtoa_r+0x33e>
 8004dc0:	07e1      	lsls	r1, r4, #31
 8004dc2:	d508      	bpl.n	8004dd6 <_dtoa_r+0x36e>
 8004dc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004dc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004dcc:	f7fb fc34 	bl	8000638 <__aeabi_dmul>
 8004dd0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004dd4:	3601      	adds	r6, #1
 8004dd6:	1064      	asrs	r4, r4, #1
 8004dd8:	3508      	adds	r5, #8
 8004dda:	e7e5      	b.n	8004da8 <_dtoa_r+0x340>
 8004ddc:	f000 80af 	beq.w	8004f3e <_dtoa_r+0x4d6>
 8004de0:	427c      	negs	r4, r7
 8004de2:	4b81      	ldr	r3, [pc, #516]	@ (8004fe8 <_dtoa_r+0x580>)
 8004de4:	4d81      	ldr	r5, [pc, #516]	@ (8004fec <_dtoa_r+0x584>)
 8004de6:	f004 020f 	and.w	r2, r4, #15
 8004dea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004df6:	f7fb fc1f 	bl	8000638 <__aeabi_dmul>
 8004dfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004dfe:	1124      	asrs	r4, r4, #4
 8004e00:	2300      	movs	r3, #0
 8004e02:	2602      	movs	r6, #2
 8004e04:	2c00      	cmp	r4, #0
 8004e06:	f040 808f 	bne.w	8004f28 <_dtoa_r+0x4c0>
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1d3      	bne.n	8004db6 <_dtoa_r+0x34e>
 8004e0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004e10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	f000 8094 	beq.w	8004f42 <_dtoa_r+0x4da>
 8004e1a:	4b75      	ldr	r3, [pc, #468]	@ (8004ff0 <_dtoa_r+0x588>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	4620      	mov	r0, r4
 8004e20:	4629      	mov	r1, r5
 8004e22:	f7fb fe7b 	bl	8000b1c <__aeabi_dcmplt>
 8004e26:	2800      	cmp	r0, #0
 8004e28:	f000 808b 	beq.w	8004f42 <_dtoa_r+0x4da>
 8004e2c:	9b03      	ldr	r3, [sp, #12]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f000 8087 	beq.w	8004f42 <_dtoa_r+0x4da>
 8004e34:	f1bb 0f00 	cmp.w	fp, #0
 8004e38:	dd34      	ble.n	8004ea4 <_dtoa_r+0x43c>
 8004e3a:	4620      	mov	r0, r4
 8004e3c:	4b6d      	ldr	r3, [pc, #436]	@ (8004ff4 <_dtoa_r+0x58c>)
 8004e3e:	2200      	movs	r2, #0
 8004e40:	4629      	mov	r1, r5
 8004e42:	f7fb fbf9 	bl	8000638 <__aeabi_dmul>
 8004e46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e4a:	f107 38ff 	add.w	r8, r7, #4294967295
 8004e4e:	3601      	adds	r6, #1
 8004e50:	465c      	mov	r4, fp
 8004e52:	4630      	mov	r0, r6
 8004e54:	f7fb fb86 	bl	8000564 <__aeabi_i2d>
 8004e58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e5c:	f7fb fbec 	bl	8000638 <__aeabi_dmul>
 8004e60:	4b65      	ldr	r3, [pc, #404]	@ (8004ff8 <_dtoa_r+0x590>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	f7fb fa32 	bl	80002cc <__adddf3>
 8004e68:	4605      	mov	r5, r0
 8004e6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004e6e:	2c00      	cmp	r4, #0
 8004e70:	d16a      	bne.n	8004f48 <_dtoa_r+0x4e0>
 8004e72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e76:	4b61      	ldr	r3, [pc, #388]	@ (8004ffc <_dtoa_r+0x594>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f7fb fa25 	bl	80002c8 <__aeabi_dsub>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	460b      	mov	r3, r1
 8004e82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004e86:	462a      	mov	r2, r5
 8004e88:	4633      	mov	r3, r6
 8004e8a:	f7fb fe65 	bl	8000b58 <__aeabi_dcmpgt>
 8004e8e:	2800      	cmp	r0, #0
 8004e90:	f040 8298 	bne.w	80053c4 <_dtoa_r+0x95c>
 8004e94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e98:	462a      	mov	r2, r5
 8004e9a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004e9e:	f7fb fe3d 	bl	8000b1c <__aeabi_dcmplt>
 8004ea2:	bb38      	cbnz	r0, 8004ef4 <_dtoa_r+0x48c>
 8004ea4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8004ea8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004eac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	f2c0 8157 	blt.w	8005162 <_dtoa_r+0x6fa>
 8004eb4:	2f0e      	cmp	r7, #14
 8004eb6:	f300 8154 	bgt.w	8005162 <_dtoa_r+0x6fa>
 8004eba:	4b4b      	ldr	r3, [pc, #300]	@ (8004fe8 <_dtoa_r+0x580>)
 8004ebc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004ec0:	ed93 7b00 	vldr	d7, [r3]
 8004ec4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	ed8d 7b00 	vstr	d7, [sp]
 8004ecc:	f280 80e5 	bge.w	800509a <_dtoa_r+0x632>
 8004ed0:	9b03      	ldr	r3, [sp, #12]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	f300 80e1 	bgt.w	800509a <_dtoa_r+0x632>
 8004ed8:	d10c      	bne.n	8004ef4 <_dtoa_r+0x48c>
 8004eda:	4b48      	ldr	r3, [pc, #288]	@ (8004ffc <_dtoa_r+0x594>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	ec51 0b17 	vmov	r0, r1, d7
 8004ee2:	f7fb fba9 	bl	8000638 <__aeabi_dmul>
 8004ee6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004eea:	f7fb fe2b 	bl	8000b44 <__aeabi_dcmpge>
 8004eee:	2800      	cmp	r0, #0
 8004ef0:	f000 8266 	beq.w	80053c0 <_dtoa_r+0x958>
 8004ef4:	2400      	movs	r4, #0
 8004ef6:	4625      	mov	r5, r4
 8004ef8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004efa:	4656      	mov	r6, sl
 8004efc:	ea6f 0803 	mvn.w	r8, r3
 8004f00:	2700      	movs	r7, #0
 8004f02:	4621      	mov	r1, r4
 8004f04:	4648      	mov	r0, r9
 8004f06:	f000 fcbf 	bl	8005888 <_Bfree>
 8004f0a:	2d00      	cmp	r5, #0
 8004f0c:	f000 80bd 	beq.w	800508a <_dtoa_r+0x622>
 8004f10:	b12f      	cbz	r7, 8004f1e <_dtoa_r+0x4b6>
 8004f12:	42af      	cmp	r7, r5
 8004f14:	d003      	beq.n	8004f1e <_dtoa_r+0x4b6>
 8004f16:	4639      	mov	r1, r7
 8004f18:	4648      	mov	r0, r9
 8004f1a:	f000 fcb5 	bl	8005888 <_Bfree>
 8004f1e:	4629      	mov	r1, r5
 8004f20:	4648      	mov	r0, r9
 8004f22:	f000 fcb1 	bl	8005888 <_Bfree>
 8004f26:	e0b0      	b.n	800508a <_dtoa_r+0x622>
 8004f28:	07e2      	lsls	r2, r4, #31
 8004f2a:	d505      	bpl.n	8004f38 <_dtoa_r+0x4d0>
 8004f2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004f30:	f7fb fb82 	bl	8000638 <__aeabi_dmul>
 8004f34:	3601      	adds	r6, #1
 8004f36:	2301      	movs	r3, #1
 8004f38:	1064      	asrs	r4, r4, #1
 8004f3a:	3508      	adds	r5, #8
 8004f3c:	e762      	b.n	8004e04 <_dtoa_r+0x39c>
 8004f3e:	2602      	movs	r6, #2
 8004f40:	e765      	b.n	8004e0e <_dtoa_r+0x3a6>
 8004f42:	9c03      	ldr	r4, [sp, #12]
 8004f44:	46b8      	mov	r8, r7
 8004f46:	e784      	b.n	8004e52 <_dtoa_r+0x3ea>
 8004f48:	4b27      	ldr	r3, [pc, #156]	@ (8004fe8 <_dtoa_r+0x580>)
 8004f4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004f50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004f54:	4454      	add	r4, sl
 8004f56:	2900      	cmp	r1, #0
 8004f58:	d054      	beq.n	8005004 <_dtoa_r+0x59c>
 8004f5a:	4929      	ldr	r1, [pc, #164]	@ (8005000 <_dtoa_r+0x598>)
 8004f5c:	2000      	movs	r0, #0
 8004f5e:	f7fb fc95 	bl	800088c <__aeabi_ddiv>
 8004f62:	4633      	mov	r3, r6
 8004f64:	462a      	mov	r2, r5
 8004f66:	f7fb f9af 	bl	80002c8 <__aeabi_dsub>
 8004f6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004f6e:	4656      	mov	r6, sl
 8004f70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f74:	f7fb fe10 	bl	8000b98 <__aeabi_d2iz>
 8004f78:	4605      	mov	r5, r0
 8004f7a:	f7fb faf3 	bl	8000564 <__aeabi_i2d>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	460b      	mov	r3, r1
 8004f82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004f86:	f7fb f99f 	bl	80002c8 <__aeabi_dsub>
 8004f8a:	3530      	adds	r5, #48	@ 0x30
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	460b      	mov	r3, r1
 8004f90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004f94:	f806 5b01 	strb.w	r5, [r6], #1
 8004f98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004f9c:	f7fb fdbe 	bl	8000b1c <__aeabi_dcmplt>
 8004fa0:	2800      	cmp	r0, #0
 8004fa2:	d172      	bne.n	800508a <_dtoa_r+0x622>
 8004fa4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fa8:	4911      	ldr	r1, [pc, #68]	@ (8004ff0 <_dtoa_r+0x588>)
 8004faa:	2000      	movs	r0, #0
 8004fac:	f7fb f98c 	bl	80002c8 <__aeabi_dsub>
 8004fb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004fb4:	f7fb fdb2 	bl	8000b1c <__aeabi_dcmplt>
 8004fb8:	2800      	cmp	r0, #0
 8004fba:	f040 80b4 	bne.w	8005126 <_dtoa_r+0x6be>
 8004fbe:	42a6      	cmp	r6, r4
 8004fc0:	f43f af70 	beq.w	8004ea4 <_dtoa_r+0x43c>
 8004fc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ff4 <_dtoa_r+0x58c>)
 8004fca:	2200      	movs	r2, #0
 8004fcc:	f7fb fb34 	bl	8000638 <__aeabi_dmul>
 8004fd0:	4b08      	ldr	r3, [pc, #32]	@ (8004ff4 <_dtoa_r+0x58c>)
 8004fd2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004fdc:	f7fb fb2c 	bl	8000638 <__aeabi_dmul>
 8004fe0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004fe4:	e7c4      	b.n	8004f70 <_dtoa_r+0x508>
 8004fe6:	bf00      	nop
 8004fe8:	0801fd60 	.word	0x0801fd60
 8004fec:	0801fd38 	.word	0x0801fd38
 8004ff0:	3ff00000 	.word	0x3ff00000
 8004ff4:	40240000 	.word	0x40240000
 8004ff8:	401c0000 	.word	0x401c0000
 8004ffc:	40140000 	.word	0x40140000
 8005000:	3fe00000 	.word	0x3fe00000
 8005004:	4631      	mov	r1, r6
 8005006:	4628      	mov	r0, r5
 8005008:	f7fb fb16 	bl	8000638 <__aeabi_dmul>
 800500c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005010:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005012:	4656      	mov	r6, sl
 8005014:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005018:	f7fb fdbe 	bl	8000b98 <__aeabi_d2iz>
 800501c:	4605      	mov	r5, r0
 800501e:	f7fb faa1 	bl	8000564 <__aeabi_i2d>
 8005022:	4602      	mov	r2, r0
 8005024:	460b      	mov	r3, r1
 8005026:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800502a:	f7fb f94d 	bl	80002c8 <__aeabi_dsub>
 800502e:	3530      	adds	r5, #48	@ 0x30
 8005030:	f806 5b01 	strb.w	r5, [r6], #1
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	42a6      	cmp	r6, r4
 800503a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800503e:	f04f 0200 	mov.w	r2, #0
 8005042:	d124      	bne.n	800508e <_dtoa_r+0x626>
 8005044:	4baf      	ldr	r3, [pc, #700]	@ (8005304 <_dtoa_r+0x89c>)
 8005046:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800504a:	f7fb f93f 	bl	80002cc <__adddf3>
 800504e:	4602      	mov	r2, r0
 8005050:	460b      	mov	r3, r1
 8005052:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005056:	f7fb fd7f 	bl	8000b58 <__aeabi_dcmpgt>
 800505a:	2800      	cmp	r0, #0
 800505c:	d163      	bne.n	8005126 <_dtoa_r+0x6be>
 800505e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005062:	49a8      	ldr	r1, [pc, #672]	@ (8005304 <_dtoa_r+0x89c>)
 8005064:	2000      	movs	r0, #0
 8005066:	f7fb f92f 	bl	80002c8 <__aeabi_dsub>
 800506a:	4602      	mov	r2, r0
 800506c:	460b      	mov	r3, r1
 800506e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005072:	f7fb fd53 	bl	8000b1c <__aeabi_dcmplt>
 8005076:	2800      	cmp	r0, #0
 8005078:	f43f af14 	beq.w	8004ea4 <_dtoa_r+0x43c>
 800507c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800507e:	1e73      	subs	r3, r6, #1
 8005080:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005082:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005086:	2b30      	cmp	r3, #48	@ 0x30
 8005088:	d0f8      	beq.n	800507c <_dtoa_r+0x614>
 800508a:	4647      	mov	r7, r8
 800508c:	e03b      	b.n	8005106 <_dtoa_r+0x69e>
 800508e:	4b9e      	ldr	r3, [pc, #632]	@ (8005308 <_dtoa_r+0x8a0>)
 8005090:	f7fb fad2 	bl	8000638 <__aeabi_dmul>
 8005094:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005098:	e7bc      	b.n	8005014 <_dtoa_r+0x5ac>
 800509a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800509e:	4656      	mov	r6, sl
 80050a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050a4:	4620      	mov	r0, r4
 80050a6:	4629      	mov	r1, r5
 80050a8:	f7fb fbf0 	bl	800088c <__aeabi_ddiv>
 80050ac:	f7fb fd74 	bl	8000b98 <__aeabi_d2iz>
 80050b0:	4680      	mov	r8, r0
 80050b2:	f7fb fa57 	bl	8000564 <__aeabi_i2d>
 80050b6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050ba:	f7fb fabd 	bl	8000638 <__aeabi_dmul>
 80050be:	4602      	mov	r2, r0
 80050c0:	460b      	mov	r3, r1
 80050c2:	4620      	mov	r0, r4
 80050c4:	4629      	mov	r1, r5
 80050c6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80050ca:	f7fb f8fd 	bl	80002c8 <__aeabi_dsub>
 80050ce:	f806 4b01 	strb.w	r4, [r6], #1
 80050d2:	9d03      	ldr	r5, [sp, #12]
 80050d4:	eba6 040a 	sub.w	r4, r6, sl
 80050d8:	42a5      	cmp	r5, r4
 80050da:	4602      	mov	r2, r0
 80050dc:	460b      	mov	r3, r1
 80050de:	d133      	bne.n	8005148 <_dtoa_r+0x6e0>
 80050e0:	f7fb f8f4 	bl	80002cc <__adddf3>
 80050e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050e8:	4604      	mov	r4, r0
 80050ea:	460d      	mov	r5, r1
 80050ec:	f7fb fd34 	bl	8000b58 <__aeabi_dcmpgt>
 80050f0:	b9c0      	cbnz	r0, 8005124 <_dtoa_r+0x6bc>
 80050f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80050f6:	4620      	mov	r0, r4
 80050f8:	4629      	mov	r1, r5
 80050fa:	f7fb fd05 	bl	8000b08 <__aeabi_dcmpeq>
 80050fe:	b110      	cbz	r0, 8005106 <_dtoa_r+0x69e>
 8005100:	f018 0f01 	tst.w	r8, #1
 8005104:	d10e      	bne.n	8005124 <_dtoa_r+0x6bc>
 8005106:	9902      	ldr	r1, [sp, #8]
 8005108:	4648      	mov	r0, r9
 800510a:	f000 fbbd 	bl	8005888 <_Bfree>
 800510e:	2300      	movs	r3, #0
 8005110:	7033      	strb	r3, [r6, #0]
 8005112:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005114:	3701      	adds	r7, #1
 8005116:	601f      	str	r7, [r3, #0]
 8005118:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800511a:	2b00      	cmp	r3, #0
 800511c:	f000 824b 	beq.w	80055b6 <_dtoa_r+0xb4e>
 8005120:	601e      	str	r6, [r3, #0]
 8005122:	e248      	b.n	80055b6 <_dtoa_r+0xb4e>
 8005124:	46b8      	mov	r8, r7
 8005126:	4633      	mov	r3, r6
 8005128:	461e      	mov	r6, r3
 800512a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800512e:	2a39      	cmp	r2, #57	@ 0x39
 8005130:	d106      	bne.n	8005140 <_dtoa_r+0x6d8>
 8005132:	459a      	cmp	sl, r3
 8005134:	d1f8      	bne.n	8005128 <_dtoa_r+0x6c0>
 8005136:	2230      	movs	r2, #48	@ 0x30
 8005138:	f108 0801 	add.w	r8, r8, #1
 800513c:	f88a 2000 	strb.w	r2, [sl]
 8005140:	781a      	ldrb	r2, [r3, #0]
 8005142:	3201      	adds	r2, #1
 8005144:	701a      	strb	r2, [r3, #0]
 8005146:	e7a0      	b.n	800508a <_dtoa_r+0x622>
 8005148:	4b6f      	ldr	r3, [pc, #444]	@ (8005308 <_dtoa_r+0x8a0>)
 800514a:	2200      	movs	r2, #0
 800514c:	f7fb fa74 	bl	8000638 <__aeabi_dmul>
 8005150:	2200      	movs	r2, #0
 8005152:	2300      	movs	r3, #0
 8005154:	4604      	mov	r4, r0
 8005156:	460d      	mov	r5, r1
 8005158:	f7fb fcd6 	bl	8000b08 <__aeabi_dcmpeq>
 800515c:	2800      	cmp	r0, #0
 800515e:	d09f      	beq.n	80050a0 <_dtoa_r+0x638>
 8005160:	e7d1      	b.n	8005106 <_dtoa_r+0x69e>
 8005162:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005164:	2a00      	cmp	r2, #0
 8005166:	f000 80ea 	beq.w	800533e <_dtoa_r+0x8d6>
 800516a:	9a07      	ldr	r2, [sp, #28]
 800516c:	2a01      	cmp	r2, #1
 800516e:	f300 80cd 	bgt.w	800530c <_dtoa_r+0x8a4>
 8005172:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005174:	2a00      	cmp	r2, #0
 8005176:	f000 80c1 	beq.w	80052fc <_dtoa_r+0x894>
 800517a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800517e:	9c08      	ldr	r4, [sp, #32]
 8005180:	9e00      	ldr	r6, [sp, #0]
 8005182:	9a00      	ldr	r2, [sp, #0]
 8005184:	441a      	add	r2, r3
 8005186:	9200      	str	r2, [sp, #0]
 8005188:	9a06      	ldr	r2, [sp, #24]
 800518a:	2101      	movs	r1, #1
 800518c:	441a      	add	r2, r3
 800518e:	4648      	mov	r0, r9
 8005190:	9206      	str	r2, [sp, #24]
 8005192:	f000 fc2d 	bl	80059f0 <__i2b>
 8005196:	4605      	mov	r5, r0
 8005198:	b166      	cbz	r6, 80051b4 <_dtoa_r+0x74c>
 800519a:	9b06      	ldr	r3, [sp, #24]
 800519c:	2b00      	cmp	r3, #0
 800519e:	dd09      	ble.n	80051b4 <_dtoa_r+0x74c>
 80051a0:	42b3      	cmp	r3, r6
 80051a2:	9a00      	ldr	r2, [sp, #0]
 80051a4:	bfa8      	it	ge
 80051a6:	4633      	movge	r3, r6
 80051a8:	1ad2      	subs	r2, r2, r3
 80051aa:	9200      	str	r2, [sp, #0]
 80051ac:	9a06      	ldr	r2, [sp, #24]
 80051ae:	1af6      	subs	r6, r6, r3
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	9306      	str	r3, [sp, #24]
 80051b4:	9b08      	ldr	r3, [sp, #32]
 80051b6:	b30b      	cbz	r3, 80051fc <_dtoa_r+0x794>
 80051b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	f000 80c6 	beq.w	800534c <_dtoa_r+0x8e4>
 80051c0:	2c00      	cmp	r4, #0
 80051c2:	f000 80c0 	beq.w	8005346 <_dtoa_r+0x8de>
 80051c6:	4629      	mov	r1, r5
 80051c8:	4622      	mov	r2, r4
 80051ca:	4648      	mov	r0, r9
 80051cc:	f000 fcc8 	bl	8005b60 <__pow5mult>
 80051d0:	9a02      	ldr	r2, [sp, #8]
 80051d2:	4601      	mov	r1, r0
 80051d4:	4605      	mov	r5, r0
 80051d6:	4648      	mov	r0, r9
 80051d8:	f000 fc20 	bl	8005a1c <__multiply>
 80051dc:	9902      	ldr	r1, [sp, #8]
 80051de:	4680      	mov	r8, r0
 80051e0:	4648      	mov	r0, r9
 80051e2:	f000 fb51 	bl	8005888 <_Bfree>
 80051e6:	9b08      	ldr	r3, [sp, #32]
 80051e8:	1b1b      	subs	r3, r3, r4
 80051ea:	9308      	str	r3, [sp, #32]
 80051ec:	f000 80b1 	beq.w	8005352 <_dtoa_r+0x8ea>
 80051f0:	9a08      	ldr	r2, [sp, #32]
 80051f2:	4641      	mov	r1, r8
 80051f4:	4648      	mov	r0, r9
 80051f6:	f000 fcb3 	bl	8005b60 <__pow5mult>
 80051fa:	9002      	str	r0, [sp, #8]
 80051fc:	2101      	movs	r1, #1
 80051fe:	4648      	mov	r0, r9
 8005200:	f000 fbf6 	bl	80059f0 <__i2b>
 8005204:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005206:	4604      	mov	r4, r0
 8005208:	2b00      	cmp	r3, #0
 800520a:	f000 81d8 	beq.w	80055be <_dtoa_r+0xb56>
 800520e:	461a      	mov	r2, r3
 8005210:	4601      	mov	r1, r0
 8005212:	4648      	mov	r0, r9
 8005214:	f000 fca4 	bl	8005b60 <__pow5mult>
 8005218:	9b07      	ldr	r3, [sp, #28]
 800521a:	2b01      	cmp	r3, #1
 800521c:	4604      	mov	r4, r0
 800521e:	f300 809f 	bgt.w	8005360 <_dtoa_r+0x8f8>
 8005222:	9b04      	ldr	r3, [sp, #16]
 8005224:	2b00      	cmp	r3, #0
 8005226:	f040 8097 	bne.w	8005358 <_dtoa_r+0x8f0>
 800522a:	9b05      	ldr	r3, [sp, #20]
 800522c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005230:	2b00      	cmp	r3, #0
 8005232:	f040 8093 	bne.w	800535c <_dtoa_r+0x8f4>
 8005236:	9b05      	ldr	r3, [sp, #20]
 8005238:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800523c:	0d1b      	lsrs	r3, r3, #20
 800523e:	051b      	lsls	r3, r3, #20
 8005240:	b133      	cbz	r3, 8005250 <_dtoa_r+0x7e8>
 8005242:	9b00      	ldr	r3, [sp, #0]
 8005244:	3301      	adds	r3, #1
 8005246:	9300      	str	r3, [sp, #0]
 8005248:	9b06      	ldr	r3, [sp, #24]
 800524a:	3301      	adds	r3, #1
 800524c:	9306      	str	r3, [sp, #24]
 800524e:	2301      	movs	r3, #1
 8005250:	9308      	str	r3, [sp, #32]
 8005252:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005254:	2b00      	cmp	r3, #0
 8005256:	f000 81b8 	beq.w	80055ca <_dtoa_r+0xb62>
 800525a:	6923      	ldr	r3, [r4, #16]
 800525c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005260:	6918      	ldr	r0, [r3, #16]
 8005262:	f000 fb79 	bl	8005958 <__hi0bits>
 8005266:	f1c0 0020 	rsb	r0, r0, #32
 800526a:	9b06      	ldr	r3, [sp, #24]
 800526c:	4418      	add	r0, r3
 800526e:	f010 001f 	ands.w	r0, r0, #31
 8005272:	f000 8082 	beq.w	800537a <_dtoa_r+0x912>
 8005276:	f1c0 0320 	rsb	r3, r0, #32
 800527a:	2b04      	cmp	r3, #4
 800527c:	dd73      	ble.n	8005366 <_dtoa_r+0x8fe>
 800527e:	9b00      	ldr	r3, [sp, #0]
 8005280:	f1c0 001c 	rsb	r0, r0, #28
 8005284:	4403      	add	r3, r0
 8005286:	9300      	str	r3, [sp, #0]
 8005288:	9b06      	ldr	r3, [sp, #24]
 800528a:	4403      	add	r3, r0
 800528c:	4406      	add	r6, r0
 800528e:	9306      	str	r3, [sp, #24]
 8005290:	9b00      	ldr	r3, [sp, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	dd05      	ble.n	80052a2 <_dtoa_r+0x83a>
 8005296:	9902      	ldr	r1, [sp, #8]
 8005298:	461a      	mov	r2, r3
 800529a:	4648      	mov	r0, r9
 800529c:	f000 fcba 	bl	8005c14 <__lshift>
 80052a0:	9002      	str	r0, [sp, #8]
 80052a2:	9b06      	ldr	r3, [sp, #24]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	dd05      	ble.n	80052b4 <_dtoa_r+0x84c>
 80052a8:	4621      	mov	r1, r4
 80052aa:	461a      	mov	r2, r3
 80052ac:	4648      	mov	r0, r9
 80052ae:	f000 fcb1 	bl	8005c14 <__lshift>
 80052b2:	4604      	mov	r4, r0
 80052b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d061      	beq.n	800537e <_dtoa_r+0x916>
 80052ba:	9802      	ldr	r0, [sp, #8]
 80052bc:	4621      	mov	r1, r4
 80052be:	f000 fd15 	bl	8005cec <__mcmp>
 80052c2:	2800      	cmp	r0, #0
 80052c4:	da5b      	bge.n	800537e <_dtoa_r+0x916>
 80052c6:	2300      	movs	r3, #0
 80052c8:	9902      	ldr	r1, [sp, #8]
 80052ca:	220a      	movs	r2, #10
 80052cc:	4648      	mov	r0, r9
 80052ce:	f000 fafd 	bl	80058cc <__multadd>
 80052d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052d4:	9002      	str	r0, [sp, #8]
 80052d6:	f107 38ff 	add.w	r8, r7, #4294967295
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f000 8177 	beq.w	80055ce <_dtoa_r+0xb66>
 80052e0:	4629      	mov	r1, r5
 80052e2:	2300      	movs	r3, #0
 80052e4:	220a      	movs	r2, #10
 80052e6:	4648      	mov	r0, r9
 80052e8:	f000 faf0 	bl	80058cc <__multadd>
 80052ec:	f1bb 0f00 	cmp.w	fp, #0
 80052f0:	4605      	mov	r5, r0
 80052f2:	dc6f      	bgt.n	80053d4 <_dtoa_r+0x96c>
 80052f4:	9b07      	ldr	r3, [sp, #28]
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	dc49      	bgt.n	800538e <_dtoa_r+0x926>
 80052fa:	e06b      	b.n	80053d4 <_dtoa_r+0x96c>
 80052fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80052fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005302:	e73c      	b.n	800517e <_dtoa_r+0x716>
 8005304:	3fe00000 	.word	0x3fe00000
 8005308:	40240000 	.word	0x40240000
 800530c:	9b03      	ldr	r3, [sp, #12]
 800530e:	1e5c      	subs	r4, r3, #1
 8005310:	9b08      	ldr	r3, [sp, #32]
 8005312:	42a3      	cmp	r3, r4
 8005314:	db09      	blt.n	800532a <_dtoa_r+0x8c2>
 8005316:	1b1c      	subs	r4, r3, r4
 8005318:	9b03      	ldr	r3, [sp, #12]
 800531a:	2b00      	cmp	r3, #0
 800531c:	f6bf af30 	bge.w	8005180 <_dtoa_r+0x718>
 8005320:	9b00      	ldr	r3, [sp, #0]
 8005322:	9a03      	ldr	r2, [sp, #12]
 8005324:	1a9e      	subs	r6, r3, r2
 8005326:	2300      	movs	r3, #0
 8005328:	e72b      	b.n	8005182 <_dtoa_r+0x71a>
 800532a:	9b08      	ldr	r3, [sp, #32]
 800532c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800532e:	9408      	str	r4, [sp, #32]
 8005330:	1ae3      	subs	r3, r4, r3
 8005332:	441a      	add	r2, r3
 8005334:	9e00      	ldr	r6, [sp, #0]
 8005336:	9b03      	ldr	r3, [sp, #12]
 8005338:	920d      	str	r2, [sp, #52]	@ 0x34
 800533a:	2400      	movs	r4, #0
 800533c:	e721      	b.n	8005182 <_dtoa_r+0x71a>
 800533e:	9c08      	ldr	r4, [sp, #32]
 8005340:	9e00      	ldr	r6, [sp, #0]
 8005342:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005344:	e728      	b.n	8005198 <_dtoa_r+0x730>
 8005346:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800534a:	e751      	b.n	80051f0 <_dtoa_r+0x788>
 800534c:	9a08      	ldr	r2, [sp, #32]
 800534e:	9902      	ldr	r1, [sp, #8]
 8005350:	e750      	b.n	80051f4 <_dtoa_r+0x78c>
 8005352:	f8cd 8008 	str.w	r8, [sp, #8]
 8005356:	e751      	b.n	80051fc <_dtoa_r+0x794>
 8005358:	2300      	movs	r3, #0
 800535a:	e779      	b.n	8005250 <_dtoa_r+0x7e8>
 800535c:	9b04      	ldr	r3, [sp, #16]
 800535e:	e777      	b.n	8005250 <_dtoa_r+0x7e8>
 8005360:	2300      	movs	r3, #0
 8005362:	9308      	str	r3, [sp, #32]
 8005364:	e779      	b.n	800525a <_dtoa_r+0x7f2>
 8005366:	d093      	beq.n	8005290 <_dtoa_r+0x828>
 8005368:	9a00      	ldr	r2, [sp, #0]
 800536a:	331c      	adds	r3, #28
 800536c:	441a      	add	r2, r3
 800536e:	9200      	str	r2, [sp, #0]
 8005370:	9a06      	ldr	r2, [sp, #24]
 8005372:	441a      	add	r2, r3
 8005374:	441e      	add	r6, r3
 8005376:	9206      	str	r2, [sp, #24]
 8005378:	e78a      	b.n	8005290 <_dtoa_r+0x828>
 800537a:	4603      	mov	r3, r0
 800537c:	e7f4      	b.n	8005368 <_dtoa_r+0x900>
 800537e:	9b03      	ldr	r3, [sp, #12]
 8005380:	2b00      	cmp	r3, #0
 8005382:	46b8      	mov	r8, r7
 8005384:	dc20      	bgt.n	80053c8 <_dtoa_r+0x960>
 8005386:	469b      	mov	fp, r3
 8005388:	9b07      	ldr	r3, [sp, #28]
 800538a:	2b02      	cmp	r3, #2
 800538c:	dd1e      	ble.n	80053cc <_dtoa_r+0x964>
 800538e:	f1bb 0f00 	cmp.w	fp, #0
 8005392:	f47f adb1 	bne.w	8004ef8 <_dtoa_r+0x490>
 8005396:	4621      	mov	r1, r4
 8005398:	465b      	mov	r3, fp
 800539a:	2205      	movs	r2, #5
 800539c:	4648      	mov	r0, r9
 800539e:	f000 fa95 	bl	80058cc <__multadd>
 80053a2:	4601      	mov	r1, r0
 80053a4:	4604      	mov	r4, r0
 80053a6:	9802      	ldr	r0, [sp, #8]
 80053a8:	f000 fca0 	bl	8005cec <__mcmp>
 80053ac:	2800      	cmp	r0, #0
 80053ae:	f77f ada3 	ble.w	8004ef8 <_dtoa_r+0x490>
 80053b2:	4656      	mov	r6, sl
 80053b4:	2331      	movs	r3, #49	@ 0x31
 80053b6:	f806 3b01 	strb.w	r3, [r6], #1
 80053ba:	f108 0801 	add.w	r8, r8, #1
 80053be:	e59f      	b.n	8004f00 <_dtoa_r+0x498>
 80053c0:	9c03      	ldr	r4, [sp, #12]
 80053c2:	46b8      	mov	r8, r7
 80053c4:	4625      	mov	r5, r4
 80053c6:	e7f4      	b.n	80053b2 <_dtoa_r+0x94a>
 80053c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80053cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	f000 8101 	beq.w	80055d6 <_dtoa_r+0xb6e>
 80053d4:	2e00      	cmp	r6, #0
 80053d6:	dd05      	ble.n	80053e4 <_dtoa_r+0x97c>
 80053d8:	4629      	mov	r1, r5
 80053da:	4632      	mov	r2, r6
 80053dc:	4648      	mov	r0, r9
 80053de:	f000 fc19 	bl	8005c14 <__lshift>
 80053e2:	4605      	mov	r5, r0
 80053e4:	9b08      	ldr	r3, [sp, #32]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d05c      	beq.n	80054a4 <_dtoa_r+0xa3c>
 80053ea:	6869      	ldr	r1, [r5, #4]
 80053ec:	4648      	mov	r0, r9
 80053ee:	f000 fa0b 	bl	8005808 <_Balloc>
 80053f2:	4606      	mov	r6, r0
 80053f4:	b928      	cbnz	r0, 8005402 <_dtoa_r+0x99a>
 80053f6:	4b82      	ldr	r3, [pc, #520]	@ (8005600 <_dtoa_r+0xb98>)
 80053f8:	4602      	mov	r2, r0
 80053fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80053fe:	f7ff bb4a 	b.w	8004a96 <_dtoa_r+0x2e>
 8005402:	692a      	ldr	r2, [r5, #16]
 8005404:	3202      	adds	r2, #2
 8005406:	0092      	lsls	r2, r2, #2
 8005408:	f105 010c 	add.w	r1, r5, #12
 800540c:	300c      	adds	r0, #12
 800540e:	f7ff fa94 	bl	800493a <memcpy>
 8005412:	2201      	movs	r2, #1
 8005414:	4631      	mov	r1, r6
 8005416:	4648      	mov	r0, r9
 8005418:	f000 fbfc 	bl	8005c14 <__lshift>
 800541c:	f10a 0301 	add.w	r3, sl, #1
 8005420:	9300      	str	r3, [sp, #0]
 8005422:	eb0a 030b 	add.w	r3, sl, fp
 8005426:	9308      	str	r3, [sp, #32]
 8005428:	9b04      	ldr	r3, [sp, #16]
 800542a:	f003 0301 	and.w	r3, r3, #1
 800542e:	462f      	mov	r7, r5
 8005430:	9306      	str	r3, [sp, #24]
 8005432:	4605      	mov	r5, r0
 8005434:	9b00      	ldr	r3, [sp, #0]
 8005436:	9802      	ldr	r0, [sp, #8]
 8005438:	4621      	mov	r1, r4
 800543a:	f103 3bff 	add.w	fp, r3, #4294967295
 800543e:	f7ff fa8a 	bl	8004956 <quorem>
 8005442:	4603      	mov	r3, r0
 8005444:	3330      	adds	r3, #48	@ 0x30
 8005446:	9003      	str	r0, [sp, #12]
 8005448:	4639      	mov	r1, r7
 800544a:	9802      	ldr	r0, [sp, #8]
 800544c:	9309      	str	r3, [sp, #36]	@ 0x24
 800544e:	f000 fc4d 	bl	8005cec <__mcmp>
 8005452:	462a      	mov	r2, r5
 8005454:	9004      	str	r0, [sp, #16]
 8005456:	4621      	mov	r1, r4
 8005458:	4648      	mov	r0, r9
 800545a:	f000 fc63 	bl	8005d24 <__mdiff>
 800545e:	68c2      	ldr	r2, [r0, #12]
 8005460:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005462:	4606      	mov	r6, r0
 8005464:	bb02      	cbnz	r2, 80054a8 <_dtoa_r+0xa40>
 8005466:	4601      	mov	r1, r0
 8005468:	9802      	ldr	r0, [sp, #8]
 800546a:	f000 fc3f 	bl	8005cec <__mcmp>
 800546e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005470:	4602      	mov	r2, r0
 8005472:	4631      	mov	r1, r6
 8005474:	4648      	mov	r0, r9
 8005476:	920c      	str	r2, [sp, #48]	@ 0x30
 8005478:	9309      	str	r3, [sp, #36]	@ 0x24
 800547a:	f000 fa05 	bl	8005888 <_Bfree>
 800547e:	9b07      	ldr	r3, [sp, #28]
 8005480:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005482:	9e00      	ldr	r6, [sp, #0]
 8005484:	ea42 0103 	orr.w	r1, r2, r3
 8005488:	9b06      	ldr	r3, [sp, #24]
 800548a:	4319      	orrs	r1, r3
 800548c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800548e:	d10d      	bne.n	80054ac <_dtoa_r+0xa44>
 8005490:	2b39      	cmp	r3, #57	@ 0x39
 8005492:	d027      	beq.n	80054e4 <_dtoa_r+0xa7c>
 8005494:	9a04      	ldr	r2, [sp, #16]
 8005496:	2a00      	cmp	r2, #0
 8005498:	dd01      	ble.n	800549e <_dtoa_r+0xa36>
 800549a:	9b03      	ldr	r3, [sp, #12]
 800549c:	3331      	adds	r3, #49	@ 0x31
 800549e:	f88b 3000 	strb.w	r3, [fp]
 80054a2:	e52e      	b.n	8004f02 <_dtoa_r+0x49a>
 80054a4:	4628      	mov	r0, r5
 80054a6:	e7b9      	b.n	800541c <_dtoa_r+0x9b4>
 80054a8:	2201      	movs	r2, #1
 80054aa:	e7e2      	b.n	8005472 <_dtoa_r+0xa0a>
 80054ac:	9904      	ldr	r1, [sp, #16]
 80054ae:	2900      	cmp	r1, #0
 80054b0:	db04      	blt.n	80054bc <_dtoa_r+0xa54>
 80054b2:	9807      	ldr	r0, [sp, #28]
 80054b4:	4301      	orrs	r1, r0
 80054b6:	9806      	ldr	r0, [sp, #24]
 80054b8:	4301      	orrs	r1, r0
 80054ba:	d120      	bne.n	80054fe <_dtoa_r+0xa96>
 80054bc:	2a00      	cmp	r2, #0
 80054be:	ddee      	ble.n	800549e <_dtoa_r+0xa36>
 80054c0:	9902      	ldr	r1, [sp, #8]
 80054c2:	9300      	str	r3, [sp, #0]
 80054c4:	2201      	movs	r2, #1
 80054c6:	4648      	mov	r0, r9
 80054c8:	f000 fba4 	bl	8005c14 <__lshift>
 80054cc:	4621      	mov	r1, r4
 80054ce:	9002      	str	r0, [sp, #8]
 80054d0:	f000 fc0c 	bl	8005cec <__mcmp>
 80054d4:	2800      	cmp	r0, #0
 80054d6:	9b00      	ldr	r3, [sp, #0]
 80054d8:	dc02      	bgt.n	80054e0 <_dtoa_r+0xa78>
 80054da:	d1e0      	bne.n	800549e <_dtoa_r+0xa36>
 80054dc:	07da      	lsls	r2, r3, #31
 80054de:	d5de      	bpl.n	800549e <_dtoa_r+0xa36>
 80054e0:	2b39      	cmp	r3, #57	@ 0x39
 80054e2:	d1da      	bne.n	800549a <_dtoa_r+0xa32>
 80054e4:	2339      	movs	r3, #57	@ 0x39
 80054e6:	f88b 3000 	strb.w	r3, [fp]
 80054ea:	4633      	mov	r3, r6
 80054ec:	461e      	mov	r6, r3
 80054ee:	3b01      	subs	r3, #1
 80054f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80054f4:	2a39      	cmp	r2, #57	@ 0x39
 80054f6:	d04e      	beq.n	8005596 <_dtoa_r+0xb2e>
 80054f8:	3201      	adds	r2, #1
 80054fa:	701a      	strb	r2, [r3, #0]
 80054fc:	e501      	b.n	8004f02 <_dtoa_r+0x49a>
 80054fe:	2a00      	cmp	r2, #0
 8005500:	dd03      	ble.n	800550a <_dtoa_r+0xaa2>
 8005502:	2b39      	cmp	r3, #57	@ 0x39
 8005504:	d0ee      	beq.n	80054e4 <_dtoa_r+0xa7c>
 8005506:	3301      	adds	r3, #1
 8005508:	e7c9      	b.n	800549e <_dtoa_r+0xa36>
 800550a:	9a00      	ldr	r2, [sp, #0]
 800550c:	9908      	ldr	r1, [sp, #32]
 800550e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005512:	428a      	cmp	r2, r1
 8005514:	d028      	beq.n	8005568 <_dtoa_r+0xb00>
 8005516:	9902      	ldr	r1, [sp, #8]
 8005518:	2300      	movs	r3, #0
 800551a:	220a      	movs	r2, #10
 800551c:	4648      	mov	r0, r9
 800551e:	f000 f9d5 	bl	80058cc <__multadd>
 8005522:	42af      	cmp	r7, r5
 8005524:	9002      	str	r0, [sp, #8]
 8005526:	f04f 0300 	mov.w	r3, #0
 800552a:	f04f 020a 	mov.w	r2, #10
 800552e:	4639      	mov	r1, r7
 8005530:	4648      	mov	r0, r9
 8005532:	d107      	bne.n	8005544 <_dtoa_r+0xadc>
 8005534:	f000 f9ca 	bl	80058cc <__multadd>
 8005538:	4607      	mov	r7, r0
 800553a:	4605      	mov	r5, r0
 800553c:	9b00      	ldr	r3, [sp, #0]
 800553e:	3301      	adds	r3, #1
 8005540:	9300      	str	r3, [sp, #0]
 8005542:	e777      	b.n	8005434 <_dtoa_r+0x9cc>
 8005544:	f000 f9c2 	bl	80058cc <__multadd>
 8005548:	4629      	mov	r1, r5
 800554a:	4607      	mov	r7, r0
 800554c:	2300      	movs	r3, #0
 800554e:	220a      	movs	r2, #10
 8005550:	4648      	mov	r0, r9
 8005552:	f000 f9bb 	bl	80058cc <__multadd>
 8005556:	4605      	mov	r5, r0
 8005558:	e7f0      	b.n	800553c <_dtoa_r+0xad4>
 800555a:	f1bb 0f00 	cmp.w	fp, #0
 800555e:	bfcc      	ite	gt
 8005560:	465e      	movgt	r6, fp
 8005562:	2601      	movle	r6, #1
 8005564:	4456      	add	r6, sl
 8005566:	2700      	movs	r7, #0
 8005568:	9902      	ldr	r1, [sp, #8]
 800556a:	9300      	str	r3, [sp, #0]
 800556c:	2201      	movs	r2, #1
 800556e:	4648      	mov	r0, r9
 8005570:	f000 fb50 	bl	8005c14 <__lshift>
 8005574:	4621      	mov	r1, r4
 8005576:	9002      	str	r0, [sp, #8]
 8005578:	f000 fbb8 	bl	8005cec <__mcmp>
 800557c:	2800      	cmp	r0, #0
 800557e:	dcb4      	bgt.n	80054ea <_dtoa_r+0xa82>
 8005580:	d102      	bne.n	8005588 <_dtoa_r+0xb20>
 8005582:	9b00      	ldr	r3, [sp, #0]
 8005584:	07db      	lsls	r3, r3, #31
 8005586:	d4b0      	bmi.n	80054ea <_dtoa_r+0xa82>
 8005588:	4633      	mov	r3, r6
 800558a:	461e      	mov	r6, r3
 800558c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005590:	2a30      	cmp	r2, #48	@ 0x30
 8005592:	d0fa      	beq.n	800558a <_dtoa_r+0xb22>
 8005594:	e4b5      	b.n	8004f02 <_dtoa_r+0x49a>
 8005596:	459a      	cmp	sl, r3
 8005598:	d1a8      	bne.n	80054ec <_dtoa_r+0xa84>
 800559a:	2331      	movs	r3, #49	@ 0x31
 800559c:	f108 0801 	add.w	r8, r8, #1
 80055a0:	f88a 3000 	strb.w	r3, [sl]
 80055a4:	e4ad      	b.n	8004f02 <_dtoa_r+0x49a>
 80055a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80055a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005604 <_dtoa_r+0xb9c>
 80055ac:	b11b      	cbz	r3, 80055b6 <_dtoa_r+0xb4e>
 80055ae:	f10a 0308 	add.w	r3, sl, #8
 80055b2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80055b4:	6013      	str	r3, [r2, #0]
 80055b6:	4650      	mov	r0, sl
 80055b8:	b017      	add	sp, #92	@ 0x5c
 80055ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055be:	9b07      	ldr	r3, [sp, #28]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	f77f ae2e 	ble.w	8005222 <_dtoa_r+0x7ba>
 80055c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055c8:	9308      	str	r3, [sp, #32]
 80055ca:	2001      	movs	r0, #1
 80055cc:	e64d      	b.n	800526a <_dtoa_r+0x802>
 80055ce:	f1bb 0f00 	cmp.w	fp, #0
 80055d2:	f77f aed9 	ble.w	8005388 <_dtoa_r+0x920>
 80055d6:	4656      	mov	r6, sl
 80055d8:	9802      	ldr	r0, [sp, #8]
 80055da:	4621      	mov	r1, r4
 80055dc:	f7ff f9bb 	bl	8004956 <quorem>
 80055e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80055e4:	f806 3b01 	strb.w	r3, [r6], #1
 80055e8:	eba6 020a 	sub.w	r2, r6, sl
 80055ec:	4593      	cmp	fp, r2
 80055ee:	ddb4      	ble.n	800555a <_dtoa_r+0xaf2>
 80055f0:	9902      	ldr	r1, [sp, #8]
 80055f2:	2300      	movs	r3, #0
 80055f4:	220a      	movs	r2, #10
 80055f6:	4648      	mov	r0, r9
 80055f8:	f000 f968 	bl	80058cc <__multadd>
 80055fc:	9002      	str	r0, [sp, #8]
 80055fe:	e7eb      	b.n	80055d8 <_dtoa_r+0xb70>
 8005600:	0801fc64 	.word	0x0801fc64
 8005604:	0801fbe8 	.word	0x0801fbe8

08005608 <_free_r>:
 8005608:	b538      	push	{r3, r4, r5, lr}
 800560a:	4605      	mov	r5, r0
 800560c:	2900      	cmp	r1, #0
 800560e:	d041      	beq.n	8005694 <_free_r+0x8c>
 8005610:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005614:	1f0c      	subs	r4, r1, #4
 8005616:	2b00      	cmp	r3, #0
 8005618:	bfb8      	it	lt
 800561a:	18e4      	addlt	r4, r4, r3
 800561c:	f000 f8e8 	bl	80057f0 <__malloc_lock>
 8005620:	4a1d      	ldr	r2, [pc, #116]	@ (8005698 <_free_r+0x90>)
 8005622:	6813      	ldr	r3, [r2, #0]
 8005624:	b933      	cbnz	r3, 8005634 <_free_r+0x2c>
 8005626:	6063      	str	r3, [r4, #4]
 8005628:	6014      	str	r4, [r2, #0]
 800562a:	4628      	mov	r0, r5
 800562c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005630:	f000 b8e4 	b.w	80057fc <__malloc_unlock>
 8005634:	42a3      	cmp	r3, r4
 8005636:	d908      	bls.n	800564a <_free_r+0x42>
 8005638:	6820      	ldr	r0, [r4, #0]
 800563a:	1821      	adds	r1, r4, r0
 800563c:	428b      	cmp	r3, r1
 800563e:	bf01      	itttt	eq
 8005640:	6819      	ldreq	r1, [r3, #0]
 8005642:	685b      	ldreq	r3, [r3, #4]
 8005644:	1809      	addeq	r1, r1, r0
 8005646:	6021      	streq	r1, [r4, #0]
 8005648:	e7ed      	b.n	8005626 <_free_r+0x1e>
 800564a:	461a      	mov	r2, r3
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	b10b      	cbz	r3, 8005654 <_free_r+0x4c>
 8005650:	42a3      	cmp	r3, r4
 8005652:	d9fa      	bls.n	800564a <_free_r+0x42>
 8005654:	6811      	ldr	r1, [r2, #0]
 8005656:	1850      	adds	r0, r2, r1
 8005658:	42a0      	cmp	r0, r4
 800565a:	d10b      	bne.n	8005674 <_free_r+0x6c>
 800565c:	6820      	ldr	r0, [r4, #0]
 800565e:	4401      	add	r1, r0
 8005660:	1850      	adds	r0, r2, r1
 8005662:	4283      	cmp	r3, r0
 8005664:	6011      	str	r1, [r2, #0]
 8005666:	d1e0      	bne.n	800562a <_free_r+0x22>
 8005668:	6818      	ldr	r0, [r3, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	6053      	str	r3, [r2, #4]
 800566e:	4408      	add	r0, r1
 8005670:	6010      	str	r0, [r2, #0]
 8005672:	e7da      	b.n	800562a <_free_r+0x22>
 8005674:	d902      	bls.n	800567c <_free_r+0x74>
 8005676:	230c      	movs	r3, #12
 8005678:	602b      	str	r3, [r5, #0]
 800567a:	e7d6      	b.n	800562a <_free_r+0x22>
 800567c:	6820      	ldr	r0, [r4, #0]
 800567e:	1821      	adds	r1, r4, r0
 8005680:	428b      	cmp	r3, r1
 8005682:	bf04      	itt	eq
 8005684:	6819      	ldreq	r1, [r3, #0]
 8005686:	685b      	ldreq	r3, [r3, #4]
 8005688:	6063      	str	r3, [r4, #4]
 800568a:	bf04      	itt	eq
 800568c:	1809      	addeq	r1, r1, r0
 800568e:	6021      	streq	r1, [r4, #0]
 8005690:	6054      	str	r4, [r2, #4]
 8005692:	e7ca      	b.n	800562a <_free_r+0x22>
 8005694:	bd38      	pop	{r3, r4, r5, pc}
 8005696:	bf00      	nop
 8005698:	200006b0 	.word	0x200006b0

0800569c <malloc>:
 800569c:	4b02      	ldr	r3, [pc, #8]	@ (80056a8 <malloc+0xc>)
 800569e:	4601      	mov	r1, r0
 80056a0:	6818      	ldr	r0, [r3, #0]
 80056a2:	f000 b825 	b.w	80056f0 <_malloc_r>
 80056a6:	bf00      	nop
 80056a8:	20000018 	.word	0x20000018

080056ac <sbrk_aligned>:
 80056ac:	b570      	push	{r4, r5, r6, lr}
 80056ae:	4e0f      	ldr	r6, [pc, #60]	@ (80056ec <sbrk_aligned+0x40>)
 80056b0:	460c      	mov	r4, r1
 80056b2:	6831      	ldr	r1, [r6, #0]
 80056b4:	4605      	mov	r5, r0
 80056b6:	b911      	cbnz	r1, 80056be <sbrk_aligned+0x12>
 80056b8:	f000 fe92 	bl	80063e0 <_sbrk_r>
 80056bc:	6030      	str	r0, [r6, #0]
 80056be:	4621      	mov	r1, r4
 80056c0:	4628      	mov	r0, r5
 80056c2:	f000 fe8d 	bl	80063e0 <_sbrk_r>
 80056c6:	1c43      	adds	r3, r0, #1
 80056c8:	d103      	bne.n	80056d2 <sbrk_aligned+0x26>
 80056ca:	f04f 34ff 	mov.w	r4, #4294967295
 80056ce:	4620      	mov	r0, r4
 80056d0:	bd70      	pop	{r4, r5, r6, pc}
 80056d2:	1cc4      	adds	r4, r0, #3
 80056d4:	f024 0403 	bic.w	r4, r4, #3
 80056d8:	42a0      	cmp	r0, r4
 80056da:	d0f8      	beq.n	80056ce <sbrk_aligned+0x22>
 80056dc:	1a21      	subs	r1, r4, r0
 80056de:	4628      	mov	r0, r5
 80056e0:	f000 fe7e 	bl	80063e0 <_sbrk_r>
 80056e4:	3001      	adds	r0, #1
 80056e6:	d1f2      	bne.n	80056ce <sbrk_aligned+0x22>
 80056e8:	e7ef      	b.n	80056ca <sbrk_aligned+0x1e>
 80056ea:	bf00      	nop
 80056ec:	200006ac 	.word	0x200006ac

080056f0 <_malloc_r>:
 80056f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056f4:	1ccd      	adds	r5, r1, #3
 80056f6:	f025 0503 	bic.w	r5, r5, #3
 80056fa:	3508      	adds	r5, #8
 80056fc:	2d0c      	cmp	r5, #12
 80056fe:	bf38      	it	cc
 8005700:	250c      	movcc	r5, #12
 8005702:	2d00      	cmp	r5, #0
 8005704:	4606      	mov	r6, r0
 8005706:	db01      	blt.n	800570c <_malloc_r+0x1c>
 8005708:	42a9      	cmp	r1, r5
 800570a:	d904      	bls.n	8005716 <_malloc_r+0x26>
 800570c:	230c      	movs	r3, #12
 800570e:	6033      	str	r3, [r6, #0]
 8005710:	2000      	movs	r0, #0
 8005712:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005716:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80057ec <_malloc_r+0xfc>
 800571a:	f000 f869 	bl	80057f0 <__malloc_lock>
 800571e:	f8d8 3000 	ldr.w	r3, [r8]
 8005722:	461c      	mov	r4, r3
 8005724:	bb44      	cbnz	r4, 8005778 <_malloc_r+0x88>
 8005726:	4629      	mov	r1, r5
 8005728:	4630      	mov	r0, r6
 800572a:	f7ff ffbf 	bl	80056ac <sbrk_aligned>
 800572e:	1c43      	adds	r3, r0, #1
 8005730:	4604      	mov	r4, r0
 8005732:	d158      	bne.n	80057e6 <_malloc_r+0xf6>
 8005734:	f8d8 4000 	ldr.w	r4, [r8]
 8005738:	4627      	mov	r7, r4
 800573a:	2f00      	cmp	r7, #0
 800573c:	d143      	bne.n	80057c6 <_malloc_r+0xd6>
 800573e:	2c00      	cmp	r4, #0
 8005740:	d04b      	beq.n	80057da <_malloc_r+0xea>
 8005742:	6823      	ldr	r3, [r4, #0]
 8005744:	4639      	mov	r1, r7
 8005746:	4630      	mov	r0, r6
 8005748:	eb04 0903 	add.w	r9, r4, r3
 800574c:	f000 fe48 	bl	80063e0 <_sbrk_r>
 8005750:	4581      	cmp	r9, r0
 8005752:	d142      	bne.n	80057da <_malloc_r+0xea>
 8005754:	6821      	ldr	r1, [r4, #0]
 8005756:	1a6d      	subs	r5, r5, r1
 8005758:	4629      	mov	r1, r5
 800575a:	4630      	mov	r0, r6
 800575c:	f7ff ffa6 	bl	80056ac <sbrk_aligned>
 8005760:	3001      	adds	r0, #1
 8005762:	d03a      	beq.n	80057da <_malloc_r+0xea>
 8005764:	6823      	ldr	r3, [r4, #0]
 8005766:	442b      	add	r3, r5
 8005768:	6023      	str	r3, [r4, #0]
 800576a:	f8d8 3000 	ldr.w	r3, [r8]
 800576e:	685a      	ldr	r2, [r3, #4]
 8005770:	bb62      	cbnz	r2, 80057cc <_malloc_r+0xdc>
 8005772:	f8c8 7000 	str.w	r7, [r8]
 8005776:	e00f      	b.n	8005798 <_malloc_r+0xa8>
 8005778:	6822      	ldr	r2, [r4, #0]
 800577a:	1b52      	subs	r2, r2, r5
 800577c:	d420      	bmi.n	80057c0 <_malloc_r+0xd0>
 800577e:	2a0b      	cmp	r2, #11
 8005780:	d917      	bls.n	80057b2 <_malloc_r+0xc2>
 8005782:	1961      	adds	r1, r4, r5
 8005784:	42a3      	cmp	r3, r4
 8005786:	6025      	str	r5, [r4, #0]
 8005788:	bf18      	it	ne
 800578a:	6059      	strne	r1, [r3, #4]
 800578c:	6863      	ldr	r3, [r4, #4]
 800578e:	bf08      	it	eq
 8005790:	f8c8 1000 	streq.w	r1, [r8]
 8005794:	5162      	str	r2, [r4, r5]
 8005796:	604b      	str	r3, [r1, #4]
 8005798:	4630      	mov	r0, r6
 800579a:	f000 f82f 	bl	80057fc <__malloc_unlock>
 800579e:	f104 000b 	add.w	r0, r4, #11
 80057a2:	1d23      	adds	r3, r4, #4
 80057a4:	f020 0007 	bic.w	r0, r0, #7
 80057a8:	1ac2      	subs	r2, r0, r3
 80057aa:	bf1c      	itt	ne
 80057ac:	1a1b      	subne	r3, r3, r0
 80057ae:	50a3      	strne	r3, [r4, r2]
 80057b0:	e7af      	b.n	8005712 <_malloc_r+0x22>
 80057b2:	6862      	ldr	r2, [r4, #4]
 80057b4:	42a3      	cmp	r3, r4
 80057b6:	bf0c      	ite	eq
 80057b8:	f8c8 2000 	streq.w	r2, [r8]
 80057bc:	605a      	strne	r2, [r3, #4]
 80057be:	e7eb      	b.n	8005798 <_malloc_r+0xa8>
 80057c0:	4623      	mov	r3, r4
 80057c2:	6864      	ldr	r4, [r4, #4]
 80057c4:	e7ae      	b.n	8005724 <_malloc_r+0x34>
 80057c6:	463c      	mov	r4, r7
 80057c8:	687f      	ldr	r7, [r7, #4]
 80057ca:	e7b6      	b.n	800573a <_malloc_r+0x4a>
 80057cc:	461a      	mov	r2, r3
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	42a3      	cmp	r3, r4
 80057d2:	d1fb      	bne.n	80057cc <_malloc_r+0xdc>
 80057d4:	2300      	movs	r3, #0
 80057d6:	6053      	str	r3, [r2, #4]
 80057d8:	e7de      	b.n	8005798 <_malloc_r+0xa8>
 80057da:	230c      	movs	r3, #12
 80057dc:	6033      	str	r3, [r6, #0]
 80057de:	4630      	mov	r0, r6
 80057e0:	f000 f80c 	bl	80057fc <__malloc_unlock>
 80057e4:	e794      	b.n	8005710 <_malloc_r+0x20>
 80057e6:	6005      	str	r5, [r0, #0]
 80057e8:	e7d6      	b.n	8005798 <_malloc_r+0xa8>
 80057ea:	bf00      	nop
 80057ec:	200006b0 	.word	0x200006b0

080057f0 <__malloc_lock>:
 80057f0:	4801      	ldr	r0, [pc, #4]	@ (80057f8 <__malloc_lock+0x8>)
 80057f2:	f7ff b8a0 	b.w	8004936 <__retarget_lock_acquire_recursive>
 80057f6:	bf00      	nop
 80057f8:	200006a8 	.word	0x200006a8

080057fc <__malloc_unlock>:
 80057fc:	4801      	ldr	r0, [pc, #4]	@ (8005804 <__malloc_unlock+0x8>)
 80057fe:	f7ff b89b 	b.w	8004938 <__retarget_lock_release_recursive>
 8005802:	bf00      	nop
 8005804:	200006a8 	.word	0x200006a8

08005808 <_Balloc>:
 8005808:	b570      	push	{r4, r5, r6, lr}
 800580a:	69c6      	ldr	r6, [r0, #28]
 800580c:	4604      	mov	r4, r0
 800580e:	460d      	mov	r5, r1
 8005810:	b976      	cbnz	r6, 8005830 <_Balloc+0x28>
 8005812:	2010      	movs	r0, #16
 8005814:	f7ff ff42 	bl	800569c <malloc>
 8005818:	4602      	mov	r2, r0
 800581a:	61e0      	str	r0, [r4, #28]
 800581c:	b920      	cbnz	r0, 8005828 <_Balloc+0x20>
 800581e:	4b18      	ldr	r3, [pc, #96]	@ (8005880 <_Balloc+0x78>)
 8005820:	4818      	ldr	r0, [pc, #96]	@ (8005884 <_Balloc+0x7c>)
 8005822:	216b      	movs	r1, #107	@ 0x6b
 8005824:	f000 fdec 	bl	8006400 <__assert_func>
 8005828:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800582c:	6006      	str	r6, [r0, #0]
 800582e:	60c6      	str	r6, [r0, #12]
 8005830:	69e6      	ldr	r6, [r4, #28]
 8005832:	68f3      	ldr	r3, [r6, #12]
 8005834:	b183      	cbz	r3, 8005858 <_Balloc+0x50>
 8005836:	69e3      	ldr	r3, [r4, #28]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800583e:	b9b8      	cbnz	r0, 8005870 <_Balloc+0x68>
 8005840:	2101      	movs	r1, #1
 8005842:	fa01 f605 	lsl.w	r6, r1, r5
 8005846:	1d72      	adds	r2, r6, #5
 8005848:	0092      	lsls	r2, r2, #2
 800584a:	4620      	mov	r0, r4
 800584c:	f000 fdf6 	bl	800643c <_calloc_r>
 8005850:	b160      	cbz	r0, 800586c <_Balloc+0x64>
 8005852:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005856:	e00e      	b.n	8005876 <_Balloc+0x6e>
 8005858:	2221      	movs	r2, #33	@ 0x21
 800585a:	2104      	movs	r1, #4
 800585c:	4620      	mov	r0, r4
 800585e:	f000 fded 	bl	800643c <_calloc_r>
 8005862:	69e3      	ldr	r3, [r4, #28]
 8005864:	60f0      	str	r0, [r6, #12]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d1e4      	bne.n	8005836 <_Balloc+0x2e>
 800586c:	2000      	movs	r0, #0
 800586e:	bd70      	pop	{r4, r5, r6, pc}
 8005870:	6802      	ldr	r2, [r0, #0]
 8005872:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005876:	2300      	movs	r3, #0
 8005878:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800587c:	e7f7      	b.n	800586e <_Balloc+0x66>
 800587e:	bf00      	nop
 8005880:	0801fbf5 	.word	0x0801fbf5
 8005884:	0801fc75 	.word	0x0801fc75

08005888 <_Bfree>:
 8005888:	b570      	push	{r4, r5, r6, lr}
 800588a:	69c6      	ldr	r6, [r0, #28]
 800588c:	4605      	mov	r5, r0
 800588e:	460c      	mov	r4, r1
 8005890:	b976      	cbnz	r6, 80058b0 <_Bfree+0x28>
 8005892:	2010      	movs	r0, #16
 8005894:	f7ff ff02 	bl	800569c <malloc>
 8005898:	4602      	mov	r2, r0
 800589a:	61e8      	str	r0, [r5, #28]
 800589c:	b920      	cbnz	r0, 80058a8 <_Bfree+0x20>
 800589e:	4b09      	ldr	r3, [pc, #36]	@ (80058c4 <_Bfree+0x3c>)
 80058a0:	4809      	ldr	r0, [pc, #36]	@ (80058c8 <_Bfree+0x40>)
 80058a2:	218f      	movs	r1, #143	@ 0x8f
 80058a4:	f000 fdac 	bl	8006400 <__assert_func>
 80058a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80058ac:	6006      	str	r6, [r0, #0]
 80058ae:	60c6      	str	r6, [r0, #12]
 80058b0:	b13c      	cbz	r4, 80058c2 <_Bfree+0x3a>
 80058b2:	69eb      	ldr	r3, [r5, #28]
 80058b4:	6862      	ldr	r2, [r4, #4]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80058bc:	6021      	str	r1, [r4, #0]
 80058be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80058c2:	bd70      	pop	{r4, r5, r6, pc}
 80058c4:	0801fbf5 	.word	0x0801fbf5
 80058c8:	0801fc75 	.word	0x0801fc75

080058cc <__multadd>:
 80058cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058d0:	690d      	ldr	r5, [r1, #16]
 80058d2:	4607      	mov	r7, r0
 80058d4:	460c      	mov	r4, r1
 80058d6:	461e      	mov	r6, r3
 80058d8:	f101 0c14 	add.w	ip, r1, #20
 80058dc:	2000      	movs	r0, #0
 80058de:	f8dc 3000 	ldr.w	r3, [ip]
 80058e2:	b299      	uxth	r1, r3
 80058e4:	fb02 6101 	mla	r1, r2, r1, r6
 80058e8:	0c1e      	lsrs	r6, r3, #16
 80058ea:	0c0b      	lsrs	r3, r1, #16
 80058ec:	fb02 3306 	mla	r3, r2, r6, r3
 80058f0:	b289      	uxth	r1, r1
 80058f2:	3001      	adds	r0, #1
 80058f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80058f8:	4285      	cmp	r5, r0
 80058fa:	f84c 1b04 	str.w	r1, [ip], #4
 80058fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005902:	dcec      	bgt.n	80058de <__multadd+0x12>
 8005904:	b30e      	cbz	r6, 800594a <__multadd+0x7e>
 8005906:	68a3      	ldr	r3, [r4, #8]
 8005908:	42ab      	cmp	r3, r5
 800590a:	dc19      	bgt.n	8005940 <__multadd+0x74>
 800590c:	6861      	ldr	r1, [r4, #4]
 800590e:	4638      	mov	r0, r7
 8005910:	3101      	adds	r1, #1
 8005912:	f7ff ff79 	bl	8005808 <_Balloc>
 8005916:	4680      	mov	r8, r0
 8005918:	b928      	cbnz	r0, 8005926 <__multadd+0x5a>
 800591a:	4602      	mov	r2, r0
 800591c:	4b0c      	ldr	r3, [pc, #48]	@ (8005950 <__multadd+0x84>)
 800591e:	480d      	ldr	r0, [pc, #52]	@ (8005954 <__multadd+0x88>)
 8005920:	21ba      	movs	r1, #186	@ 0xba
 8005922:	f000 fd6d 	bl	8006400 <__assert_func>
 8005926:	6922      	ldr	r2, [r4, #16]
 8005928:	3202      	adds	r2, #2
 800592a:	f104 010c 	add.w	r1, r4, #12
 800592e:	0092      	lsls	r2, r2, #2
 8005930:	300c      	adds	r0, #12
 8005932:	f7ff f802 	bl	800493a <memcpy>
 8005936:	4621      	mov	r1, r4
 8005938:	4638      	mov	r0, r7
 800593a:	f7ff ffa5 	bl	8005888 <_Bfree>
 800593e:	4644      	mov	r4, r8
 8005940:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005944:	3501      	adds	r5, #1
 8005946:	615e      	str	r6, [r3, #20]
 8005948:	6125      	str	r5, [r4, #16]
 800594a:	4620      	mov	r0, r4
 800594c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005950:	0801fc64 	.word	0x0801fc64
 8005954:	0801fc75 	.word	0x0801fc75

08005958 <__hi0bits>:
 8005958:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800595c:	4603      	mov	r3, r0
 800595e:	bf36      	itet	cc
 8005960:	0403      	lslcc	r3, r0, #16
 8005962:	2000      	movcs	r0, #0
 8005964:	2010      	movcc	r0, #16
 8005966:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800596a:	bf3c      	itt	cc
 800596c:	021b      	lslcc	r3, r3, #8
 800596e:	3008      	addcc	r0, #8
 8005970:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005974:	bf3c      	itt	cc
 8005976:	011b      	lslcc	r3, r3, #4
 8005978:	3004      	addcc	r0, #4
 800597a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800597e:	bf3c      	itt	cc
 8005980:	009b      	lslcc	r3, r3, #2
 8005982:	3002      	addcc	r0, #2
 8005984:	2b00      	cmp	r3, #0
 8005986:	db05      	blt.n	8005994 <__hi0bits+0x3c>
 8005988:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800598c:	f100 0001 	add.w	r0, r0, #1
 8005990:	bf08      	it	eq
 8005992:	2020      	moveq	r0, #32
 8005994:	4770      	bx	lr

08005996 <__lo0bits>:
 8005996:	6803      	ldr	r3, [r0, #0]
 8005998:	4602      	mov	r2, r0
 800599a:	f013 0007 	ands.w	r0, r3, #7
 800599e:	d00b      	beq.n	80059b8 <__lo0bits+0x22>
 80059a0:	07d9      	lsls	r1, r3, #31
 80059a2:	d421      	bmi.n	80059e8 <__lo0bits+0x52>
 80059a4:	0798      	lsls	r0, r3, #30
 80059a6:	bf49      	itett	mi
 80059a8:	085b      	lsrmi	r3, r3, #1
 80059aa:	089b      	lsrpl	r3, r3, #2
 80059ac:	2001      	movmi	r0, #1
 80059ae:	6013      	strmi	r3, [r2, #0]
 80059b0:	bf5c      	itt	pl
 80059b2:	6013      	strpl	r3, [r2, #0]
 80059b4:	2002      	movpl	r0, #2
 80059b6:	4770      	bx	lr
 80059b8:	b299      	uxth	r1, r3
 80059ba:	b909      	cbnz	r1, 80059c0 <__lo0bits+0x2a>
 80059bc:	0c1b      	lsrs	r3, r3, #16
 80059be:	2010      	movs	r0, #16
 80059c0:	b2d9      	uxtb	r1, r3
 80059c2:	b909      	cbnz	r1, 80059c8 <__lo0bits+0x32>
 80059c4:	3008      	adds	r0, #8
 80059c6:	0a1b      	lsrs	r3, r3, #8
 80059c8:	0719      	lsls	r1, r3, #28
 80059ca:	bf04      	itt	eq
 80059cc:	091b      	lsreq	r3, r3, #4
 80059ce:	3004      	addeq	r0, #4
 80059d0:	0799      	lsls	r1, r3, #30
 80059d2:	bf04      	itt	eq
 80059d4:	089b      	lsreq	r3, r3, #2
 80059d6:	3002      	addeq	r0, #2
 80059d8:	07d9      	lsls	r1, r3, #31
 80059da:	d403      	bmi.n	80059e4 <__lo0bits+0x4e>
 80059dc:	085b      	lsrs	r3, r3, #1
 80059de:	f100 0001 	add.w	r0, r0, #1
 80059e2:	d003      	beq.n	80059ec <__lo0bits+0x56>
 80059e4:	6013      	str	r3, [r2, #0]
 80059e6:	4770      	bx	lr
 80059e8:	2000      	movs	r0, #0
 80059ea:	4770      	bx	lr
 80059ec:	2020      	movs	r0, #32
 80059ee:	4770      	bx	lr

080059f0 <__i2b>:
 80059f0:	b510      	push	{r4, lr}
 80059f2:	460c      	mov	r4, r1
 80059f4:	2101      	movs	r1, #1
 80059f6:	f7ff ff07 	bl	8005808 <_Balloc>
 80059fa:	4602      	mov	r2, r0
 80059fc:	b928      	cbnz	r0, 8005a0a <__i2b+0x1a>
 80059fe:	4b05      	ldr	r3, [pc, #20]	@ (8005a14 <__i2b+0x24>)
 8005a00:	4805      	ldr	r0, [pc, #20]	@ (8005a18 <__i2b+0x28>)
 8005a02:	f240 1145 	movw	r1, #325	@ 0x145
 8005a06:	f000 fcfb 	bl	8006400 <__assert_func>
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	6144      	str	r4, [r0, #20]
 8005a0e:	6103      	str	r3, [r0, #16]
 8005a10:	bd10      	pop	{r4, pc}
 8005a12:	bf00      	nop
 8005a14:	0801fc64 	.word	0x0801fc64
 8005a18:	0801fc75 	.word	0x0801fc75

08005a1c <__multiply>:
 8005a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a20:	4617      	mov	r7, r2
 8005a22:	690a      	ldr	r2, [r1, #16]
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	429a      	cmp	r2, r3
 8005a28:	bfa8      	it	ge
 8005a2a:	463b      	movge	r3, r7
 8005a2c:	4689      	mov	r9, r1
 8005a2e:	bfa4      	itt	ge
 8005a30:	460f      	movge	r7, r1
 8005a32:	4699      	movge	r9, r3
 8005a34:	693d      	ldr	r5, [r7, #16]
 8005a36:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	6879      	ldr	r1, [r7, #4]
 8005a3e:	eb05 060a 	add.w	r6, r5, sl
 8005a42:	42b3      	cmp	r3, r6
 8005a44:	b085      	sub	sp, #20
 8005a46:	bfb8      	it	lt
 8005a48:	3101      	addlt	r1, #1
 8005a4a:	f7ff fedd 	bl	8005808 <_Balloc>
 8005a4e:	b930      	cbnz	r0, 8005a5e <__multiply+0x42>
 8005a50:	4602      	mov	r2, r0
 8005a52:	4b41      	ldr	r3, [pc, #260]	@ (8005b58 <__multiply+0x13c>)
 8005a54:	4841      	ldr	r0, [pc, #260]	@ (8005b5c <__multiply+0x140>)
 8005a56:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005a5a:	f000 fcd1 	bl	8006400 <__assert_func>
 8005a5e:	f100 0414 	add.w	r4, r0, #20
 8005a62:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005a66:	4623      	mov	r3, r4
 8005a68:	2200      	movs	r2, #0
 8005a6a:	4573      	cmp	r3, lr
 8005a6c:	d320      	bcc.n	8005ab0 <__multiply+0x94>
 8005a6e:	f107 0814 	add.w	r8, r7, #20
 8005a72:	f109 0114 	add.w	r1, r9, #20
 8005a76:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005a7a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005a7e:	9302      	str	r3, [sp, #8]
 8005a80:	1beb      	subs	r3, r5, r7
 8005a82:	3b15      	subs	r3, #21
 8005a84:	f023 0303 	bic.w	r3, r3, #3
 8005a88:	3304      	adds	r3, #4
 8005a8a:	3715      	adds	r7, #21
 8005a8c:	42bd      	cmp	r5, r7
 8005a8e:	bf38      	it	cc
 8005a90:	2304      	movcc	r3, #4
 8005a92:	9301      	str	r3, [sp, #4]
 8005a94:	9b02      	ldr	r3, [sp, #8]
 8005a96:	9103      	str	r1, [sp, #12]
 8005a98:	428b      	cmp	r3, r1
 8005a9a:	d80c      	bhi.n	8005ab6 <__multiply+0x9a>
 8005a9c:	2e00      	cmp	r6, #0
 8005a9e:	dd03      	ble.n	8005aa8 <__multiply+0x8c>
 8005aa0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d055      	beq.n	8005b54 <__multiply+0x138>
 8005aa8:	6106      	str	r6, [r0, #16]
 8005aaa:	b005      	add	sp, #20
 8005aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ab0:	f843 2b04 	str.w	r2, [r3], #4
 8005ab4:	e7d9      	b.n	8005a6a <__multiply+0x4e>
 8005ab6:	f8b1 a000 	ldrh.w	sl, [r1]
 8005aba:	f1ba 0f00 	cmp.w	sl, #0
 8005abe:	d01f      	beq.n	8005b00 <__multiply+0xe4>
 8005ac0:	46c4      	mov	ip, r8
 8005ac2:	46a1      	mov	r9, r4
 8005ac4:	2700      	movs	r7, #0
 8005ac6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005aca:	f8d9 3000 	ldr.w	r3, [r9]
 8005ace:	fa1f fb82 	uxth.w	fp, r2
 8005ad2:	b29b      	uxth	r3, r3
 8005ad4:	fb0a 330b 	mla	r3, sl, fp, r3
 8005ad8:	443b      	add	r3, r7
 8005ada:	f8d9 7000 	ldr.w	r7, [r9]
 8005ade:	0c12      	lsrs	r2, r2, #16
 8005ae0:	0c3f      	lsrs	r7, r7, #16
 8005ae2:	fb0a 7202 	mla	r2, sl, r2, r7
 8005ae6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005aea:	b29b      	uxth	r3, r3
 8005aec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005af0:	4565      	cmp	r5, ip
 8005af2:	f849 3b04 	str.w	r3, [r9], #4
 8005af6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005afa:	d8e4      	bhi.n	8005ac6 <__multiply+0xaa>
 8005afc:	9b01      	ldr	r3, [sp, #4]
 8005afe:	50e7      	str	r7, [r4, r3]
 8005b00:	9b03      	ldr	r3, [sp, #12]
 8005b02:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005b06:	3104      	adds	r1, #4
 8005b08:	f1b9 0f00 	cmp.w	r9, #0
 8005b0c:	d020      	beq.n	8005b50 <__multiply+0x134>
 8005b0e:	6823      	ldr	r3, [r4, #0]
 8005b10:	4647      	mov	r7, r8
 8005b12:	46a4      	mov	ip, r4
 8005b14:	f04f 0a00 	mov.w	sl, #0
 8005b18:	f8b7 b000 	ldrh.w	fp, [r7]
 8005b1c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005b20:	fb09 220b 	mla	r2, r9, fp, r2
 8005b24:	4452      	add	r2, sl
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b2c:	f84c 3b04 	str.w	r3, [ip], #4
 8005b30:	f857 3b04 	ldr.w	r3, [r7], #4
 8005b34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b38:	f8bc 3000 	ldrh.w	r3, [ip]
 8005b3c:	fb09 330a 	mla	r3, r9, sl, r3
 8005b40:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005b44:	42bd      	cmp	r5, r7
 8005b46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b4a:	d8e5      	bhi.n	8005b18 <__multiply+0xfc>
 8005b4c:	9a01      	ldr	r2, [sp, #4]
 8005b4e:	50a3      	str	r3, [r4, r2]
 8005b50:	3404      	adds	r4, #4
 8005b52:	e79f      	b.n	8005a94 <__multiply+0x78>
 8005b54:	3e01      	subs	r6, #1
 8005b56:	e7a1      	b.n	8005a9c <__multiply+0x80>
 8005b58:	0801fc64 	.word	0x0801fc64
 8005b5c:	0801fc75 	.word	0x0801fc75

08005b60 <__pow5mult>:
 8005b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b64:	4615      	mov	r5, r2
 8005b66:	f012 0203 	ands.w	r2, r2, #3
 8005b6a:	4607      	mov	r7, r0
 8005b6c:	460e      	mov	r6, r1
 8005b6e:	d007      	beq.n	8005b80 <__pow5mult+0x20>
 8005b70:	4c25      	ldr	r4, [pc, #148]	@ (8005c08 <__pow5mult+0xa8>)
 8005b72:	3a01      	subs	r2, #1
 8005b74:	2300      	movs	r3, #0
 8005b76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b7a:	f7ff fea7 	bl	80058cc <__multadd>
 8005b7e:	4606      	mov	r6, r0
 8005b80:	10ad      	asrs	r5, r5, #2
 8005b82:	d03d      	beq.n	8005c00 <__pow5mult+0xa0>
 8005b84:	69fc      	ldr	r4, [r7, #28]
 8005b86:	b97c      	cbnz	r4, 8005ba8 <__pow5mult+0x48>
 8005b88:	2010      	movs	r0, #16
 8005b8a:	f7ff fd87 	bl	800569c <malloc>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	61f8      	str	r0, [r7, #28]
 8005b92:	b928      	cbnz	r0, 8005ba0 <__pow5mult+0x40>
 8005b94:	4b1d      	ldr	r3, [pc, #116]	@ (8005c0c <__pow5mult+0xac>)
 8005b96:	481e      	ldr	r0, [pc, #120]	@ (8005c10 <__pow5mult+0xb0>)
 8005b98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005b9c:	f000 fc30 	bl	8006400 <__assert_func>
 8005ba0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ba4:	6004      	str	r4, [r0, #0]
 8005ba6:	60c4      	str	r4, [r0, #12]
 8005ba8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005bac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005bb0:	b94c      	cbnz	r4, 8005bc6 <__pow5mult+0x66>
 8005bb2:	f240 2171 	movw	r1, #625	@ 0x271
 8005bb6:	4638      	mov	r0, r7
 8005bb8:	f7ff ff1a 	bl	80059f0 <__i2b>
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	f8c8 0008 	str.w	r0, [r8, #8]
 8005bc2:	4604      	mov	r4, r0
 8005bc4:	6003      	str	r3, [r0, #0]
 8005bc6:	f04f 0900 	mov.w	r9, #0
 8005bca:	07eb      	lsls	r3, r5, #31
 8005bcc:	d50a      	bpl.n	8005be4 <__pow5mult+0x84>
 8005bce:	4631      	mov	r1, r6
 8005bd0:	4622      	mov	r2, r4
 8005bd2:	4638      	mov	r0, r7
 8005bd4:	f7ff ff22 	bl	8005a1c <__multiply>
 8005bd8:	4631      	mov	r1, r6
 8005bda:	4680      	mov	r8, r0
 8005bdc:	4638      	mov	r0, r7
 8005bde:	f7ff fe53 	bl	8005888 <_Bfree>
 8005be2:	4646      	mov	r6, r8
 8005be4:	106d      	asrs	r5, r5, #1
 8005be6:	d00b      	beq.n	8005c00 <__pow5mult+0xa0>
 8005be8:	6820      	ldr	r0, [r4, #0]
 8005bea:	b938      	cbnz	r0, 8005bfc <__pow5mult+0x9c>
 8005bec:	4622      	mov	r2, r4
 8005bee:	4621      	mov	r1, r4
 8005bf0:	4638      	mov	r0, r7
 8005bf2:	f7ff ff13 	bl	8005a1c <__multiply>
 8005bf6:	6020      	str	r0, [r4, #0]
 8005bf8:	f8c0 9000 	str.w	r9, [r0]
 8005bfc:	4604      	mov	r4, r0
 8005bfe:	e7e4      	b.n	8005bca <__pow5mult+0x6a>
 8005c00:	4630      	mov	r0, r6
 8005c02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c06:	bf00      	nop
 8005c08:	0801fd28 	.word	0x0801fd28
 8005c0c:	0801fbf5 	.word	0x0801fbf5
 8005c10:	0801fc75 	.word	0x0801fc75

08005c14 <__lshift>:
 8005c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c18:	460c      	mov	r4, r1
 8005c1a:	6849      	ldr	r1, [r1, #4]
 8005c1c:	6923      	ldr	r3, [r4, #16]
 8005c1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005c22:	68a3      	ldr	r3, [r4, #8]
 8005c24:	4607      	mov	r7, r0
 8005c26:	4691      	mov	r9, r2
 8005c28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005c2c:	f108 0601 	add.w	r6, r8, #1
 8005c30:	42b3      	cmp	r3, r6
 8005c32:	db0b      	blt.n	8005c4c <__lshift+0x38>
 8005c34:	4638      	mov	r0, r7
 8005c36:	f7ff fde7 	bl	8005808 <_Balloc>
 8005c3a:	4605      	mov	r5, r0
 8005c3c:	b948      	cbnz	r0, 8005c52 <__lshift+0x3e>
 8005c3e:	4602      	mov	r2, r0
 8005c40:	4b28      	ldr	r3, [pc, #160]	@ (8005ce4 <__lshift+0xd0>)
 8005c42:	4829      	ldr	r0, [pc, #164]	@ (8005ce8 <__lshift+0xd4>)
 8005c44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005c48:	f000 fbda 	bl	8006400 <__assert_func>
 8005c4c:	3101      	adds	r1, #1
 8005c4e:	005b      	lsls	r3, r3, #1
 8005c50:	e7ee      	b.n	8005c30 <__lshift+0x1c>
 8005c52:	2300      	movs	r3, #0
 8005c54:	f100 0114 	add.w	r1, r0, #20
 8005c58:	f100 0210 	add.w	r2, r0, #16
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	4553      	cmp	r3, sl
 8005c60:	db33      	blt.n	8005cca <__lshift+0xb6>
 8005c62:	6920      	ldr	r0, [r4, #16]
 8005c64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c68:	f104 0314 	add.w	r3, r4, #20
 8005c6c:	f019 091f 	ands.w	r9, r9, #31
 8005c70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005c78:	d02b      	beq.n	8005cd2 <__lshift+0xbe>
 8005c7a:	f1c9 0e20 	rsb	lr, r9, #32
 8005c7e:	468a      	mov	sl, r1
 8005c80:	2200      	movs	r2, #0
 8005c82:	6818      	ldr	r0, [r3, #0]
 8005c84:	fa00 f009 	lsl.w	r0, r0, r9
 8005c88:	4310      	orrs	r0, r2
 8005c8a:	f84a 0b04 	str.w	r0, [sl], #4
 8005c8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c92:	459c      	cmp	ip, r3
 8005c94:	fa22 f20e 	lsr.w	r2, r2, lr
 8005c98:	d8f3      	bhi.n	8005c82 <__lshift+0x6e>
 8005c9a:	ebac 0304 	sub.w	r3, ip, r4
 8005c9e:	3b15      	subs	r3, #21
 8005ca0:	f023 0303 	bic.w	r3, r3, #3
 8005ca4:	3304      	adds	r3, #4
 8005ca6:	f104 0015 	add.w	r0, r4, #21
 8005caa:	4560      	cmp	r0, ip
 8005cac:	bf88      	it	hi
 8005cae:	2304      	movhi	r3, #4
 8005cb0:	50ca      	str	r2, [r1, r3]
 8005cb2:	b10a      	cbz	r2, 8005cb8 <__lshift+0xa4>
 8005cb4:	f108 0602 	add.w	r6, r8, #2
 8005cb8:	3e01      	subs	r6, #1
 8005cba:	4638      	mov	r0, r7
 8005cbc:	612e      	str	r6, [r5, #16]
 8005cbe:	4621      	mov	r1, r4
 8005cc0:	f7ff fde2 	bl	8005888 <_Bfree>
 8005cc4:	4628      	mov	r0, r5
 8005cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cca:	f842 0f04 	str.w	r0, [r2, #4]!
 8005cce:	3301      	adds	r3, #1
 8005cd0:	e7c5      	b.n	8005c5e <__lshift+0x4a>
 8005cd2:	3904      	subs	r1, #4
 8005cd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cd8:	f841 2f04 	str.w	r2, [r1, #4]!
 8005cdc:	459c      	cmp	ip, r3
 8005cde:	d8f9      	bhi.n	8005cd4 <__lshift+0xc0>
 8005ce0:	e7ea      	b.n	8005cb8 <__lshift+0xa4>
 8005ce2:	bf00      	nop
 8005ce4:	0801fc64 	.word	0x0801fc64
 8005ce8:	0801fc75 	.word	0x0801fc75

08005cec <__mcmp>:
 8005cec:	690a      	ldr	r2, [r1, #16]
 8005cee:	4603      	mov	r3, r0
 8005cf0:	6900      	ldr	r0, [r0, #16]
 8005cf2:	1a80      	subs	r0, r0, r2
 8005cf4:	b530      	push	{r4, r5, lr}
 8005cf6:	d10e      	bne.n	8005d16 <__mcmp+0x2a>
 8005cf8:	3314      	adds	r3, #20
 8005cfa:	3114      	adds	r1, #20
 8005cfc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005d00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005d04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005d08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005d0c:	4295      	cmp	r5, r2
 8005d0e:	d003      	beq.n	8005d18 <__mcmp+0x2c>
 8005d10:	d205      	bcs.n	8005d1e <__mcmp+0x32>
 8005d12:	f04f 30ff 	mov.w	r0, #4294967295
 8005d16:	bd30      	pop	{r4, r5, pc}
 8005d18:	42a3      	cmp	r3, r4
 8005d1a:	d3f3      	bcc.n	8005d04 <__mcmp+0x18>
 8005d1c:	e7fb      	b.n	8005d16 <__mcmp+0x2a>
 8005d1e:	2001      	movs	r0, #1
 8005d20:	e7f9      	b.n	8005d16 <__mcmp+0x2a>
	...

08005d24 <__mdiff>:
 8005d24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d28:	4689      	mov	r9, r1
 8005d2a:	4606      	mov	r6, r0
 8005d2c:	4611      	mov	r1, r2
 8005d2e:	4648      	mov	r0, r9
 8005d30:	4614      	mov	r4, r2
 8005d32:	f7ff ffdb 	bl	8005cec <__mcmp>
 8005d36:	1e05      	subs	r5, r0, #0
 8005d38:	d112      	bne.n	8005d60 <__mdiff+0x3c>
 8005d3a:	4629      	mov	r1, r5
 8005d3c:	4630      	mov	r0, r6
 8005d3e:	f7ff fd63 	bl	8005808 <_Balloc>
 8005d42:	4602      	mov	r2, r0
 8005d44:	b928      	cbnz	r0, 8005d52 <__mdiff+0x2e>
 8005d46:	4b3f      	ldr	r3, [pc, #252]	@ (8005e44 <__mdiff+0x120>)
 8005d48:	f240 2137 	movw	r1, #567	@ 0x237
 8005d4c:	483e      	ldr	r0, [pc, #248]	@ (8005e48 <__mdiff+0x124>)
 8005d4e:	f000 fb57 	bl	8006400 <__assert_func>
 8005d52:	2301      	movs	r3, #1
 8005d54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005d58:	4610      	mov	r0, r2
 8005d5a:	b003      	add	sp, #12
 8005d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d60:	bfbc      	itt	lt
 8005d62:	464b      	movlt	r3, r9
 8005d64:	46a1      	movlt	r9, r4
 8005d66:	4630      	mov	r0, r6
 8005d68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005d6c:	bfba      	itte	lt
 8005d6e:	461c      	movlt	r4, r3
 8005d70:	2501      	movlt	r5, #1
 8005d72:	2500      	movge	r5, #0
 8005d74:	f7ff fd48 	bl	8005808 <_Balloc>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	b918      	cbnz	r0, 8005d84 <__mdiff+0x60>
 8005d7c:	4b31      	ldr	r3, [pc, #196]	@ (8005e44 <__mdiff+0x120>)
 8005d7e:	f240 2145 	movw	r1, #581	@ 0x245
 8005d82:	e7e3      	b.n	8005d4c <__mdiff+0x28>
 8005d84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005d88:	6926      	ldr	r6, [r4, #16]
 8005d8a:	60c5      	str	r5, [r0, #12]
 8005d8c:	f109 0310 	add.w	r3, r9, #16
 8005d90:	f109 0514 	add.w	r5, r9, #20
 8005d94:	f104 0e14 	add.w	lr, r4, #20
 8005d98:	f100 0b14 	add.w	fp, r0, #20
 8005d9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005da0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005da4:	9301      	str	r3, [sp, #4]
 8005da6:	46d9      	mov	r9, fp
 8005da8:	f04f 0c00 	mov.w	ip, #0
 8005dac:	9b01      	ldr	r3, [sp, #4]
 8005dae:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005db2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005db6:	9301      	str	r3, [sp, #4]
 8005db8:	fa1f f38a 	uxth.w	r3, sl
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	b283      	uxth	r3, r0
 8005dc0:	1acb      	subs	r3, r1, r3
 8005dc2:	0c00      	lsrs	r0, r0, #16
 8005dc4:	4463      	add	r3, ip
 8005dc6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005dca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005dd4:	4576      	cmp	r6, lr
 8005dd6:	f849 3b04 	str.w	r3, [r9], #4
 8005dda:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005dde:	d8e5      	bhi.n	8005dac <__mdiff+0x88>
 8005de0:	1b33      	subs	r3, r6, r4
 8005de2:	3b15      	subs	r3, #21
 8005de4:	f023 0303 	bic.w	r3, r3, #3
 8005de8:	3415      	adds	r4, #21
 8005dea:	3304      	adds	r3, #4
 8005dec:	42a6      	cmp	r6, r4
 8005dee:	bf38      	it	cc
 8005df0:	2304      	movcc	r3, #4
 8005df2:	441d      	add	r5, r3
 8005df4:	445b      	add	r3, fp
 8005df6:	461e      	mov	r6, r3
 8005df8:	462c      	mov	r4, r5
 8005dfa:	4544      	cmp	r4, r8
 8005dfc:	d30e      	bcc.n	8005e1c <__mdiff+0xf8>
 8005dfe:	f108 0103 	add.w	r1, r8, #3
 8005e02:	1b49      	subs	r1, r1, r5
 8005e04:	f021 0103 	bic.w	r1, r1, #3
 8005e08:	3d03      	subs	r5, #3
 8005e0a:	45a8      	cmp	r8, r5
 8005e0c:	bf38      	it	cc
 8005e0e:	2100      	movcc	r1, #0
 8005e10:	440b      	add	r3, r1
 8005e12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e16:	b191      	cbz	r1, 8005e3e <__mdiff+0x11a>
 8005e18:	6117      	str	r7, [r2, #16]
 8005e1a:	e79d      	b.n	8005d58 <__mdiff+0x34>
 8005e1c:	f854 1b04 	ldr.w	r1, [r4], #4
 8005e20:	46e6      	mov	lr, ip
 8005e22:	0c08      	lsrs	r0, r1, #16
 8005e24:	fa1c fc81 	uxtah	ip, ip, r1
 8005e28:	4471      	add	r1, lr
 8005e2a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005e2e:	b289      	uxth	r1, r1
 8005e30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005e34:	f846 1b04 	str.w	r1, [r6], #4
 8005e38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005e3c:	e7dd      	b.n	8005dfa <__mdiff+0xd6>
 8005e3e:	3f01      	subs	r7, #1
 8005e40:	e7e7      	b.n	8005e12 <__mdiff+0xee>
 8005e42:	bf00      	nop
 8005e44:	0801fc64 	.word	0x0801fc64
 8005e48:	0801fc75 	.word	0x0801fc75

08005e4c <__d2b>:
 8005e4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e50:	460f      	mov	r7, r1
 8005e52:	2101      	movs	r1, #1
 8005e54:	ec59 8b10 	vmov	r8, r9, d0
 8005e58:	4616      	mov	r6, r2
 8005e5a:	f7ff fcd5 	bl	8005808 <_Balloc>
 8005e5e:	4604      	mov	r4, r0
 8005e60:	b930      	cbnz	r0, 8005e70 <__d2b+0x24>
 8005e62:	4602      	mov	r2, r0
 8005e64:	4b23      	ldr	r3, [pc, #140]	@ (8005ef4 <__d2b+0xa8>)
 8005e66:	4824      	ldr	r0, [pc, #144]	@ (8005ef8 <__d2b+0xac>)
 8005e68:	f240 310f 	movw	r1, #783	@ 0x30f
 8005e6c:	f000 fac8 	bl	8006400 <__assert_func>
 8005e70:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005e74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e78:	b10d      	cbz	r5, 8005e7e <__d2b+0x32>
 8005e7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e7e:	9301      	str	r3, [sp, #4]
 8005e80:	f1b8 0300 	subs.w	r3, r8, #0
 8005e84:	d023      	beq.n	8005ece <__d2b+0x82>
 8005e86:	4668      	mov	r0, sp
 8005e88:	9300      	str	r3, [sp, #0]
 8005e8a:	f7ff fd84 	bl	8005996 <__lo0bits>
 8005e8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005e92:	b1d0      	cbz	r0, 8005eca <__d2b+0x7e>
 8005e94:	f1c0 0320 	rsb	r3, r0, #32
 8005e98:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9c:	430b      	orrs	r3, r1
 8005e9e:	40c2      	lsrs	r2, r0
 8005ea0:	6163      	str	r3, [r4, #20]
 8005ea2:	9201      	str	r2, [sp, #4]
 8005ea4:	9b01      	ldr	r3, [sp, #4]
 8005ea6:	61a3      	str	r3, [r4, #24]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	bf0c      	ite	eq
 8005eac:	2201      	moveq	r2, #1
 8005eae:	2202      	movne	r2, #2
 8005eb0:	6122      	str	r2, [r4, #16]
 8005eb2:	b1a5      	cbz	r5, 8005ede <__d2b+0x92>
 8005eb4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005eb8:	4405      	add	r5, r0
 8005eba:	603d      	str	r5, [r7, #0]
 8005ebc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005ec0:	6030      	str	r0, [r6, #0]
 8005ec2:	4620      	mov	r0, r4
 8005ec4:	b003      	add	sp, #12
 8005ec6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005eca:	6161      	str	r1, [r4, #20]
 8005ecc:	e7ea      	b.n	8005ea4 <__d2b+0x58>
 8005ece:	a801      	add	r0, sp, #4
 8005ed0:	f7ff fd61 	bl	8005996 <__lo0bits>
 8005ed4:	9b01      	ldr	r3, [sp, #4]
 8005ed6:	6163      	str	r3, [r4, #20]
 8005ed8:	3020      	adds	r0, #32
 8005eda:	2201      	movs	r2, #1
 8005edc:	e7e8      	b.n	8005eb0 <__d2b+0x64>
 8005ede:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005ee2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005ee6:	6038      	str	r0, [r7, #0]
 8005ee8:	6918      	ldr	r0, [r3, #16]
 8005eea:	f7ff fd35 	bl	8005958 <__hi0bits>
 8005eee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005ef2:	e7e5      	b.n	8005ec0 <__d2b+0x74>
 8005ef4:	0801fc64 	.word	0x0801fc64
 8005ef8:	0801fc75 	.word	0x0801fc75

08005efc <__sfputc_r>:
 8005efc:	6893      	ldr	r3, [r2, #8]
 8005efe:	3b01      	subs	r3, #1
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	b410      	push	{r4}
 8005f04:	6093      	str	r3, [r2, #8]
 8005f06:	da08      	bge.n	8005f1a <__sfputc_r+0x1e>
 8005f08:	6994      	ldr	r4, [r2, #24]
 8005f0a:	42a3      	cmp	r3, r4
 8005f0c:	db01      	blt.n	8005f12 <__sfputc_r+0x16>
 8005f0e:	290a      	cmp	r1, #10
 8005f10:	d103      	bne.n	8005f1a <__sfputc_r+0x1e>
 8005f12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f16:	f7fe bbfc 	b.w	8004712 <__swbuf_r>
 8005f1a:	6813      	ldr	r3, [r2, #0]
 8005f1c:	1c58      	adds	r0, r3, #1
 8005f1e:	6010      	str	r0, [r2, #0]
 8005f20:	7019      	strb	r1, [r3, #0]
 8005f22:	4608      	mov	r0, r1
 8005f24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <__sfputs_r>:
 8005f2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f2c:	4606      	mov	r6, r0
 8005f2e:	460f      	mov	r7, r1
 8005f30:	4614      	mov	r4, r2
 8005f32:	18d5      	adds	r5, r2, r3
 8005f34:	42ac      	cmp	r4, r5
 8005f36:	d101      	bne.n	8005f3c <__sfputs_r+0x12>
 8005f38:	2000      	movs	r0, #0
 8005f3a:	e007      	b.n	8005f4c <__sfputs_r+0x22>
 8005f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f40:	463a      	mov	r2, r7
 8005f42:	4630      	mov	r0, r6
 8005f44:	f7ff ffda 	bl	8005efc <__sfputc_r>
 8005f48:	1c43      	adds	r3, r0, #1
 8005f4a:	d1f3      	bne.n	8005f34 <__sfputs_r+0xa>
 8005f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f50 <_vfiprintf_r>:
 8005f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f54:	460d      	mov	r5, r1
 8005f56:	b09d      	sub	sp, #116	@ 0x74
 8005f58:	4614      	mov	r4, r2
 8005f5a:	4698      	mov	r8, r3
 8005f5c:	4606      	mov	r6, r0
 8005f5e:	b118      	cbz	r0, 8005f68 <_vfiprintf_r+0x18>
 8005f60:	6a03      	ldr	r3, [r0, #32]
 8005f62:	b90b      	cbnz	r3, 8005f68 <_vfiprintf_r+0x18>
 8005f64:	f7fe faec 	bl	8004540 <__sinit>
 8005f68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f6a:	07d9      	lsls	r1, r3, #31
 8005f6c:	d405      	bmi.n	8005f7a <_vfiprintf_r+0x2a>
 8005f6e:	89ab      	ldrh	r3, [r5, #12]
 8005f70:	059a      	lsls	r2, r3, #22
 8005f72:	d402      	bmi.n	8005f7a <_vfiprintf_r+0x2a>
 8005f74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f76:	f7fe fcde 	bl	8004936 <__retarget_lock_acquire_recursive>
 8005f7a:	89ab      	ldrh	r3, [r5, #12]
 8005f7c:	071b      	lsls	r3, r3, #28
 8005f7e:	d501      	bpl.n	8005f84 <_vfiprintf_r+0x34>
 8005f80:	692b      	ldr	r3, [r5, #16]
 8005f82:	b99b      	cbnz	r3, 8005fac <_vfiprintf_r+0x5c>
 8005f84:	4629      	mov	r1, r5
 8005f86:	4630      	mov	r0, r6
 8005f88:	f7fe fc02 	bl	8004790 <__swsetup_r>
 8005f8c:	b170      	cbz	r0, 8005fac <_vfiprintf_r+0x5c>
 8005f8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f90:	07dc      	lsls	r4, r3, #31
 8005f92:	d504      	bpl.n	8005f9e <_vfiprintf_r+0x4e>
 8005f94:	f04f 30ff 	mov.w	r0, #4294967295
 8005f98:	b01d      	add	sp, #116	@ 0x74
 8005f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f9e:	89ab      	ldrh	r3, [r5, #12]
 8005fa0:	0598      	lsls	r0, r3, #22
 8005fa2:	d4f7      	bmi.n	8005f94 <_vfiprintf_r+0x44>
 8005fa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005fa6:	f7fe fcc7 	bl	8004938 <__retarget_lock_release_recursive>
 8005faa:	e7f3      	b.n	8005f94 <_vfiprintf_r+0x44>
 8005fac:	2300      	movs	r3, #0
 8005fae:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fb0:	2320      	movs	r3, #32
 8005fb2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005fb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fba:	2330      	movs	r3, #48	@ 0x30
 8005fbc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800616c <_vfiprintf_r+0x21c>
 8005fc0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005fc4:	f04f 0901 	mov.w	r9, #1
 8005fc8:	4623      	mov	r3, r4
 8005fca:	469a      	mov	sl, r3
 8005fcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fd0:	b10a      	cbz	r2, 8005fd6 <_vfiprintf_r+0x86>
 8005fd2:	2a25      	cmp	r2, #37	@ 0x25
 8005fd4:	d1f9      	bne.n	8005fca <_vfiprintf_r+0x7a>
 8005fd6:	ebba 0b04 	subs.w	fp, sl, r4
 8005fda:	d00b      	beq.n	8005ff4 <_vfiprintf_r+0xa4>
 8005fdc:	465b      	mov	r3, fp
 8005fde:	4622      	mov	r2, r4
 8005fe0:	4629      	mov	r1, r5
 8005fe2:	4630      	mov	r0, r6
 8005fe4:	f7ff ffa1 	bl	8005f2a <__sfputs_r>
 8005fe8:	3001      	adds	r0, #1
 8005fea:	f000 80a7 	beq.w	800613c <_vfiprintf_r+0x1ec>
 8005fee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ff0:	445a      	add	r2, fp
 8005ff2:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ff4:	f89a 3000 	ldrb.w	r3, [sl]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	f000 809f 	beq.w	800613c <_vfiprintf_r+0x1ec>
 8005ffe:	2300      	movs	r3, #0
 8006000:	f04f 32ff 	mov.w	r2, #4294967295
 8006004:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006008:	f10a 0a01 	add.w	sl, sl, #1
 800600c:	9304      	str	r3, [sp, #16]
 800600e:	9307      	str	r3, [sp, #28]
 8006010:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006014:	931a      	str	r3, [sp, #104]	@ 0x68
 8006016:	4654      	mov	r4, sl
 8006018:	2205      	movs	r2, #5
 800601a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800601e:	4853      	ldr	r0, [pc, #332]	@ (800616c <_vfiprintf_r+0x21c>)
 8006020:	f7fa f8f6 	bl	8000210 <memchr>
 8006024:	9a04      	ldr	r2, [sp, #16]
 8006026:	b9d8      	cbnz	r0, 8006060 <_vfiprintf_r+0x110>
 8006028:	06d1      	lsls	r1, r2, #27
 800602a:	bf44      	itt	mi
 800602c:	2320      	movmi	r3, #32
 800602e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006032:	0713      	lsls	r3, r2, #28
 8006034:	bf44      	itt	mi
 8006036:	232b      	movmi	r3, #43	@ 0x2b
 8006038:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800603c:	f89a 3000 	ldrb.w	r3, [sl]
 8006040:	2b2a      	cmp	r3, #42	@ 0x2a
 8006042:	d015      	beq.n	8006070 <_vfiprintf_r+0x120>
 8006044:	9a07      	ldr	r2, [sp, #28]
 8006046:	4654      	mov	r4, sl
 8006048:	2000      	movs	r0, #0
 800604a:	f04f 0c0a 	mov.w	ip, #10
 800604e:	4621      	mov	r1, r4
 8006050:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006054:	3b30      	subs	r3, #48	@ 0x30
 8006056:	2b09      	cmp	r3, #9
 8006058:	d94b      	bls.n	80060f2 <_vfiprintf_r+0x1a2>
 800605a:	b1b0      	cbz	r0, 800608a <_vfiprintf_r+0x13a>
 800605c:	9207      	str	r2, [sp, #28]
 800605e:	e014      	b.n	800608a <_vfiprintf_r+0x13a>
 8006060:	eba0 0308 	sub.w	r3, r0, r8
 8006064:	fa09 f303 	lsl.w	r3, r9, r3
 8006068:	4313      	orrs	r3, r2
 800606a:	9304      	str	r3, [sp, #16]
 800606c:	46a2      	mov	sl, r4
 800606e:	e7d2      	b.n	8006016 <_vfiprintf_r+0xc6>
 8006070:	9b03      	ldr	r3, [sp, #12]
 8006072:	1d19      	adds	r1, r3, #4
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	9103      	str	r1, [sp, #12]
 8006078:	2b00      	cmp	r3, #0
 800607a:	bfbb      	ittet	lt
 800607c:	425b      	neglt	r3, r3
 800607e:	f042 0202 	orrlt.w	r2, r2, #2
 8006082:	9307      	strge	r3, [sp, #28]
 8006084:	9307      	strlt	r3, [sp, #28]
 8006086:	bfb8      	it	lt
 8006088:	9204      	strlt	r2, [sp, #16]
 800608a:	7823      	ldrb	r3, [r4, #0]
 800608c:	2b2e      	cmp	r3, #46	@ 0x2e
 800608e:	d10a      	bne.n	80060a6 <_vfiprintf_r+0x156>
 8006090:	7863      	ldrb	r3, [r4, #1]
 8006092:	2b2a      	cmp	r3, #42	@ 0x2a
 8006094:	d132      	bne.n	80060fc <_vfiprintf_r+0x1ac>
 8006096:	9b03      	ldr	r3, [sp, #12]
 8006098:	1d1a      	adds	r2, r3, #4
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	9203      	str	r2, [sp, #12]
 800609e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80060a2:	3402      	adds	r4, #2
 80060a4:	9305      	str	r3, [sp, #20]
 80060a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800617c <_vfiprintf_r+0x22c>
 80060aa:	7821      	ldrb	r1, [r4, #0]
 80060ac:	2203      	movs	r2, #3
 80060ae:	4650      	mov	r0, sl
 80060b0:	f7fa f8ae 	bl	8000210 <memchr>
 80060b4:	b138      	cbz	r0, 80060c6 <_vfiprintf_r+0x176>
 80060b6:	9b04      	ldr	r3, [sp, #16]
 80060b8:	eba0 000a 	sub.w	r0, r0, sl
 80060bc:	2240      	movs	r2, #64	@ 0x40
 80060be:	4082      	lsls	r2, r0
 80060c0:	4313      	orrs	r3, r2
 80060c2:	3401      	adds	r4, #1
 80060c4:	9304      	str	r3, [sp, #16]
 80060c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060ca:	4829      	ldr	r0, [pc, #164]	@ (8006170 <_vfiprintf_r+0x220>)
 80060cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80060d0:	2206      	movs	r2, #6
 80060d2:	f7fa f89d 	bl	8000210 <memchr>
 80060d6:	2800      	cmp	r0, #0
 80060d8:	d03f      	beq.n	800615a <_vfiprintf_r+0x20a>
 80060da:	4b26      	ldr	r3, [pc, #152]	@ (8006174 <_vfiprintf_r+0x224>)
 80060dc:	bb1b      	cbnz	r3, 8006126 <_vfiprintf_r+0x1d6>
 80060de:	9b03      	ldr	r3, [sp, #12]
 80060e0:	3307      	adds	r3, #7
 80060e2:	f023 0307 	bic.w	r3, r3, #7
 80060e6:	3308      	adds	r3, #8
 80060e8:	9303      	str	r3, [sp, #12]
 80060ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ec:	443b      	add	r3, r7
 80060ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80060f0:	e76a      	b.n	8005fc8 <_vfiprintf_r+0x78>
 80060f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80060f6:	460c      	mov	r4, r1
 80060f8:	2001      	movs	r0, #1
 80060fa:	e7a8      	b.n	800604e <_vfiprintf_r+0xfe>
 80060fc:	2300      	movs	r3, #0
 80060fe:	3401      	adds	r4, #1
 8006100:	9305      	str	r3, [sp, #20]
 8006102:	4619      	mov	r1, r3
 8006104:	f04f 0c0a 	mov.w	ip, #10
 8006108:	4620      	mov	r0, r4
 800610a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800610e:	3a30      	subs	r2, #48	@ 0x30
 8006110:	2a09      	cmp	r2, #9
 8006112:	d903      	bls.n	800611c <_vfiprintf_r+0x1cc>
 8006114:	2b00      	cmp	r3, #0
 8006116:	d0c6      	beq.n	80060a6 <_vfiprintf_r+0x156>
 8006118:	9105      	str	r1, [sp, #20]
 800611a:	e7c4      	b.n	80060a6 <_vfiprintf_r+0x156>
 800611c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006120:	4604      	mov	r4, r0
 8006122:	2301      	movs	r3, #1
 8006124:	e7f0      	b.n	8006108 <_vfiprintf_r+0x1b8>
 8006126:	ab03      	add	r3, sp, #12
 8006128:	9300      	str	r3, [sp, #0]
 800612a:	462a      	mov	r2, r5
 800612c:	4b12      	ldr	r3, [pc, #72]	@ (8006178 <_vfiprintf_r+0x228>)
 800612e:	a904      	add	r1, sp, #16
 8006130:	4630      	mov	r0, r6
 8006132:	f7fd fdc3 	bl	8003cbc <_printf_float>
 8006136:	4607      	mov	r7, r0
 8006138:	1c78      	adds	r0, r7, #1
 800613a:	d1d6      	bne.n	80060ea <_vfiprintf_r+0x19a>
 800613c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800613e:	07d9      	lsls	r1, r3, #31
 8006140:	d405      	bmi.n	800614e <_vfiprintf_r+0x1fe>
 8006142:	89ab      	ldrh	r3, [r5, #12]
 8006144:	059a      	lsls	r2, r3, #22
 8006146:	d402      	bmi.n	800614e <_vfiprintf_r+0x1fe>
 8006148:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800614a:	f7fe fbf5 	bl	8004938 <__retarget_lock_release_recursive>
 800614e:	89ab      	ldrh	r3, [r5, #12]
 8006150:	065b      	lsls	r3, r3, #25
 8006152:	f53f af1f 	bmi.w	8005f94 <_vfiprintf_r+0x44>
 8006156:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006158:	e71e      	b.n	8005f98 <_vfiprintf_r+0x48>
 800615a:	ab03      	add	r3, sp, #12
 800615c:	9300      	str	r3, [sp, #0]
 800615e:	462a      	mov	r2, r5
 8006160:	4b05      	ldr	r3, [pc, #20]	@ (8006178 <_vfiprintf_r+0x228>)
 8006162:	a904      	add	r1, sp, #16
 8006164:	4630      	mov	r0, r6
 8006166:	f7fe f841 	bl	80041ec <_printf_i>
 800616a:	e7e4      	b.n	8006136 <_vfiprintf_r+0x1e6>
 800616c:	0801fcce 	.word	0x0801fcce
 8006170:	0801fcd8 	.word	0x0801fcd8
 8006174:	08003cbd 	.word	0x08003cbd
 8006178:	08005f2b 	.word	0x08005f2b
 800617c:	0801fcd4 	.word	0x0801fcd4

08006180 <__sflush_r>:
 8006180:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006188:	0716      	lsls	r6, r2, #28
 800618a:	4605      	mov	r5, r0
 800618c:	460c      	mov	r4, r1
 800618e:	d454      	bmi.n	800623a <__sflush_r+0xba>
 8006190:	684b      	ldr	r3, [r1, #4]
 8006192:	2b00      	cmp	r3, #0
 8006194:	dc02      	bgt.n	800619c <__sflush_r+0x1c>
 8006196:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006198:	2b00      	cmp	r3, #0
 800619a:	dd48      	ble.n	800622e <__sflush_r+0xae>
 800619c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800619e:	2e00      	cmp	r6, #0
 80061a0:	d045      	beq.n	800622e <__sflush_r+0xae>
 80061a2:	2300      	movs	r3, #0
 80061a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80061a8:	682f      	ldr	r7, [r5, #0]
 80061aa:	6a21      	ldr	r1, [r4, #32]
 80061ac:	602b      	str	r3, [r5, #0]
 80061ae:	d030      	beq.n	8006212 <__sflush_r+0x92>
 80061b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80061b2:	89a3      	ldrh	r3, [r4, #12]
 80061b4:	0759      	lsls	r1, r3, #29
 80061b6:	d505      	bpl.n	80061c4 <__sflush_r+0x44>
 80061b8:	6863      	ldr	r3, [r4, #4]
 80061ba:	1ad2      	subs	r2, r2, r3
 80061bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80061be:	b10b      	cbz	r3, 80061c4 <__sflush_r+0x44>
 80061c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80061c2:	1ad2      	subs	r2, r2, r3
 80061c4:	2300      	movs	r3, #0
 80061c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80061c8:	6a21      	ldr	r1, [r4, #32]
 80061ca:	4628      	mov	r0, r5
 80061cc:	47b0      	blx	r6
 80061ce:	1c43      	adds	r3, r0, #1
 80061d0:	89a3      	ldrh	r3, [r4, #12]
 80061d2:	d106      	bne.n	80061e2 <__sflush_r+0x62>
 80061d4:	6829      	ldr	r1, [r5, #0]
 80061d6:	291d      	cmp	r1, #29
 80061d8:	d82b      	bhi.n	8006232 <__sflush_r+0xb2>
 80061da:	4a2a      	ldr	r2, [pc, #168]	@ (8006284 <__sflush_r+0x104>)
 80061dc:	40ca      	lsrs	r2, r1
 80061de:	07d6      	lsls	r6, r2, #31
 80061e0:	d527      	bpl.n	8006232 <__sflush_r+0xb2>
 80061e2:	2200      	movs	r2, #0
 80061e4:	6062      	str	r2, [r4, #4]
 80061e6:	04d9      	lsls	r1, r3, #19
 80061e8:	6922      	ldr	r2, [r4, #16]
 80061ea:	6022      	str	r2, [r4, #0]
 80061ec:	d504      	bpl.n	80061f8 <__sflush_r+0x78>
 80061ee:	1c42      	adds	r2, r0, #1
 80061f0:	d101      	bne.n	80061f6 <__sflush_r+0x76>
 80061f2:	682b      	ldr	r3, [r5, #0]
 80061f4:	b903      	cbnz	r3, 80061f8 <__sflush_r+0x78>
 80061f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80061f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061fa:	602f      	str	r7, [r5, #0]
 80061fc:	b1b9      	cbz	r1, 800622e <__sflush_r+0xae>
 80061fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006202:	4299      	cmp	r1, r3
 8006204:	d002      	beq.n	800620c <__sflush_r+0x8c>
 8006206:	4628      	mov	r0, r5
 8006208:	f7ff f9fe 	bl	8005608 <_free_r>
 800620c:	2300      	movs	r3, #0
 800620e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006210:	e00d      	b.n	800622e <__sflush_r+0xae>
 8006212:	2301      	movs	r3, #1
 8006214:	4628      	mov	r0, r5
 8006216:	47b0      	blx	r6
 8006218:	4602      	mov	r2, r0
 800621a:	1c50      	adds	r0, r2, #1
 800621c:	d1c9      	bne.n	80061b2 <__sflush_r+0x32>
 800621e:	682b      	ldr	r3, [r5, #0]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d0c6      	beq.n	80061b2 <__sflush_r+0x32>
 8006224:	2b1d      	cmp	r3, #29
 8006226:	d001      	beq.n	800622c <__sflush_r+0xac>
 8006228:	2b16      	cmp	r3, #22
 800622a:	d11e      	bne.n	800626a <__sflush_r+0xea>
 800622c:	602f      	str	r7, [r5, #0]
 800622e:	2000      	movs	r0, #0
 8006230:	e022      	b.n	8006278 <__sflush_r+0xf8>
 8006232:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006236:	b21b      	sxth	r3, r3
 8006238:	e01b      	b.n	8006272 <__sflush_r+0xf2>
 800623a:	690f      	ldr	r7, [r1, #16]
 800623c:	2f00      	cmp	r7, #0
 800623e:	d0f6      	beq.n	800622e <__sflush_r+0xae>
 8006240:	0793      	lsls	r3, r2, #30
 8006242:	680e      	ldr	r6, [r1, #0]
 8006244:	bf08      	it	eq
 8006246:	694b      	ldreq	r3, [r1, #20]
 8006248:	600f      	str	r7, [r1, #0]
 800624a:	bf18      	it	ne
 800624c:	2300      	movne	r3, #0
 800624e:	eba6 0807 	sub.w	r8, r6, r7
 8006252:	608b      	str	r3, [r1, #8]
 8006254:	f1b8 0f00 	cmp.w	r8, #0
 8006258:	dde9      	ble.n	800622e <__sflush_r+0xae>
 800625a:	6a21      	ldr	r1, [r4, #32]
 800625c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800625e:	4643      	mov	r3, r8
 8006260:	463a      	mov	r2, r7
 8006262:	4628      	mov	r0, r5
 8006264:	47b0      	blx	r6
 8006266:	2800      	cmp	r0, #0
 8006268:	dc08      	bgt.n	800627c <__sflush_r+0xfc>
 800626a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800626e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006272:	81a3      	strh	r3, [r4, #12]
 8006274:	f04f 30ff 	mov.w	r0, #4294967295
 8006278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800627c:	4407      	add	r7, r0
 800627e:	eba8 0800 	sub.w	r8, r8, r0
 8006282:	e7e7      	b.n	8006254 <__sflush_r+0xd4>
 8006284:	20400001 	.word	0x20400001

08006288 <_fflush_r>:
 8006288:	b538      	push	{r3, r4, r5, lr}
 800628a:	690b      	ldr	r3, [r1, #16]
 800628c:	4605      	mov	r5, r0
 800628e:	460c      	mov	r4, r1
 8006290:	b913      	cbnz	r3, 8006298 <_fflush_r+0x10>
 8006292:	2500      	movs	r5, #0
 8006294:	4628      	mov	r0, r5
 8006296:	bd38      	pop	{r3, r4, r5, pc}
 8006298:	b118      	cbz	r0, 80062a2 <_fflush_r+0x1a>
 800629a:	6a03      	ldr	r3, [r0, #32]
 800629c:	b90b      	cbnz	r3, 80062a2 <_fflush_r+0x1a>
 800629e:	f7fe f94f 	bl	8004540 <__sinit>
 80062a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d0f3      	beq.n	8006292 <_fflush_r+0xa>
 80062aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80062ac:	07d0      	lsls	r0, r2, #31
 80062ae:	d404      	bmi.n	80062ba <_fflush_r+0x32>
 80062b0:	0599      	lsls	r1, r3, #22
 80062b2:	d402      	bmi.n	80062ba <_fflush_r+0x32>
 80062b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062b6:	f7fe fb3e 	bl	8004936 <__retarget_lock_acquire_recursive>
 80062ba:	4628      	mov	r0, r5
 80062bc:	4621      	mov	r1, r4
 80062be:	f7ff ff5f 	bl	8006180 <__sflush_r>
 80062c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80062c4:	07da      	lsls	r2, r3, #31
 80062c6:	4605      	mov	r5, r0
 80062c8:	d4e4      	bmi.n	8006294 <_fflush_r+0xc>
 80062ca:	89a3      	ldrh	r3, [r4, #12]
 80062cc:	059b      	lsls	r3, r3, #22
 80062ce:	d4e1      	bmi.n	8006294 <_fflush_r+0xc>
 80062d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062d2:	f7fe fb31 	bl	8004938 <__retarget_lock_release_recursive>
 80062d6:	e7dd      	b.n	8006294 <_fflush_r+0xc>

080062d8 <__swhatbuf_r>:
 80062d8:	b570      	push	{r4, r5, r6, lr}
 80062da:	460c      	mov	r4, r1
 80062dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062e0:	2900      	cmp	r1, #0
 80062e2:	b096      	sub	sp, #88	@ 0x58
 80062e4:	4615      	mov	r5, r2
 80062e6:	461e      	mov	r6, r3
 80062e8:	da0d      	bge.n	8006306 <__swhatbuf_r+0x2e>
 80062ea:	89a3      	ldrh	r3, [r4, #12]
 80062ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80062f0:	f04f 0100 	mov.w	r1, #0
 80062f4:	bf14      	ite	ne
 80062f6:	2340      	movne	r3, #64	@ 0x40
 80062f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80062fc:	2000      	movs	r0, #0
 80062fe:	6031      	str	r1, [r6, #0]
 8006300:	602b      	str	r3, [r5, #0]
 8006302:	b016      	add	sp, #88	@ 0x58
 8006304:	bd70      	pop	{r4, r5, r6, pc}
 8006306:	466a      	mov	r2, sp
 8006308:	f000 f848 	bl	800639c <_fstat_r>
 800630c:	2800      	cmp	r0, #0
 800630e:	dbec      	blt.n	80062ea <__swhatbuf_r+0x12>
 8006310:	9901      	ldr	r1, [sp, #4]
 8006312:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006316:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800631a:	4259      	negs	r1, r3
 800631c:	4159      	adcs	r1, r3
 800631e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006322:	e7eb      	b.n	80062fc <__swhatbuf_r+0x24>

08006324 <__smakebuf_r>:
 8006324:	898b      	ldrh	r3, [r1, #12]
 8006326:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006328:	079d      	lsls	r5, r3, #30
 800632a:	4606      	mov	r6, r0
 800632c:	460c      	mov	r4, r1
 800632e:	d507      	bpl.n	8006340 <__smakebuf_r+0x1c>
 8006330:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006334:	6023      	str	r3, [r4, #0]
 8006336:	6123      	str	r3, [r4, #16]
 8006338:	2301      	movs	r3, #1
 800633a:	6163      	str	r3, [r4, #20]
 800633c:	b003      	add	sp, #12
 800633e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006340:	ab01      	add	r3, sp, #4
 8006342:	466a      	mov	r2, sp
 8006344:	f7ff ffc8 	bl	80062d8 <__swhatbuf_r>
 8006348:	9f00      	ldr	r7, [sp, #0]
 800634a:	4605      	mov	r5, r0
 800634c:	4639      	mov	r1, r7
 800634e:	4630      	mov	r0, r6
 8006350:	f7ff f9ce 	bl	80056f0 <_malloc_r>
 8006354:	b948      	cbnz	r0, 800636a <__smakebuf_r+0x46>
 8006356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800635a:	059a      	lsls	r2, r3, #22
 800635c:	d4ee      	bmi.n	800633c <__smakebuf_r+0x18>
 800635e:	f023 0303 	bic.w	r3, r3, #3
 8006362:	f043 0302 	orr.w	r3, r3, #2
 8006366:	81a3      	strh	r3, [r4, #12]
 8006368:	e7e2      	b.n	8006330 <__smakebuf_r+0xc>
 800636a:	89a3      	ldrh	r3, [r4, #12]
 800636c:	6020      	str	r0, [r4, #0]
 800636e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006372:	81a3      	strh	r3, [r4, #12]
 8006374:	9b01      	ldr	r3, [sp, #4]
 8006376:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800637a:	b15b      	cbz	r3, 8006394 <__smakebuf_r+0x70>
 800637c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006380:	4630      	mov	r0, r6
 8006382:	f000 f81d 	bl	80063c0 <_isatty_r>
 8006386:	b128      	cbz	r0, 8006394 <__smakebuf_r+0x70>
 8006388:	89a3      	ldrh	r3, [r4, #12]
 800638a:	f023 0303 	bic.w	r3, r3, #3
 800638e:	f043 0301 	orr.w	r3, r3, #1
 8006392:	81a3      	strh	r3, [r4, #12]
 8006394:	89a3      	ldrh	r3, [r4, #12]
 8006396:	431d      	orrs	r5, r3
 8006398:	81a5      	strh	r5, [r4, #12]
 800639a:	e7cf      	b.n	800633c <__smakebuf_r+0x18>

0800639c <_fstat_r>:
 800639c:	b538      	push	{r3, r4, r5, lr}
 800639e:	4d07      	ldr	r5, [pc, #28]	@ (80063bc <_fstat_r+0x20>)
 80063a0:	2300      	movs	r3, #0
 80063a2:	4604      	mov	r4, r0
 80063a4:	4608      	mov	r0, r1
 80063a6:	4611      	mov	r1, r2
 80063a8:	602b      	str	r3, [r5, #0]
 80063aa:	f7fb fbb2 	bl	8001b12 <_fstat>
 80063ae:	1c43      	adds	r3, r0, #1
 80063b0:	d102      	bne.n	80063b8 <_fstat_r+0x1c>
 80063b2:	682b      	ldr	r3, [r5, #0]
 80063b4:	b103      	cbz	r3, 80063b8 <_fstat_r+0x1c>
 80063b6:	6023      	str	r3, [r4, #0]
 80063b8:	bd38      	pop	{r3, r4, r5, pc}
 80063ba:	bf00      	nop
 80063bc:	200006a4 	.word	0x200006a4

080063c0 <_isatty_r>:
 80063c0:	b538      	push	{r3, r4, r5, lr}
 80063c2:	4d06      	ldr	r5, [pc, #24]	@ (80063dc <_isatty_r+0x1c>)
 80063c4:	2300      	movs	r3, #0
 80063c6:	4604      	mov	r4, r0
 80063c8:	4608      	mov	r0, r1
 80063ca:	602b      	str	r3, [r5, #0]
 80063cc:	f7fb fbb1 	bl	8001b32 <_isatty>
 80063d0:	1c43      	adds	r3, r0, #1
 80063d2:	d102      	bne.n	80063da <_isatty_r+0x1a>
 80063d4:	682b      	ldr	r3, [r5, #0]
 80063d6:	b103      	cbz	r3, 80063da <_isatty_r+0x1a>
 80063d8:	6023      	str	r3, [r4, #0]
 80063da:	bd38      	pop	{r3, r4, r5, pc}
 80063dc:	200006a4 	.word	0x200006a4

080063e0 <_sbrk_r>:
 80063e0:	b538      	push	{r3, r4, r5, lr}
 80063e2:	4d06      	ldr	r5, [pc, #24]	@ (80063fc <_sbrk_r+0x1c>)
 80063e4:	2300      	movs	r3, #0
 80063e6:	4604      	mov	r4, r0
 80063e8:	4608      	mov	r0, r1
 80063ea:	602b      	str	r3, [r5, #0]
 80063ec:	f7fb fbba 	bl	8001b64 <_sbrk>
 80063f0:	1c43      	adds	r3, r0, #1
 80063f2:	d102      	bne.n	80063fa <_sbrk_r+0x1a>
 80063f4:	682b      	ldr	r3, [r5, #0]
 80063f6:	b103      	cbz	r3, 80063fa <_sbrk_r+0x1a>
 80063f8:	6023      	str	r3, [r4, #0]
 80063fa:	bd38      	pop	{r3, r4, r5, pc}
 80063fc:	200006a4 	.word	0x200006a4

08006400 <__assert_func>:
 8006400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006402:	4614      	mov	r4, r2
 8006404:	461a      	mov	r2, r3
 8006406:	4b09      	ldr	r3, [pc, #36]	@ (800642c <__assert_func+0x2c>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4605      	mov	r5, r0
 800640c:	68d8      	ldr	r0, [r3, #12]
 800640e:	b14c      	cbz	r4, 8006424 <__assert_func+0x24>
 8006410:	4b07      	ldr	r3, [pc, #28]	@ (8006430 <__assert_func+0x30>)
 8006412:	9100      	str	r1, [sp, #0]
 8006414:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006418:	4906      	ldr	r1, [pc, #24]	@ (8006434 <__assert_func+0x34>)
 800641a:	462b      	mov	r3, r5
 800641c:	f000 f842 	bl	80064a4 <fiprintf>
 8006420:	f000 f852 	bl	80064c8 <abort>
 8006424:	4b04      	ldr	r3, [pc, #16]	@ (8006438 <__assert_func+0x38>)
 8006426:	461c      	mov	r4, r3
 8006428:	e7f3      	b.n	8006412 <__assert_func+0x12>
 800642a:	bf00      	nop
 800642c:	20000018 	.word	0x20000018
 8006430:	0801fce9 	.word	0x0801fce9
 8006434:	0801fcf6 	.word	0x0801fcf6
 8006438:	0801fd24 	.word	0x0801fd24

0800643c <_calloc_r>:
 800643c:	b570      	push	{r4, r5, r6, lr}
 800643e:	fba1 5402 	umull	r5, r4, r1, r2
 8006442:	b934      	cbnz	r4, 8006452 <_calloc_r+0x16>
 8006444:	4629      	mov	r1, r5
 8006446:	f7ff f953 	bl	80056f0 <_malloc_r>
 800644a:	4606      	mov	r6, r0
 800644c:	b928      	cbnz	r0, 800645a <_calloc_r+0x1e>
 800644e:	4630      	mov	r0, r6
 8006450:	bd70      	pop	{r4, r5, r6, pc}
 8006452:	220c      	movs	r2, #12
 8006454:	6002      	str	r2, [r0, #0]
 8006456:	2600      	movs	r6, #0
 8006458:	e7f9      	b.n	800644e <_calloc_r+0x12>
 800645a:	462a      	mov	r2, r5
 800645c:	4621      	mov	r1, r4
 800645e:	f7fe f9ed 	bl	800483c <memset>
 8006462:	e7f4      	b.n	800644e <_calloc_r+0x12>

08006464 <__ascii_mbtowc>:
 8006464:	b082      	sub	sp, #8
 8006466:	b901      	cbnz	r1, 800646a <__ascii_mbtowc+0x6>
 8006468:	a901      	add	r1, sp, #4
 800646a:	b142      	cbz	r2, 800647e <__ascii_mbtowc+0x1a>
 800646c:	b14b      	cbz	r3, 8006482 <__ascii_mbtowc+0x1e>
 800646e:	7813      	ldrb	r3, [r2, #0]
 8006470:	600b      	str	r3, [r1, #0]
 8006472:	7812      	ldrb	r2, [r2, #0]
 8006474:	1e10      	subs	r0, r2, #0
 8006476:	bf18      	it	ne
 8006478:	2001      	movne	r0, #1
 800647a:	b002      	add	sp, #8
 800647c:	4770      	bx	lr
 800647e:	4610      	mov	r0, r2
 8006480:	e7fb      	b.n	800647a <__ascii_mbtowc+0x16>
 8006482:	f06f 0001 	mvn.w	r0, #1
 8006486:	e7f8      	b.n	800647a <__ascii_mbtowc+0x16>

08006488 <__ascii_wctomb>:
 8006488:	4603      	mov	r3, r0
 800648a:	4608      	mov	r0, r1
 800648c:	b141      	cbz	r1, 80064a0 <__ascii_wctomb+0x18>
 800648e:	2aff      	cmp	r2, #255	@ 0xff
 8006490:	d904      	bls.n	800649c <__ascii_wctomb+0x14>
 8006492:	228a      	movs	r2, #138	@ 0x8a
 8006494:	601a      	str	r2, [r3, #0]
 8006496:	f04f 30ff 	mov.w	r0, #4294967295
 800649a:	4770      	bx	lr
 800649c:	700a      	strb	r2, [r1, #0]
 800649e:	2001      	movs	r0, #1
 80064a0:	4770      	bx	lr
	...

080064a4 <fiprintf>:
 80064a4:	b40e      	push	{r1, r2, r3}
 80064a6:	b503      	push	{r0, r1, lr}
 80064a8:	4601      	mov	r1, r0
 80064aa:	ab03      	add	r3, sp, #12
 80064ac:	4805      	ldr	r0, [pc, #20]	@ (80064c4 <fiprintf+0x20>)
 80064ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80064b2:	6800      	ldr	r0, [r0, #0]
 80064b4:	9301      	str	r3, [sp, #4]
 80064b6:	f7ff fd4b 	bl	8005f50 <_vfiprintf_r>
 80064ba:	b002      	add	sp, #8
 80064bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80064c0:	b003      	add	sp, #12
 80064c2:	4770      	bx	lr
 80064c4:	20000018 	.word	0x20000018

080064c8 <abort>:
 80064c8:	b508      	push	{r3, lr}
 80064ca:	2006      	movs	r0, #6
 80064cc:	f000 f82c 	bl	8006528 <raise>
 80064d0:	2001      	movs	r0, #1
 80064d2:	f7fb face 	bl	8001a72 <_exit>

080064d6 <_raise_r>:
 80064d6:	291f      	cmp	r1, #31
 80064d8:	b538      	push	{r3, r4, r5, lr}
 80064da:	4605      	mov	r5, r0
 80064dc:	460c      	mov	r4, r1
 80064de:	d904      	bls.n	80064ea <_raise_r+0x14>
 80064e0:	2316      	movs	r3, #22
 80064e2:	6003      	str	r3, [r0, #0]
 80064e4:	f04f 30ff 	mov.w	r0, #4294967295
 80064e8:	bd38      	pop	{r3, r4, r5, pc}
 80064ea:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80064ec:	b112      	cbz	r2, 80064f4 <_raise_r+0x1e>
 80064ee:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80064f2:	b94b      	cbnz	r3, 8006508 <_raise_r+0x32>
 80064f4:	4628      	mov	r0, r5
 80064f6:	f000 f831 	bl	800655c <_getpid_r>
 80064fa:	4622      	mov	r2, r4
 80064fc:	4601      	mov	r1, r0
 80064fe:	4628      	mov	r0, r5
 8006500:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006504:	f000 b818 	b.w	8006538 <_kill_r>
 8006508:	2b01      	cmp	r3, #1
 800650a:	d00a      	beq.n	8006522 <_raise_r+0x4c>
 800650c:	1c59      	adds	r1, r3, #1
 800650e:	d103      	bne.n	8006518 <_raise_r+0x42>
 8006510:	2316      	movs	r3, #22
 8006512:	6003      	str	r3, [r0, #0]
 8006514:	2001      	movs	r0, #1
 8006516:	e7e7      	b.n	80064e8 <_raise_r+0x12>
 8006518:	2100      	movs	r1, #0
 800651a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800651e:	4620      	mov	r0, r4
 8006520:	4798      	blx	r3
 8006522:	2000      	movs	r0, #0
 8006524:	e7e0      	b.n	80064e8 <_raise_r+0x12>
	...

08006528 <raise>:
 8006528:	4b02      	ldr	r3, [pc, #8]	@ (8006534 <raise+0xc>)
 800652a:	4601      	mov	r1, r0
 800652c:	6818      	ldr	r0, [r3, #0]
 800652e:	f7ff bfd2 	b.w	80064d6 <_raise_r>
 8006532:	bf00      	nop
 8006534:	20000018 	.word	0x20000018

08006538 <_kill_r>:
 8006538:	b538      	push	{r3, r4, r5, lr}
 800653a:	4d07      	ldr	r5, [pc, #28]	@ (8006558 <_kill_r+0x20>)
 800653c:	2300      	movs	r3, #0
 800653e:	4604      	mov	r4, r0
 8006540:	4608      	mov	r0, r1
 8006542:	4611      	mov	r1, r2
 8006544:	602b      	str	r3, [r5, #0]
 8006546:	f7fb fa84 	bl	8001a52 <_kill>
 800654a:	1c43      	adds	r3, r0, #1
 800654c:	d102      	bne.n	8006554 <_kill_r+0x1c>
 800654e:	682b      	ldr	r3, [r5, #0]
 8006550:	b103      	cbz	r3, 8006554 <_kill_r+0x1c>
 8006552:	6023      	str	r3, [r4, #0]
 8006554:	bd38      	pop	{r3, r4, r5, pc}
 8006556:	bf00      	nop
 8006558:	200006a4 	.word	0x200006a4

0800655c <_getpid_r>:
 800655c:	f7fb ba71 	b.w	8001a42 <_getpid>

08006560 <_init>:
 8006560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006562:	bf00      	nop
 8006564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006566:	bc08      	pop	{r3}
 8006568:	469e      	mov	lr, r3
 800656a:	4770      	bx	lr

0800656c <_fini>:
 800656c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800656e:	bf00      	nop
 8006570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006572:	bc08      	pop	{r3}
 8006574:	469e      	mov	lr, r3
 8006576:	4770      	bx	lr
