// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Tue Feb  3 14:35:09 2026
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/clk_48mhz/rtl/clk_48mhz.v"
// file 1 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/fifo_mem/rtl/fifo_mem.v"
// file 2 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/stm32_fifo/rtl/stm32_fifo.v"
// file 3 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_fifo.vhd"
// file 4 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling.vhd"
// file 5 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/controller_rhd_sampling_tb.vhd"
// file 6 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master.vhd"
// file 7 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/spi_master_cs.vhd"
// file 8 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level.vhd"
// file 9 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/fpga_intan_driver/source/impl_1/top_level_tb.vhd"
// file 10 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 11 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 34 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 35 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 36 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 37 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 38 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 39 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 40 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top_level
//

module top_level (input i_clk, inout o_STM32_SPI4_MOSI, output i_STM32_SPI4_MISO, 
            inout o_STM32_SPI4_Clk, inout o_STM32_SPI4_CS_n, output o_RHD2132_SPI_MOSI, 
            input i_RHD2132_SPI_MISO, output o_RHD2132_SPI_Clk, output o_RHD2132_SPI_CS_n, 
            output o_RHD2216_SPI_MOSI, input i_RHD2216_SPI_MISO, output o_RHD2216_SPI_Clk, 
            output o_RHD2216_SPI_CS_n, input CTRL0_IN, output o_BOOST_ENABLE, 
            output RGB0_OUT, output RGB1_OUT, output RGB2_OUT, output LED1_OUT, 
            output LED2_OUT, output LED3_OUT, output LED4_OUT, output [3:0]o_Controller_Mode, 
            output o_reset);
    
    (* is_clock=1, lineinfo="@8(54[9],54[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    wire GND_net, VCC_net, i_STM32_SPI4_MISO_c, o_RHD2132_SPI_MOSI_c, 
        i_RHD2132_SPI_MISO_c, o_RHD2132_SPI_Clk_c, o_RHD2132_SPI_CS_n_c, 
        o_reset_c, o_Controller_Mode_c_1, o_Controller_Mode_c_0;
    (* lineinfo="@8(121[9],121[22])" *) wire [27:0]reset_counter;
    
    wire RGB0_OUT_c, RGB1_OUT_c, stop_counting, int_RHD2132_SPI_MOSI, 
        int_RHD2132_SPI_MISO, int_RHD2132_SPI_CS_n, int_RHD2132_SPI_Clk, 
        int_STM32_SPI_MOSI, int_STM32_SPI_Clk, int_STM32_SPI_CS_n, n1102, 
        o_RHD_RX_DV, int_RHD_TX_Ready;
    (* lineinfo="@4(189[9],189[18])" *) wire [31:0]rhd_state;
    
    wire n1228, n17, n16141, n16233, n12099, n4, n12307, n6, 
        n14855, n14853, n14851, n14849, n14847, n6_adj_2232, n8533, 
        n14845, n26, n14843, o_RHD2132_SPI_CS_n_c_N_1987, o_RHD2132_SPI_Clk_c_N_1985, 
        o_RHD2132_SPI_MOSI_c_N_1983, n14841;
    wire [27:0]reset_counter_27__N_513;
    
    wire n14839, n14837, n14835, n12022, n14833, n20951, n14831, 
        n12, n14829, n24, n23, n21224, n21221, n21218, n17701, 
        n17699, n21215, n16896, n6946, n16872, n21212, n21209, 
        n21206, n21203, n21200, n25, n21197, n8268, n21194, n21191, 
        n21188, n21185, n6_adj_2233, n16231, n12275, n12271, n15916, 
        n9, n16225, n16236, n112, n1849, n1844, n5330, maxfan_replicated_net_957, 
        n9242;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@8(183[12],183[28])" *) CLK_48MHz pll_inst (GND_net, i_clk_c, 
            VCC_net, pll_clk_int);
    (* lse_init_val=0, lineinfo="@8(268[9],318[16])" *) FD1P3XZ w_Controller_Mode__i1 (.D(reset_counter[1]), 
            .SP(n12307), .CK(pll_clk_int), .SR(n12275), .Q(o_Controller_Mode_c_0));
    defparam w_Controller_Mode__i1.REGSET = "RESET";
    defparam w_Controller_Mode__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[1]), .D0(n14829), .CI0(n14829), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[2]), .D1(n21185), 
            .CI1(n21185), .CO0(n21185), .CO1(n14831), .S0(reset_counter_27__N_513[1]), 
            .S1(reset_counter_27__N_513[2]));
    defparam reset_counter_906_add_4_3.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n5330), .C1(reset_counter[0]), 
            .D1(n20951), .CI1(n20951), .CO0(n20951), .CO1(n14829), .S1(reset_counter_27__N_513[0]));
    defparam reset_counter_906_add_4_1.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(157[9],157[29])" *) LUT4 i4498_4_lut (.A(int_RHD2132_SPI_CS_n), 
            .B(o_RHD2132_SPI_CS_n_c_N_1987), .C(o_Controller_Mode_c_0), 
            .D(o_Controller_Mode_c_1), .Z(o_RHD2132_SPI_CS_n_c));
    defparam i4498_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@8(239[3],260[10])" *) LUT4 i_RHD2132_SPI_MISO_c_I_0_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(i_RHD2132_SPI_MISO_c), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(int_RHD2132_SPI_MISO));
    defparam i_RHD2132_SPI_MISO_c_I_0_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(239[3],260[10])" *) LUT4 i_STM32_SPI4_MISO_c_I_0_4_lut (.A(i_STM32_SPI4_MISO_c), 
            .B(i_RHD2132_SPI_MISO_c), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(i_STM32_SPI4_MISO_c));
    defparam i_STM32_SPI4_MISO_c_I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!(A+!(B (C+!(D)))))" *) LUT4 i2_4_lut (.A(n16872), .B(n1844), 
            .C(n16225), .D(n1228), .Z(n8533));
    defparam i2_4_lut.INIT = "0x4044";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(239[3],260[10])" *) LUT4 int_RHD2132_SPI_MOSI_I_0_4_lut (.A(int_RHD2132_SPI_MOSI), 
            .B(o_RHD2132_SPI_MOSI_c_N_1983), .C(o_Controller_Mode_c_0), 
            .D(o_Controller_Mode_c_1), .Z(o_RHD2132_SPI_MOSI_c));
    defparam int_RHD2132_SPI_MOSI_I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@8(239[3],260[10])" *) LUT4 int_RHD2132_SPI_Clk_I_0_4_lut (.A(int_RHD2132_SPI_Clk), 
            .B(o_RHD2132_SPI_Clk_c_N_1985), .C(o_Controller_Mode_c_0), .D(o_Controller_Mode_c_1), 
            .Z(o_RHD2132_SPI_Clk_c));
    defparam int_RHD2132_SPI_Clk_I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!(A+((C+(D))+!B)))", lineinfo="@8(268[9],318[16])" *) LUT4 i2_4_lut_adj_70 (.A(n12271), 
            .B(n16236), .C(reset_counter[0]), .D(n8268), .Z(n6_adj_2232));
    defparam i2_4_lut_adj_70.INIT = "0x0004";
    (* lut_function="(A+(B (C (D))))", lineinfo="@8(268[9],318[16])" *) LUT4 i1_4_lut (.A(stop_counting), 
            .B(reset_counter[13]), .C(n6_adj_2232), .D(n16231), .Z(n16141));
    defparam i1_4_lut.INIT = "0xeaaa";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(reset_counter[21]), 
            .B(reset_counter[23]), .C(reset_counter[10]), .D(reset_counter[12]), 
            .Z(n26));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(reset_counter[20]), 
            .B(reset_counter[24]), .C(reset_counter[6]), .D(reset_counter[18]), 
            .Z(n24));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(reset_counter[7]), 
            .B(reset_counter[27]), .C(reset_counter[25]), .D(reset_counter[11]), 
            .Z(n25));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i8_3_lut (.A(reset_counter[8]), 
            .B(reset_counter[16]), .C(reset_counter[14]), .Z(n23));
    defparam i8_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@8(268[9],318[16])" *) LUT4 i1_2_lut_3_lut (.A(int_RHD_TX_Ready), 
            .B(n6946), .C(o_Controller_Mode_c_1), .Z(n4));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(n23), .B(n25), 
            .C(n24), .D(n26), .Z(n9));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i3_4_lut (.A(reset_counter[17]), 
            .B(reset_counter[4]), .C(reset_counter[1]), .D(reset_counter[15]), 
            .Z(n16236));
    defparam i3_4_lut.INIT = "0x0200";
    (* lut_function="(A (B (C (D))))", lineinfo="@8(315[22],315[35])" *) LUT4 i3_4_lut_adj_71 (.A(reset_counter[9]), 
            .B(reset_counter[22]), .C(reset_counter[19]), .D(reset_counter[26]), 
            .Z(n16231));
    defparam i3_4_lut_adj_71.INIT = "0x8000";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i2_4_lut_adj_72 (.A(reset_counter[5]), 
            .B(reset_counter[22]), .C(n16896), .D(reset_counter[26]), 
            .Z(n6_adj_2233));
    defparam i2_4_lut_adj_72.INIT = "0x0002";
    (* lut_function="(!(A+!(B (C))))", lineinfo="@8(121[9],121[22])" *) LUT4 i11128_3_lut (.A(reset_counter[5]), 
            .B(n16231), .C(n16236), .Z(n17699));
    defparam i11128_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))", lineinfo="@8(121[9],121[22])" *) LUT4 i11117_2_lut (.A(reset_counter[4]), 
            .B(reset_counter[1]), .Z(n17701));
    defparam i11117_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(reset_counter[2]), .B(n9), 
            .Z(n6));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@8(121[9],121[22])" *) LUT4 i25_4_lut (.A(n17701), 
            .B(n17699), .C(reset_counter[13]), .D(n6_adj_2233), .Z(n17));
    defparam i25_4_lut.INIT = "0xcac0";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i4_4_lut (.A(reset_counter[3]), 
            .B(n17), .C(reset_counter[0]), .D(n6), .Z(n12022));
    defparam i4_4_lut.INIT = "0xfffb";
    (* lut_function="((B)+!A)" *) LUT4 i11503_2_lut (.A(n12022), .B(n12275), 
            .Z(n12307));
    defparam i11503_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B)+!A !(B (C)))" *) LUT4 i6679_3_lut_3_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(rhd_state[1]), .Z(n12099));
    defparam i6679_3_lut_3_lut.INIT = "0x9d9d";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i0 (.D(reset_counter_27__N_513[0]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[0]));
    defparam reset_counter_906__i0.REGSET = "RESET";
    defparam reset_counter_906__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B))", lineinfo="@8(118[12],118[29])" *) LUT4 i1_2_lut_adj_73 (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .Z(n112));
    defparam i1_2_lut_adj_73.INIT = "0xbbbb";
    (* lut_function="((B)+!A)", lineinfo="@8(239[6],239[30])" *) LUT4 equal_3_i5_2_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .Z(n1102));
    defparam equal_3_i5_2_lut.INIT = "0xdddd";
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i2_4_lut_adj_74 (.A(o_Controller_Mode_c_0), 
            .B(rhd_state[1]), .C(rhd_state[0]), .D(n4), .Z(n16233));
    defparam i2_4_lut_adj_74.INIT = "0x0400";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@8(268[9],318[16])" *) LUT4 i1_2_lut_3_lut_adj_75 (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(o_RHD_RX_DV), .Z(n1849));
    defparam i1_2_lut_3_lut_adj_75.INIT = "0x2020";
    (* lse_init_val=0, lineinfo="@8(268[9],318[16])" *) FD1P3XZ stop_counting_c (.D(n16141), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(stop_counting));
    defparam stop_counting_c.REGSET = "RESET";
    defparam stop_counting_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B (C (D))+!B (C+!(D)))))", lineinfo="@8(268[9],318[16])" *) LUT4 i3887_4_lut (.A(n12275), 
            .B(reset_counter[1]), .C(o_Controller_Mode_c_1), .D(n12022), 
            .Z(n9242));
    defparam i3887_4_lut.INIT = "0x5011";
    (* lut_function="(!(A))", lineinfo="@8(268[9],318[16])" *) LUT4 i898_1_lut (.A(stop_counting), 
            .Z(n5330));
    defparam i898_1_lut.INIT = "0x5555";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[27]), .D0(n14855), .CI0(n14855), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21224), .CI1(n21224), 
            .CO0(n21224), .S0(reset_counter_27__N_513[27]));
    defparam reset_counter_906_add_4_29.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[25]), .D0(n14853), .CI0(n14853), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[26]), .D1(n21221), 
            .CI1(n21221), .CO0(n21221), .CO1(n14855), .S0(reset_counter_27__N_513[25]), 
            .S1(reset_counter_27__N_513[26]));
    defparam reset_counter_906_add_4_27.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_27.INIT1 = "0xc33c";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[23]), .D0(n14851), .CI0(n14851), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[24]), .D1(n21218), 
            .CI1(n21218), .CO0(n21218), .CO1(n14853), .S0(reset_counter_27__N_513[23]), 
            .S1(reset_counter_27__N_513[24]));
    defparam reset_counter_906_add_4_25.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[21]), .D0(n14849), .CI0(n14849), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[22]), .D1(n21215), 
            .CI1(n21215), .CO0(n21215), .CO1(n14851), .S0(reset_counter_27__N_513[21]), 
            .S1(reset_counter_27__N_513[22]));
    defparam reset_counter_906_add_4_23.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[19]), .D0(n14847), .CI0(n14847), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[20]), .D1(n21212), 
            .CI1(n21212), .CO0(n21212), .CO1(n14849), .S0(reset_counter_27__N_513[19]), 
            .S1(reset_counter_27__N_513[20]));
    defparam reset_counter_906_add_4_21.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_21.INIT1 = "0xc33c";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[17]), .D0(n14845), .CI0(n14845), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[18]), .D1(n21209), 
            .CI1(n21209), .CO0(n21209), .CO1(n14847), .S0(reset_counter_27__N_513[17]), 
            .S1(reset_counter_27__N_513[18]));
    defparam reset_counter_906_add_4_19.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@8(64[3],64[21])" *) IB i_RHD2132_SPI_MISO_pad (.I(i_RHD2132_SPI_MISO), 
            .O(i_RHD2132_SPI_MISO_c));
    (* lineinfo="@8(54[9],54[14])" *) IB i_clk_pad (.I(i_clk), .O(i_clk_c));
    (* lineinfo="@8(108[3],108[10])" *) OB o_reset_pad (.I(maxfan_replicated_net_957), 
            .O(o_reset));
    (* lineinfo="@8(107[3],107[20])" *) OB \o_Controller_Mode_pad[0]  (.I(o_Controller_Mode_c_0), 
            .O(o_Controller_Mode[0]));
    (* lineinfo="@8(107[3],107[20])" *) OB \o_Controller_Mode_pad[1]  (.I(o_Controller_Mode_c_1), 
            .O(o_Controller_Mode[1]));
    (* lineinfo="@8(107[3],107[20])" *) OB \o_Controller_Mode_pad[2]  (.I(GND_net), 
            .O(o_Controller_Mode[2]));
    (* lineinfo="@8(107[3],107[20])" *) OB \o_Controller_Mode_pad[3]  (.I(GND_net), 
            .O(o_Controller_Mode[3]));
    (* lineinfo="@8(105[3],105[11])" *) OB LED4_OUT_pad (.I(VCC_net), .O(LED4_OUT));
    (* lineinfo="@8(104[3],104[11])" *) OB LED3_OUT_pad (.I(VCC_net), .O(LED3_OUT));
    (* lineinfo="@8(103[3],103[11])" *) OB LED2_OUT_pad (.I(VCC_net), .O(LED2_OUT));
    (* lineinfo="@8(102[3],102[11])" *) OB LED1_OUT_pad (.I(VCC_net), .O(LED1_OUT));
    (* lineinfo="@8(100[9],100[17])" *) OB RGB2_OUT_pad (.I(VCC_net), .O(RGB2_OUT));
    (* lineinfo="@8(99[9],99[17])" *) OB RGB1_OUT_pad (.I(RGB1_OUT_c), .O(RGB1_OUT));
    (* lineinfo="@8(98[9],98[17])" *) OB RGB0_OUT_pad (.I(RGB0_OUT_c), .O(RGB0_OUT));
    (* lineinfo="@8(96[3],96[17])" *) OB o_BOOST_ENABLE_pad (.I(VCC_net), 
            .O(o_BOOST_ENABLE));
    (* lineinfo="@8(71[9],71[27])" *) OB o_RHD2216_SPI_CS_n_pad (.I(GND_net), 
            .O(o_RHD2216_SPI_CS_n));
    (* lineinfo="@8(70[9],70[26])" *) OB o_RHD2216_SPI_Clk_pad (.I(GND_net), 
            .O(o_RHD2216_SPI_Clk));
    (* lineinfo="@8(68[3],68[21])" *) OB o_RHD2216_SPI_MOSI_pad (.I(GND_net), 
            .O(o_RHD2216_SPI_MOSI));
    (* lineinfo="@8(66[9],66[27])" *) OB o_RHD2132_SPI_CS_n_pad (.I(o_RHD2132_SPI_CS_n_c), 
            .O(o_RHD2132_SPI_CS_n));
    (* lineinfo="@8(65[9],65[26])" *) OB o_RHD2132_SPI_Clk_pad (.I(o_RHD2132_SPI_Clk_c), 
            .O(o_RHD2132_SPI_Clk));
    (* lineinfo="@8(63[9],63[27])" *) OB o_RHD2132_SPI_MOSI_pad (.I(o_RHD2132_SPI_MOSI_c), 
            .O(o_RHD2132_SPI_MOSI));
    (* lineinfo="@8(58[9],58[26])" *) OB i_STM32_SPI4_MISO_pad (.I(i_STM32_SPI4_MISO_c), 
            .O(i_STM32_SPI4_MISO));
    (* lineinfo="@8(237[2],262[14])" *) BB_B o_STM32_SPI4_CS_n_pad (.T_N(n1102), 
            .I(int_STM32_SPI_CS_n), .O(o_RHD2132_SPI_CS_n_c_N_1987), .B(o_STM32_SPI4_CS_n));
    (* lineinfo="@8(237[2],262[14])" *) BB_B o_STM32_SPI4_Clk_pad (.T_N(n1102), 
            .I(int_STM32_SPI_Clk), .O(o_RHD2132_SPI_Clk_c_N_1985), .B(o_STM32_SPI4_Clk));
    (* lineinfo="@8(237[2],262[14])" *) BB_B o_STM32_SPI4_MOSI_pad (.T_N(n1102), 
            .I(int_STM32_SPI_MOSI), .O(o_RHD2132_SPI_MOSI_c_N_1983), .B(o_STM32_SPI4_MOSI));
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[15]), .D0(n14843), .CI0(n14843), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[16]), .D1(n21206), 
            .CI1(n21206), .CO0(n21206), .CO1(n14845), .S0(reset_counter_27__N_513[15]), 
            .S1(reset_counter_27__N_513[16]));
    defparam reset_counter_906_add_4_17.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A+(B))", lineinfo="@8(315[22],315[35])" *) LUT4 i1_2_lut_adj_76 (.A(reset_counter[5]), 
            .B(n9), .Z(n8268));
    defparam i1_2_lut_adj_76.INIT = "0xeeee";
    (* lut_function="(A+(B))", lineinfo="@8(315[22],315[35])" *) LUT4 i1_2_lut_adj_77 (.A(reset_counter[2]), 
            .B(reset_counter[3]), .Z(n12271));
    defparam i1_2_lut_adj_77.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(reset_counter[9]), 
            .B(n12), .C(reset_counter[22]), .D(reset_counter[17]), .Z(n15916));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C))))" *) LUT4 i11469_4_lut (.A(n12271), 
            .B(n15916), .C(n8268), .D(reset_counter[4]), .Z(n12275));
    defparam i11469_4_lut.INIT = "0x0103";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[13]), .D0(n14841), .CI0(n14841), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[14]), .D1(n21203), 
            .CI1(n21203), .CO0(n21203), .CO1(n14843), .S0(reset_counter_27__N_513[13]), 
            .S1(reset_counter_27__N_513[14]));
    defparam reset_counter_906_add_4_15.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[11]), .D0(n14839), .CI0(n14839), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[12]), .D1(n21200), 
            .CI1(n21200), .CO0(n21200), .CO1(n14841), .S0(reset_counter_27__N_513[11]), 
            .S1(reset_counter_27__N_513[12]));
    defparam reset_counter_906_add_4_13.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_13.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i1 (.D(reset_counter_27__N_513[1]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[1]));
    defparam reset_counter_906__i1.REGSET = "RESET";
    defparam reset_counter_906__i1.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[9]), .D0(n14837), .CI0(n14837), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[10]), .D1(n21197), 
            .CI1(n21197), .CO0(n21197), .CO1(n14839), .S0(reset_counter_27__N_513[9]), 
            .S1(reset_counter_27__N_513[10]));
    defparam reset_counter_906_add_4_11.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_11.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i2 (.D(reset_counter_27__N_513[2]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[2]));
    defparam reset_counter_906__i2.REGSET = "RESET";
    defparam reset_counter_906__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i3 (.D(reset_counter_27__N_513[3]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[3]));
    defparam reset_counter_906__i3.REGSET = "RESET";
    defparam reset_counter_906__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i4 (.D(reset_counter_27__N_513[4]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[4]));
    defparam reset_counter_906__i4.REGSET = "RESET";
    defparam reset_counter_906__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i5 (.D(reset_counter_27__N_513[5]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[5]));
    defparam reset_counter_906__i5.REGSET = "RESET";
    defparam reset_counter_906__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i6 (.D(reset_counter_27__N_513[6]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[6]));
    defparam reset_counter_906__i6.REGSET = "RESET";
    defparam reset_counter_906__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i7 (.D(reset_counter_27__N_513[7]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[7]));
    defparam reset_counter_906__i7.REGSET = "RESET";
    defparam reset_counter_906__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i8 (.D(reset_counter_27__N_513[8]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[8]));
    defparam reset_counter_906__i8.REGSET = "RESET";
    defparam reset_counter_906__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i9 (.D(reset_counter_27__N_513[9]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[9]));
    defparam reset_counter_906__i9.REGSET = "RESET";
    defparam reset_counter_906__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i10 (.D(reset_counter_27__N_513[10]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[10]));
    defparam reset_counter_906__i10.REGSET = "RESET";
    defparam reset_counter_906__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i11 (.D(reset_counter_27__N_513[11]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[11]));
    defparam reset_counter_906__i11.REGSET = "RESET";
    defparam reset_counter_906__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i12 (.D(reset_counter_27__N_513[12]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[12]));
    defparam reset_counter_906__i12.REGSET = "RESET";
    defparam reset_counter_906__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i13 (.D(reset_counter_27__N_513[13]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[13]));
    defparam reset_counter_906__i13.REGSET = "RESET";
    defparam reset_counter_906__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i14 (.D(reset_counter_27__N_513[14]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[14]));
    defparam reset_counter_906__i14.REGSET = "RESET";
    defparam reset_counter_906__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i15 (.D(reset_counter_27__N_513[15]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[15]));
    defparam reset_counter_906__i15.REGSET = "RESET";
    defparam reset_counter_906__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i16 (.D(reset_counter_27__N_513[16]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[16]));
    defparam reset_counter_906__i16.REGSET = "RESET";
    defparam reset_counter_906__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i17 (.D(reset_counter_27__N_513[17]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[17]));
    defparam reset_counter_906__i17.REGSET = "RESET";
    defparam reset_counter_906__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i18 (.D(reset_counter_27__N_513[18]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[18]));
    defparam reset_counter_906__i18.REGSET = "RESET";
    defparam reset_counter_906__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i19 (.D(reset_counter_27__N_513[19]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[19]));
    defparam reset_counter_906__i19.REGSET = "RESET";
    defparam reset_counter_906__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i20 (.D(reset_counter_27__N_513[20]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[20]));
    defparam reset_counter_906__i20.REGSET = "RESET";
    defparam reset_counter_906__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i21 (.D(reset_counter_27__N_513[21]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[21]));
    defparam reset_counter_906__i21.REGSET = "RESET";
    defparam reset_counter_906__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i22 (.D(reset_counter_27__N_513[22]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[22]));
    defparam reset_counter_906__i22.REGSET = "RESET";
    defparam reset_counter_906__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i23 (.D(reset_counter_27__N_513[23]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[23]));
    defparam reset_counter_906__i23.REGSET = "RESET";
    defparam reset_counter_906__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i24 (.D(reset_counter_27__N_513[24]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[24]));
    defparam reset_counter_906__i24.REGSET = "RESET";
    defparam reset_counter_906__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i25 (.D(reset_counter_27__N_513[25]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[25]));
    defparam reset_counter_906__i25.REGSET = "RESET";
    defparam reset_counter_906__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i26 (.D(reset_counter_27__N_513[26]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[26]));
    defparam reset_counter_906__i26.REGSET = "RESET";
    defparam reset_counter_906__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@8(315[22],315[35])" *) FD1P3XZ reset_counter_906__i27 (.D(reset_counter_27__N_513[27]), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(reset_counter[27]));
    defparam reset_counter_906__i27.REGSET = "RESET";
    defparam reset_counter_906__i27.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@8(268[9],318[16])" *) FD1P3XZ w_Controller_Mode__i2 (.D(n9242), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(o_Controller_Mode_c_1));
    defparam w_Controller_Mode__i2.REGSET = "RESET";
    defparam w_Controller_Mode__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10465_3_lut_4_lut (.A(reset_counter[15]), 
            .B(reset_counter[19]), .C(reset_counter[17]), .D(reset_counter[9]), 
            .Z(n16896));
    defparam i10465_3_lut_4_lut.INIT = "0xfffe";
    (* maxfan_replicated_inst=1, lineinfo="@8(268[9],318[16])" *) FD1P3XZ w_reset_rep_152 (.D(n12275), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(GND_net), .Q(maxfan_replicated_net_957));
    defparam w_reset_rep_152.REGSET = "RESET";
    defparam w_reset_rep_152.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_3_lut_4_lut (.A(reset_counter[15]), 
            .B(reset_counter[19]), .C(reset_counter[13]), .D(reset_counter[26]), 
            .Z(n12));
    defparam i5_3_lut_4_lut.INIT = "0xfffe";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[7]), .D0(n14835), .CI0(n14835), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[8]), .D1(n21194), 
            .CI1(n21194), .CO0(n21194), .CO1(n14837), .S0(reset_counter_27__N_513[7]), 
            .S1(reset_counter_27__N_513[8]));
    defparam reset_counter_906_add_4_9.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[5]), .D0(n14833), .CI0(n14833), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[6]), .D1(n21191), 
            .CI1(n21191), .CO0(n21191), .CO1(n14835), .S0(reset_counter_27__N_513[5]), 
            .S1(reset_counter_27__N_513[6]));
    defparam reset_counter_906_add_4_7.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@8(190[23],190[58])" *) \Controller_RHD_Sampling(stm32_clks_per_half_bit=1,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=512,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=1,rhd_cs_inactive_clks=512) Controller_inst (pll_clk_int, 
            maxfan_replicated_net_957, o_reset_c, GND_net, n1228, n6946, 
            n112, n16872, n16225, o_Controller_Mode_c_1, o_Controller_Mode_c_0, 
            RGB1_OUT_c, n12099, int_RHD2132_SPI_CS_n, VCC_net, n1844, 
            rhd_state[0], int_RHD_TX_Ready, n16233, n1102, RGB0_OUT_c, 
            n8533, rhd_state[1], int_STM32_SPI_CS_n, int_STM32_SPI_MOSI, 
            int_STM32_SPI_Clk, n1849, int_RHD2132_SPI_MISO, o_RHD_RX_DV, 
            int_RHD2132_SPI_MOSI, int_RHD2132_SPI_Clk);
    (* lineinfo="@8(268[9],318[16])" *) FD1P3XZ w_reset (.D(n12275), .SP(VCC_net), 
            .CK(pll_clk_int), .SR(GND_net), .Q(o_reset_c));
    defparam w_reset.REGSET = "RESET";
    defparam w_reset.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@8(315[22],315[35])" *) FA2 reset_counter_906_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(reset_counter[3]), .D0(n14831), .CI0(n14831), 
            .A1(GND_net), .B1(GND_net), .C1(reset_counter[4]), .D1(n21188), 
            .CI1(n21188), .CO0(n21188), .CO1(n14833), .S0(reset_counter_27__N_513[3]), 
            .S1(reset_counter_27__N_513[4]));
    defparam reset_counter_906_add_4_5.INIT0 = "0xc33c";
    defparam reset_counter_906_add_4_5.INIT1 = "0xc33c";
    
endmodule

//
// Verilog Description of module CLK_48MHz
//

module CLK_48MHz (input GND_net, input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@8(54[9],54[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    (* lineinfo="@0(35[41],48[26])" *) \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            i_clk_c, VCC_net, pll_clk_int);
    
endmodule

//
// Verilog Description of module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \CLK_48MHz_ipgen_lscc_pll(DIVR="0",DIVF="55",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input i_clk_c, input VCC_net, output pll_clk_int);
    
    (* is_clock=1, lineinfo="@8(54[9],54[14])" *) wire i_clk_c;
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=72, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48, lineinfo="@0(35[41],48[26])" *) PLL_B u_PLL_B (.REFERENCECLK(i_clk_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTGLOBAL(pll_clk_int));
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "55";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module \Controller_RHD_Sampling(stm32_clks_per_half_bit=1,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=512,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=1,rhd_cs_inactive_clks=512) 
//

module \Controller_RHD_Sampling(stm32_clks_per_half_bit=1,stm32_spi_num_bits_per_packet=512,stm32_cs_inactive_clks=512,rhd_spi_ddr_mode=0,rhd_clks_per_half_bit=1,rhd_cs_inactive_clks=512) (input pll_clk_int, 
            input maxfan_replicated_net_957, input o_reset_c, input GND_net, 
            output n1228, output n6946, input n112, output n16872, output n16225, 
            input o_Controller_Mode_c_1, input o_Controller_Mode_c_0, output RGB1_OUT_c, 
            input n12099, output int_RHD2132_SPI_CS_n, input VCC_net, 
            output n1844, output \rhd_state[0] , output int_RHD_TX_Ready, 
            input n16233, input n1102, output RGB0_OUT_c, input n8533, 
            output \rhd_state[1] , output int_STM32_SPI_CS_n, output int_STM32_SPI_MOSI, 
            output int_STM32_SPI_Clk, input n1849, input int_RHD2132_SPI_MISO, 
            output o_RHD_RX_DV, output int_RHD2132_SPI_MOSI, output int_RHD2132_SPI_Clk);
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    (* lineinfo="@4(178[9],178[20])" *) wire [511:0]temp_buffer;
    
    wire n5369;
    (* lineinfo="@4(161[9],161[26])" *) wire [511:0]int_STM32_TX_Byte;
    (* lineinfo="@4(140[9],140[19])" *) wire [31:0]int_FIFO_Q;
    
    wire n8503;
    (* lineinfo="@4(174[9],174[17])" *) wire [31:0]NUM_DATA;
    
    wire n14735, n21050;
    (* lineinfo="@4(519[9],519[25])" *) wire [31:0]full_cycle_count;
    
    wire n14737;
    wire [31:0]n133;
    
    wire n14826, n21182;
    (* lineinfo="@4(169[9],169[22])" *) wire [31:0]stm32_counter;
    wire [31:0]n133_adj_2228;
    wire [31:0]n167;
    wire [31:0]n133_adj_2229;
    wire [31:0]n167_adj_2230;
    
    wire n14824, n21179, n14733, n21047, rhd_done_config, n5, n105, 
        n5_adj_2051, n7002;
    wire [31:0]n167_adj_2231;
    (* lineinfo="@4(188[9],188[18])" *) wire [31:0]rhd_index;
    
    wire n12268, n14822, n21176, n14820, n21173;
    (* lineinfo="@4(172[9],172[20])" *) wire [31:0]stm32_state;
    
    wire n8339, n8376, n12305, n14818, n21170, n14816, n21167, 
        n14814, n21164, n16946, first_packet, n1218, n8331, n8262, 
        n7176, n16073, int_FIFO_RE, n14731, n21044, n5375, n14812, 
        n21161, n16079, n7595, n8374;
    wire [1:0]n1223;
    
    wire n4, n6, n8328, n30, n20169, RGB1_OUT_c_N_1993, n14810, 
        n21158, n14808, n21155, n14806, n21152, n14729, n21041, 
        n5066, n14727, n21038, n14804, n21149, n4_adj_2058, n14725, 
        n21035, n16054, int_RHD_TX_DV, n16269, n14802, n21146, n20939;
    (* lineinfo="@4(137[9],137[23])" *) wire [7:0]int_FIFO_COUNT;
    wire [30:0]n162;
    
    wire n4_adj_2062, n14800, n21143, n6_adj_2065, n8, n14798, n21140, 
        n29, n28, n14796, n21137, n31, n30_adj_2068, n20948, n32, 
        int_STM32_TX_DV, n13, n16143, n18, n18_adj_2071, n30_adj_2072, 
        n28_adj_2073, n29_adj_2074, n27, n15857, n8_adj_2075, n6_adj_2076, 
        n5_adj_2077, n15920, n15889, n8518, n14793, n21134, n14791, 
        n21131, n7214, n9505, n14789, n21128, n14787, n21125, 
        n14785, n21122, n14783, n21119, n14781, n21116, n14779, 
        n21113, n14777, n21110, n14636, n20894, n61, n14634, n20885, 
        n57, n59, n14775, n21107, n14624, n20840, n14626, n37, 
        n39, n14614, n20795, n14616, n17, n19, n14773, n21104, 
        init_FIFO_Read, n9223, n5377;
    (* lineinfo="@4(150[9],150[24])" *) wire [15:0]int_RHD_TX_Byte;
    
    wire n14612, n20786, n14771, n21101, n4_adj_2103, n14769, n21098, 
        n14767, n21095, n14765, n21092;
    wire [3:0]n1531;
    
    wire n1563, n8299, n42, n40, n41, n39_adj_2110, n38, n43, 
        n48, n181, n15855, n47;
    (* lineinfo="@4(192[11],192[32])" *) wire [6:0]data_array_send_count;
    
    wire n12253, n1215, n4_adj_2111, n6_adj_2112, n8_adj_2113, n10, 
        n12, n14, n16, n16890, n16886, n16888, n37_adj_2114, n16894, 
        n46, n16892, n6_adj_2116, n8_adj_2118, n10_adj_2120, n12_adj_2122, 
        n14_adj_2123, n16_adj_2124, n43_adj_2125, n49, n47_adj_2126, 
        n55, n16912, n31_adj_2127, n51, n33, n16908, n25, n23, 
        n29_adj_2128, n16910;
    wire [3:0]n21_2;
    
    wire n5373, n4_adj_2130, n35, n27_adj_2131, n37_adj_2132, n41_adj_2133, 
        n53, n45, n16916, n46_adj_2134, n21, n16914, n15, n12_adj_2135, 
        n17708;
    wire [0:0]n5020;
    
    wire n14622, n20831, n14610, n20777, n16145, n15_adj_2136, n14620, 
        n20822, n14608, n20768, n14763, n21089, n20945, n14760, 
        n21086, n14758, n21083, n20942, n14755, n21080, n14753, 
        n21077, n14751, n21074, n40_adj_2146, n44, n14749, n21071, 
        n14747, n21068, n42_adj_2151, n14745, n21065, n14618, n20813, 
        n43_adj_2154, n41_adj_2155, n14743, n21062, n46_adj_2158, 
        n50, n45_adj_2159, n14630, n20867, n14632, n14741, n21059, 
        n12265, n2, n20804, n20762, n20849, n14628, n20876, n20858, 
        n14739, n21056, n21053, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i0 (.D(temp_buffer[0]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[0]));
    defparam int_STM32_TX_Byte_i0_i0.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i0 (.D(int_FIFO_Q[0]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[0]));
    defparam temp_buffer_i0_i0.REGSET = "RESET";
    defparam temp_buffer_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i35 (.D(temp_buffer[35]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[35]));
    defparam int_STM32_TX_Byte_i0_i35.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6651_2_lut (.A(NUM_DATA[20]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[20]));
    defparam i6651_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6650_2_lut (.A(NUM_DATA[21]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[21]));
    defparam i6650_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6649_2_lut (.A(NUM_DATA[22]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[22]));
    defparam i6649_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6648_2_lut (.A(NUM_DATA[23]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[23]));
    defparam i6648_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6647_2_lut (.A(NUM_DATA[24]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[24]));
    defparam i6647_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6646_2_lut (.A(NUM_DATA[25]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[25]));
    defparam i6646_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6645_2_lut (.A(NUM_DATA[26]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[26]));
    defparam i6645_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6644_2_lut (.A(NUM_DATA[27]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[27]));
    defparam i6644_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6643_2_lut (.A(NUM_DATA[28]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[28]));
    defparam i6643_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6642_2_lut (.A(NUM_DATA[29]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[29]));
    defparam i6642_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6641_2_lut (.A(NUM_DATA[30]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[30]));
    defparam i6641_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6640_2_lut (.A(NUM_DATA[31]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[31]));
    defparam i6640_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i142 (.D(temp_buffer[142]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[142]));
    defparam int_STM32_TX_Byte_i0_i142.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6496_2_lut (.A(NUM_DATA[0]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[0]));
    defparam i6496_2_lut.INIT = "0x2222";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[11]), .D0(n14735), .CI0(n14735), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[12]), .D1(n21050), 
            .CI1(n21050), .CO0(n21050), .CO1(n14737), .S0(n133[11]), 
            .S1(n133[12]));
    defparam full_cycle_count_913_add_4_13.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[31]), .D0(n14826), .CI0(n14826), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21182), .CI1(n21182), 
            .CO0(n21182), .S0(n133_adj_2228[31]));
    defparam stm32_counter_908_add_4_33.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6628_2_lut (.A(n133_adj_2228[0]), 
            .B(n1228), .Z(n167[0]));
    defparam i6628_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6627_2_lut (.A(n133_adj_2229[0]), 
            .B(n6946), .Z(n167_adj_2230[0]));
    defparam i6627_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i67 (.D(temp_buffer[67]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[67]));
    defparam int_STM32_TX_Byte_i0_i67.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_FIFO_RE_c (.D(n7176), 
            .SP(n16073), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_FIFO_RE));
    defparam int_FIFO_RE_c.REGSET = "RESET";
    defparam int_FIFO_RE_c.SRMODE = "ASYNC";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[29]), .D0(n14824), .CI0(n14824), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[30]), .D1(n21179), 
            .CI1(n21179), .CO0(n21179), .CO1(n14826), .S0(n133_adj_2228[29]), 
            .S1(n133_adj_2228[30]));
    defparam stm32_counter_908_add_4_31.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[9]), .D0(n14733), .CI0(n14733), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[10]), .D1(n21047), 
            .CI1(n21047), .CO0(n21047), .CO1(n14735), .S0(n133[9]), 
            .S1(n133[10]));
    defparam full_cycle_count_913_add_4_11.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i1_4_lut (.A(rhd_done_config), 
            .B(n5), .C(n112), .D(n105), .Z(n5_adj_2051));
    defparam i1_4_lut.INIT = "0xc8c0";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6626_2_lut (.A(n133[0]), 
            .B(n7002), .Z(n167_adj_2231[0]));
    defparam i6626_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A !((C (D))+!B))", lineinfo="@4(188[9],188[18])" *) LUT4 i1_4_lut_adj_31 (.A(rhd_index[0]), 
            .B(rhd_index[2]), .C(rhd_index[3]), .D(rhd_index[1]), .Z(n12268));
    defparam i1_4_lut_adj_31.INIT = "0x8ccc";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[27]), .D0(n14822), .CI0(n14822), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[28]), .D1(n21176), 
            .CI1(n21176), .CO0(n21176), .CO1(n14824), .S0(n133_adj_2228[27]), 
            .S1(n133_adj_2228[28]));
    defparam stm32_counter_908_add_4_29.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[25]), .D0(n14820), .CI0(n14820), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[26]), .D1(n21173), 
            .CI1(n21173), .CO0(n21173), .CO1(n14822), .S0(n133_adj_2228[25]), 
            .S1(n133_adj_2228[26]));
    defparam stm32_counter_908_add_4_27.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B (D)))" *) LUT4 i10441_2_lut_4_lut_4_lut (.A(stm32_state[0]), 
            .B(stm32_state[3]), .C(stm32_state[1]), .D(stm32_state[2]), 
            .Z(n16872));
    defparam i10441_2_lut_4_lut_4_lut.INIT = "0xec00";
    (* lut_function="(!(A (B (C+(D)))))" *) LUT4 i11487_4_lut (.A(n8339), 
            .B(n16225), .C(stm32_state[3]), .D(n8376), .Z(n12305));
    defparam i11487_4_lut.INIT = "0x777f";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[23]), .D0(n14818), .CI0(n14818), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[24]), .D1(n21170), 
            .CI1(n21170), .CO0(n21170), .CO1(n14820), .S0(n133_adj_2228[23]), 
            .S1(n133_adj_2228[24]));
    defparam stm32_counter_908_add_4_25.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[21]), .D0(n14816), .CI0(n14816), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[22]), .D1(n21167), 
            .CI1(n21167), .CO0(n21167), .CO1(n14818), .S0(n133_adj_2228[21]), 
            .S1(n133_adj_2228[22]));
    defparam stm32_counter_908_add_4_23.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[19]), .D0(n14814), .CI0(n14814), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[20]), .D1(n21164), 
            .CI1(n21164), .CO0(n21164), .CO1(n14816), .S0(n133_adj_2228[19]), 
            .S1(n133_adj_2228[20]));
    defparam stm32_counter_908_add_4_21.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(!(A (((D)+!C)+!B)))", lineinfo="@4(617[3],690[13])" *) LUT4 i1_4_lut_adj_32 (.A(n16946), 
            .B(first_packet), .C(n1218), .D(n8331), .Z(n8262));
    defparam i1_4_lut_adj_32.INIT = "0x55d5";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ first_packet_c (.D(n16079), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(first_packet));
    defparam first_packet_c.REGSET = "RESET";
    defparam first_packet_c.SRMODE = "ASYNC";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[7]), .D0(n14731), .CI0(n14731), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[8]), .D1(n21044), 
            .CI1(n21044), .CO0(n21044), .CO1(n14733), .S0(n133[7]), 
            .S1(n133[8]));
    defparam full_cycle_count_913_add_4_9.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@4(642[9],642[10])" *) LUT4 i1_4_lut_adj_33 (.A(stm32_state[1]), 
            .B(stm32_state[2]), .C(stm32_state[3]), .D(stm32_state[0]), 
            .Z(n8339));
    defparam i1_4_lut_adj_33.INIT = "0xfffb";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .C(n16225), .Z(n5375));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[17]), .D0(n14812), .CI0(n14812), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[18]), .D1(n21161), 
            .CI1(n21161), .CO0(n21161), .CO1(n14814), .S0(n133_adj_2228[17]), 
            .S1(n133_adj_2228[18]));
    defparam stm32_counter_908_add_4_19.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_19.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ rhd_done_config_c (.D(n7595), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_done_config));
    defparam rhd_done_config_c.REGSET = "RESET";
    defparam rhd_done_config_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ rgd_info_sig_blue (.D(RGB1_OUT_c_N_1993), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(RGB1_OUT_c));
    defparam rgd_info_sig_blue.REGSET = "SET";
    defparam rgd_info_sig_blue.SRMODE = "ASYNC";
    (* lut_function="(!(A ((D)+!B)+!A !(B (C+!(D))+!B (C))))" *) LUT4 i2_4_lut (.A(n8374), 
            .B(n1223[0]), .C(n4), .D(n8331), .Z(n6));
    defparam i2_4_lut.INIT = "0x50dc";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 i3_4_lut (.A(n8328), .B(n6), 
            .C(n8339), .D(n30), .Z(n20169));
    defparam i3_4_lut.INIT = "0xdfff";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i144 (.D(temp_buffer[144]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[144]));
    defparam int_STM32_TX_Byte_i0_i144.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[15]), .D0(n14810), .CI0(n14810), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[16]), .D1(n21158), 
            .CI1(n21158), .CO0(n21158), .CO1(n14812), .S0(n133_adj_2228[15]), 
            .S1(n133_adj_2228[16]));
    defparam stm32_counter_908_add_4_17.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_17.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i66 (.D(temp_buffer[66]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[66]));
    defparam int_STM32_TX_Byte_i0_i66.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_DV_c (.D(n16054), 
            .SP(n12099), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_RHD_TX_DV));
    defparam int_RHD_TX_DV_c.REGSET = "RESET";
    defparam int_RHD_TX_DV_c.SRMODE = "ASYNC";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[13]), .D0(n14808), .CI0(n14808), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[14]), .D1(n21155), 
            .CI1(n21155), .CO0(n21155), .CO1(n14810), .S0(n133_adj_2228[13]), 
            .S1(n133_adj_2228[14]));
    defparam stm32_counter_908_add_4_15.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[11]), .D0(n14806), .CI0(n14806), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[12]), .D1(n21152), 
            .CI1(n21152), .CO0(n21152), .CO1(n14808), .S0(n133_adj_2228[11]), 
            .S1(n133_adj_2228[12]));
    defparam stm32_counter_908_add_4_13.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[5]), .D0(n14729), .CI0(n14729), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[6]), .D1(n21041), 
            .CI1(n21041), .CO0(n21041), .CO1(n14731), .S0(n133[5]), 
            .S1(n133[6]));
    defparam full_cycle_count_913_add_4_7.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C))+!A (B (C+!(D)))))" *) LUT4 i11132_4_lut (.A(stm32_state[0]), 
            .B(stm32_state[2]), .C(stm32_state[3]), .D(stm32_state[1]), 
            .Z(n5066));
    defparam i11132_4_lut.INIT = "0x3531";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[3]), .D0(n14727), .CI0(n14727), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[4]), .D1(n21038), 
            .CI1(n21038), .CO0(n21038), .CO1(n14729), .S0(n133[3]), 
            .S1(n133[4]));
    defparam full_cycle_count_913_add_4_5.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[9]), .D0(n14804), .CI0(n14804), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[10]), .D1(n21149), 
            .CI1(n21149), .CO0(n21149), .CO1(n14806), .S0(n133_adj_2228[9]), 
            .S1(n133_adj_2228[10]));
    defparam stm32_counter_908_add_4_11.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_11.INIT1 = "0xc33c";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))", lineinfo="@4(585[3],692[11])" *) LUT4 i3585_4_lut (.A(stm32_state[1]), 
            .B(stm32_state[0]), .C(stm32_state[3]), .D(stm32_state[2]), 
            .Z(n4_adj_2058));
    defparam i3585_4_lut.INIT = "0xfbfe";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[1]), .D0(n14725), .CI0(n14725), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[2]), .D1(n21035), 
            .CI1(n21035), .CO0(n21035), .CO1(n14727), .S0(n133[1]), 
            .S1(n133[2]));
    defparam full_cycle_count_913_add_4_3.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i65 (.D(temp_buffer[65]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[65]));
    defparam int_STM32_TX_Byte_i0_i65.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(698[3],807[10])" *) LUT4 i1_2_lut (.A(int_RHD_TX_DV), 
            .B(int_RHD2132_SPI_CS_n), .Z(n16269));
    defparam i1_2_lut.INIT = "0x8888";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[7]), .D0(n14802), .CI0(n14802), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[8]), .D1(n21146), 
            .CI1(n21146), .CO0(n21146), .CO1(n14804), .S0(n133_adj_2228[7]), 
            .S1(n133_adj_2228[8]));
    defparam stm32_counter_908_add_4_9.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(full_cycle_count[0]), .D1(n20939), .CI1(n20939), .CO0(n20939), 
            .CO1(n14725), .S1(n133[0]));
    defparam full_cycle_count_913_add_4_1.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i4_4_lut (.A(int_FIFO_COUNT[0]), 
            .B(int_FIFO_COUNT[1]), .C(n162[0]), .D(NUM_DATA[0]), .Z(n4_adj_2062));
    defparam LessThan_11_i4_4_lut.INIT = "0x8ecf";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i141 (.D(temp_buffer[141]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[141]));
    defparam int_STM32_TX_Byte_i0_i141.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(stm32_counter[5]), .D0(n14800), .CI0(n14800), 
            .A1(GND_net), .B1(GND_net), .C1(stm32_counter[6]), .D1(n21143), 
            .CI1(n21143), .CO0(n21143), .CO1(n14802), .S0(n133_adj_2228[5]), 
            .S1(n133_adj_2228[6]));
    defparam stm32_counter_908_add_4_7.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i140 (.D(temp_buffer[140]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[140]));
    defparam int_STM32_TX_Byte_i0_i140.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))", lineinfo="@4(585[3],692[11])" *) LUT4 i2_2_lut (.A(stm32_state[2]), 
            .B(stm32_state[3]), .Z(n6_adj_2065));
    defparam i2_2_lut.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i139 (.D(temp_buffer[139]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[139]));
    defparam int_STM32_TX_Byte_i0_i139.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C))+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i3_3_lut (.A(stm32_state[3]), 
            .B(stm32_state[0]), .C(stm32_state[1]), .Z(n8));
    defparam i3_3_lut.INIT = "0x0202";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n29), .D0(n14798), .CI0(n14798), .A1(GND_net), 
            .B1(GND_net), .C1(n28), .D1(n21140), .CI1(n21140), .CO0(n21140), 
            .CO1(n14800), .S0(n133_adj_2228[3]), .S1(n133_adj_2228[4]));
    defparam stm32_counter_908_add_4_5.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n31), .D0(n14796), .CI0(n14796), .A1(GND_net), 
            .B1(GND_net), .C1(n30_adj_2068), .D1(n21137), .CI1(n21137), 
            .CO0(n21137), .CO1(n14798), .S0(n133_adj_2228[1]), .S1(n133_adj_2228[2]));
    defparam stm32_counter_908_add_4_3.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(654[23],654[36])" *) FA2 stm32_counter_908_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n32), .D1(n20948), .CI1(n20948), .CO0(n20948), .CO1(n14796), 
            .S1(n133_adj_2228[0]));
    defparam stm32_counter_908_add_4_1.INIT0 = "0xc33c";
    defparam stm32_counter_908_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C+!(D))))", lineinfo="@4(585[3],692[11])" *) LUT4 i1_4_lut_adj_34 (.A(int_STM32_TX_DV), 
            .B(stm32_state[1]), .C(n6_adj_2065), .D(n1844), .Z(n13));
    defparam i1_4_lut_adj_34.INIT = "0xa8aa";
    (* lut_function="(A (B+!((D)+!C))+!A (B))", lineinfo="@4(585[3],692[11])" *) LUT4 i1_4_lut_adj_35 (.A(n1844), 
            .B(n13), .C(n8), .D(stm32_state[2]), .Z(n16143));
    defparam i1_4_lut_adj_35.INIT = "0xccec";
    (* lut_function="(A (B+((D)+!C))+!A (B (C)+!B !(C)))" *) LUT4 i22_4_lut (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .D(stm32_state[3]), 
            .Z(n16946));
    defparam i22_4_lut.INIT = "0xebcb";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i64 (.D(temp_buffer[64]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[64]));
    defparam int_STM32_TX_Byte_i0_i64.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i63 (.D(temp_buffer[63]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[63]));
    defparam int_STM32_TX_Byte_i0_i63.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B (C+!(D)))))" *) LUT4 i1_4_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(n4_adj_2058), .D(n18), .Z(n16073));
    defparam i1_4_lut_4_lut.INIT = "0x1511";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))", lineinfo="@4(698[3],807[10])" *) LUT4 i6552_3_lut_3_lut (.A(RGB1_OUT_c), 
            .B(o_Controller_Mode_c_0), .C(o_Controller_Mode_c_1), .Z(RGB1_OUT_c_N_1993));
    defparam i6552_3_lut_3_lut.INIT = "0xb2b2";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_36 (.A(full_cycle_count[15]), 
            .B(full_cycle_count[23]), .Z(n18_adj_2071));
    defparam i1_2_lut_adj_36.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i13_4_lut (.A(full_cycle_count[25]), 
            .B(full_cycle_count[17]), .C(full_cycle_count[14]), .D(n18_adj_2071), 
            .Z(n30_adj_2072));
    defparam i13_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i11_4_lut (.A(full_cycle_count[20]), 
            .B(full_cycle_count[27]), .C(full_cycle_count[21]), .D(full_cycle_count[30]), 
            .Z(n28_adj_2073));
    defparam i11_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i12_4_lut (.A(full_cycle_count[18]), 
            .B(full_cycle_count[24]), .C(full_cycle_count[22]), .D(full_cycle_count[28]), 
            .Z(n29_adj_2074));
    defparam i12_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i138 (.D(temp_buffer[138]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[138]));
    defparam int_STM32_TX_Byte_i0_i138.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(full_cycle_count[16]), 
            .B(full_cycle_count[29]), .C(full_cycle_count[19]), .D(full_cycle_count[26]), 
            .Z(n27));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_37 (.A(full_cycle_count[0]), 
            .B(full_cycle_count[1]), .C(full_cycle_count[3]), .D(full_cycle_count[2]), 
            .Z(n15857));
    defparam i3_4_lut_adj_37.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut_adj_38 (.A(full_cycle_count[7]), 
            .B(n15857), .C(full_cycle_count[4]), .Z(n8_adj_2075));
    defparam i3_3_lut_adj_38.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut_adj_39 (.A(full_cycle_count[8]), 
            .B(full_cycle_count[9]), .Z(n6_adj_2076));
    defparam i2_2_lut_adj_39.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1_4_lut_adj_40 (.A(full_cycle_count[5]), 
            .B(full_cycle_count[10]), .C(n8_adj_2075), .D(full_cycle_count[6]), 
            .Z(n5_adj_2077));
    defparam i1_4_lut_adj_40.INIT = "0xccc8";
    (* lut_function="(!(A (B+(C+!(D)))+!A ((C+!(D))+!B)))" *) LUT4 i2_4_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(\rhd_state[0] ), .D(int_RHD_TX_Ready), 
            .Z(n16054));
    defparam i2_4_lut_4_lut.INIT = "0x0600";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut (.A(n27), .B(n29_adj_2074), 
            .C(n28_adj_2073), .D(n30_adj_2072), .Z(n15920));
    defparam i16_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut_adj_41 (.A(full_cycle_count[12]), 
            .B(n5_adj_2077), .C(full_cycle_count[11]), .D(n6_adj_2076), 
            .Z(n15889));
    defparam i2_4_lut_adj_41.INIT = "0xfefa";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i1305_4_lut (.A(n15889), 
            .B(full_cycle_count[31]), .C(n15920), .D(full_cycle_count[13]), 
            .Z(n7002));
    defparam i1305_4_lut.INIT = "0xcdcf";
    (* lut_function="(A ((C)+!B)+!A !(B))" *) LUT4 i1_3_lut (.A(n16233), .B(n1102), 
            .C(rhd_done_config), .Z(n8518));
    defparam i1_3_lut.INIT = "0xb3b3";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[31]), .D0(n14793), .CI0(n14793), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21134), .CI1(n21134), 
            .CO0(n21134), .S0(n133_adj_2229[31]));
    defparam rhd_index_909_add_4_33.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_33.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i62 (.D(temp_buffer[62]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[62]));
    defparam int_STM32_TX_Byte_i0_i62.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[29]), .D0(n14791), .CI0(n14791), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[30]), .D1(n21131), 
            .CI1(n21131), .CO0(n21131), .CO1(n14793), .S0(n133_adj_2229[29]), 
            .S1(n133_adj_2229[30]));
    defparam rhd_index_909_add_4_31.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_31.INIT1 = "0xc33c";
    (* lut_function="(A+!((C)+!B))", lineinfo="@4(698[3],807[10])" *) LUT4 i6513_2_lut_3_lut (.A(n7002), 
            .B(o_Controller_Mode_c_0), .C(o_Controller_Mode_c_1), .Z(n7214));
    defparam i6513_2_lut_3_lut.INIT = "0xaeae";
    (* lut_function="(!(A))" *) LUT4 i8_1_lut (.A(o_Controller_Mode_c_0), 
            .Z(n9505));
    defparam i8_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i137 (.D(temp_buffer[137]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[137]));
    defparam int_STM32_TX_Byte_i0_i137.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i61 (.D(temp_buffer[61]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[61]));
    defparam int_STM32_TX_Byte_i0_i61.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[27]), .D0(n14789), .CI0(n14789), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[28]), .D1(n21128), 
            .CI1(n21128), .CO0(n21128), .CO1(n14791), .S0(n133_adj_2229[27]), 
            .S1(n133_adj_2229[28]));
    defparam rhd_index_909_add_4_29.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[25]), .D0(n14787), .CI0(n14787), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[26]), .D1(n21125), 
            .CI1(n21125), .CO0(n21125), .CO1(n14789), .S0(n133_adj_2229[25]), 
            .S1(n133_adj_2229[26]));
    defparam rhd_index_909_add_4_27.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_27.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i136 (.D(temp_buffer[136]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[136]));
    defparam int_STM32_TX_Byte_i0_i136.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ rgd_info_sig_green (.D(n7214), 
            .SP(n8518), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(RGB0_OUT_c));
    defparam rgd_info_sig_green.REGSET = "SET";
    defparam rgd_info_sig_green.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i60 (.D(temp_buffer[60]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[60]));
    defparam int_STM32_TX_Byte_i0_i60.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i59 (.D(temp_buffer[59]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[59]));
    defparam int_STM32_TX_Byte_i0_i59.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i58 (.D(temp_buffer[58]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[58]));
    defparam int_STM32_TX_Byte_i0_i58.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i57 (.D(temp_buffer[57]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[57]));
    defparam int_STM32_TX_Byte_i0_i57.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[23]), .D0(n14785), .CI0(n14785), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[24]), .D1(n21122), 
            .CI1(n21122), .CO0(n21122), .CO1(n14787), .S0(n133_adj_2229[23]), 
            .S1(n133_adj_2229[24]));
    defparam rhd_index_909_add_4_25.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_25.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[21]), .D0(n14783), .CI0(n14783), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[22]), .D1(n21119), 
            .CI1(n21119), .CO0(n21119), .CO1(n14785), .S0(n133_adj_2229[21]), 
            .S1(n133_adj_2229[22]));
    defparam rhd_index_909_add_4_23.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_23.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6670_2_lut (.A(NUM_DATA[1]), 
            .B(o_reset_c), .Z(NUM_DATA[1]));
    defparam i6670_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i56 (.D(temp_buffer[56]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[56]));
    defparam int_STM32_TX_Byte_i0_i56.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i55 (.D(temp_buffer[55]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[55]));
    defparam int_STM32_TX_Byte_i0_i55.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i54 (.D(temp_buffer[54]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[54]));
    defparam int_STM32_TX_Byte_i0_i54.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[19]), .D0(n14781), .CI0(n14781), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[20]), .D1(n21116), 
            .CI1(n21116), .CO0(n21116), .CO1(n14783), .S0(n133_adj_2229[19]), 
            .S1(n133_adj_2229[20]));
    defparam rhd_index_909_add_4_21.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_21.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i53 (.D(temp_buffer[53]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[53]));
    defparam int_STM32_TX_Byte_i0_i53.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[17]), .D0(n14779), .CI0(n14779), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[18]), .D1(n21113), 
            .CI1(n21113), .CO0(n21113), .CO1(n14781), .S0(n133_adj_2229[17]), 
            .S1(n133_adj_2229[18]));
    defparam rhd_index_909_add_4_19.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[15]), .D0(n14777), .CI0(n14777), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[16]), .D1(n21110), 
            .CI1(n21110), .CO0(n21110), .CO1(n14779), .S0(n133_adj_2229[15]), 
            .S1(n133_adj_2229[16]));
    defparam rhd_index_909_add_4_17.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_17.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i52 (.D(temp_buffer[52]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[52]));
    defparam int_STM32_TX_Byte_i0_i52.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i51 (.D(temp_buffer[51]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[51]));
    defparam int_STM32_TX_Byte_i0_i51.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6669_2_lut (.A(NUM_DATA[2]), 
            .B(o_reset_c), .Z(NUM_DATA[2]));
    defparam i6669_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i135 (.D(temp_buffer[135]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[135]));
    defparam int_STM32_TX_Byte_i0_i135.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i50 (.D(temp_buffer[50]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[50]));
    defparam int_STM32_TX_Byte_i0_i50.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i49 (.D(temp_buffer[49]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[49]));
    defparam int_STM32_TX_Byte_i0_i49.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i48 (.D(temp_buffer[48]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[48]));
    defparam int_STM32_TX_Byte_i0_i48.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_31 (.A0(GND_net), 
            .B0(NUM_DATA[30]), .C0(GND_net), .D0(n14636), .CI0(n14636), 
            .A1(GND_net), .B1(NUM_DATA[31]), .C1(GND_net), .D1(n20894), 
            .CI1(n20894), .CO0(n20894), .S0(n61), .S1(n162[30]));
    defparam add_904_add_5_31.INIT0 = "0xc33c";
    defparam add_904_add_5_31.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i47 (.D(temp_buffer[47]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[47]));
    defparam int_STM32_TX_Byte_i0_i47.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6668_2_lut (.A(NUM_DATA[3]), 
            .B(o_reset_c), .Z(NUM_DATA[3]));
    defparam i6668_2_lut.INIT = "0x2222";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_29 (.A0(GND_net), 
            .B0(NUM_DATA[28]), .C0(GND_net), .D0(n14634), .CI0(n14634), 
            .A1(GND_net), .B1(NUM_DATA[29]), .C1(GND_net), .D1(n20885), 
            .CI1(n20885), .CO0(n20885), .CO1(n14636), .S0(n57), .S1(n59));
    defparam add_904_add_5_29.INIT0 = "0xc33c";
    defparam add_904_add_5_29.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i46 (.D(temp_buffer[46]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[46]));
    defparam int_STM32_TX_Byte_i0_i46.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i45 (.D(temp_buffer[45]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[45]));
    defparam int_STM32_TX_Byte_i0_i45.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6667_2_lut (.A(NUM_DATA[4]), 
            .B(o_reset_c), .Z(NUM_DATA[4]));
    defparam i6667_2_lut.INIT = "0x2222";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[13]), .D0(n14775), .CI0(n14775), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[14]), .D1(n21107), 
            .CI1(n21107), .CO0(n21107), .CO1(n14777), .S0(n133_adj_2229[13]), 
            .S1(n133_adj_2229[14]));
    defparam rhd_index_909_add_4_15.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_15.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i44 (.D(temp_buffer[44]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[44]));
    defparam int_STM32_TX_Byte_i0_i44.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_19 (.A0(GND_net), 
            .B0(NUM_DATA[18]), .C0(GND_net), .D0(n14624), .CI0(n14624), 
            .A1(GND_net), .B1(NUM_DATA[19]), .C1(GND_net), .D1(n20840), 
            .CI1(n20840), .CO0(n20840), .CO1(n14626), .S0(n37), .S1(n39));
    defparam add_904_add_5_19.INIT0 = "0xc33c";
    defparam add_904_add_5_19.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i43 (.D(temp_buffer[43]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[43]));
    defparam int_STM32_TX_Byte_i0_i43.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i42 (.D(temp_buffer[42]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[42]));
    defparam int_STM32_TX_Byte_i0_i42.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_9 (.A0(GND_net), 
            .B0(NUM_DATA[8]), .C0(GND_net), .D0(n14614), .CI0(n14614), 
            .A1(GND_net), .B1(NUM_DATA[9]), .C1(GND_net), .D1(n20795), 
            .CI1(n20795), .CO0(n20795), .CO1(n14616), .S0(n17), .S1(n19));
    defparam add_904_add_5_9.INIT0 = "0xc33c";
    defparam add_904_add_5_9.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i41 (.D(temp_buffer[41]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[41]));
    defparam int_STM32_TX_Byte_i0_i41.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i40 (.D(temp_buffer[40]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[40]));
    defparam int_STM32_TX_Byte_i0_i40.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[11]), .D0(n14773), .CI0(n14773), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[12]), .D1(n21104), 
            .CI1(n21104), .CO0(n21104), .CO1(n14775), .S0(n133_adj_2229[11]), 
            .S1(n133_adj_2229[12]));
    defparam rhd_index_909_add_4_13.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i39 (.D(temp_buffer[39]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[39]));
    defparam int_STM32_TX_Byte_i0_i39.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i38 (.D(temp_buffer[38]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[38]));
    defparam int_STM32_TX_Byte_i0_i38.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i37 (.D(temp_buffer[37]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[37]));
    defparam int_STM32_TX_Byte_i0_i37.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i134 (.D(temp_buffer[134]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[134]));
    defparam int_STM32_TX_Byte_i0_i134.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i36 (.D(temp_buffer[36]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[36]));
    defparam int_STM32_TX_Byte_i0_i36.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ stm32_state_i0_i0 (.D(n20169), 
            .SP(n8533), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_state[0]));
    defparam stm32_state_i0_i0.REGSET = "RESET";
    defparam stm32_state_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@4(585[3],692[11])" *) LUT4 i6666_2_lut (.A(NUM_DATA[5]), 
            .B(o_reset_c), .Z(NUM_DATA[5]));
    defparam i6666_2_lut.INIT = "0xeeee";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_Byte__i1 (.D(rhd_index[0]), 
            .SP(n5377), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[8]));
    defparam int_RHD_TX_Byte__i1.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i1.SRMODE = "ASYNC";
    (* lut_function="(A+!(B+(C)))", lineinfo="@4(585[3],692[11])" *) LUT4 i6523_2_lut_3_lut (.A(init_FIFO_Read), 
            .B(o_Controller_Mode_c_0), .C(o_Controller_Mode_c_1), .Z(n9223));
    defparam i6523_2_lut_3_lut.INIT = "0xabab";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6665_2_lut (.A(NUM_DATA[6]), 
            .B(o_reset_c), .Z(NUM_DATA[6]));
    defparam i6665_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i133 (.D(temp_buffer[133]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[133]));
    defparam int_STM32_TX_Byte_i0_i133.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ rhd_state_i0_i0 (.D(n4_adj_2103), 
            .SP(n1844), .CK(pll_clk_int), .SR(o_reset_c), .Q(\rhd_state[0] ));
    defparam rhd_state_i0_i0.REGSET = "RESET";
    defparam rhd_state_i0_i0.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_7 (.A0(GND_net), 
            .B0(NUM_DATA[6]), .C0(GND_net), .D0(n14612), .CI0(n14612), 
            .A1(GND_net), .B1(NUM_DATA[7]), .C1(GND_net), .D1(n20786), 
            .CI1(n20786), .CO0(n20786), .CO1(n14614), .S0(n162[5]), 
            .S1(n162[6]));
    defparam add_904_add_5_7.INIT0 = "0xc33c";
    defparam add_904_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[9]), .D0(n14771), .CI0(n14771), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[10]), .D1(n21101), 
            .CI1(n21101), .CO0(n21101), .CO1(n14773), .S0(n133_adj_2229[9]), 
            .S1(n133_adj_2229[10]));
    defparam rhd_index_909_add_4_11.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i132 (.D(temp_buffer[132]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[132]));
    defparam int_STM32_TX_Byte_i0_i132.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[7]), .D0(n14769), .CI0(n14769), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[8]), .D1(n21098), 
            .CI1(n21098), .CO0(n21098), .CO1(n14771), .S0(n133_adj_2229[7]), 
            .S1(n133_adj_2229[8]));
    defparam rhd_index_909_add_4_9.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[5]), .D0(n14767), .CI0(n14767), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[6]), .D1(n21095), 
            .CI1(n21095), .CO0(n21095), .CO1(n14769), .S0(n133_adj_2229[5]), 
            .S1(n133_adj_2229[6]));
    defparam rhd_index_909_add_4_7.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_7.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i131 (.D(temp_buffer[131]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[131]));
    defparam int_STM32_TX_Byte_i0_i131.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i130 (.D(temp_buffer[130]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[130]));
    defparam int_STM32_TX_Byte_i0_i130.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[3]), .D0(n14765), .CI0(n14765), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[4]), .D1(n21092), 
            .CI1(n21092), .CO0(n21092), .CO1(n14767), .S0(n133_adj_2229[3]), 
            .S1(n133_adj_2229[4]));
    defparam rhd_index_909_add_4_5.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 i1_2_lut_4_lut (.A(stm32_state[3]), 
            .B(stm32_state[2]), .C(stm32_state[1]), .D(stm32_state[0]), 
            .Z(n30));
    defparam i1_2_lut_4_lut.INIT = "0xffef";
    (* lut_function="(!(A (B)+!A (B+!(C (D)))))" *) LUT4 i1_4_lut_4_lut_adj_42 (.A(n1531[0]), 
            .B(int_STM32_TX_DV), .C(n1563), .D(n8299), .Z(n4));
    defparam i1_4_lut_4_lut_adj_42.INIT = "0x3222";
    (* lut_function="((B+((D)+!C))+!A)", lineinfo="@4(680[9],680[11])" *) LUT4 i1_2_lut_4_lut_adj_43 (.A(stm32_state[3]), 
            .B(stm32_state[2]), .C(stm32_state[1]), .D(stm32_state[0]), 
            .Z(n8374));
    defparam i1_2_lut_4_lut_adj_43.INIT = "0xffdf";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6664_2_lut (.A(NUM_DATA[7]), 
            .B(o_reset_c), .Z(NUM_DATA[7]));
    defparam i6664_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+!(D))))", lineinfo="@4(670[9],670[10])" *) LUT4 i1_2_lut_4_lut_adj_44 (.A(stm32_state[0]), 
            .B(stm32_state[2]), .C(stm32_state[1]), .D(stm32_state[3]), 
            .Z(n8328));
    defparam i1_2_lut_4_lut_adj_44.INIT = "0xfeff";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6663_2_lut (.A(NUM_DATA[8]), 
            .B(o_reset_c), .Z(NUM_DATA[8]));
    defparam i6663_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i129 (.D(temp_buffer[129]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[129]));
    defparam int_STM32_TX_Byte_i0_i129.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(rhd_index[13]), 
            .B(rhd_index[29]), .C(rhd_index[22]), .D(rhd_index[27]), .Z(n42));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut (.A(rhd_index[15]), 
            .B(rhd_index[7]), .C(rhd_index[30]), .D(rhd_index[9]), .Z(n40));
    defparam i15_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6662_2_lut (.A(NUM_DATA[9]), 
            .B(o_reset_c), .Z(NUM_DATA[9]));
    defparam i6662_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut_adj_45 (.A(rhd_index[28]), 
            .B(rhd_index[20]), .C(rhd_index[6]), .D(rhd_index[19]), .Z(n41));
    defparam i16_4_lut_adj_45.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut (.A(rhd_index[11]), 
            .B(rhd_index[8]), .C(rhd_index[26]), .D(rhd_index[10]), .Z(n39_adj_2110));
    defparam i14_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i13_3_lut (.A(rhd_index[21]), .B(rhd_index[12]), 
            .C(rhd_index[24]), .Z(n38));
    defparam i13_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(rhd_index[16]), 
            .B(rhd_index[17]), .C(rhd_index[18]), .D(rhd_index[23]), .Z(n43));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(n39_adj_2110), 
            .B(n41), .C(n40), .D(n42), .Z(n48));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_46 (.A(rhd_index[5]), 
            .B(rhd_index[4]), .C(n181), .D(rhd_index[0]), .Z(n15855));
    defparam i3_4_lut_adj_46.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i22_4_lut_adj_47 (.A(n43), .B(rhd_index[25]), 
            .C(n38), .D(rhd_index[14]), .Z(n47));
    defparam i22_4_lut_adj_47.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i1299_4_lut (.A(n47), 
            .B(rhd_index[31]), .C(n15855), .D(n48), .Z(n6946));
    defparam i1299_4_lut.INIT = "0xcccd";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_48 (.A(int_RHD_TX_Ready), 
            .B(n6946), .Z(n105));
    defparam i1_2_lut_adj_48.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A (B (C+(D)))))" *) LUT4 i11484_4_lut (.A(data_array_send_count[2]), 
            .B(data_array_send_count[3]), .C(data_array_send_count[0]), 
            .D(data_array_send_count[1]), .Z(n12253));
    defparam i11484_4_lut.INIT = "0x3337";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1_3_lut_adj_49 (.A(n12253), 
            .B(rhd_done_config), .C(n16233), .Z(n7595));
    defparam i1_3_lut_adj_49.INIT = "0xdcdc";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i2_3_lut_4_lut (.A(\rhd_state[0] ), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(\rhd_state[1] ), 
            .Z(n5377));
    defparam i2_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A (B+!((D)+!C))+!A (B))", lineinfo="@4(585[3],692[11])" *) LUT4 i1_4_lut_adj_50 (.A(n1215), 
            .B(first_packet), .C(n1844), .D(n8331), .Z(n16079));
    defparam i1_4_lut_adj_50.INIT = "0xccec";
    (* lut_function="(!((B)+!A))" *) LUT4 i3_2_lut (.A(o_Controller_Mode_c_1), 
            .B(o_Controller_Mode_c_0), .Z(n1844));
    defparam i3_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i4_4_lut (.A(int_FIFO_COUNT[0]), 
            .B(int_FIFO_COUNT[1]), .C(NUM_DATA[1]), .D(NUM_DATA[0]), .Z(n4_adj_2111));
    defparam LessThan_14_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i6_3_lut (.A(n4_adj_2111), 
            .B(int_FIFO_COUNT[2]), .C(NUM_DATA[2]), .Z(n6_adj_2112));
    defparam LessThan_14_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i8_3_lut (.A(n6_adj_2112), 
            .B(int_FIFO_COUNT[3]), .C(NUM_DATA[3]), .Z(n8_adj_2113));
    defparam LessThan_14_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i10_3_lut (.A(n8_adj_2113), 
            .B(int_FIFO_COUNT[4]), .C(NUM_DATA[4]), .Z(n10));
    defparam LessThan_14_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i12_3_lut (.A(n10), 
            .B(int_FIFO_COUNT[5]), .C(NUM_DATA[5]), .Z(n12));
    defparam LessThan_14_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i14_3_lut (.A(n12), 
            .B(int_FIFO_COUNT[6]), .C(NUM_DATA[6]), .Z(n14));
    defparam LessThan_14_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(628[9],628[57])" *) LUT4 LessThan_14_i16_3_lut (.A(n14), 
            .B(int_FIFO_COUNT[7]), .C(NUM_DATA[7]), .Z(n16));
    defparam LessThan_14_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10459_4_lut (.A(NUM_DATA[21]), 
            .B(NUM_DATA[24]), .C(NUM_DATA[23]), .D(NUM_DATA[27]), .Z(n16890));
    defparam i10459_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10455_4_lut (.A(NUM_DATA[15]), 
            .B(NUM_DATA[25]), .C(NUM_DATA[16]), .D(NUM_DATA[29]), .Z(n16886));
    defparam i10455_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10457_4_lut (.A(NUM_DATA[8]), 
            .B(NUM_DATA[12]), .C(NUM_DATA[11]), .D(NUM_DATA[14]), .Z(n16888));
    defparam i10457_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i13_4_lut_adj_51 (.A(n16), 
            .B(NUM_DATA[9]), .C(NUM_DATA[17]), .D(NUM_DATA[13]), .Z(n37_adj_2114));
    defparam i13_4_lut_adj_51.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10463_4_lut (.A(NUM_DATA[20]), 
            .B(NUM_DATA[26]), .C(NUM_DATA[22]), .D(NUM_DATA[18]), .Z(n16894));
    defparam i10463_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i22_4_lut_adj_52 (.A(n37_adj_2114), 
            .B(n16888), .C(n16886), .D(n16890), .Z(n46));
    defparam i22_4_lut_adj_52.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10461_4_lut (.A(NUM_DATA[28]), 
            .B(NUM_DATA[10]), .C(NUM_DATA[30]), .D(NUM_DATA[19]), .Z(n16892));
    defparam i10461_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6661_2_lut (.A(NUM_DATA[10]), 
            .B(o_reset_c), .Z(NUM_DATA[10]));
    defparam i6661_2_lut.INIT = "0x2222";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i1933_4_lut (.A(n16892), 
            .B(NUM_DATA[31]), .C(n46), .D(n16894), .Z(n1218));
    defparam i1933_4_lut.INIT = "0xccdc";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i6_3_lut (.A(n4_adj_2062), 
            .B(int_FIFO_COUNT[2]), .C(n162[1]), .Z(n6_adj_2116));
    defparam LessThan_11_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i8_3_lut (.A(n6_adj_2116), 
            .B(int_FIFO_COUNT[3]), .C(n162[2]), .Z(n8_adj_2118));
    defparam LessThan_11_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i10_3_lut (.A(n8_adj_2118), 
            .B(int_FIFO_COUNT[4]), .C(n162[3]), .Z(n10_adj_2120));
    defparam LessThan_11_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i12_3_lut (.A(n10_adj_2120), 
            .B(int_FIFO_COUNT[5]), .C(n162[4]), .Z(n12_adj_2122));
    defparam LessThan_11_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6660_2_lut (.A(NUM_DATA[11]), 
            .B(o_reset_c), .Z(NUM_DATA[11]));
    defparam i6660_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i14_3_lut (.A(n12_adj_2122), 
            .B(int_FIFO_COUNT[6]), .C(n162[5]), .Z(n14_adj_2123));
    defparam LessThan_11_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))", lineinfo="@4(620[9],620[63])" *) LUT4 LessThan_11_i16_3_lut (.A(n14_adj_2123), 
            .B(int_FIFO_COUNT[7]), .C(n162[6]), .Z(n16_adj_2124));
    defparam LessThan_11_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10481_4_lut (.A(n43_adj_2125), 
            .B(n49), .C(n47_adj_2126), .D(n55), .Z(n16912));
    defparam i10481_4_lut.INIT = "0xfffe";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i0 (.D(n167_adj_2231[0]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[0]));
    defparam full_cycle_count_913__i0.REGSET = "RESET";
    defparam full_cycle_count_913__i0.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10477_4_lut (.A(n31_adj_2127), 
            .B(n51), .C(n33), .D(n59), .Z(n16908));
    defparam i10477_4_lut.INIT = "0xfffe";
    (* syn_use_carry_chain=1, lineinfo="@4(775[36],775[57])" *) FD1P3XZ data_array_send_count_910_911__i1 (.D(n21_2[0]), 
            .SP(n5373), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(data_array_send_count[0]));
    defparam data_array_send_count_910_911__i1.REGSET = "RESET";
    defparam data_array_send_count_910_911__i1.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10479_4_lut (.A(n17), .B(n25), 
            .C(n23), .D(n29_adj_2128), .Z(n16910));
    defparam i10479_4_lut.INIT = "0xfffe";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i0 (.D(n167_adj_2230[0]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[0]));
    defparam rhd_index_909__i0.REGSET = "RESET";
    defparam rhd_index_909__i0.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i1 (.D(n167[0]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(n32));
    defparam stm32_counter_908__i1.REGSET = "RESET";
    defparam stm32_counter_908__i1.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i13_4_lut_adj_53 (.A(n16_adj_2124), 
            .B(n19), .C(n35), .D(n27_adj_2131), .Z(n37_adj_2132));
    defparam i13_4_lut_adj_53.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10485_4_lut (.A(n41_adj_2133), 
            .B(n53), .C(n45), .D(n37), .Z(n16916));
    defparam i10485_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i511 (.D(temp_buffer[495]), 
            .SP(n8503), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(temp_buffer[511]));
    defparam temp_buffer_i0_i511.REGSET = "RESET";
    defparam temp_buffer_i0_i511.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i22_4_lut_adj_54 (.A(n37_adj_2132), 
            .B(n16910), .C(n16908), .D(n16912), .Z(n46_adj_2134));
    defparam i22_4_lut_adj_54.INIT = "0x0002";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10483_4_lut (.A(n57), .B(n21), 
            .C(n61), .D(n39), .Z(n16914));
    defparam i10483_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!((D)+!C)))" *) LUT4 i1932_4_lut (.A(n16914), 
            .B(n162[30]), .C(n46_adj_2134), .D(n16916), .Z(n1215));
    defparam i1932_4_lut.INIT = "0xccdc";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(619[5],634[12])" *) LUT4 mux_17_i1_3_lut (.A(n1215), 
            .B(n1218), .C(first_packet), .Z(n1223[0]));
    defparam mux_17_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_55 (.A(stm32_state[1]), 
            .B(n1223[0]), .C(stm32_state[3]), .Z(n15));
    defparam i1_3_lut_adj_55.INIT = "0xfefe";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i11131_3_lut (.A(stm32_state[0]), 
            .B(stm32_state[1]), .C(stm32_state[2]), .Z(n12_adj_2135));
    defparam i11131_3_lut.INIT = "0x3a3a";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_56 (.A(stm32_state[3]), 
            .B(n5066), .C(n12_adj_2135), .D(n15), .Z(n18));
    defparam i1_4_lut_adj_56.INIT = "0xdc50";
    (* lut_function="(A (B (C)))", lineinfo="@4(617[3],690[13])" *) LUT4 i11119_3_lut (.A(stm32_state[0]), 
            .B(n1228), .C(stm32_state[2]), .Z(n17708));
    defparam i11119_3_lut.INIT = "0x8080";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (B (C)+!B (C+(D)))))", lineinfo="@4(617[3],690[13])" *) LUT4 mux_671_i1_4_lut (.A(stm32_state[1]), 
            .B(n17708), .C(stm32_state[3]), .D(n12_adj_2135), .Z(n5020[0]));
    defparam mux_671_i1_4_lut.INIT = "0x0c05";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_17 (.A0(GND_net), 
            .B0(NUM_DATA[16]), .C0(GND_net), .D0(n14622), .CI0(n14622), 
            .A1(GND_net), .B1(NUM_DATA[17]), .C1(GND_net), .D1(n20831), 
            .CI1(n20831), .CO0(n20831), .CO1(n14624), .S0(n33), .S1(n35));
    defparam add_904_add_5_17.INIT0 = "0xc33c";
    defparam add_904_add_5_17.INIT1 = "0xc33c";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_5 (.A0(GND_net), 
            .B0(NUM_DATA[4]), .C0(GND_net), .D0(n14610), .CI0(n14610), 
            .A1(GND_net), .B1(NUM_DATA[5]), .C1(GND_net), .D1(n20777), 
            .CI1(n20777), .CO0(n20777), .CO1(n14612), .S0(n162[3]), 
            .S1(n162[4]));
    defparam add_904_add_5_5.INIT0 = "0xc33c";
    defparam add_904_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C+(D))+!B)+!A (B ((D)+!C)+!B !(C))))", lineinfo="@4(617[3],690[13])" *) LUT4 i1_3_lut_4_lut (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[3]), .D(stm32_state[0]), 
            .Z(n16145));
    defparam i1_3_lut_4_lut.INIT = "0x1058";
    (* lut_function="(!(A+!(B (C (D)))))", lineinfo="@4(766[22],766[31])" *) LUT4 i1_2_lut_4_lut_adj_57 (.A(rhd_index[0]), 
            .B(rhd_index[3]), .C(rhd_index[2]), .D(rhd_index[1]), .Z(n15_adj_2136));
    defparam i1_2_lut_4_lut_adj_57.INIT = "0x4000";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_15 (.A0(GND_net), 
            .B0(NUM_DATA[14]), .C0(GND_net), .D0(n14620), .CI0(n14620), 
            .A1(GND_net), .B1(NUM_DATA[15]), .C1(GND_net), .D1(n20822), 
            .CI1(n20822), .CO0(n20822), .CO1(n14622), .S0(n29_adj_2128), 
            .S1(n31_adj_2127));
    defparam add_904_add_5_15.INIT0 = "0xc33c";
    defparam add_904_add_5_15.INIT1 = "0xc33c";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_3 (.A0(GND_net), 
            .B0(NUM_DATA[2]), .C0(GND_net), .D0(n14608), .CI0(n14608), 
            .A1(GND_net), .B1(NUM_DATA[3]), .C1(GND_net), .D1(n20768), 
            .CI1(n20768), .CO0(n20768), .CO1(n14610), .S0(n162[1]), 
            .S1(n162[2]));
    defparam add_904_add_5_3.INIT0 = "0xc33c";
    defparam add_904_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(rhd_index[1]), .D0(n14763), .CI0(n14763), 
            .A1(GND_net), .B1(GND_net), .C1(rhd_index[2]), .D1(n21089), 
            .CI1(n21089), .CO0(n21089), .CO1(n14765), .S0(n133_adj_2229[1]), 
            .S1(n133_adj_2229[2]));
    defparam rhd_index_909_add_4_3.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@4(766[22],766[31])" *) FA2 rhd_index_909_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(rhd_index[0]), .D1(n20945), .CI1(n20945), .CO0(n20945), 
            .CO1(n14763), .S1(n133_adj_2229[0]));
    defparam rhd_index_909_add_4_1.INIT0 = "0xc33c";
    defparam rhd_index_909_add_4_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i510 (.D(temp_buffer[494]), 
            .SP(n8503), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(temp_buffer[510]));
    defparam temp_buffer_i0_i510.REGSET = "RESET";
    defparam temp_buffer_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i509 (.D(temp_buffer[493]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[509]));
    defparam temp_buffer_i0_i509.REGSET = "RESET";
    defparam temp_buffer_i0_i509.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6659_2_lut (.A(NUM_DATA[12]), 
            .B(o_reset_c), .Z(NUM_DATA[12]));
    defparam i6659_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i508 (.D(temp_buffer[492]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[508]));
    defparam temp_buffer_i0_i508.REGSET = "RESET";
    defparam temp_buffer_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i507 (.D(temp_buffer[491]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[507]));
    defparam temp_buffer_i0_i507.REGSET = "RESET";
    defparam temp_buffer_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i506 (.D(temp_buffer[490]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[506]));
    defparam temp_buffer_i0_i506.REGSET = "RESET";
    defparam temp_buffer_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i505 (.D(temp_buffer[489]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[505]));
    defparam temp_buffer_i0_i505.REGSET = "RESET";
    defparam temp_buffer_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i504 (.D(temp_buffer[488]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[504]));
    defparam temp_buffer_i0_i504.REGSET = "RESET";
    defparam temp_buffer_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i503 (.D(temp_buffer[487]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[503]));
    defparam temp_buffer_i0_i503.REGSET = "RESET";
    defparam temp_buffer_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i502 (.D(temp_buffer[486]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[502]));
    defparam temp_buffer_i0_i502.REGSET = "RESET";
    defparam temp_buffer_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i501 (.D(temp_buffer[485]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[501]));
    defparam temp_buffer_i0_i501.REGSET = "RESET";
    defparam temp_buffer_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i500 (.D(temp_buffer[484]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[500]));
    defparam temp_buffer_i0_i500.REGSET = "RESET";
    defparam temp_buffer_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i499 (.D(temp_buffer[483]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[499]));
    defparam temp_buffer_i0_i499.REGSET = "RESET";
    defparam temp_buffer_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i498 (.D(temp_buffer[482]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[498]));
    defparam temp_buffer_i0_i498.REGSET = "RESET";
    defparam temp_buffer_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i497 (.D(temp_buffer[481]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[497]));
    defparam temp_buffer_i0_i497.REGSET = "RESET";
    defparam temp_buffer_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i496 (.D(temp_buffer[480]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[496]));
    defparam temp_buffer_i0_i496.REGSET = "RESET";
    defparam temp_buffer_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i495 (.D(temp_buffer[479]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[495]));
    defparam temp_buffer_i0_i495.REGSET = "RESET";
    defparam temp_buffer_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i494 (.D(temp_buffer[478]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[494]));
    defparam temp_buffer_i0_i494.REGSET = "RESET";
    defparam temp_buffer_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i493 (.D(temp_buffer[477]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[493]));
    defparam temp_buffer_i0_i493.REGSET = "RESET";
    defparam temp_buffer_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i492 (.D(temp_buffer[476]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[492]));
    defparam temp_buffer_i0_i492.REGSET = "RESET";
    defparam temp_buffer_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i491 (.D(temp_buffer[475]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[491]));
    defparam temp_buffer_i0_i491.REGSET = "RESET";
    defparam temp_buffer_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i490 (.D(temp_buffer[474]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[490]));
    defparam temp_buffer_i0_i490.REGSET = "RESET";
    defparam temp_buffer_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i489 (.D(temp_buffer[473]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[489]));
    defparam temp_buffer_i0_i489.REGSET = "RESET";
    defparam temp_buffer_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i488 (.D(temp_buffer[472]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[488]));
    defparam temp_buffer_i0_i488.REGSET = "RESET";
    defparam temp_buffer_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i487 (.D(temp_buffer[471]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[487]));
    defparam temp_buffer_i0_i487.REGSET = "RESET";
    defparam temp_buffer_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i486 (.D(temp_buffer[470]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[486]));
    defparam temp_buffer_i0_i486.REGSET = "RESET";
    defparam temp_buffer_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i485 (.D(temp_buffer[469]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[485]));
    defparam temp_buffer_i0_i485.REGSET = "RESET";
    defparam temp_buffer_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i484 (.D(temp_buffer[468]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[484]));
    defparam temp_buffer_i0_i484.REGSET = "RESET";
    defparam temp_buffer_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i483 (.D(temp_buffer[467]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[483]));
    defparam temp_buffer_i0_i483.REGSET = "RESET";
    defparam temp_buffer_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i482 (.D(temp_buffer[466]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[482]));
    defparam temp_buffer_i0_i482.REGSET = "RESET";
    defparam temp_buffer_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i481 (.D(temp_buffer[465]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[481]));
    defparam temp_buffer_i0_i481.REGSET = "RESET";
    defparam temp_buffer_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i480 (.D(temp_buffer[464]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[480]));
    defparam temp_buffer_i0_i480.REGSET = "RESET";
    defparam temp_buffer_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i479 (.D(temp_buffer[463]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[479]));
    defparam temp_buffer_i0_i479.REGSET = "RESET";
    defparam temp_buffer_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i478 (.D(temp_buffer[462]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[478]));
    defparam temp_buffer_i0_i478.REGSET = "RESET";
    defparam temp_buffer_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i477 (.D(temp_buffer[461]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[477]));
    defparam temp_buffer_i0_i477.REGSET = "RESET";
    defparam temp_buffer_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i476 (.D(temp_buffer[460]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[476]));
    defparam temp_buffer_i0_i476.REGSET = "RESET";
    defparam temp_buffer_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i475 (.D(temp_buffer[459]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[475]));
    defparam temp_buffer_i0_i475.REGSET = "RESET";
    defparam temp_buffer_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i474 (.D(temp_buffer[458]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[474]));
    defparam temp_buffer_i0_i474.REGSET = "RESET";
    defparam temp_buffer_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i473 (.D(temp_buffer[457]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[473]));
    defparam temp_buffer_i0_i473.REGSET = "RESET";
    defparam temp_buffer_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i472 (.D(temp_buffer[456]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[472]));
    defparam temp_buffer_i0_i472.REGSET = "RESET";
    defparam temp_buffer_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i471 (.D(temp_buffer[455]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[471]));
    defparam temp_buffer_i0_i471.REGSET = "RESET";
    defparam temp_buffer_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i470 (.D(temp_buffer[454]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[470]));
    defparam temp_buffer_i0_i470.REGSET = "RESET";
    defparam temp_buffer_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i469 (.D(temp_buffer[453]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[469]));
    defparam temp_buffer_i0_i469.REGSET = "RESET";
    defparam temp_buffer_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i468 (.D(temp_buffer[452]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[468]));
    defparam temp_buffer_i0_i468.REGSET = "RESET";
    defparam temp_buffer_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i467 (.D(temp_buffer[451]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[467]));
    defparam temp_buffer_i0_i467.REGSET = "RESET";
    defparam temp_buffer_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i466 (.D(temp_buffer[450]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[466]));
    defparam temp_buffer_i0_i466.REGSET = "RESET";
    defparam temp_buffer_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i465 (.D(temp_buffer[449]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[465]));
    defparam temp_buffer_i0_i465.REGSET = "RESET";
    defparam temp_buffer_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i464 (.D(temp_buffer[448]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[464]));
    defparam temp_buffer_i0_i464.REGSET = "RESET";
    defparam temp_buffer_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i463 (.D(temp_buffer[447]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[463]));
    defparam temp_buffer_i0_i463.REGSET = "RESET";
    defparam temp_buffer_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i462 (.D(temp_buffer[446]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[462]));
    defparam temp_buffer_i0_i462.REGSET = "RESET";
    defparam temp_buffer_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i461 (.D(temp_buffer[445]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[461]));
    defparam temp_buffer_i0_i461.REGSET = "RESET";
    defparam temp_buffer_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i460 (.D(temp_buffer[444]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[460]));
    defparam temp_buffer_i0_i460.REGSET = "RESET";
    defparam temp_buffer_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i459 (.D(temp_buffer[443]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[459]));
    defparam temp_buffer_i0_i459.REGSET = "RESET";
    defparam temp_buffer_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i458 (.D(temp_buffer[442]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[458]));
    defparam temp_buffer_i0_i458.REGSET = "RESET";
    defparam temp_buffer_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i457 (.D(temp_buffer[441]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[457]));
    defparam temp_buffer_i0_i457.REGSET = "RESET";
    defparam temp_buffer_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i456 (.D(temp_buffer[440]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[456]));
    defparam temp_buffer_i0_i456.REGSET = "RESET";
    defparam temp_buffer_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i455 (.D(temp_buffer[439]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[455]));
    defparam temp_buffer_i0_i455.REGSET = "RESET";
    defparam temp_buffer_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i454 (.D(temp_buffer[438]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[454]));
    defparam temp_buffer_i0_i454.REGSET = "RESET";
    defparam temp_buffer_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i453 (.D(temp_buffer[437]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[453]));
    defparam temp_buffer_i0_i453.REGSET = "RESET";
    defparam temp_buffer_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i452 (.D(temp_buffer[436]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[452]));
    defparam temp_buffer_i0_i452.REGSET = "RESET";
    defparam temp_buffer_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i451 (.D(temp_buffer[435]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[451]));
    defparam temp_buffer_i0_i451.REGSET = "RESET";
    defparam temp_buffer_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i450 (.D(temp_buffer[434]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[450]));
    defparam temp_buffer_i0_i450.REGSET = "RESET";
    defparam temp_buffer_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i449 (.D(temp_buffer[433]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[449]));
    defparam temp_buffer_i0_i449.REGSET = "RESET";
    defparam temp_buffer_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i448 (.D(temp_buffer[432]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[448]));
    defparam temp_buffer_i0_i448.REGSET = "RESET";
    defparam temp_buffer_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i447 (.D(temp_buffer[431]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[447]));
    defparam temp_buffer_i0_i447.REGSET = "RESET";
    defparam temp_buffer_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i446 (.D(temp_buffer[430]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[446]));
    defparam temp_buffer_i0_i446.REGSET = "RESET";
    defparam temp_buffer_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i445 (.D(temp_buffer[429]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[445]));
    defparam temp_buffer_i0_i445.REGSET = "RESET";
    defparam temp_buffer_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i444 (.D(temp_buffer[428]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[444]));
    defparam temp_buffer_i0_i444.REGSET = "RESET";
    defparam temp_buffer_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i443 (.D(temp_buffer[427]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[443]));
    defparam temp_buffer_i0_i443.REGSET = "RESET";
    defparam temp_buffer_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i442 (.D(temp_buffer[426]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[442]));
    defparam temp_buffer_i0_i442.REGSET = "RESET";
    defparam temp_buffer_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i441 (.D(temp_buffer[425]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[441]));
    defparam temp_buffer_i0_i441.REGSET = "RESET";
    defparam temp_buffer_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i440 (.D(temp_buffer[424]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[440]));
    defparam temp_buffer_i0_i440.REGSET = "RESET";
    defparam temp_buffer_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i439 (.D(temp_buffer[423]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[439]));
    defparam temp_buffer_i0_i439.REGSET = "RESET";
    defparam temp_buffer_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i438 (.D(temp_buffer[422]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[438]));
    defparam temp_buffer_i0_i438.REGSET = "RESET";
    defparam temp_buffer_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i437 (.D(temp_buffer[421]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[437]));
    defparam temp_buffer_i0_i437.REGSET = "RESET";
    defparam temp_buffer_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i436 (.D(temp_buffer[420]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[436]));
    defparam temp_buffer_i0_i436.REGSET = "RESET";
    defparam temp_buffer_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i435 (.D(temp_buffer[419]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[435]));
    defparam temp_buffer_i0_i435.REGSET = "RESET";
    defparam temp_buffer_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i434 (.D(temp_buffer[418]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[434]));
    defparam temp_buffer_i0_i434.REGSET = "RESET";
    defparam temp_buffer_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i433 (.D(temp_buffer[417]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[433]));
    defparam temp_buffer_i0_i433.REGSET = "RESET";
    defparam temp_buffer_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i432 (.D(temp_buffer[416]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[432]));
    defparam temp_buffer_i0_i432.REGSET = "RESET";
    defparam temp_buffer_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i431 (.D(temp_buffer[415]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[431]));
    defparam temp_buffer_i0_i431.REGSET = "RESET";
    defparam temp_buffer_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i430 (.D(temp_buffer[414]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[430]));
    defparam temp_buffer_i0_i430.REGSET = "RESET";
    defparam temp_buffer_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i429 (.D(temp_buffer[413]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[429]));
    defparam temp_buffer_i0_i429.REGSET = "RESET";
    defparam temp_buffer_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i128 (.D(temp_buffer[128]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[128]));
    defparam int_STM32_TX_Byte_i0_i128.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i428 (.D(temp_buffer[412]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[428]));
    defparam temp_buffer_i0_i428.REGSET = "RESET";
    defparam temp_buffer_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i427 (.D(temp_buffer[411]), 
            .SP(n8503), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(temp_buffer[427]));
    defparam temp_buffer_i0_i427.REGSET = "RESET";
    defparam temp_buffer_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i426 (.D(temp_buffer[410]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[426]));
    defparam temp_buffer_i0_i426.REGSET = "RESET";
    defparam temp_buffer_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i425 (.D(temp_buffer[409]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[425]));
    defparam temp_buffer_i0_i425.REGSET = "RESET";
    defparam temp_buffer_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i424 (.D(temp_buffer[408]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[424]));
    defparam temp_buffer_i0_i424.REGSET = "RESET";
    defparam temp_buffer_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i423 (.D(temp_buffer[407]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[423]));
    defparam temp_buffer_i0_i423.REGSET = "RESET";
    defparam temp_buffer_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i422 (.D(temp_buffer[406]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[422]));
    defparam temp_buffer_i0_i422.REGSET = "RESET";
    defparam temp_buffer_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i421 (.D(temp_buffer[405]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[421]));
    defparam temp_buffer_i0_i421.REGSET = "RESET";
    defparam temp_buffer_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i420 (.D(temp_buffer[404]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[420]));
    defparam temp_buffer_i0_i420.REGSET = "RESET";
    defparam temp_buffer_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i419 (.D(temp_buffer[403]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[419]));
    defparam temp_buffer_i0_i419.REGSET = "RESET";
    defparam temp_buffer_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i418 (.D(temp_buffer[402]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[418]));
    defparam temp_buffer_i0_i418.REGSET = "RESET";
    defparam temp_buffer_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i417 (.D(temp_buffer[401]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[417]));
    defparam temp_buffer_i0_i417.REGSET = "RESET";
    defparam temp_buffer_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i416 (.D(temp_buffer[400]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[416]));
    defparam temp_buffer_i0_i416.REGSET = "RESET";
    defparam temp_buffer_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i415 (.D(temp_buffer[399]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[415]));
    defparam temp_buffer_i0_i415.REGSET = "RESET";
    defparam temp_buffer_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i414 (.D(temp_buffer[398]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[414]));
    defparam temp_buffer_i0_i414.REGSET = "RESET";
    defparam temp_buffer_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i413 (.D(temp_buffer[397]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[413]));
    defparam temp_buffer_i0_i413.REGSET = "RESET";
    defparam temp_buffer_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i412 (.D(temp_buffer[396]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[412]));
    defparam temp_buffer_i0_i412.REGSET = "RESET";
    defparam temp_buffer_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i411 (.D(temp_buffer[395]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[411]));
    defparam temp_buffer_i0_i411.REGSET = "RESET";
    defparam temp_buffer_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i410 (.D(temp_buffer[394]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[410]));
    defparam temp_buffer_i0_i410.REGSET = "RESET";
    defparam temp_buffer_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i409 (.D(temp_buffer[393]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[409]));
    defparam temp_buffer_i0_i409.REGSET = "RESET";
    defparam temp_buffer_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i408 (.D(temp_buffer[392]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[408]));
    defparam temp_buffer_i0_i408.REGSET = "RESET";
    defparam temp_buffer_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i407 (.D(temp_buffer[391]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[407]));
    defparam temp_buffer_i0_i407.REGSET = "RESET";
    defparam temp_buffer_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i406 (.D(temp_buffer[390]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[406]));
    defparam temp_buffer_i0_i406.REGSET = "RESET";
    defparam temp_buffer_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i405 (.D(temp_buffer[389]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[405]));
    defparam temp_buffer_i0_i405.REGSET = "RESET";
    defparam temp_buffer_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i404 (.D(temp_buffer[388]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[404]));
    defparam temp_buffer_i0_i404.REGSET = "RESET";
    defparam temp_buffer_i0_i404.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6658_2_lut (.A(NUM_DATA[13]), 
            .B(o_reset_c), .Z(NUM_DATA[13]));
    defparam i6658_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i403 (.D(temp_buffer[387]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[403]));
    defparam temp_buffer_i0_i403.REGSET = "RESET";
    defparam temp_buffer_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i402 (.D(temp_buffer[386]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[402]));
    defparam temp_buffer_i0_i402.REGSET = "RESET";
    defparam temp_buffer_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i401 (.D(temp_buffer[385]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[401]));
    defparam temp_buffer_i0_i401.REGSET = "RESET";
    defparam temp_buffer_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i400 (.D(temp_buffer[384]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[400]));
    defparam temp_buffer_i0_i400.REGSET = "RESET";
    defparam temp_buffer_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i399 (.D(temp_buffer[383]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[399]));
    defparam temp_buffer_i0_i399.REGSET = "RESET";
    defparam temp_buffer_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i398 (.D(temp_buffer[382]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[398]));
    defparam temp_buffer_i0_i398.REGSET = "RESET";
    defparam temp_buffer_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i397 (.D(temp_buffer[381]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[397]));
    defparam temp_buffer_i0_i397.REGSET = "RESET";
    defparam temp_buffer_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i396 (.D(temp_buffer[380]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[396]));
    defparam temp_buffer_i0_i396.REGSET = "RESET";
    defparam temp_buffer_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i395 (.D(temp_buffer[379]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[395]));
    defparam temp_buffer_i0_i395.REGSET = "RESET";
    defparam temp_buffer_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i394 (.D(temp_buffer[378]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[394]));
    defparam temp_buffer_i0_i394.REGSET = "RESET";
    defparam temp_buffer_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i393 (.D(temp_buffer[377]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[393]));
    defparam temp_buffer_i0_i393.REGSET = "RESET";
    defparam temp_buffer_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i392 (.D(temp_buffer[376]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[392]));
    defparam temp_buffer_i0_i392.REGSET = "RESET";
    defparam temp_buffer_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i391 (.D(temp_buffer[375]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[391]));
    defparam temp_buffer_i0_i391.REGSET = "RESET";
    defparam temp_buffer_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i390 (.D(temp_buffer[374]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[390]));
    defparam temp_buffer_i0_i390.REGSET = "RESET";
    defparam temp_buffer_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i389 (.D(temp_buffer[373]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[389]));
    defparam temp_buffer_i0_i389.REGSET = "RESET";
    defparam temp_buffer_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i388 (.D(temp_buffer[372]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[388]));
    defparam temp_buffer_i0_i388.REGSET = "RESET";
    defparam temp_buffer_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i387 (.D(temp_buffer[371]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[387]));
    defparam temp_buffer_i0_i387.REGSET = "RESET";
    defparam temp_buffer_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i386 (.D(temp_buffer[370]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[386]));
    defparam temp_buffer_i0_i386.REGSET = "RESET";
    defparam temp_buffer_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i385 (.D(temp_buffer[369]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[385]));
    defparam temp_buffer_i0_i385.REGSET = "RESET";
    defparam temp_buffer_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i384 (.D(temp_buffer[368]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[384]));
    defparam temp_buffer_i0_i384.REGSET = "RESET";
    defparam temp_buffer_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i383 (.D(temp_buffer[367]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[383]));
    defparam temp_buffer_i0_i383.REGSET = "RESET";
    defparam temp_buffer_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i382 (.D(temp_buffer[366]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[382]));
    defparam temp_buffer_i0_i382.REGSET = "RESET";
    defparam temp_buffer_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i381 (.D(temp_buffer[365]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[381]));
    defparam temp_buffer_i0_i381.REGSET = "RESET";
    defparam temp_buffer_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i380 (.D(temp_buffer[364]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[380]));
    defparam temp_buffer_i0_i380.REGSET = "RESET";
    defparam temp_buffer_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i379 (.D(temp_buffer[363]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[379]));
    defparam temp_buffer_i0_i379.REGSET = "RESET";
    defparam temp_buffer_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i378 (.D(temp_buffer[362]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[378]));
    defparam temp_buffer_i0_i378.REGSET = "RESET";
    defparam temp_buffer_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i377 (.D(temp_buffer[361]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[377]));
    defparam temp_buffer_i0_i377.REGSET = "RESET";
    defparam temp_buffer_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i376 (.D(temp_buffer[360]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[376]));
    defparam temp_buffer_i0_i376.REGSET = "RESET";
    defparam temp_buffer_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i375 (.D(temp_buffer[359]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[375]));
    defparam temp_buffer_i0_i375.REGSET = "RESET";
    defparam temp_buffer_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i374 (.D(temp_buffer[358]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[374]));
    defparam temp_buffer_i0_i374.REGSET = "RESET";
    defparam temp_buffer_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i373 (.D(temp_buffer[357]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[373]));
    defparam temp_buffer_i0_i373.REGSET = "RESET";
    defparam temp_buffer_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i372 (.D(temp_buffer[356]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[372]));
    defparam temp_buffer_i0_i372.REGSET = "RESET";
    defparam temp_buffer_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i371 (.D(temp_buffer[355]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[371]));
    defparam temp_buffer_i0_i371.REGSET = "RESET";
    defparam temp_buffer_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i370 (.D(temp_buffer[354]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[370]));
    defparam temp_buffer_i0_i370.REGSET = "RESET";
    defparam temp_buffer_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i369 (.D(temp_buffer[353]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[369]));
    defparam temp_buffer_i0_i369.REGSET = "RESET";
    defparam temp_buffer_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i368 (.D(temp_buffer[352]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[368]));
    defparam temp_buffer_i0_i368.REGSET = "RESET";
    defparam temp_buffer_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i367 (.D(temp_buffer[351]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[367]));
    defparam temp_buffer_i0_i367.REGSET = "RESET";
    defparam temp_buffer_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i366 (.D(temp_buffer[350]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[366]));
    defparam temp_buffer_i0_i366.REGSET = "RESET";
    defparam temp_buffer_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i365 (.D(temp_buffer[349]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[365]));
    defparam temp_buffer_i0_i365.REGSET = "RESET";
    defparam temp_buffer_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i364 (.D(temp_buffer[348]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[364]));
    defparam temp_buffer_i0_i364.REGSET = "RESET";
    defparam temp_buffer_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i363 (.D(temp_buffer[347]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[363]));
    defparam temp_buffer_i0_i363.REGSET = "RESET";
    defparam temp_buffer_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i362 (.D(temp_buffer[346]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[362]));
    defparam temp_buffer_i0_i362.REGSET = "RESET";
    defparam temp_buffer_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i361 (.D(temp_buffer[345]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[361]));
    defparam temp_buffer_i0_i361.REGSET = "RESET";
    defparam temp_buffer_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i360 (.D(temp_buffer[344]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[360]));
    defparam temp_buffer_i0_i360.REGSET = "RESET";
    defparam temp_buffer_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i359 (.D(temp_buffer[343]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[359]));
    defparam temp_buffer_i0_i359.REGSET = "RESET";
    defparam temp_buffer_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i358 (.D(temp_buffer[342]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[358]));
    defparam temp_buffer_i0_i358.REGSET = "RESET";
    defparam temp_buffer_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i357 (.D(temp_buffer[341]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[357]));
    defparam temp_buffer_i0_i357.REGSET = "RESET";
    defparam temp_buffer_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i356 (.D(temp_buffer[340]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[356]));
    defparam temp_buffer_i0_i356.REGSET = "RESET";
    defparam temp_buffer_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i355 (.D(temp_buffer[339]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[355]));
    defparam temp_buffer_i0_i355.REGSET = "RESET";
    defparam temp_buffer_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i354 (.D(temp_buffer[338]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[354]));
    defparam temp_buffer_i0_i354.REGSET = "RESET";
    defparam temp_buffer_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i353 (.D(temp_buffer[337]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[353]));
    defparam temp_buffer_i0_i353.REGSET = "RESET";
    defparam temp_buffer_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i352 (.D(temp_buffer[336]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[352]));
    defparam temp_buffer_i0_i352.REGSET = "RESET";
    defparam temp_buffer_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i351 (.D(temp_buffer[335]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[351]));
    defparam temp_buffer_i0_i351.REGSET = "RESET";
    defparam temp_buffer_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i350 (.D(temp_buffer[334]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[350]));
    defparam temp_buffer_i0_i350.REGSET = "RESET";
    defparam temp_buffer_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i349 (.D(temp_buffer[333]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[349]));
    defparam temp_buffer_i0_i349.REGSET = "RESET";
    defparam temp_buffer_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i348 (.D(temp_buffer[332]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[348]));
    defparam temp_buffer_i0_i348.REGSET = "RESET";
    defparam temp_buffer_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i347 (.D(temp_buffer[331]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[347]));
    defparam temp_buffer_i0_i347.REGSET = "RESET";
    defparam temp_buffer_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i346 (.D(temp_buffer[330]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[346]));
    defparam temp_buffer_i0_i346.REGSET = "RESET";
    defparam temp_buffer_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i345 (.D(temp_buffer[329]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[345]));
    defparam temp_buffer_i0_i345.REGSET = "RESET";
    defparam temp_buffer_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i344 (.D(temp_buffer[328]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[344]));
    defparam temp_buffer_i0_i344.REGSET = "RESET";
    defparam temp_buffer_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i343 (.D(temp_buffer[327]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[343]));
    defparam temp_buffer_i0_i343.REGSET = "RESET";
    defparam temp_buffer_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i342 (.D(temp_buffer[326]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[342]));
    defparam temp_buffer_i0_i342.REGSET = "RESET";
    defparam temp_buffer_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i341 (.D(temp_buffer[325]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[341]));
    defparam temp_buffer_i0_i341.REGSET = "RESET";
    defparam temp_buffer_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i340 (.D(temp_buffer[324]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[340]));
    defparam temp_buffer_i0_i340.REGSET = "RESET";
    defparam temp_buffer_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i339 (.D(temp_buffer[323]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[339]));
    defparam temp_buffer_i0_i339.REGSET = "RESET";
    defparam temp_buffer_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i338 (.D(temp_buffer[322]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[338]));
    defparam temp_buffer_i0_i338.REGSET = "RESET";
    defparam temp_buffer_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i337 (.D(temp_buffer[321]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[337]));
    defparam temp_buffer_i0_i337.REGSET = "RESET";
    defparam temp_buffer_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i336 (.D(temp_buffer[320]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[336]));
    defparam temp_buffer_i0_i336.REGSET = "RESET";
    defparam temp_buffer_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i335 (.D(temp_buffer[319]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[335]));
    defparam temp_buffer_i0_i335.REGSET = "RESET";
    defparam temp_buffer_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i334 (.D(temp_buffer[318]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[334]));
    defparam temp_buffer_i0_i334.REGSET = "RESET";
    defparam temp_buffer_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i333 (.D(temp_buffer[317]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[333]));
    defparam temp_buffer_i0_i333.REGSET = "RESET";
    defparam temp_buffer_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i332 (.D(temp_buffer[316]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[332]));
    defparam temp_buffer_i0_i332.REGSET = "RESET";
    defparam temp_buffer_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i331 (.D(temp_buffer[315]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[331]));
    defparam temp_buffer_i0_i331.REGSET = "RESET";
    defparam temp_buffer_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i330 (.D(temp_buffer[314]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[330]));
    defparam temp_buffer_i0_i330.REGSET = "RESET";
    defparam temp_buffer_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i329 (.D(temp_buffer[313]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[329]));
    defparam temp_buffer_i0_i329.REGSET = "RESET";
    defparam temp_buffer_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i328 (.D(temp_buffer[312]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[328]));
    defparam temp_buffer_i0_i328.REGSET = "RESET";
    defparam temp_buffer_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i327 (.D(temp_buffer[311]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[327]));
    defparam temp_buffer_i0_i327.REGSET = "RESET";
    defparam temp_buffer_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i326 (.D(temp_buffer[310]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[326]));
    defparam temp_buffer_i0_i326.REGSET = "RESET";
    defparam temp_buffer_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i325 (.D(temp_buffer[309]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[325]));
    defparam temp_buffer_i0_i325.REGSET = "RESET";
    defparam temp_buffer_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i324 (.D(temp_buffer[308]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[324]));
    defparam temp_buffer_i0_i324.REGSET = "RESET";
    defparam temp_buffer_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i323 (.D(temp_buffer[307]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[323]));
    defparam temp_buffer_i0_i323.REGSET = "RESET";
    defparam temp_buffer_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i322 (.D(temp_buffer[306]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[322]));
    defparam temp_buffer_i0_i322.REGSET = "RESET";
    defparam temp_buffer_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i321 (.D(temp_buffer[305]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[321]));
    defparam temp_buffer_i0_i321.REGSET = "RESET";
    defparam temp_buffer_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i320 (.D(temp_buffer[304]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[320]));
    defparam temp_buffer_i0_i320.REGSET = "RESET";
    defparam temp_buffer_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i319 (.D(temp_buffer[303]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[319]));
    defparam temp_buffer_i0_i319.REGSET = "RESET";
    defparam temp_buffer_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i318 (.D(temp_buffer[302]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[318]));
    defparam temp_buffer_i0_i318.REGSET = "RESET";
    defparam temp_buffer_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i317 (.D(temp_buffer[301]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[317]));
    defparam temp_buffer_i0_i317.REGSET = "RESET";
    defparam temp_buffer_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i316 (.D(temp_buffer[300]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[316]));
    defparam temp_buffer_i0_i316.REGSET = "RESET";
    defparam temp_buffer_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i315 (.D(temp_buffer[299]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[315]));
    defparam temp_buffer_i0_i315.REGSET = "RESET";
    defparam temp_buffer_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i314 (.D(temp_buffer[298]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[314]));
    defparam temp_buffer_i0_i314.REGSET = "RESET";
    defparam temp_buffer_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i313 (.D(temp_buffer[297]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[313]));
    defparam temp_buffer_i0_i313.REGSET = "RESET";
    defparam temp_buffer_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i312 (.D(temp_buffer[296]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[312]));
    defparam temp_buffer_i0_i312.REGSET = "RESET";
    defparam temp_buffer_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i311 (.D(temp_buffer[295]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[311]));
    defparam temp_buffer_i0_i311.REGSET = "RESET";
    defparam temp_buffer_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i310 (.D(temp_buffer[294]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[310]));
    defparam temp_buffer_i0_i310.REGSET = "RESET";
    defparam temp_buffer_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i309 (.D(temp_buffer[293]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[309]));
    defparam temp_buffer_i0_i309.REGSET = "RESET";
    defparam temp_buffer_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i308 (.D(temp_buffer[292]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[308]));
    defparam temp_buffer_i0_i308.REGSET = "RESET";
    defparam temp_buffer_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i307 (.D(temp_buffer[291]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[307]));
    defparam temp_buffer_i0_i307.REGSET = "RESET";
    defparam temp_buffer_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i306 (.D(temp_buffer[290]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[306]));
    defparam temp_buffer_i0_i306.REGSET = "RESET";
    defparam temp_buffer_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i305 (.D(temp_buffer[289]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[305]));
    defparam temp_buffer_i0_i305.REGSET = "RESET";
    defparam temp_buffer_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i304 (.D(temp_buffer[288]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[304]));
    defparam temp_buffer_i0_i304.REGSET = "RESET";
    defparam temp_buffer_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i303 (.D(temp_buffer[287]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[303]));
    defparam temp_buffer_i0_i303.REGSET = "RESET";
    defparam temp_buffer_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i302 (.D(temp_buffer[286]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[302]));
    defparam temp_buffer_i0_i302.REGSET = "RESET";
    defparam temp_buffer_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i301 (.D(temp_buffer[285]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[301]));
    defparam temp_buffer_i0_i301.REGSET = "RESET";
    defparam temp_buffer_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i300 (.D(temp_buffer[284]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[300]));
    defparam temp_buffer_i0_i300.REGSET = "RESET";
    defparam temp_buffer_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i299 (.D(temp_buffer[283]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[299]));
    defparam temp_buffer_i0_i299.REGSET = "RESET";
    defparam temp_buffer_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i298 (.D(temp_buffer[282]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[298]));
    defparam temp_buffer_i0_i298.REGSET = "RESET";
    defparam temp_buffer_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i297 (.D(temp_buffer[281]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[297]));
    defparam temp_buffer_i0_i297.REGSET = "RESET";
    defparam temp_buffer_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i296 (.D(temp_buffer[280]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[296]));
    defparam temp_buffer_i0_i296.REGSET = "RESET";
    defparam temp_buffer_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i295 (.D(temp_buffer[279]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[295]));
    defparam temp_buffer_i0_i295.REGSET = "RESET";
    defparam temp_buffer_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i294 (.D(temp_buffer[278]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[294]));
    defparam temp_buffer_i0_i294.REGSET = "RESET";
    defparam temp_buffer_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i293 (.D(temp_buffer[277]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[293]));
    defparam temp_buffer_i0_i293.REGSET = "RESET";
    defparam temp_buffer_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i292 (.D(temp_buffer[276]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[292]));
    defparam temp_buffer_i0_i292.REGSET = "RESET";
    defparam temp_buffer_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i291 (.D(temp_buffer[275]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[291]));
    defparam temp_buffer_i0_i291.REGSET = "RESET";
    defparam temp_buffer_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i290 (.D(temp_buffer[274]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[290]));
    defparam temp_buffer_i0_i290.REGSET = "RESET";
    defparam temp_buffer_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i289 (.D(temp_buffer[273]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[289]));
    defparam temp_buffer_i0_i289.REGSET = "RESET";
    defparam temp_buffer_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i288 (.D(temp_buffer[272]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[288]));
    defparam temp_buffer_i0_i288.REGSET = "RESET";
    defparam temp_buffer_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i287 (.D(temp_buffer[271]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[287]));
    defparam temp_buffer_i0_i287.REGSET = "RESET";
    defparam temp_buffer_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i286 (.D(temp_buffer[270]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[286]));
    defparam temp_buffer_i0_i286.REGSET = "RESET";
    defparam temp_buffer_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i285 (.D(temp_buffer[269]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[285]));
    defparam temp_buffer_i0_i285.REGSET = "RESET";
    defparam temp_buffer_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i284 (.D(temp_buffer[268]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[284]));
    defparam temp_buffer_i0_i284.REGSET = "RESET";
    defparam temp_buffer_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i283 (.D(temp_buffer[267]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[283]));
    defparam temp_buffer_i0_i283.REGSET = "RESET";
    defparam temp_buffer_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i282 (.D(temp_buffer[266]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[282]));
    defparam temp_buffer_i0_i282.REGSET = "RESET";
    defparam temp_buffer_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i281 (.D(temp_buffer[265]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[281]));
    defparam temp_buffer_i0_i281.REGSET = "RESET";
    defparam temp_buffer_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i280 (.D(temp_buffer[264]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[280]));
    defparam temp_buffer_i0_i280.REGSET = "RESET";
    defparam temp_buffer_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i279 (.D(temp_buffer[263]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[279]));
    defparam temp_buffer_i0_i279.REGSET = "RESET";
    defparam temp_buffer_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i278 (.D(temp_buffer[262]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[278]));
    defparam temp_buffer_i0_i278.REGSET = "RESET";
    defparam temp_buffer_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i277 (.D(temp_buffer[261]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[277]));
    defparam temp_buffer_i0_i277.REGSET = "RESET";
    defparam temp_buffer_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i276 (.D(temp_buffer[260]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[276]));
    defparam temp_buffer_i0_i276.REGSET = "RESET";
    defparam temp_buffer_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i127 (.D(temp_buffer[127]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[127]));
    defparam int_STM32_TX_Byte_i0_i127.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i275 (.D(temp_buffer[259]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[275]));
    defparam temp_buffer_i0_i275.REGSET = "RESET";
    defparam temp_buffer_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i126 (.D(temp_buffer[126]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[126]));
    defparam int_STM32_TX_Byte_i0_i126.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i274 (.D(temp_buffer[258]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[274]));
    defparam temp_buffer_i0_i274.REGSET = "RESET";
    defparam temp_buffer_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i273 (.D(temp_buffer[257]), 
            .SP(n8503), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(temp_buffer[273]));
    defparam temp_buffer_i0_i273.REGSET = "RESET";
    defparam temp_buffer_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i272 (.D(temp_buffer[256]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[272]));
    defparam temp_buffer_i0_i272.REGSET = "RESET";
    defparam temp_buffer_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i271 (.D(temp_buffer[255]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[271]));
    defparam temp_buffer_i0_i271.REGSET = "RESET";
    defparam temp_buffer_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i270 (.D(temp_buffer[254]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[270]));
    defparam temp_buffer_i0_i270.REGSET = "RESET";
    defparam temp_buffer_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i269 (.D(temp_buffer[253]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[269]));
    defparam temp_buffer_i0_i269.REGSET = "RESET";
    defparam temp_buffer_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i268 (.D(temp_buffer[252]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[268]));
    defparam temp_buffer_i0_i268.REGSET = "RESET";
    defparam temp_buffer_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i267 (.D(temp_buffer[251]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[267]));
    defparam temp_buffer_i0_i267.REGSET = "RESET";
    defparam temp_buffer_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i266 (.D(temp_buffer[250]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[266]));
    defparam temp_buffer_i0_i266.REGSET = "RESET";
    defparam temp_buffer_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i265 (.D(temp_buffer[249]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[265]));
    defparam temp_buffer_i0_i265.REGSET = "RESET";
    defparam temp_buffer_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i264 (.D(temp_buffer[248]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[264]));
    defparam temp_buffer_i0_i264.REGSET = "RESET";
    defparam temp_buffer_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i263 (.D(temp_buffer[247]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[263]));
    defparam temp_buffer_i0_i263.REGSET = "RESET";
    defparam temp_buffer_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i262 (.D(temp_buffer[246]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[262]));
    defparam temp_buffer_i0_i262.REGSET = "RESET";
    defparam temp_buffer_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i261 (.D(temp_buffer[245]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[261]));
    defparam temp_buffer_i0_i261.REGSET = "RESET";
    defparam temp_buffer_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i260 (.D(temp_buffer[244]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[260]));
    defparam temp_buffer_i0_i260.REGSET = "RESET";
    defparam temp_buffer_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i259 (.D(temp_buffer[243]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[259]));
    defparam temp_buffer_i0_i259.REGSET = "RESET";
    defparam temp_buffer_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i258 (.D(temp_buffer[242]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[258]));
    defparam temp_buffer_i0_i258.REGSET = "RESET";
    defparam temp_buffer_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i257 (.D(temp_buffer[241]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[257]));
    defparam temp_buffer_i0_i257.REGSET = "RESET";
    defparam temp_buffer_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i256 (.D(temp_buffer[240]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[256]));
    defparam temp_buffer_i0_i256.REGSET = "RESET";
    defparam temp_buffer_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i255 (.D(temp_buffer[239]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[255]));
    defparam temp_buffer_i0_i255.REGSET = "RESET";
    defparam temp_buffer_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i254 (.D(temp_buffer[238]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[254]));
    defparam temp_buffer_i0_i254.REGSET = "RESET";
    defparam temp_buffer_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i253 (.D(temp_buffer[237]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[253]));
    defparam temp_buffer_i0_i253.REGSET = "RESET";
    defparam temp_buffer_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i252 (.D(temp_buffer[236]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[252]));
    defparam temp_buffer_i0_i252.REGSET = "RESET";
    defparam temp_buffer_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i125 (.D(temp_buffer[125]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[125]));
    defparam int_STM32_TX_Byte_i0_i125.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i251 (.D(temp_buffer[235]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[251]));
    defparam temp_buffer_i0_i251.REGSET = "RESET";
    defparam temp_buffer_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i124 (.D(temp_buffer[124]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[124]));
    defparam int_STM32_TX_Byte_i0_i124.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i250 (.D(temp_buffer[234]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[250]));
    defparam temp_buffer_i0_i250.REGSET = "RESET";
    defparam temp_buffer_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i123 (.D(temp_buffer[123]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[123]));
    defparam int_STM32_TX_Byte_i0_i123.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i249 (.D(temp_buffer[233]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[249]));
    defparam temp_buffer_i0_i249.REGSET = "RESET";
    defparam temp_buffer_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i122 (.D(temp_buffer[122]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[122]));
    defparam int_STM32_TX_Byte_i0_i122.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i248 (.D(temp_buffer[232]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[248]));
    defparam temp_buffer_i0_i248.REGSET = "RESET";
    defparam temp_buffer_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i247 (.D(temp_buffer[231]), 
            .SP(n8503), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(temp_buffer[247]));
    defparam temp_buffer_i0_i247.REGSET = "RESET";
    defparam temp_buffer_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i246 (.D(temp_buffer[230]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[246]));
    defparam temp_buffer_i0_i246.REGSET = "RESET";
    defparam temp_buffer_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i245 (.D(temp_buffer[229]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[245]));
    defparam temp_buffer_i0_i245.REGSET = "RESET";
    defparam temp_buffer_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i244 (.D(temp_buffer[228]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[244]));
    defparam temp_buffer_i0_i244.REGSET = "RESET";
    defparam temp_buffer_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i243 (.D(temp_buffer[227]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[243]));
    defparam temp_buffer_i0_i243.REGSET = "RESET";
    defparam temp_buffer_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i242 (.D(temp_buffer[226]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[242]));
    defparam temp_buffer_i0_i242.REGSET = "RESET";
    defparam temp_buffer_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i241 (.D(temp_buffer[225]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[241]));
    defparam temp_buffer_i0_i241.REGSET = "RESET";
    defparam temp_buffer_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i240 (.D(temp_buffer[224]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[240]));
    defparam temp_buffer_i0_i240.REGSET = "RESET";
    defparam temp_buffer_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i239 (.D(temp_buffer[223]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[239]));
    defparam temp_buffer_i0_i239.REGSET = "RESET";
    defparam temp_buffer_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i238 (.D(temp_buffer[222]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[238]));
    defparam temp_buffer_i0_i238.REGSET = "RESET";
    defparam temp_buffer_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i237 (.D(temp_buffer[221]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[237]));
    defparam temp_buffer_i0_i237.REGSET = "RESET";
    defparam temp_buffer_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i236 (.D(temp_buffer[220]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[236]));
    defparam temp_buffer_i0_i236.REGSET = "RESET";
    defparam temp_buffer_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i235 (.D(temp_buffer[219]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[235]));
    defparam temp_buffer_i0_i235.REGSET = "RESET";
    defparam temp_buffer_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i234 (.D(temp_buffer[218]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[234]));
    defparam temp_buffer_i0_i234.REGSET = "RESET";
    defparam temp_buffer_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i233 (.D(temp_buffer[217]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[233]));
    defparam temp_buffer_i0_i233.REGSET = "RESET";
    defparam temp_buffer_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i232 (.D(temp_buffer[216]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[232]));
    defparam temp_buffer_i0_i232.REGSET = "RESET";
    defparam temp_buffer_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i231 (.D(temp_buffer[215]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[231]));
    defparam temp_buffer_i0_i231.REGSET = "RESET";
    defparam temp_buffer_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i230 (.D(temp_buffer[214]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[230]));
    defparam temp_buffer_i0_i230.REGSET = "RESET";
    defparam temp_buffer_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i229 (.D(temp_buffer[213]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[229]));
    defparam temp_buffer_i0_i229.REGSET = "RESET";
    defparam temp_buffer_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i228 (.D(temp_buffer[212]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[228]));
    defparam temp_buffer_i0_i228.REGSET = "RESET";
    defparam temp_buffer_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i227 (.D(temp_buffer[211]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[227]));
    defparam temp_buffer_i0_i227.REGSET = "RESET";
    defparam temp_buffer_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i226 (.D(temp_buffer[210]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[226]));
    defparam temp_buffer_i0_i226.REGSET = "RESET";
    defparam temp_buffer_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i121 (.D(temp_buffer[121]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[121]));
    defparam int_STM32_TX_Byte_i0_i121.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i225 (.D(temp_buffer[209]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[225]));
    defparam temp_buffer_i0_i225.REGSET = "RESET";
    defparam temp_buffer_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i120 (.D(temp_buffer[120]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[120]));
    defparam int_STM32_TX_Byte_i0_i120.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i224 (.D(temp_buffer[208]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[224]));
    defparam temp_buffer_i0_i224.REGSET = "RESET";
    defparam temp_buffer_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i119 (.D(temp_buffer[119]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[119]));
    defparam int_STM32_TX_Byte_i0_i119.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i223 (.D(temp_buffer[207]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[223]));
    defparam temp_buffer_i0_i223.REGSET = "RESET";
    defparam temp_buffer_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i118 (.D(temp_buffer[118]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[118]));
    defparam int_STM32_TX_Byte_i0_i118.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i222 (.D(temp_buffer[206]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[222]));
    defparam temp_buffer_i0_i222.REGSET = "RESET";
    defparam temp_buffer_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i117 (.D(temp_buffer[117]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[117]));
    defparam int_STM32_TX_Byte_i0_i117.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i221 (.D(temp_buffer[205]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[221]));
    defparam temp_buffer_i0_i221.REGSET = "RESET";
    defparam temp_buffer_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i116 (.D(temp_buffer[116]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[116]));
    defparam int_STM32_TX_Byte_i0_i116.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i220 (.D(temp_buffer[204]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[220]));
    defparam temp_buffer_i0_i220.REGSET = "RESET";
    defparam temp_buffer_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i115 (.D(temp_buffer[115]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[115]));
    defparam int_STM32_TX_Byte_i0_i115.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i219 (.D(temp_buffer[203]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[219]));
    defparam temp_buffer_i0_i219.REGSET = "RESET";
    defparam temp_buffer_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i114 (.D(temp_buffer[114]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[114]));
    defparam int_STM32_TX_Byte_i0_i114.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i218 (.D(temp_buffer[202]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[218]));
    defparam temp_buffer_i0_i218.REGSET = "RESET";
    defparam temp_buffer_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i113 (.D(temp_buffer[113]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[113]));
    defparam int_STM32_TX_Byte_i0_i113.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i217 (.D(temp_buffer[201]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[217]));
    defparam temp_buffer_i0_i217.REGSET = "RESET";
    defparam temp_buffer_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i112 (.D(temp_buffer[112]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[112]));
    defparam int_STM32_TX_Byte_i0_i112.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i216 (.D(temp_buffer[200]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[216]));
    defparam temp_buffer_i0_i216.REGSET = "RESET";
    defparam temp_buffer_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i111 (.D(temp_buffer[111]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[111]));
    defparam int_STM32_TX_Byte_i0_i111.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i215 (.D(temp_buffer[199]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[215]));
    defparam temp_buffer_i0_i215.REGSET = "RESET";
    defparam temp_buffer_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i110 (.D(temp_buffer[110]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[110]));
    defparam int_STM32_TX_Byte_i0_i110.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i214 (.D(temp_buffer[198]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[214]));
    defparam temp_buffer_i0_i214.REGSET = "RESET";
    defparam temp_buffer_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i109 (.D(temp_buffer[109]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[109]));
    defparam int_STM32_TX_Byte_i0_i109.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i213 (.D(temp_buffer[197]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[213]));
    defparam temp_buffer_i0_i213.REGSET = "RESET";
    defparam temp_buffer_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i108 (.D(temp_buffer[108]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[108]));
    defparam int_STM32_TX_Byte_i0_i108.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i212 (.D(temp_buffer[196]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[212]));
    defparam temp_buffer_i0_i212.REGSET = "RESET";
    defparam temp_buffer_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i107 (.D(temp_buffer[107]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[107]));
    defparam int_STM32_TX_Byte_i0_i107.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i211 (.D(temp_buffer[195]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[211]));
    defparam temp_buffer_i0_i211.REGSET = "RESET";
    defparam temp_buffer_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i106 (.D(temp_buffer[106]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[106]));
    defparam int_STM32_TX_Byte_i0_i106.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i210 (.D(temp_buffer[194]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[210]));
    defparam temp_buffer_i0_i210.REGSET = "RESET";
    defparam temp_buffer_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i105 (.D(temp_buffer[105]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[105]));
    defparam int_STM32_TX_Byte_i0_i105.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i209 (.D(temp_buffer[193]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[209]));
    defparam temp_buffer_i0_i209.REGSET = "RESET";
    defparam temp_buffer_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i104 (.D(temp_buffer[104]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[104]));
    defparam int_STM32_TX_Byte_i0_i104.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i208 (.D(temp_buffer[192]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[208]));
    defparam temp_buffer_i0_i208.REGSET = "RESET";
    defparam temp_buffer_i0_i208.SRMODE = "ASYNC";
    (* lineinfo="@4(775[36],775[57])" *) FA2 data_array_send_count_910_911_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[3]), .D0(n14760), 
            .CI0(n14760), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
            .D1(n21086), .CI1(n21086), .CO0(n21086), .S0(n21_2[3]));
    defparam data_array_send_count_910_911_add_4_5.INIT0 = "0xc33c";
    defparam data_array_send_count_910_911_add_4_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i103 (.D(temp_buffer[103]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[103]));
    defparam int_STM32_TX_Byte_i0_i103.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i207 (.D(temp_buffer[191]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[207]));
    defparam temp_buffer_i0_i207.REGSET = "RESET";
    defparam temp_buffer_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i102 (.D(temp_buffer[102]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[102]));
    defparam int_STM32_TX_Byte_i0_i102.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i206 (.D(temp_buffer[190]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[206]));
    defparam temp_buffer_i0_i206.REGSET = "RESET";
    defparam temp_buffer_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i101 (.D(temp_buffer[101]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[101]));
    defparam int_STM32_TX_Byte_i0_i101.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i205 (.D(temp_buffer[189]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[205]));
    defparam temp_buffer_i0_i205.REGSET = "RESET";
    defparam temp_buffer_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i204 (.D(temp_buffer[188]), 
            .SP(n8503), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(temp_buffer[204]));
    defparam temp_buffer_i0_i204.REGSET = "RESET";
    defparam temp_buffer_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i203 (.D(temp_buffer[187]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[203]));
    defparam temp_buffer_i0_i203.REGSET = "RESET";
    defparam temp_buffer_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i202 (.D(temp_buffer[186]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[202]));
    defparam temp_buffer_i0_i202.REGSET = "RESET";
    defparam temp_buffer_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i201 (.D(temp_buffer[185]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[201]));
    defparam temp_buffer_i0_i201.REGSET = "RESET";
    defparam temp_buffer_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i200 (.D(temp_buffer[184]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[200]));
    defparam temp_buffer_i0_i200.REGSET = "RESET";
    defparam temp_buffer_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i199 (.D(temp_buffer[183]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[199]));
    defparam temp_buffer_i0_i199.REGSET = "RESET";
    defparam temp_buffer_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i198 (.D(temp_buffer[182]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[198]));
    defparam temp_buffer_i0_i198.REGSET = "RESET";
    defparam temp_buffer_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i197 (.D(temp_buffer[181]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[197]));
    defparam temp_buffer_i0_i197.REGSET = "RESET";
    defparam temp_buffer_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i196 (.D(temp_buffer[180]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[196]));
    defparam temp_buffer_i0_i196.REGSET = "RESET";
    defparam temp_buffer_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i195 (.D(temp_buffer[179]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[195]));
    defparam temp_buffer_i0_i195.REGSET = "RESET";
    defparam temp_buffer_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i194 (.D(temp_buffer[178]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[194]));
    defparam temp_buffer_i0_i194.REGSET = "RESET";
    defparam temp_buffer_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i193 (.D(temp_buffer[177]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[193]));
    defparam temp_buffer_i0_i193.REGSET = "RESET";
    defparam temp_buffer_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i192 (.D(temp_buffer[176]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[192]));
    defparam temp_buffer_i0_i192.REGSET = "RESET";
    defparam temp_buffer_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i191 (.D(temp_buffer[175]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[191]));
    defparam temp_buffer_i0_i191.REGSET = "RESET";
    defparam temp_buffer_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i190 (.D(temp_buffer[174]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[190]));
    defparam temp_buffer_i0_i190.REGSET = "RESET";
    defparam temp_buffer_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i189 (.D(temp_buffer[173]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[189]));
    defparam temp_buffer_i0_i189.REGSET = "RESET";
    defparam temp_buffer_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i188 (.D(temp_buffer[172]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[188]));
    defparam temp_buffer_i0_i188.REGSET = "RESET";
    defparam temp_buffer_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i187 (.D(temp_buffer[171]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[187]));
    defparam temp_buffer_i0_i187.REGSET = "RESET";
    defparam temp_buffer_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i186 (.D(temp_buffer[170]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[186]));
    defparam temp_buffer_i0_i186.REGSET = "RESET";
    defparam temp_buffer_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i185 (.D(temp_buffer[169]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[185]));
    defparam temp_buffer_i0_i185.REGSET = "RESET";
    defparam temp_buffer_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i184 (.D(temp_buffer[168]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[184]));
    defparam temp_buffer_i0_i184.REGSET = "RESET";
    defparam temp_buffer_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i183 (.D(temp_buffer[167]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[183]));
    defparam temp_buffer_i0_i183.REGSET = "RESET";
    defparam temp_buffer_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i182 (.D(temp_buffer[166]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[182]));
    defparam temp_buffer_i0_i182.REGSET = "RESET";
    defparam temp_buffer_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i181 (.D(temp_buffer[165]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[181]));
    defparam temp_buffer_i0_i181.REGSET = "RESET";
    defparam temp_buffer_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i180 (.D(temp_buffer[164]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[180]));
    defparam temp_buffer_i0_i180.REGSET = "RESET";
    defparam temp_buffer_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i179 (.D(temp_buffer[163]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[179]));
    defparam temp_buffer_i0_i179.REGSET = "RESET";
    defparam temp_buffer_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i178 (.D(temp_buffer[162]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[178]));
    defparam temp_buffer_i0_i178.REGSET = "RESET";
    defparam temp_buffer_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i177 (.D(temp_buffer[161]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[177]));
    defparam temp_buffer_i0_i177.REGSET = "RESET";
    defparam temp_buffer_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i176 (.D(temp_buffer[160]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[176]));
    defparam temp_buffer_i0_i176.REGSET = "RESET";
    defparam temp_buffer_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i175 (.D(temp_buffer[159]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[175]));
    defparam temp_buffer_i0_i175.REGSET = "RESET";
    defparam temp_buffer_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i174 (.D(temp_buffer[158]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[174]));
    defparam temp_buffer_i0_i174.REGSET = "RESET";
    defparam temp_buffer_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i173 (.D(temp_buffer[157]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[173]));
    defparam temp_buffer_i0_i173.REGSET = "RESET";
    defparam temp_buffer_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i172 (.D(temp_buffer[156]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[172]));
    defparam temp_buffer_i0_i172.REGSET = "RESET";
    defparam temp_buffer_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i171 (.D(temp_buffer[155]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[171]));
    defparam temp_buffer_i0_i171.REGSET = "RESET";
    defparam temp_buffer_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i170 (.D(temp_buffer[154]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[170]));
    defparam temp_buffer_i0_i170.REGSET = "RESET";
    defparam temp_buffer_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i169 (.D(temp_buffer[153]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[169]));
    defparam temp_buffer_i0_i169.REGSET = "RESET";
    defparam temp_buffer_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i168 (.D(temp_buffer[152]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[168]));
    defparam temp_buffer_i0_i168.REGSET = "RESET";
    defparam temp_buffer_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i167 (.D(temp_buffer[151]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[167]));
    defparam temp_buffer_i0_i167.REGSET = "RESET";
    defparam temp_buffer_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i166 (.D(temp_buffer[150]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[166]));
    defparam temp_buffer_i0_i166.REGSET = "RESET";
    defparam temp_buffer_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i165 (.D(temp_buffer[149]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[165]));
    defparam temp_buffer_i0_i165.REGSET = "RESET";
    defparam temp_buffer_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i164 (.D(temp_buffer[148]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[164]));
    defparam temp_buffer_i0_i164.REGSET = "RESET";
    defparam temp_buffer_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i163 (.D(temp_buffer[147]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[163]));
    defparam temp_buffer_i0_i163.REGSET = "RESET";
    defparam temp_buffer_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i162 (.D(temp_buffer[146]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[162]));
    defparam temp_buffer_i0_i162.REGSET = "RESET";
    defparam temp_buffer_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i161 (.D(temp_buffer[145]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[161]));
    defparam temp_buffer_i0_i161.REGSET = "RESET";
    defparam temp_buffer_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i160 (.D(temp_buffer[144]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[160]));
    defparam temp_buffer_i0_i160.REGSET = "RESET";
    defparam temp_buffer_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i159 (.D(temp_buffer[143]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[159]));
    defparam temp_buffer_i0_i159.REGSET = "RESET";
    defparam temp_buffer_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i158 (.D(temp_buffer[142]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[158]));
    defparam temp_buffer_i0_i158.REGSET = "RESET";
    defparam temp_buffer_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i157 (.D(temp_buffer[141]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[157]));
    defparam temp_buffer_i0_i157.REGSET = "RESET";
    defparam temp_buffer_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i156 (.D(temp_buffer[140]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[156]));
    defparam temp_buffer_i0_i156.REGSET = "RESET";
    defparam temp_buffer_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i155 (.D(temp_buffer[139]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[155]));
    defparam temp_buffer_i0_i155.REGSET = "RESET";
    defparam temp_buffer_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i154 (.D(temp_buffer[138]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[154]));
    defparam temp_buffer_i0_i154.REGSET = "RESET";
    defparam temp_buffer_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i153 (.D(temp_buffer[137]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[153]));
    defparam temp_buffer_i0_i153.REGSET = "RESET";
    defparam temp_buffer_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i152 (.D(temp_buffer[136]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[152]));
    defparam temp_buffer_i0_i152.REGSET = "RESET";
    defparam temp_buffer_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i151 (.D(temp_buffer[135]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[151]));
    defparam temp_buffer_i0_i151.REGSET = "RESET";
    defparam temp_buffer_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i150 (.D(temp_buffer[134]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[150]));
    defparam temp_buffer_i0_i150.REGSET = "RESET";
    defparam temp_buffer_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i149 (.D(temp_buffer[133]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[149]));
    defparam temp_buffer_i0_i149.REGSET = "RESET";
    defparam temp_buffer_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i148 (.D(temp_buffer[132]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[148]));
    defparam temp_buffer_i0_i148.REGSET = "RESET";
    defparam temp_buffer_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i147 (.D(temp_buffer[131]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[147]));
    defparam temp_buffer_i0_i147.REGSET = "RESET";
    defparam temp_buffer_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i146 (.D(temp_buffer[130]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[146]));
    defparam temp_buffer_i0_i146.REGSET = "RESET";
    defparam temp_buffer_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i145 (.D(temp_buffer[129]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[145]));
    defparam temp_buffer_i0_i145.REGSET = "RESET";
    defparam temp_buffer_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i144 (.D(temp_buffer[128]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[144]));
    defparam temp_buffer_i0_i144.REGSET = "RESET";
    defparam temp_buffer_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i143 (.D(temp_buffer[127]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[143]));
    defparam temp_buffer_i0_i143.REGSET = "RESET";
    defparam temp_buffer_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i142 (.D(temp_buffer[126]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[142]));
    defparam temp_buffer_i0_i142.REGSET = "RESET";
    defparam temp_buffer_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i141 (.D(temp_buffer[125]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[141]));
    defparam temp_buffer_i0_i141.REGSET = "RESET";
    defparam temp_buffer_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i140 (.D(temp_buffer[124]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[140]));
    defparam temp_buffer_i0_i140.REGSET = "RESET";
    defparam temp_buffer_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i139 (.D(temp_buffer[123]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[139]));
    defparam temp_buffer_i0_i139.REGSET = "RESET";
    defparam temp_buffer_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i138 (.D(temp_buffer[122]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[138]));
    defparam temp_buffer_i0_i138.REGSET = "RESET";
    defparam temp_buffer_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i137 (.D(temp_buffer[121]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[137]));
    defparam temp_buffer_i0_i137.REGSET = "RESET";
    defparam temp_buffer_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i136 (.D(temp_buffer[120]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[136]));
    defparam temp_buffer_i0_i136.REGSET = "RESET";
    defparam temp_buffer_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i135 (.D(temp_buffer[119]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[135]));
    defparam temp_buffer_i0_i135.REGSET = "RESET";
    defparam temp_buffer_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i134 (.D(temp_buffer[118]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[134]));
    defparam temp_buffer_i0_i134.REGSET = "RESET";
    defparam temp_buffer_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i133 (.D(temp_buffer[117]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[133]));
    defparam temp_buffer_i0_i133.REGSET = "RESET";
    defparam temp_buffer_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i132 (.D(temp_buffer[116]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[132]));
    defparam temp_buffer_i0_i132.REGSET = "RESET";
    defparam temp_buffer_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i131 (.D(temp_buffer[115]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[131]));
    defparam temp_buffer_i0_i131.REGSET = "RESET";
    defparam temp_buffer_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i130 (.D(temp_buffer[114]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[130]));
    defparam temp_buffer_i0_i130.REGSET = "RESET";
    defparam temp_buffer_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i129 (.D(temp_buffer[113]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[129]));
    defparam temp_buffer_i0_i129.REGSET = "RESET";
    defparam temp_buffer_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i128 (.D(temp_buffer[112]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[128]));
    defparam temp_buffer_i0_i128.REGSET = "RESET";
    defparam temp_buffer_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i127 (.D(temp_buffer[111]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[127]));
    defparam temp_buffer_i0_i127.REGSET = "RESET";
    defparam temp_buffer_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i126 (.D(temp_buffer[110]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[126]));
    defparam temp_buffer_i0_i126.REGSET = "RESET";
    defparam temp_buffer_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i125 (.D(temp_buffer[109]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[125]));
    defparam temp_buffer_i0_i125.REGSET = "RESET";
    defparam temp_buffer_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i124 (.D(temp_buffer[108]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[124]));
    defparam temp_buffer_i0_i124.REGSET = "RESET";
    defparam temp_buffer_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i123 (.D(temp_buffer[107]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[123]));
    defparam temp_buffer_i0_i123.REGSET = "RESET";
    defparam temp_buffer_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i122 (.D(temp_buffer[106]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[122]));
    defparam temp_buffer_i0_i122.REGSET = "RESET";
    defparam temp_buffer_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i121 (.D(temp_buffer[105]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[121]));
    defparam temp_buffer_i0_i121.REGSET = "RESET";
    defparam temp_buffer_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i120 (.D(temp_buffer[104]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[120]));
    defparam temp_buffer_i0_i120.REGSET = "RESET";
    defparam temp_buffer_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i119 (.D(temp_buffer[103]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[119]));
    defparam temp_buffer_i0_i119.REGSET = "RESET";
    defparam temp_buffer_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i118 (.D(temp_buffer[102]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[118]));
    defparam temp_buffer_i0_i118.REGSET = "RESET";
    defparam temp_buffer_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i117 (.D(temp_buffer[101]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[117]));
    defparam temp_buffer_i0_i117.REGSET = "RESET";
    defparam temp_buffer_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i116 (.D(temp_buffer[100]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[116]));
    defparam temp_buffer_i0_i116.REGSET = "RESET";
    defparam temp_buffer_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i115 (.D(temp_buffer[99]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[115]));
    defparam temp_buffer_i0_i115.REGSET = "RESET";
    defparam temp_buffer_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i114 (.D(temp_buffer[98]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[114]));
    defparam temp_buffer_i0_i114.REGSET = "RESET";
    defparam temp_buffer_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i113 (.D(temp_buffer[97]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[113]));
    defparam temp_buffer_i0_i113.REGSET = "RESET";
    defparam temp_buffer_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i112 (.D(temp_buffer[96]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[112]));
    defparam temp_buffer_i0_i112.REGSET = "RESET";
    defparam temp_buffer_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i111 (.D(temp_buffer[95]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[111]));
    defparam temp_buffer_i0_i111.REGSET = "RESET";
    defparam temp_buffer_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i110 (.D(temp_buffer[94]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[110]));
    defparam temp_buffer_i0_i110.REGSET = "RESET";
    defparam temp_buffer_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i109 (.D(temp_buffer[93]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[109]));
    defparam temp_buffer_i0_i109.REGSET = "RESET";
    defparam temp_buffer_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i108 (.D(temp_buffer[92]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[108]));
    defparam temp_buffer_i0_i108.REGSET = "RESET";
    defparam temp_buffer_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i107 (.D(temp_buffer[91]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[107]));
    defparam temp_buffer_i0_i107.REGSET = "RESET";
    defparam temp_buffer_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i106 (.D(temp_buffer[90]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[106]));
    defparam temp_buffer_i0_i106.REGSET = "RESET";
    defparam temp_buffer_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i105 (.D(temp_buffer[89]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[105]));
    defparam temp_buffer_i0_i105.REGSET = "RESET";
    defparam temp_buffer_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i104 (.D(temp_buffer[88]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[104]));
    defparam temp_buffer_i0_i104.REGSET = "RESET";
    defparam temp_buffer_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i103 (.D(temp_buffer[87]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[103]));
    defparam temp_buffer_i0_i103.REGSET = "RESET";
    defparam temp_buffer_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i102 (.D(temp_buffer[86]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[102]));
    defparam temp_buffer_i0_i102.REGSET = "RESET";
    defparam temp_buffer_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i101 (.D(temp_buffer[85]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[101]));
    defparam temp_buffer_i0_i101.REGSET = "RESET";
    defparam temp_buffer_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i100 (.D(temp_buffer[84]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[100]));
    defparam temp_buffer_i0_i100.REGSET = "RESET";
    defparam temp_buffer_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i99 (.D(temp_buffer[83]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[99]));
    defparam temp_buffer_i0_i99.REGSET = "RESET";
    defparam temp_buffer_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i98 (.D(temp_buffer[82]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[98]));
    defparam temp_buffer_i0_i98.REGSET = "RESET";
    defparam temp_buffer_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i97 (.D(temp_buffer[81]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[97]));
    defparam temp_buffer_i0_i97.REGSET = "RESET";
    defparam temp_buffer_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i96 (.D(temp_buffer[80]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[96]));
    defparam temp_buffer_i0_i96.REGSET = "RESET";
    defparam temp_buffer_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i95 (.D(temp_buffer[79]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[95]));
    defparam temp_buffer_i0_i95.REGSET = "RESET";
    defparam temp_buffer_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i94 (.D(temp_buffer[78]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[94]));
    defparam temp_buffer_i0_i94.REGSET = "RESET";
    defparam temp_buffer_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i93 (.D(temp_buffer[77]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[93]));
    defparam temp_buffer_i0_i93.REGSET = "RESET";
    defparam temp_buffer_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i92 (.D(temp_buffer[76]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[92]));
    defparam temp_buffer_i0_i92.REGSET = "RESET";
    defparam temp_buffer_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i91 (.D(temp_buffer[75]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[91]));
    defparam temp_buffer_i0_i91.REGSET = "RESET";
    defparam temp_buffer_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i90 (.D(temp_buffer[74]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[90]));
    defparam temp_buffer_i0_i90.REGSET = "RESET";
    defparam temp_buffer_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i89 (.D(temp_buffer[73]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[89]));
    defparam temp_buffer_i0_i89.REGSET = "RESET";
    defparam temp_buffer_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i88 (.D(temp_buffer[72]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[88]));
    defparam temp_buffer_i0_i88.REGSET = "RESET";
    defparam temp_buffer_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i87 (.D(temp_buffer[71]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[87]));
    defparam temp_buffer_i0_i87.REGSET = "RESET";
    defparam temp_buffer_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i86 (.D(temp_buffer[70]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[86]));
    defparam temp_buffer_i0_i86.REGSET = "RESET";
    defparam temp_buffer_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i85 (.D(temp_buffer[69]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[85]));
    defparam temp_buffer_i0_i85.REGSET = "RESET";
    defparam temp_buffer_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i84 (.D(temp_buffer[68]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[84]));
    defparam temp_buffer_i0_i84.REGSET = "RESET";
    defparam temp_buffer_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i83 (.D(temp_buffer[67]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[83]));
    defparam temp_buffer_i0_i83.REGSET = "RESET";
    defparam temp_buffer_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i82 (.D(temp_buffer[66]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[82]));
    defparam temp_buffer_i0_i82.REGSET = "RESET";
    defparam temp_buffer_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i81 (.D(temp_buffer[65]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[81]));
    defparam temp_buffer_i0_i81.REGSET = "RESET";
    defparam temp_buffer_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i80 (.D(temp_buffer[64]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[80]));
    defparam temp_buffer_i0_i80.REGSET = "RESET";
    defparam temp_buffer_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i79 (.D(temp_buffer[63]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[79]));
    defparam temp_buffer_i0_i79.REGSET = "RESET";
    defparam temp_buffer_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i78 (.D(temp_buffer[62]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[78]));
    defparam temp_buffer_i0_i78.REGSET = "RESET";
    defparam temp_buffer_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i77 (.D(temp_buffer[61]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[77]));
    defparam temp_buffer_i0_i77.REGSET = "RESET";
    defparam temp_buffer_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i76 (.D(temp_buffer[60]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[76]));
    defparam temp_buffer_i0_i76.REGSET = "RESET";
    defparam temp_buffer_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i75 (.D(temp_buffer[59]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[75]));
    defparam temp_buffer_i0_i75.REGSET = "RESET";
    defparam temp_buffer_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i74 (.D(temp_buffer[58]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[74]));
    defparam temp_buffer_i0_i74.REGSET = "RESET";
    defparam temp_buffer_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i73 (.D(temp_buffer[57]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[73]));
    defparam temp_buffer_i0_i73.REGSET = "RESET";
    defparam temp_buffer_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i72 (.D(temp_buffer[56]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[72]));
    defparam temp_buffer_i0_i72.REGSET = "RESET";
    defparam temp_buffer_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i71 (.D(temp_buffer[55]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[71]));
    defparam temp_buffer_i0_i71.REGSET = "RESET";
    defparam temp_buffer_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i70 (.D(temp_buffer[54]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[70]));
    defparam temp_buffer_i0_i70.REGSET = "RESET";
    defparam temp_buffer_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i69 (.D(temp_buffer[53]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[69]));
    defparam temp_buffer_i0_i69.REGSET = "RESET";
    defparam temp_buffer_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i68 (.D(temp_buffer[52]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[68]));
    defparam temp_buffer_i0_i68.REGSET = "RESET";
    defparam temp_buffer_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i67 (.D(temp_buffer[51]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[67]));
    defparam temp_buffer_i0_i67.REGSET = "RESET";
    defparam temp_buffer_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i66 (.D(temp_buffer[50]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[66]));
    defparam temp_buffer_i0_i66.REGSET = "RESET";
    defparam temp_buffer_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i65 (.D(temp_buffer[49]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[65]));
    defparam temp_buffer_i0_i65.REGSET = "RESET";
    defparam temp_buffer_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i64 (.D(temp_buffer[48]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[64]));
    defparam temp_buffer_i0_i64.REGSET = "RESET";
    defparam temp_buffer_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i63 (.D(temp_buffer[47]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[63]));
    defparam temp_buffer_i0_i63.REGSET = "RESET";
    defparam temp_buffer_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i62 (.D(temp_buffer[46]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[62]));
    defparam temp_buffer_i0_i62.REGSET = "RESET";
    defparam temp_buffer_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i61 (.D(temp_buffer[45]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[61]));
    defparam temp_buffer_i0_i61.REGSET = "RESET";
    defparam temp_buffer_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i60 (.D(temp_buffer[44]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[60]));
    defparam temp_buffer_i0_i60.REGSET = "RESET";
    defparam temp_buffer_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i59 (.D(temp_buffer[43]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[59]));
    defparam temp_buffer_i0_i59.REGSET = "RESET";
    defparam temp_buffer_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i58 (.D(temp_buffer[42]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[58]));
    defparam temp_buffer_i0_i58.REGSET = "RESET";
    defparam temp_buffer_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i57 (.D(temp_buffer[41]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[57]));
    defparam temp_buffer_i0_i57.REGSET = "RESET";
    defparam temp_buffer_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i56 (.D(temp_buffer[40]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[56]));
    defparam temp_buffer_i0_i56.REGSET = "RESET";
    defparam temp_buffer_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i55 (.D(temp_buffer[39]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[55]));
    defparam temp_buffer_i0_i55.REGSET = "RESET";
    defparam temp_buffer_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i54 (.D(temp_buffer[38]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[54]));
    defparam temp_buffer_i0_i54.REGSET = "RESET";
    defparam temp_buffer_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i53 (.D(temp_buffer[37]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[53]));
    defparam temp_buffer_i0_i53.REGSET = "RESET";
    defparam temp_buffer_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i52 (.D(temp_buffer[36]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[52]));
    defparam temp_buffer_i0_i52.REGSET = "RESET";
    defparam temp_buffer_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i51 (.D(temp_buffer[35]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[51]));
    defparam temp_buffer_i0_i51.REGSET = "RESET";
    defparam temp_buffer_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i50 (.D(temp_buffer[34]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[50]));
    defparam temp_buffer_i0_i50.REGSET = "RESET";
    defparam temp_buffer_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i49 (.D(temp_buffer[33]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[49]));
    defparam temp_buffer_i0_i49.REGSET = "RESET";
    defparam temp_buffer_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i48 (.D(temp_buffer[32]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[48]));
    defparam temp_buffer_i0_i48.REGSET = "RESET";
    defparam temp_buffer_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i47 (.D(temp_buffer[31]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[47]));
    defparam temp_buffer_i0_i47.REGSET = "RESET";
    defparam temp_buffer_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i46 (.D(temp_buffer[30]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[46]));
    defparam temp_buffer_i0_i46.REGSET = "RESET";
    defparam temp_buffer_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i45 (.D(temp_buffer[29]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[45]));
    defparam temp_buffer_i0_i45.REGSET = "RESET";
    defparam temp_buffer_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i44 (.D(temp_buffer[28]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[44]));
    defparam temp_buffer_i0_i44.REGSET = "RESET";
    defparam temp_buffer_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i43 (.D(temp_buffer[27]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[43]));
    defparam temp_buffer_i0_i43.REGSET = "RESET";
    defparam temp_buffer_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i42 (.D(temp_buffer[26]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[42]));
    defparam temp_buffer_i0_i42.REGSET = "RESET";
    defparam temp_buffer_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i41 (.D(temp_buffer[25]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[41]));
    defparam temp_buffer_i0_i41.REGSET = "RESET";
    defparam temp_buffer_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i40 (.D(temp_buffer[24]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[40]));
    defparam temp_buffer_i0_i40.REGSET = "RESET";
    defparam temp_buffer_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i39 (.D(temp_buffer[23]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[39]));
    defparam temp_buffer_i0_i39.REGSET = "RESET";
    defparam temp_buffer_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i38 (.D(temp_buffer[22]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[38]));
    defparam temp_buffer_i0_i38.REGSET = "RESET";
    defparam temp_buffer_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i37 (.D(temp_buffer[21]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[37]));
    defparam temp_buffer_i0_i37.REGSET = "RESET";
    defparam temp_buffer_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i36 (.D(temp_buffer[20]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[36]));
    defparam temp_buffer_i0_i36.REGSET = "RESET";
    defparam temp_buffer_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i35 (.D(temp_buffer[19]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[35]));
    defparam temp_buffer_i0_i35.REGSET = "RESET";
    defparam temp_buffer_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i34 (.D(temp_buffer[18]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[34]));
    defparam temp_buffer_i0_i34.REGSET = "RESET";
    defparam temp_buffer_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i33 (.D(temp_buffer[17]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[33]));
    defparam temp_buffer_i0_i33.REGSET = "RESET";
    defparam temp_buffer_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i32 (.D(temp_buffer[16]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[32]));
    defparam temp_buffer_i0_i32.REGSET = "RESET";
    defparam temp_buffer_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i31 (.D(temp_buffer[15]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[31]));
    defparam temp_buffer_i0_i31.REGSET = "RESET";
    defparam temp_buffer_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i30 (.D(temp_buffer[14]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[30]));
    defparam temp_buffer_i0_i30.REGSET = "RESET";
    defparam temp_buffer_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i29 (.D(temp_buffer[13]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[29]));
    defparam temp_buffer_i0_i29.REGSET = "RESET";
    defparam temp_buffer_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i28 (.D(temp_buffer[12]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[28]));
    defparam temp_buffer_i0_i28.REGSET = "RESET";
    defparam temp_buffer_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i27 (.D(temp_buffer[11]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[27]));
    defparam temp_buffer_i0_i27.REGSET = "RESET";
    defparam temp_buffer_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i26 (.D(temp_buffer[10]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[26]));
    defparam temp_buffer_i0_i26.REGSET = "RESET";
    defparam temp_buffer_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i25 (.D(temp_buffer[9]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[25]));
    defparam temp_buffer_i0_i25.REGSET = "RESET";
    defparam temp_buffer_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i24 (.D(temp_buffer[8]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[24]));
    defparam temp_buffer_i0_i24.REGSET = "RESET";
    defparam temp_buffer_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i23 (.D(temp_buffer[7]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[23]));
    defparam temp_buffer_i0_i23.REGSET = "RESET";
    defparam temp_buffer_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i22 (.D(temp_buffer[6]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[22]));
    defparam temp_buffer_i0_i22.REGSET = "RESET";
    defparam temp_buffer_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i21 (.D(temp_buffer[5]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[21]));
    defparam temp_buffer_i0_i21.REGSET = "RESET";
    defparam temp_buffer_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i20 (.D(temp_buffer[4]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[20]));
    defparam temp_buffer_i0_i20.REGSET = "RESET";
    defparam temp_buffer_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i19 (.D(temp_buffer[3]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[19]));
    defparam temp_buffer_i0_i19.REGSET = "RESET";
    defparam temp_buffer_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i18 (.D(temp_buffer[2]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[18]));
    defparam temp_buffer_i0_i18.REGSET = "RESET";
    defparam temp_buffer_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i17 (.D(temp_buffer[1]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[17]));
    defparam temp_buffer_i0_i17.REGSET = "RESET";
    defparam temp_buffer_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i16 (.D(temp_buffer[0]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[16]));
    defparam temp_buffer_i0_i16.REGSET = "RESET";
    defparam temp_buffer_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i15 (.D(int_FIFO_Q[15]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[15]));
    defparam temp_buffer_i0_i15.REGSET = "RESET";
    defparam temp_buffer_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i14 (.D(int_FIFO_Q[14]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[14]));
    defparam temp_buffer_i0_i14.REGSET = "RESET";
    defparam temp_buffer_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i13 (.D(int_FIFO_Q[13]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[13]));
    defparam temp_buffer_i0_i13.REGSET = "RESET";
    defparam temp_buffer_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i12 (.D(int_FIFO_Q[12]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[12]));
    defparam temp_buffer_i0_i12.REGSET = "RESET";
    defparam temp_buffer_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i11 (.D(int_FIFO_Q[11]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[11]));
    defparam temp_buffer_i0_i11.REGSET = "RESET";
    defparam temp_buffer_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i10 (.D(int_FIFO_Q[10]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[10]));
    defparam temp_buffer_i0_i10.REGSET = "RESET";
    defparam temp_buffer_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i9 (.D(int_FIFO_Q[9]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[9]));
    defparam temp_buffer_i0_i9.REGSET = "RESET";
    defparam temp_buffer_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i8 (.D(int_FIFO_Q[8]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[8]));
    defparam temp_buffer_i0_i8.REGSET = "RESET";
    defparam temp_buffer_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i7 (.D(int_FIFO_Q[7]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[7]));
    defparam temp_buffer_i0_i7.REGSET = "RESET";
    defparam temp_buffer_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i6 (.D(int_FIFO_Q[6]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[6]));
    defparam temp_buffer_i0_i6.REGSET = "RESET";
    defparam temp_buffer_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i5 (.D(int_FIFO_Q[5]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[5]));
    defparam temp_buffer_i0_i5.REGSET = "RESET";
    defparam temp_buffer_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i4 (.D(int_FIFO_Q[4]), 
            .SP(n8503), .CK(pll_clk_int), .SR(o_reset_c), .Q(temp_buffer[4]));
    defparam temp_buffer_i0_i4.REGSET = "RESET";
    defparam temp_buffer_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i3 (.D(int_FIFO_Q[3]), 
            .SP(n8503), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(temp_buffer[3]));
    defparam temp_buffer_i0_i3.REGSET = "RESET";
    defparam temp_buffer_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i2 (.D(int_FIFO_Q[2]), 
            .SP(n8503), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(temp_buffer[2]));
    defparam temp_buffer_i0_i2.REGSET = "RESET";
    defparam temp_buffer_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ temp_buffer_i0_i1 (.D(int_FIFO_Q[1]), 
            .SP(n8503), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(temp_buffer[1]));
    defparam temp_buffer_i0_i1.REGSET = "RESET";
    defparam temp_buffer_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i511 (.D(temp_buffer[511]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[511]));
    defparam int_STM32_TX_Byte_i0_i511.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i510 (.D(temp_buffer[510]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[510]));
    defparam int_STM32_TX_Byte_i0_i510.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i509 (.D(temp_buffer[509]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[509]));
    defparam int_STM32_TX_Byte_i0_i509.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i508 (.D(temp_buffer[508]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[508]));
    defparam int_STM32_TX_Byte_i0_i508.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i507 (.D(temp_buffer[507]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[507]));
    defparam int_STM32_TX_Byte_i0_i507.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i506 (.D(temp_buffer[506]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[506]));
    defparam int_STM32_TX_Byte_i0_i506.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i505 (.D(temp_buffer[505]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[505]));
    defparam int_STM32_TX_Byte_i0_i505.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i504 (.D(temp_buffer[504]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[504]));
    defparam int_STM32_TX_Byte_i0_i504.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i503 (.D(temp_buffer[503]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[503]));
    defparam int_STM32_TX_Byte_i0_i503.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i502 (.D(temp_buffer[502]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[502]));
    defparam int_STM32_TX_Byte_i0_i502.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i501 (.D(temp_buffer[501]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[501]));
    defparam int_STM32_TX_Byte_i0_i501.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i500 (.D(temp_buffer[500]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[500]));
    defparam int_STM32_TX_Byte_i0_i500.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i499 (.D(temp_buffer[499]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[499]));
    defparam int_STM32_TX_Byte_i0_i499.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i498 (.D(temp_buffer[498]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[498]));
    defparam int_STM32_TX_Byte_i0_i498.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i497 (.D(temp_buffer[497]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[497]));
    defparam int_STM32_TX_Byte_i0_i497.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i496 (.D(temp_buffer[496]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[496]));
    defparam int_STM32_TX_Byte_i0_i496.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i495 (.D(temp_buffer[495]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[495]));
    defparam int_STM32_TX_Byte_i0_i495.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i494 (.D(temp_buffer[494]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[494]));
    defparam int_STM32_TX_Byte_i0_i494.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i493 (.D(temp_buffer[493]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[493]));
    defparam int_STM32_TX_Byte_i0_i493.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i492 (.D(temp_buffer[492]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[492]));
    defparam int_STM32_TX_Byte_i0_i492.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i491 (.D(temp_buffer[491]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[491]));
    defparam int_STM32_TX_Byte_i0_i491.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i490 (.D(temp_buffer[490]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[490]));
    defparam int_STM32_TX_Byte_i0_i490.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i489 (.D(temp_buffer[489]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[489]));
    defparam int_STM32_TX_Byte_i0_i489.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i488 (.D(temp_buffer[488]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[488]));
    defparam int_STM32_TX_Byte_i0_i488.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i487 (.D(temp_buffer[487]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[487]));
    defparam int_STM32_TX_Byte_i0_i487.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i486 (.D(temp_buffer[486]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[486]));
    defparam int_STM32_TX_Byte_i0_i486.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i485 (.D(temp_buffer[485]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[485]));
    defparam int_STM32_TX_Byte_i0_i485.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i484 (.D(temp_buffer[484]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[484]));
    defparam int_STM32_TX_Byte_i0_i484.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i483 (.D(temp_buffer[483]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[483]));
    defparam int_STM32_TX_Byte_i0_i483.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i482 (.D(temp_buffer[482]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[482]));
    defparam int_STM32_TX_Byte_i0_i482.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i481 (.D(temp_buffer[481]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[481]));
    defparam int_STM32_TX_Byte_i0_i481.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i480 (.D(temp_buffer[480]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[480]));
    defparam int_STM32_TX_Byte_i0_i480.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i479 (.D(temp_buffer[479]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[479]));
    defparam int_STM32_TX_Byte_i0_i479.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i478 (.D(temp_buffer[478]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[478]));
    defparam int_STM32_TX_Byte_i0_i478.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i477 (.D(temp_buffer[477]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[477]));
    defparam int_STM32_TX_Byte_i0_i477.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i476 (.D(temp_buffer[476]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[476]));
    defparam int_STM32_TX_Byte_i0_i476.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i475 (.D(temp_buffer[475]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[475]));
    defparam int_STM32_TX_Byte_i0_i475.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i474 (.D(temp_buffer[474]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[474]));
    defparam int_STM32_TX_Byte_i0_i474.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i473 (.D(temp_buffer[473]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[473]));
    defparam int_STM32_TX_Byte_i0_i473.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i472 (.D(temp_buffer[472]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[472]));
    defparam int_STM32_TX_Byte_i0_i472.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i471 (.D(temp_buffer[471]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[471]));
    defparam int_STM32_TX_Byte_i0_i471.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i470 (.D(temp_buffer[470]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[470]));
    defparam int_STM32_TX_Byte_i0_i470.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i469 (.D(temp_buffer[469]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[469]));
    defparam int_STM32_TX_Byte_i0_i469.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i468 (.D(temp_buffer[468]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[468]));
    defparam int_STM32_TX_Byte_i0_i468.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i467 (.D(temp_buffer[467]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[467]));
    defparam int_STM32_TX_Byte_i0_i467.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i466 (.D(temp_buffer[466]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[466]));
    defparam int_STM32_TX_Byte_i0_i466.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i465 (.D(temp_buffer[465]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[465]));
    defparam int_STM32_TX_Byte_i0_i465.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i464 (.D(temp_buffer[464]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[464]));
    defparam int_STM32_TX_Byte_i0_i464.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i463 (.D(temp_buffer[463]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[463]));
    defparam int_STM32_TX_Byte_i0_i463.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i462 (.D(temp_buffer[462]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[462]));
    defparam int_STM32_TX_Byte_i0_i462.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i461 (.D(temp_buffer[461]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[461]));
    defparam int_STM32_TX_Byte_i0_i461.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i460 (.D(temp_buffer[460]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[460]));
    defparam int_STM32_TX_Byte_i0_i460.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i459 (.D(temp_buffer[459]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[459]));
    defparam int_STM32_TX_Byte_i0_i459.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i458 (.D(temp_buffer[458]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[458]));
    defparam int_STM32_TX_Byte_i0_i458.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i457 (.D(temp_buffer[457]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[457]));
    defparam int_STM32_TX_Byte_i0_i457.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i456 (.D(temp_buffer[456]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[456]));
    defparam int_STM32_TX_Byte_i0_i456.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i455 (.D(temp_buffer[455]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[455]));
    defparam int_STM32_TX_Byte_i0_i455.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i454 (.D(temp_buffer[454]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[454]));
    defparam int_STM32_TX_Byte_i0_i454.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i453 (.D(temp_buffer[453]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[453]));
    defparam int_STM32_TX_Byte_i0_i453.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i452 (.D(temp_buffer[452]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[452]));
    defparam int_STM32_TX_Byte_i0_i452.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i451 (.D(temp_buffer[451]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[451]));
    defparam int_STM32_TX_Byte_i0_i451.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i450 (.D(temp_buffer[450]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[450]));
    defparam int_STM32_TX_Byte_i0_i450.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i449 (.D(temp_buffer[449]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[449]));
    defparam int_STM32_TX_Byte_i0_i449.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i448 (.D(temp_buffer[448]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[448]));
    defparam int_STM32_TX_Byte_i0_i448.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i447 (.D(temp_buffer[447]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[447]));
    defparam int_STM32_TX_Byte_i0_i447.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i446 (.D(temp_buffer[446]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[446]));
    defparam int_STM32_TX_Byte_i0_i446.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i445 (.D(temp_buffer[445]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[445]));
    defparam int_STM32_TX_Byte_i0_i445.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i444 (.D(temp_buffer[444]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[444]));
    defparam int_STM32_TX_Byte_i0_i444.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i443 (.D(temp_buffer[443]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[443]));
    defparam int_STM32_TX_Byte_i0_i443.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i442 (.D(temp_buffer[442]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[442]));
    defparam int_STM32_TX_Byte_i0_i442.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i441 (.D(temp_buffer[441]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[441]));
    defparam int_STM32_TX_Byte_i0_i441.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i440 (.D(temp_buffer[440]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[440]));
    defparam int_STM32_TX_Byte_i0_i440.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i439 (.D(temp_buffer[439]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[439]));
    defparam int_STM32_TX_Byte_i0_i439.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i438 (.D(temp_buffer[438]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[438]));
    defparam int_STM32_TX_Byte_i0_i438.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i437 (.D(temp_buffer[437]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[437]));
    defparam int_STM32_TX_Byte_i0_i437.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i436 (.D(temp_buffer[436]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[436]));
    defparam int_STM32_TX_Byte_i0_i436.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i435 (.D(temp_buffer[435]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[435]));
    defparam int_STM32_TX_Byte_i0_i435.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i434 (.D(temp_buffer[434]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[434]));
    defparam int_STM32_TX_Byte_i0_i434.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i433 (.D(temp_buffer[433]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[433]));
    defparam int_STM32_TX_Byte_i0_i433.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i432 (.D(temp_buffer[432]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[432]));
    defparam int_STM32_TX_Byte_i0_i432.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i431 (.D(temp_buffer[431]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[431]));
    defparam int_STM32_TX_Byte_i0_i431.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i430 (.D(temp_buffer[430]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[430]));
    defparam int_STM32_TX_Byte_i0_i430.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i429 (.D(temp_buffer[429]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[429]));
    defparam int_STM32_TX_Byte_i0_i429.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i428 (.D(temp_buffer[428]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[428]));
    defparam int_STM32_TX_Byte_i0_i428.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i427 (.D(temp_buffer[427]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[427]));
    defparam int_STM32_TX_Byte_i0_i427.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i426 (.D(temp_buffer[426]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[426]));
    defparam int_STM32_TX_Byte_i0_i426.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i425 (.D(temp_buffer[425]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[425]));
    defparam int_STM32_TX_Byte_i0_i425.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i424 (.D(temp_buffer[424]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[424]));
    defparam int_STM32_TX_Byte_i0_i424.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i423 (.D(temp_buffer[423]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[423]));
    defparam int_STM32_TX_Byte_i0_i423.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i422 (.D(temp_buffer[422]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[422]));
    defparam int_STM32_TX_Byte_i0_i422.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i421 (.D(temp_buffer[421]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[421]));
    defparam int_STM32_TX_Byte_i0_i421.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i420 (.D(temp_buffer[420]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[420]));
    defparam int_STM32_TX_Byte_i0_i420.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i419 (.D(temp_buffer[419]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[419]));
    defparam int_STM32_TX_Byte_i0_i419.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i418 (.D(temp_buffer[418]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[418]));
    defparam int_STM32_TX_Byte_i0_i418.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i417 (.D(temp_buffer[417]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[417]));
    defparam int_STM32_TX_Byte_i0_i417.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i416 (.D(temp_buffer[416]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[416]));
    defparam int_STM32_TX_Byte_i0_i416.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i415 (.D(temp_buffer[415]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[415]));
    defparam int_STM32_TX_Byte_i0_i415.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i414 (.D(temp_buffer[414]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[414]));
    defparam int_STM32_TX_Byte_i0_i414.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i413 (.D(temp_buffer[413]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[413]));
    defparam int_STM32_TX_Byte_i0_i413.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i412 (.D(temp_buffer[412]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[412]));
    defparam int_STM32_TX_Byte_i0_i412.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i411 (.D(temp_buffer[411]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[411]));
    defparam int_STM32_TX_Byte_i0_i411.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i410 (.D(temp_buffer[410]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[410]));
    defparam int_STM32_TX_Byte_i0_i410.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i409 (.D(temp_buffer[409]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[409]));
    defparam int_STM32_TX_Byte_i0_i409.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i408 (.D(temp_buffer[408]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[408]));
    defparam int_STM32_TX_Byte_i0_i408.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i407 (.D(temp_buffer[407]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[407]));
    defparam int_STM32_TX_Byte_i0_i407.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i406 (.D(temp_buffer[406]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[406]));
    defparam int_STM32_TX_Byte_i0_i406.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i405 (.D(temp_buffer[405]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[405]));
    defparam int_STM32_TX_Byte_i0_i405.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i404 (.D(temp_buffer[404]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[404]));
    defparam int_STM32_TX_Byte_i0_i404.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i403 (.D(temp_buffer[403]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[403]));
    defparam int_STM32_TX_Byte_i0_i403.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i402 (.D(temp_buffer[402]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[402]));
    defparam int_STM32_TX_Byte_i0_i402.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i401 (.D(temp_buffer[401]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[401]));
    defparam int_STM32_TX_Byte_i0_i401.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i400 (.D(temp_buffer[400]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[400]));
    defparam int_STM32_TX_Byte_i0_i400.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i399 (.D(temp_buffer[399]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[399]));
    defparam int_STM32_TX_Byte_i0_i399.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i398 (.D(temp_buffer[398]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[398]));
    defparam int_STM32_TX_Byte_i0_i398.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i397 (.D(temp_buffer[397]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[397]));
    defparam int_STM32_TX_Byte_i0_i397.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i396 (.D(temp_buffer[396]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[396]));
    defparam int_STM32_TX_Byte_i0_i396.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i395 (.D(temp_buffer[395]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[395]));
    defparam int_STM32_TX_Byte_i0_i395.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i394 (.D(temp_buffer[394]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[394]));
    defparam int_STM32_TX_Byte_i0_i394.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i393 (.D(temp_buffer[393]), 
            .SP(n5369), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_TX_Byte[393]));
    defparam int_STM32_TX_Byte_i0_i393.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i392 (.D(temp_buffer[392]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[392]));
    defparam int_STM32_TX_Byte_i0_i392.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i391 (.D(temp_buffer[391]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[391]));
    defparam int_STM32_TX_Byte_i0_i391.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i390 (.D(temp_buffer[390]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[390]));
    defparam int_STM32_TX_Byte_i0_i390.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i389 (.D(temp_buffer[389]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[389]));
    defparam int_STM32_TX_Byte_i0_i389.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i388 (.D(temp_buffer[388]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[388]));
    defparam int_STM32_TX_Byte_i0_i388.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i387 (.D(temp_buffer[387]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[387]));
    defparam int_STM32_TX_Byte_i0_i387.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i386 (.D(temp_buffer[386]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[386]));
    defparam int_STM32_TX_Byte_i0_i386.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i385 (.D(temp_buffer[385]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[385]));
    defparam int_STM32_TX_Byte_i0_i385.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i384 (.D(temp_buffer[384]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[384]));
    defparam int_STM32_TX_Byte_i0_i384.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i383 (.D(temp_buffer[383]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[383]));
    defparam int_STM32_TX_Byte_i0_i383.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i382 (.D(temp_buffer[382]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[382]));
    defparam int_STM32_TX_Byte_i0_i382.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i381 (.D(temp_buffer[381]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[381]));
    defparam int_STM32_TX_Byte_i0_i381.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i380 (.D(temp_buffer[380]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[380]));
    defparam int_STM32_TX_Byte_i0_i380.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i379 (.D(temp_buffer[379]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[379]));
    defparam int_STM32_TX_Byte_i0_i379.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i378 (.D(temp_buffer[378]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[378]));
    defparam int_STM32_TX_Byte_i0_i378.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i377 (.D(temp_buffer[377]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[377]));
    defparam int_STM32_TX_Byte_i0_i377.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i376 (.D(temp_buffer[376]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[376]));
    defparam int_STM32_TX_Byte_i0_i376.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i375 (.D(temp_buffer[375]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[375]));
    defparam int_STM32_TX_Byte_i0_i375.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i374 (.D(temp_buffer[374]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[374]));
    defparam int_STM32_TX_Byte_i0_i374.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i373 (.D(temp_buffer[373]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[373]));
    defparam int_STM32_TX_Byte_i0_i373.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i372 (.D(temp_buffer[372]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[372]));
    defparam int_STM32_TX_Byte_i0_i372.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i371 (.D(temp_buffer[371]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[371]));
    defparam int_STM32_TX_Byte_i0_i371.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i370 (.D(temp_buffer[370]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[370]));
    defparam int_STM32_TX_Byte_i0_i370.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i369 (.D(temp_buffer[369]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[369]));
    defparam int_STM32_TX_Byte_i0_i369.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i368 (.D(temp_buffer[368]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[368]));
    defparam int_STM32_TX_Byte_i0_i368.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i367 (.D(temp_buffer[367]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[367]));
    defparam int_STM32_TX_Byte_i0_i367.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i366 (.D(temp_buffer[366]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[366]));
    defparam int_STM32_TX_Byte_i0_i366.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i365 (.D(temp_buffer[365]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[365]));
    defparam int_STM32_TX_Byte_i0_i365.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i364 (.D(temp_buffer[364]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[364]));
    defparam int_STM32_TX_Byte_i0_i364.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i363 (.D(temp_buffer[363]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[363]));
    defparam int_STM32_TX_Byte_i0_i363.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i362 (.D(temp_buffer[362]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[362]));
    defparam int_STM32_TX_Byte_i0_i362.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i361 (.D(temp_buffer[361]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[361]));
    defparam int_STM32_TX_Byte_i0_i361.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i360 (.D(temp_buffer[360]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[360]));
    defparam int_STM32_TX_Byte_i0_i360.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i359 (.D(temp_buffer[359]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[359]));
    defparam int_STM32_TX_Byte_i0_i359.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i358 (.D(temp_buffer[358]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[358]));
    defparam int_STM32_TX_Byte_i0_i358.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i357 (.D(temp_buffer[357]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[357]));
    defparam int_STM32_TX_Byte_i0_i357.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i356 (.D(temp_buffer[356]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[356]));
    defparam int_STM32_TX_Byte_i0_i356.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i355 (.D(temp_buffer[355]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[355]));
    defparam int_STM32_TX_Byte_i0_i355.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i354 (.D(temp_buffer[354]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[354]));
    defparam int_STM32_TX_Byte_i0_i354.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i353 (.D(temp_buffer[353]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[353]));
    defparam int_STM32_TX_Byte_i0_i353.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i352 (.D(temp_buffer[352]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[352]));
    defparam int_STM32_TX_Byte_i0_i352.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i351 (.D(temp_buffer[351]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[351]));
    defparam int_STM32_TX_Byte_i0_i351.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i350 (.D(temp_buffer[350]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[350]));
    defparam int_STM32_TX_Byte_i0_i350.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i349 (.D(temp_buffer[349]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[349]));
    defparam int_STM32_TX_Byte_i0_i349.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i348 (.D(temp_buffer[348]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[348]));
    defparam int_STM32_TX_Byte_i0_i348.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i347 (.D(temp_buffer[347]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[347]));
    defparam int_STM32_TX_Byte_i0_i347.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i346 (.D(temp_buffer[346]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[346]));
    defparam int_STM32_TX_Byte_i0_i346.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i345 (.D(temp_buffer[345]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[345]));
    defparam int_STM32_TX_Byte_i0_i345.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i344 (.D(temp_buffer[344]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[344]));
    defparam int_STM32_TX_Byte_i0_i344.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i343 (.D(temp_buffer[343]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[343]));
    defparam int_STM32_TX_Byte_i0_i343.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i342 (.D(temp_buffer[342]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[342]));
    defparam int_STM32_TX_Byte_i0_i342.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i341 (.D(temp_buffer[341]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[341]));
    defparam int_STM32_TX_Byte_i0_i341.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i340 (.D(temp_buffer[340]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[340]));
    defparam int_STM32_TX_Byte_i0_i340.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i339 (.D(temp_buffer[339]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[339]));
    defparam int_STM32_TX_Byte_i0_i339.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i338 (.D(temp_buffer[338]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[338]));
    defparam int_STM32_TX_Byte_i0_i338.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i337 (.D(temp_buffer[337]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[337]));
    defparam int_STM32_TX_Byte_i0_i337.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i336 (.D(temp_buffer[336]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[336]));
    defparam int_STM32_TX_Byte_i0_i336.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i335 (.D(temp_buffer[335]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[335]));
    defparam int_STM32_TX_Byte_i0_i335.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i334 (.D(temp_buffer[334]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[334]));
    defparam int_STM32_TX_Byte_i0_i334.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i333 (.D(temp_buffer[333]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[333]));
    defparam int_STM32_TX_Byte_i0_i333.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i332 (.D(temp_buffer[332]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[332]));
    defparam int_STM32_TX_Byte_i0_i332.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i331 (.D(temp_buffer[331]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[331]));
    defparam int_STM32_TX_Byte_i0_i331.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i330 (.D(temp_buffer[330]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[330]));
    defparam int_STM32_TX_Byte_i0_i330.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i329 (.D(temp_buffer[329]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[329]));
    defparam int_STM32_TX_Byte_i0_i329.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i328 (.D(temp_buffer[328]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[328]));
    defparam int_STM32_TX_Byte_i0_i328.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i327 (.D(temp_buffer[327]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[327]));
    defparam int_STM32_TX_Byte_i0_i327.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i326 (.D(temp_buffer[326]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[326]));
    defparam int_STM32_TX_Byte_i0_i326.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i325 (.D(temp_buffer[325]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[325]));
    defparam int_STM32_TX_Byte_i0_i325.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i324 (.D(temp_buffer[324]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[324]));
    defparam int_STM32_TX_Byte_i0_i324.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i323 (.D(temp_buffer[323]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[323]));
    defparam int_STM32_TX_Byte_i0_i323.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i322 (.D(temp_buffer[322]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[322]));
    defparam int_STM32_TX_Byte_i0_i322.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i321 (.D(temp_buffer[321]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[321]));
    defparam int_STM32_TX_Byte_i0_i321.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i320 (.D(temp_buffer[320]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[320]));
    defparam int_STM32_TX_Byte_i0_i320.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i319 (.D(temp_buffer[319]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[319]));
    defparam int_STM32_TX_Byte_i0_i319.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i318 (.D(temp_buffer[318]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[318]));
    defparam int_STM32_TX_Byte_i0_i318.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i317 (.D(temp_buffer[317]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[317]));
    defparam int_STM32_TX_Byte_i0_i317.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i316 (.D(temp_buffer[316]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[316]));
    defparam int_STM32_TX_Byte_i0_i316.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i315 (.D(temp_buffer[315]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[315]));
    defparam int_STM32_TX_Byte_i0_i315.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i314 (.D(temp_buffer[314]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[314]));
    defparam int_STM32_TX_Byte_i0_i314.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i313 (.D(temp_buffer[313]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[313]));
    defparam int_STM32_TX_Byte_i0_i313.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i312 (.D(temp_buffer[312]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[312]));
    defparam int_STM32_TX_Byte_i0_i312.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i311 (.D(temp_buffer[311]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[311]));
    defparam int_STM32_TX_Byte_i0_i311.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i310 (.D(temp_buffer[310]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[310]));
    defparam int_STM32_TX_Byte_i0_i310.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i309 (.D(temp_buffer[309]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[309]));
    defparam int_STM32_TX_Byte_i0_i309.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i308 (.D(temp_buffer[308]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[308]));
    defparam int_STM32_TX_Byte_i0_i308.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i307 (.D(temp_buffer[307]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[307]));
    defparam int_STM32_TX_Byte_i0_i307.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i306 (.D(temp_buffer[306]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[306]));
    defparam int_STM32_TX_Byte_i0_i306.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i305 (.D(temp_buffer[305]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[305]));
    defparam int_STM32_TX_Byte_i0_i305.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i304 (.D(temp_buffer[304]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[304]));
    defparam int_STM32_TX_Byte_i0_i304.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i303 (.D(temp_buffer[303]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[303]));
    defparam int_STM32_TX_Byte_i0_i303.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i302 (.D(temp_buffer[302]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[302]));
    defparam int_STM32_TX_Byte_i0_i302.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i301 (.D(temp_buffer[301]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[301]));
    defparam int_STM32_TX_Byte_i0_i301.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i300 (.D(temp_buffer[300]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[300]));
    defparam int_STM32_TX_Byte_i0_i300.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i299 (.D(temp_buffer[299]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[299]));
    defparam int_STM32_TX_Byte_i0_i299.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i298 (.D(temp_buffer[298]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[298]));
    defparam int_STM32_TX_Byte_i0_i298.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i297 (.D(temp_buffer[297]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[297]));
    defparam int_STM32_TX_Byte_i0_i297.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i296 (.D(temp_buffer[296]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[296]));
    defparam int_STM32_TX_Byte_i0_i296.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i295 (.D(temp_buffer[295]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[295]));
    defparam int_STM32_TX_Byte_i0_i295.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i294 (.D(temp_buffer[294]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[294]));
    defparam int_STM32_TX_Byte_i0_i294.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i293 (.D(temp_buffer[293]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[293]));
    defparam int_STM32_TX_Byte_i0_i293.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i292 (.D(temp_buffer[292]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[292]));
    defparam int_STM32_TX_Byte_i0_i292.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i291 (.D(temp_buffer[291]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[291]));
    defparam int_STM32_TX_Byte_i0_i291.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i290 (.D(temp_buffer[290]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[290]));
    defparam int_STM32_TX_Byte_i0_i290.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i289 (.D(temp_buffer[289]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[289]));
    defparam int_STM32_TX_Byte_i0_i289.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i288 (.D(temp_buffer[288]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[288]));
    defparam int_STM32_TX_Byte_i0_i288.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i287 (.D(temp_buffer[287]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[287]));
    defparam int_STM32_TX_Byte_i0_i287.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i286 (.D(temp_buffer[286]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[286]));
    defparam int_STM32_TX_Byte_i0_i286.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i285 (.D(temp_buffer[285]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[285]));
    defparam int_STM32_TX_Byte_i0_i285.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i284 (.D(temp_buffer[284]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[284]));
    defparam int_STM32_TX_Byte_i0_i284.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i283 (.D(temp_buffer[283]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[283]));
    defparam int_STM32_TX_Byte_i0_i283.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i282 (.D(temp_buffer[282]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[282]));
    defparam int_STM32_TX_Byte_i0_i282.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i281 (.D(temp_buffer[281]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[281]));
    defparam int_STM32_TX_Byte_i0_i281.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i280 (.D(temp_buffer[280]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[280]));
    defparam int_STM32_TX_Byte_i0_i280.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i279 (.D(temp_buffer[279]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[279]));
    defparam int_STM32_TX_Byte_i0_i279.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i278 (.D(temp_buffer[278]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[278]));
    defparam int_STM32_TX_Byte_i0_i278.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i277 (.D(temp_buffer[277]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[277]));
    defparam int_STM32_TX_Byte_i0_i277.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i276 (.D(temp_buffer[276]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[276]));
    defparam int_STM32_TX_Byte_i0_i276.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i275 (.D(temp_buffer[275]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[275]));
    defparam int_STM32_TX_Byte_i0_i275.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i274 (.D(temp_buffer[274]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[274]));
    defparam int_STM32_TX_Byte_i0_i274.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i273 (.D(temp_buffer[273]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[273]));
    defparam int_STM32_TX_Byte_i0_i273.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i272 (.D(temp_buffer[272]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[272]));
    defparam int_STM32_TX_Byte_i0_i272.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i271 (.D(temp_buffer[271]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[271]));
    defparam int_STM32_TX_Byte_i0_i271.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i270 (.D(temp_buffer[270]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[270]));
    defparam int_STM32_TX_Byte_i0_i270.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i269 (.D(temp_buffer[269]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[269]));
    defparam int_STM32_TX_Byte_i0_i269.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i268 (.D(temp_buffer[268]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[268]));
    defparam int_STM32_TX_Byte_i0_i268.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i267 (.D(temp_buffer[267]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[267]));
    defparam int_STM32_TX_Byte_i0_i267.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i266 (.D(temp_buffer[266]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[266]));
    defparam int_STM32_TX_Byte_i0_i266.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i265 (.D(temp_buffer[265]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[265]));
    defparam int_STM32_TX_Byte_i0_i265.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i264 (.D(temp_buffer[264]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[264]));
    defparam int_STM32_TX_Byte_i0_i264.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i263 (.D(temp_buffer[263]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[263]));
    defparam int_STM32_TX_Byte_i0_i263.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i262 (.D(temp_buffer[262]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[262]));
    defparam int_STM32_TX_Byte_i0_i262.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i261 (.D(temp_buffer[261]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[261]));
    defparam int_STM32_TX_Byte_i0_i261.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i260 (.D(temp_buffer[260]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[260]));
    defparam int_STM32_TX_Byte_i0_i260.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i259 (.D(temp_buffer[259]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[259]));
    defparam int_STM32_TX_Byte_i0_i259.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i258 (.D(temp_buffer[258]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[258]));
    defparam int_STM32_TX_Byte_i0_i258.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i257 (.D(temp_buffer[257]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[257]));
    defparam int_STM32_TX_Byte_i0_i257.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i256 (.D(temp_buffer[256]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[256]));
    defparam int_STM32_TX_Byte_i0_i256.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i255 (.D(temp_buffer[255]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[255]));
    defparam int_STM32_TX_Byte_i0_i255.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i254 (.D(temp_buffer[254]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[254]));
    defparam int_STM32_TX_Byte_i0_i254.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i253 (.D(temp_buffer[253]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[253]));
    defparam int_STM32_TX_Byte_i0_i253.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i252 (.D(temp_buffer[252]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[252]));
    defparam int_STM32_TX_Byte_i0_i252.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i251 (.D(temp_buffer[251]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[251]));
    defparam int_STM32_TX_Byte_i0_i251.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i250 (.D(temp_buffer[250]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[250]));
    defparam int_STM32_TX_Byte_i0_i250.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i249 (.D(temp_buffer[249]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[249]));
    defparam int_STM32_TX_Byte_i0_i249.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i248 (.D(temp_buffer[248]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[248]));
    defparam int_STM32_TX_Byte_i0_i248.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i247 (.D(temp_buffer[247]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[247]));
    defparam int_STM32_TX_Byte_i0_i247.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i246 (.D(temp_buffer[246]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[246]));
    defparam int_STM32_TX_Byte_i0_i246.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i245 (.D(temp_buffer[245]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[245]));
    defparam int_STM32_TX_Byte_i0_i245.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i244 (.D(temp_buffer[244]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[244]));
    defparam int_STM32_TX_Byte_i0_i244.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i243 (.D(temp_buffer[243]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[243]));
    defparam int_STM32_TX_Byte_i0_i243.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i242 (.D(temp_buffer[242]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[242]));
    defparam int_STM32_TX_Byte_i0_i242.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i241 (.D(temp_buffer[241]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[241]));
    defparam int_STM32_TX_Byte_i0_i241.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i240 (.D(temp_buffer[240]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[240]));
    defparam int_STM32_TX_Byte_i0_i240.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i239 (.D(temp_buffer[239]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[239]));
    defparam int_STM32_TX_Byte_i0_i239.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i238 (.D(temp_buffer[238]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[238]));
    defparam int_STM32_TX_Byte_i0_i238.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i237 (.D(temp_buffer[237]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[237]));
    defparam int_STM32_TX_Byte_i0_i237.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i236 (.D(temp_buffer[236]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[236]));
    defparam int_STM32_TX_Byte_i0_i236.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i235 (.D(temp_buffer[235]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[235]));
    defparam int_STM32_TX_Byte_i0_i235.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i234 (.D(temp_buffer[234]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[234]));
    defparam int_STM32_TX_Byte_i0_i234.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i233 (.D(temp_buffer[233]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[233]));
    defparam int_STM32_TX_Byte_i0_i233.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i232 (.D(temp_buffer[232]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[232]));
    defparam int_STM32_TX_Byte_i0_i232.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i231 (.D(temp_buffer[231]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[231]));
    defparam int_STM32_TX_Byte_i0_i231.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i230 (.D(temp_buffer[230]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[230]));
    defparam int_STM32_TX_Byte_i0_i230.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i229 (.D(temp_buffer[229]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[229]));
    defparam int_STM32_TX_Byte_i0_i229.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i228 (.D(temp_buffer[228]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[228]));
    defparam int_STM32_TX_Byte_i0_i228.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i227 (.D(temp_buffer[227]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[227]));
    defparam int_STM32_TX_Byte_i0_i227.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i226 (.D(temp_buffer[226]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[226]));
    defparam int_STM32_TX_Byte_i0_i226.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i225 (.D(temp_buffer[225]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[225]));
    defparam int_STM32_TX_Byte_i0_i225.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i224 (.D(temp_buffer[224]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[224]));
    defparam int_STM32_TX_Byte_i0_i224.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i223 (.D(temp_buffer[223]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[223]));
    defparam int_STM32_TX_Byte_i0_i223.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i222 (.D(temp_buffer[222]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[222]));
    defparam int_STM32_TX_Byte_i0_i222.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i221 (.D(temp_buffer[221]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[221]));
    defparam int_STM32_TX_Byte_i0_i221.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i220 (.D(temp_buffer[220]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[220]));
    defparam int_STM32_TX_Byte_i0_i220.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i219 (.D(temp_buffer[219]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[219]));
    defparam int_STM32_TX_Byte_i0_i219.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i218 (.D(temp_buffer[218]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[218]));
    defparam int_STM32_TX_Byte_i0_i218.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i217 (.D(temp_buffer[217]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[217]));
    defparam int_STM32_TX_Byte_i0_i217.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i216 (.D(temp_buffer[216]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[216]));
    defparam int_STM32_TX_Byte_i0_i216.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i215 (.D(temp_buffer[215]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[215]));
    defparam int_STM32_TX_Byte_i0_i215.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i214 (.D(temp_buffer[214]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[214]));
    defparam int_STM32_TX_Byte_i0_i214.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i213 (.D(temp_buffer[213]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[213]));
    defparam int_STM32_TX_Byte_i0_i213.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i212 (.D(temp_buffer[212]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[212]));
    defparam int_STM32_TX_Byte_i0_i212.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i211 (.D(temp_buffer[211]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[211]));
    defparam int_STM32_TX_Byte_i0_i211.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i210 (.D(temp_buffer[210]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[210]));
    defparam int_STM32_TX_Byte_i0_i210.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i209 (.D(temp_buffer[209]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[209]));
    defparam int_STM32_TX_Byte_i0_i209.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i208 (.D(temp_buffer[208]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[208]));
    defparam int_STM32_TX_Byte_i0_i208.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i207 (.D(temp_buffer[207]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[207]));
    defparam int_STM32_TX_Byte_i0_i207.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i206 (.D(temp_buffer[206]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[206]));
    defparam int_STM32_TX_Byte_i0_i206.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i205 (.D(temp_buffer[205]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[205]));
    defparam int_STM32_TX_Byte_i0_i205.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i204 (.D(temp_buffer[204]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[204]));
    defparam int_STM32_TX_Byte_i0_i204.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i203 (.D(temp_buffer[203]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[203]));
    defparam int_STM32_TX_Byte_i0_i203.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i202 (.D(temp_buffer[202]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[202]));
    defparam int_STM32_TX_Byte_i0_i202.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i201 (.D(temp_buffer[201]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[201]));
    defparam int_STM32_TX_Byte_i0_i201.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i200 (.D(temp_buffer[200]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[200]));
    defparam int_STM32_TX_Byte_i0_i200.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i199 (.D(temp_buffer[199]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[199]));
    defparam int_STM32_TX_Byte_i0_i199.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i198 (.D(temp_buffer[198]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[198]));
    defparam int_STM32_TX_Byte_i0_i198.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i197 (.D(temp_buffer[197]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[197]));
    defparam int_STM32_TX_Byte_i0_i197.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i196 (.D(temp_buffer[196]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[196]));
    defparam int_STM32_TX_Byte_i0_i196.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i195 (.D(temp_buffer[195]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[195]));
    defparam int_STM32_TX_Byte_i0_i195.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i194 (.D(temp_buffer[194]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[194]));
    defparam int_STM32_TX_Byte_i0_i194.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i193 (.D(temp_buffer[193]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[193]));
    defparam int_STM32_TX_Byte_i0_i193.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i192 (.D(temp_buffer[192]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[192]));
    defparam int_STM32_TX_Byte_i0_i192.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i191 (.D(temp_buffer[191]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[191]));
    defparam int_STM32_TX_Byte_i0_i191.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i190 (.D(temp_buffer[190]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[190]));
    defparam int_STM32_TX_Byte_i0_i190.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i189 (.D(temp_buffer[189]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[189]));
    defparam int_STM32_TX_Byte_i0_i189.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i188 (.D(temp_buffer[188]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[188]));
    defparam int_STM32_TX_Byte_i0_i188.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i187 (.D(temp_buffer[187]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[187]));
    defparam int_STM32_TX_Byte_i0_i187.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i186 (.D(temp_buffer[186]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[186]));
    defparam int_STM32_TX_Byte_i0_i186.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i185 (.D(temp_buffer[185]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[185]));
    defparam int_STM32_TX_Byte_i0_i185.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i184 (.D(temp_buffer[184]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[184]));
    defparam int_STM32_TX_Byte_i0_i184.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i183 (.D(temp_buffer[183]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[183]));
    defparam int_STM32_TX_Byte_i0_i183.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i182 (.D(temp_buffer[182]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[182]));
    defparam int_STM32_TX_Byte_i0_i182.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i181 (.D(temp_buffer[181]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[181]));
    defparam int_STM32_TX_Byte_i0_i181.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i180 (.D(temp_buffer[180]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[180]));
    defparam int_STM32_TX_Byte_i0_i180.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i179 (.D(temp_buffer[179]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[179]));
    defparam int_STM32_TX_Byte_i0_i179.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i178 (.D(temp_buffer[178]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[178]));
    defparam int_STM32_TX_Byte_i0_i178.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i177 (.D(temp_buffer[177]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[177]));
    defparam int_STM32_TX_Byte_i0_i177.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i176 (.D(temp_buffer[176]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[176]));
    defparam int_STM32_TX_Byte_i0_i176.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i175 (.D(temp_buffer[175]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[175]));
    defparam int_STM32_TX_Byte_i0_i175.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i174 (.D(temp_buffer[174]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[174]));
    defparam int_STM32_TX_Byte_i0_i174.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i173 (.D(temp_buffer[173]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[173]));
    defparam int_STM32_TX_Byte_i0_i173.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i172 (.D(temp_buffer[172]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[172]));
    defparam int_STM32_TX_Byte_i0_i172.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i171 (.D(temp_buffer[171]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[171]));
    defparam int_STM32_TX_Byte_i0_i171.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i170 (.D(temp_buffer[170]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[170]));
    defparam int_STM32_TX_Byte_i0_i170.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i169 (.D(temp_buffer[169]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[169]));
    defparam int_STM32_TX_Byte_i0_i169.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i168 (.D(temp_buffer[168]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[168]));
    defparam int_STM32_TX_Byte_i0_i168.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i167 (.D(temp_buffer[167]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[167]));
    defparam int_STM32_TX_Byte_i0_i167.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i166 (.D(temp_buffer[166]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[166]));
    defparam int_STM32_TX_Byte_i0_i166.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i165 (.D(temp_buffer[165]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[165]));
    defparam int_STM32_TX_Byte_i0_i165.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i164 (.D(temp_buffer[164]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[164]));
    defparam int_STM32_TX_Byte_i0_i164.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i163 (.D(temp_buffer[163]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[163]));
    defparam int_STM32_TX_Byte_i0_i163.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i162 (.D(temp_buffer[162]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[162]));
    defparam int_STM32_TX_Byte_i0_i162.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i161 (.D(temp_buffer[161]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[161]));
    defparam int_STM32_TX_Byte_i0_i161.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i160 (.D(temp_buffer[160]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[160]));
    defparam int_STM32_TX_Byte_i0_i160.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i159 (.D(temp_buffer[159]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[159]));
    defparam int_STM32_TX_Byte_i0_i159.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i158 (.D(temp_buffer[158]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[158]));
    defparam int_STM32_TX_Byte_i0_i158.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i157 (.D(temp_buffer[157]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[157]));
    defparam int_STM32_TX_Byte_i0_i157.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i156 (.D(temp_buffer[156]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[156]));
    defparam int_STM32_TX_Byte_i0_i156.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i155 (.D(temp_buffer[155]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[155]));
    defparam int_STM32_TX_Byte_i0_i155.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i154 (.D(temp_buffer[154]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[154]));
    defparam int_STM32_TX_Byte_i0_i154.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i153 (.D(temp_buffer[153]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[153]));
    defparam int_STM32_TX_Byte_i0_i153.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i152 (.D(temp_buffer[152]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[152]));
    defparam int_STM32_TX_Byte_i0_i152.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i151 (.D(temp_buffer[151]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[151]));
    defparam int_STM32_TX_Byte_i0_i151.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i150 (.D(temp_buffer[150]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[150]));
    defparam int_STM32_TX_Byte_i0_i150.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i149 (.D(temp_buffer[149]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[149]));
    defparam int_STM32_TX_Byte_i0_i149.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i148 (.D(temp_buffer[148]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[148]));
    defparam int_STM32_TX_Byte_i0_i148.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i147 (.D(temp_buffer[147]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[147]));
    defparam int_STM32_TX_Byte_i0_i147.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i146 (.D(temp_buffer[146]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[146]));
    defparam int_STM32_TX_Byte_i0_i146.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i145 (.D(temp_buffer[145]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[145]));
    defparam int_STM32_TX_Byte_i0_i145.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i33 (.D(temp_buffer[33]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[33]));
    defparam int_STM32_TX_Byte_i0_i33.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i100 (.D(temp_buffer[100]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[100]));
    defparam int_STM32_TX_Byte_i0_i100.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i32 (.D(temp_buffer[32]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[32]));
    defparam int_STM32_TX_Byte_i0_i32.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6811_2_lut (.A(n133_adj_2228[31]), 
            .B(n1228), .Z(n167[31]));
    defparam i6811_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6810_2_lut (.A(n133_adj_2228[30]), 
            .B(n1228), .Z(n167[30]));
    defparam i6810_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6809_2_lut (.A(n133_adj_2228[29]), 
            .B(n1228), .Z(n167[29]));
    defparam i6809_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6808_2_lut (.A(n133_adj_2228[28]), 
            .B(n1228), .Z(n167[28]));
    defparam i6808_2_lut.INIT = "0x8888";
    (* lineinfo="@4(775[36],775[57])" *) FA2 data_array_send_count_910_911_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(data_array_send_count[1]), .D0(n14758), 
            .CI0(n14758), .A1(GND_net), .B1(GND_net), .C1(data_array_send_count[2]), 
            .D1(n21083), .CI1(n21083), .CO0(n21083), .CO1(n14760), .S0(n21_2[1]), 
            .S1(n21_2[2]));
    defparam data_array_send_count_910_911_add_4_3.INIT0 = "0xc33c";
    defparam data_array_send_count_910_911_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6657_2_lut (.A(NUM_DATA[14]), 
            .B(o_reset_c), .Z(NUM_DATA[14]));
    defparam i6657_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6807_2_lut (.A(n133_adj_2228[27]), 
            .B(n1228), .Z(n167[27]));
    defparam i6807_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6656_2_lut (.A(NUM_DATA[15]), 
            .B(o_reset_c), .Z(NUM_DATA[15]));
    defparam i6656_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6655_2_lut (.A(NUM_DATA[16]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[16]));
    defparam i6655_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6806_2_lut (.A(n133_adj_2228[26]), 
            .B(n1228), .Z(n167[26]));
    defparam i6806_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6654_2_lut (.A(NUM_DATA[17]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[17]));
    defparam i6654_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6805_2_lut (.A(n133_adj_2228[25]), 
            .B(n1228), .Z(n167[25]));
    defparam i6805_2_lut.INIT = "0x8888";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6653_2_lut (.A(NUM_DATA[18]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[18]));
    defparam i6653_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6804_2_lut (.A(n133_adj_2228[24]), 
            .B(n1228), .Z(n167[24]));
    defparam i6804_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6803_2_lut (.A(n133_adj_2228[23]), 
            .B(n1228), .Z(n167[23]));
    defparam i6803_2_lut.INIT = "0x8888";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut_adj_58 (.A(\rhd_state[1] ), 
            .B(o_Controller_Mode_c_1), .C(o_Controller_Mode_c_0), .D(\rhd_state[0] ), 
            .Z(n5));
    defparam i1_3_lut_4_lut_adj_58.INIT = "0x0008";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6802_2_lut (.A(n133_adj_2228[22]), 
            .B(n1228), .Z(n167[22]));
    defparam i6802_2_lut.INIT = "0x8888";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i3_3_lut_4_lut (.A(n5), 
            .B(int_RHD_TX_Ready), .C(n6946), .D(rhd_done_config), .Z(n5373));
    defparam i3_3_lut_4_lut.INIT = "0x0008";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6801_2_lut (.A(n133_adj_2228[21]), 
            .B(n1228), .Z(n167[21]));
    defparam i6801_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6800_2_lut (.A(n133_adj_2228[20]), 
            .B(n1228), .Z(n167[20]));
    defparam i6800_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6799_2_lut (.A(n133_adj_2228[19]), 
            .B(n1228), .Z(n167[19]));
    defparam i6799_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6798_2_lut (.A(n133_adj_2228[18]), 
            .B(n1228), .Z(n167[18]));
    defparam i6798_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6797_2_lut (.A(n133_adj_2228[17]), 
            .B(n1228), .Z(n167[17]));
    defparam i6797_2_lut.INIT = "0x8888";
    (* lineinfo="@4(775[36],775[57])" *) FA2 data_array_send_count_910_911_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(n12253), .C1(data_array_send_count[0]), 
            .D1(n20942), .CI1(n20942), .CO0(n20942), .CO1(n14758), .S1(n21_2[0]));
    defparam data_array_send_count_910_911_add_4_1.INIT0 = "0xc33c";
    defparam data_array_send_count_910_911_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6796_2_lut (.A(n133_adj_2228[16]), 
            .B(n1228), .Z(n167[16]));
    defparam i6796_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6795_2_lut (.A(n133_adj_2228[15]), 
            .B(n1228), .Z(n167[15]));
    defparam i6795_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6794_2_lut (.A(n133_adj_2228[14]), 
            .B(n1228), .Z(n167[14]));
    defparam i6794_2_lut.INIT = "0x8888";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[31]), .D0(n14755), .CI0(n14755), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21080), .CI1(n21080), 
            .CO0(n21080), .S0(n133[31]));
    defparam full_cycle_count_913_add_4_33.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6793_2_lut (.A(n133_adj_2228[13]), 
            .B(n1228), .Z(n167[13]));
    defparam i6793_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6792_2_lut (.A(n133_adj_2228[12]), 
            .B(n1228), .Z(n167[12]));
    defparam i6792_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6791_2_lut (.A(n133_adj_2228[11]), 
            .B(n1228), .Z(n167[11]));
    defparam i6791_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6790_2_lut (.A(n133_adj_2228[10]), 
            .B(n1228), .Z(n167[10]));
    defparam i6790_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6789_2_lut (.A(n133_adj_2228[9]), 
            .B(n1228), .Z(n167[9]));
    defparam i6789_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6788_2_lut (.A(n133_adj_2228[8]), 
            .B(n1228), .Z(n167[8]));
    defparam i6788_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6787_2_lut (.A(n133_adj_2228[7]), 
            .B(n1228), .Z(n167[7]));
    defparam i6787_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6786_2_lut (.A(n133_adj_2228[6]), 
            .B(n1228), .Z(n167[6]));
    defparam i6786_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6785_2_lut (.A(n133_adj_2228[5]), 
            .B(n1228), .Z(n167[5]));
    defparam i6785_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6784_2_lut (.A(n133_adj_2228[4]), 
            .B(n1228), .Z(n167[4]));
    defparam i6784_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6783_2_lut (.A(n133_adj_2228[3]), 
            .B(n1228), .Z(n167[3]));
    defparam i6783_2_lut.INIT = "0x8888";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[29]), .D0(n14753), .CI0(n14753), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[30]), .D1(n21077), 
            .CI1(n21077), .CO0(n21077), .CO1(n14755), .S0(n133[29]), 
            .S1(n133[30]));
    defparam full_cycle_count_913_add_4_31.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_31.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i99 (.D(temp_buffer[99]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[99]));
    defparam int_STM32_TX_Byte_i0_i99.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i31 (.D(temp_buffer[31]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[31]));
    defparam int_STM32_TX_Byte_i0_i31.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i98 (.D(temp_buffer[98]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[98]));
    defparam int_STM32_TX_Byte_i0_i98.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i30 (.D(temp_buffer[30]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[30]));
    defparam int_STM32_TX_Byte_i0_i30.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[27]), .D0(n14751), .CI0(n14751), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[28]), .D1(n21074), 
            .CI1(n21074), .CO0(n21074), .CO1(n14753), .S0(n133[27]), 
            .S1(n133[28]));
    defparam full_cycle_count_913_add_4_29.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_29.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i97 (.D(temp_buffer[97]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[97]));
    defparam int_STM32_TX_Byte_i0_i97.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i29 (.D(temp_buffer[29]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[29]));
    defparam int_STM32_TX_Byte_i0_i29.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i96 (.D(temp_buffer[96]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[96]));
    defparam int_STM32_TX_Byte_i0_i96.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i28 (.D(temp_buffer[28]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[28]));
    defparam int_STM32_TX_Byte_i0_i28.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i95 (.D(temp_buffer[95]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[95]));
    defparam int_STM32_TX_Byte_i0_i95.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i27 (.D(temp_buffer[27]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[27]));
    defparam int_STM32_TX_Byte_i0_i27.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i94 (.D(temp_buffer[94]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[94]));
    defparam int_STM32_TX_Byte_i0_i94.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i26 (.D(temp_buffer[26]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[26]));
    defparam int_STM32_TX_Byte_i0_i26.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i93 (.D(temp_buffer[93]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[93]));
    defparam int_STM32_TX_Byte_i0_i93.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i25 (.D(temp_buffer[25]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[25]));
    defparam int_STM32_TX_Byte_i0_i25.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i92 (.D(temp_buffer[92]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[92]));
    defparam int_STM32_TX_Byte_i0_i92.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i24 (.D(temp_buffer[24]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[24]));
    defparam int_STM32_TX_Byte_i0_i24.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i91 (.D(temp_buffer[91]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[91]));
    defparam int_STM32_TX_Byte_i0_i91.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i23 (.D(temp_buffer[23]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[23]));
    defparam int_STM32_TX_Byte_i0_i23.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i90 (.D(temp_buffer[90]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[90]));
    defparam int_STM32_TX_Byte_i0_i90.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i22 (.D(temp_buffer[22]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[22]));
    defparam int_STM32_TX_Byte_i0_i22.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i89 (.D(temp_buffer[89]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[89]));
    defparam int_STM32_TX_Byte_i0_i89.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i21 (.D(temp_buffer[21]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[21]));
    defparam int_STM32_TX_Byte_i0_i21.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i88 (.D(temp_buffer[88]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[88]));
    defparam int_STM32_TX_Byte_i0_i88.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i20 (.D(temp_buffer[20]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[20]));
    defparam int_STM32_TX_Byte_i0_i20.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i87 (.D(temp_buffer[87]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[87]));
    defparam int_STM32_TX_Byte_i0_i87.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i19 (.D(temp_buffer[19]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[19]));
    defparam int_STM32_TX_Byte_i0_i19.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i86 (.D(temp_buffer[86]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[86]));
    defparam int_STM32_TX_Byte_i0_i86.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i18 (.D(temp_buffer[18]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[18]));
    defparam int_STM32_TX_Byte_i0_i18.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i85 (.D(temp_buffer[85]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[85]));
    defparam int_STM32_TX_Byte_i0_i85.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i17 (.D(temp_buffer[17]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[17]));
    defparam int_STM32_TX_Byte_i0_i17.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i84 (.D(temp_buffer[84]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[84]));
    defparam int_STM32_TX_Byte_i0_i84.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i16 (.D(temp_buffer[16]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[16]));
    defparam int_STM32_TX_Byte_i0_i16.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i83 (.D(temp_buffer[83]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[83]));
    defparam int_STM32_TX_Byte_i0_i83.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@4(585[3],692[11])" *) LUT4 i6652_2_lut (.A(NUM_DATA[19]), 
            .B(maxfan_replicated_net_957), .Z(NUM_DATA[19]));
    defparam i6652_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i15 (.D(temp_buffer[15]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[15]));
    defparam int_STM32_TX_Byte_i0_i15.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i82 (.D(temp_buffer[82]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[82]));
    defparam int_STM32_TX_Byte_i0_i82.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i14 (.D(temp_buffer[14]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[14]));
    defparam int_STM32_TX_Byte_i0_i14.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i81 (.D(temp_buffer[81]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[81]));
    defparam int_STM32_TX_Byte_i0_i81.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i13 (.D(temp_buffer[13]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[13]));
    defparam int_STM32_TX_Byte_i0_i13.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i80 (.D(temp_buffer[80]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[80]));
    defparam int_STM32_TX_Byte_i0_i80.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i12 (.D(temp_buffer[12]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[12]));
    defparam int_STM32_TX_Byte_i0_i12.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i79 (.D(temp_buffer[79]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[79]));
    defparam int_STM32_TX_Byte_i0_i79.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i14_4_lut_adj_59 (.A(stm32_counter[5]), 
            .B(stm32_counter[27]), .C(stm32_counter[20]), .D(stm32_counter[12]), 
            .Z(n40_adj_2146));
    defparam i14_4_lut_adj_59.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i11 (.D(temp_buffer[11]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[11]));
    defparam int_STM32_TX_Byte_i0_i11.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i78 (.D(temp_buffer[78]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[78]));
    defparam int_STM32_TX_Byte_i0_i78.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i10 (.D(temp_buffer[10]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[10]));
    defparam int_STM32_TX_Byte_i0_i10.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i77 (.D(temp_buffer[77]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[77]));
    defparam int_STM32_TX_Byte_i0_i77.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut_adj_60 (.A(stm32_counter[15]), 
            .B(stm32_counter[21]), .C(stm32_counter[17]), .D(stm32_counter[6]), 
            .Z(n44));
    defparam i18_4_lut_adj_60.INIT = "0xfffe";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[25]), .D0(n14749), .CI0(n14749), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[26]), .D1(n21071), 
            .CI1(n21071), .CO0(n21071), .CO1(n14751), .S0(n133[25]), 
            .S1(n133[26]));
    defparam full_cycle_count_913_add_4_27.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_27.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i9 (.D(temp_buffer[9]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[9]));
    defparam int_STM32_TX_Byte_i0_i9.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i76 (.D(temp_buffer[76]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[76]));
    defparam int_STM32_TX_Byte_i0_i76.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i8 (.D(temp_buffer[8]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[8]));
    defparam int_STM32_TX_Byte_i0_i8.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i75 (.D(temp_buffer[75]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[75]));
    defparam int_STM32_TX_Byte_i0_i75.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i7 (.D(temp_buffer[7]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[7]));
    defparam int_STM32_TX_Byte_i0_i7.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i74 (.D(temp_buffer[74]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[74]));
    defparam int_STM32_TX_Byte_i0_i74.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i6 (.D(temp_buffer[6]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[6]));
    defparam int_STM32_TX_Byte_i0_i6.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i73 (.D(temp_buffer[73]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[73]));
    defparam int_STM32_TX_Byte_i0_i73.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[23]), .D0(n14747), .CI0(n14747), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[24]), .D1(n21068), 
            .CI1(n21068), .CO0(n21068), .CO1(n14749), .S0(n133[23]), 
            .S1(n133[24]));
    defparam full_cycle_count_913_add_4_25.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_25.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i16_4_lut_adj_61 (.A(stm32_counter[23]), 
            .B(stm32_counter[8]), .C(stm32_counter[25]), .D(stm32_counter[10]), 
            .Z(n42_adj_2151));
    defparam i16_4_lut_adj_61.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i5 (.D(temp_buffer[5]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[5]));
    defparam int_STM32_TX_Byte_i0_i5.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i72 (.D(temp_buffer[72]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[72]));
    defparam int_STM32_TX_Byte_i0_i72.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i4 (.D(temp_buffer[4]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[4]));
    defparam int_STM32_TX_Byte_i0_i4.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i71 (.D(temp_buffer[71]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[71]));
    defparam int_STM32_TX_Byte_i0_i71.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[21]), .D0(n14745), .CI0(n14745), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[22]), .D1(n21065), 
            .CI1(n21065), .CO0(n21065), .CO1(n14747), .S0(n133[21]), 
            .S1(n133[22]));
    defparam full_cycle_count_913_add_4_23.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_23.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i3 (.D(temp_buffer[3]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[3]));
    defparam int_STM32_TX_Byte_i0_i3.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i70 (.D(temp_buffer[70]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[70]));
    defparam int_STM32_TX_Byte_i0_i70.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i2 (.D(temp_buffer[2]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[2]));
    defparam int_STM32_TX_Byte_i0_i2.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i69 (.D(temp_buffer[69]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[69]));
    defparam int_STM32_TX_Byte_i0_i69.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_13 (.A0(GND_net), 
            .B0(NUM_DATA[12]), .C0(GND_net), .D0(n14618), .CI0(n14618), 
            .A1(GND_net), .B1(NUM_DATA[13]), .C1(GND_net), .D1(n20813), 
            .CI1(n20813), .CO0(n20813), .CO1(n14620), .S0(n25), .S1(n27_adj_2131));
    defparam add_904_add_5_13.INIT0 = "0xc33c";
    defparam add_904_add_5_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i1 (.D(temp_buffer[1]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[1]));
    defparam int_STM32_TX_Byte_i0_i1.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i68 (.D(temp_buffer[68]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[68]));
    defparam int_STM32_TX_Byte_i0_i68.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ init_FIFO_Read_c (.D(n9223), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(init_FIFO_Read));
    defparam init_FIFO_Read_c.REGSET = "RESET";
    defparam init_FIFO_Read_c.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut_adj_62 (.A(stm32_counter[14]), 
            .B(stm32_counter[7]), .C(stm32_counter[28]), .D(stm32_counter[9]), 
            .Z(n43_adj_2154));
    defparam i17_4_lut_adj_62.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i15_4_lut_adj_63 (.A(stm32_counter[16]), 
            .B(stm32_counter[11]), .C(stm32_counter[18]), .D(stm32_counter[19]), 
            .Z(n41_adj_2155));
    defparam i15_4_lut_adj_63.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6782_2_lut (.A(n133_adj_2228[2]), 
            .B(n1228), .Z(n167[2]));
    defparam i6782_2_lut.INIT = "0x8888";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[19]), .D0(n14743), .CI0(n14743), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[20]), .D1(n21062), 
            .CI1(n21062), .CO0(n21062), .CO1(n14745), .S0(n133[19]), 
            .S1(n133[20]));
    defparam full_cycle_count_913_add_4_21.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i20_3_lut (.A(stm32_counter[29]), 
            .B(n40_adj_2146), .C(stm32_counter[22]), .Z(n46_adj_2158));
    defparam i20_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i24_4_lut (.A(n41_adj_2155), 
            .B(n43_adj_2154), .C(n42_adj_2151), .D(n44), .Z(n50));
    defparam i24_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut (.A(stm32_counter[24]), 
            .B(stm32_counter[30]), .C(stm32_counter[26]), .D(stm32_counter[13]), 
            .Z(n45_adj_2159));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i1297_4_lut (.A(n45_adj_2159), 
            .B(stm32_counter[31]), .C(n50), .D(n46_adj_2158), .Z(n1228));
    defparam i1297_4_lut.INIT = "0xcccd";
    (* lut_function="(A (B))" *) LUT4 i6567_2_lut (.A(n1228), .B(n5375), 
            .Z(n8503));
    defparam i6567_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(654[23],654[36])" *) LUT4 i6781_2_lut (.A(n133_adj_2228[1]), 
            .B(n1228), .Z(n167[1]));
    defparam i6781_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6780_2_lut (.A(n133_adj_2229[31]), 
            .B(n6946), .Z(n167_adj_2230[31]));
    defparam i6780_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6779_2_lut (.A(n133_adj_2229[30]), 
            .B(n6946), .Z(n167_adj_2230[30]));
    defparam i6779_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6778_2_lut (.A(n133_adj_2229[29]), 
            .B(n6946), .Z(n167_adj_2230[29]));
    defparam i6778_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6777_2_lut (.A(n133_adj_2229[28]), 
            .B(n6946), .Z(n167_adj_2230[28]));
    defparam i6777_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6776_2_lut (.A(n133_adj_2229[27]), 
            .B(n6946), .Z(n167_adj_2230[27]));
    defparam i6776_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6775_2_lut (.A(n133_adj_2229[26]), 
            .B(n6946), .Z(n167_adj_2230[26]));
    defparam i6775_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6774_2_lut (.A(n133_adj_2229[25]), 
            .B(n6946), .Z(n167_adj_2230[25]));
    defparam i6774_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6773_2_lut (.A(n133_adj_2229[24]), 
            .B(n6946), .Z(n167_adj_2230[24]));
    defparam i6773_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6772_2_lut (.A(n133_adj_2229[23]), 
            .B(n6946), .Z(n167_adj_2230[23]));
    defparam i6772_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6771_2_lut (.A(n133_adj_2229[22]), 
            .B(n6946), .Z(n167_adj_2230[22]));
    defparam i6771_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6770_2_lut (.A(n133_adj_2229[21]), 
            .B(n6946), .Z(n167_adj_2230[21]));
    defparam i6770_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6769_2_lut (.A(n133_adj_2229[20]), 
            .B(n6946), .Z(n167_adj_2230[20]));
    defparam i6769_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6768_2_lut (.A(n133_adj_2229[19]), 
            .B(n6946), .Z(n167_adj_2230[19]));
    defparam i6768_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6767_2_lut (.A(n133_adj_2229[18]), 
            .B(n6946), .Z(n167_adj_2230[18]));
    defparam i6767_2_lut.INIT = "0x8888";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_25 (.A0(GND_net), 
            .B0(NUM_DATA[24]), .C0(GND_net), .D0(n14630), .CI0(n14630), 
            .A1(GND_net), .B1(NUM_DATA[25]), .C1(GND_net), .D1(n20867), 
            .CI1(n20867), .CO0(n20867), .CO1(n14632), .S0(n49), .S1(n51));
    defparam add_904_add_5_25.INIT0 = "0xc33c";
    defparam add_904_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_64 (.A(n8328), .B(n1844), 
            .Z(n5369));
    defparam i1_2_lut_adj_64.INIT = "0x4444";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[17]), .D0(n14741), .CI0(n14741), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[18]), .D1(n21059), 
            .CI1(n21059), .CO0(n21059), .CO1(n14743), .S0(n133[17]), 
            .S1(n133[18]));
    defparam full_cycle_count_913_add_4_19.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_19.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6766_2_lut (.A(n133_adj_2229[17]), 
            .B(n6946), .Z(n167_adj_2230[17]));
    defparam i6766_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6765_2_lut (.A(n133_adj_2229[16]), 
            .B(n6946), .Z(n167_adj_2230[16]));
    defparam i6765_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6764_2_lut (.A(n133_adj_2229[15]), 
            .B(n6946), .Z(n167_adj_2230[15]));
    defparam i6764_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6763_2_lut (.A(n133_adj_2229[14]), 
            .B(n6946), .Z(n167_adj_2230[14]));
    defparam i6763_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6762_2_lut (.A(n133_adj_2229[13]), 
            .B(n6946), .Z(n167_adj_2230[13]));
    defparam i6762_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6761_2_lut (.A(n133_adj_2229[12]), 
            .B(n6946), .Z(n167_adj_2230[12]));
    defparam i6761_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6760_2_lut (.A(n133_adj_2229[11]), 
            .B(n6946), .Z(n167_adj_2230[11]));
    defparam i6760_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+!(C (D))))", lineinfo="@4(617[3],690[13])" *) LUT4 i2_3_lut_4_lut_adj_65 (.A(stm32_state[1]), 
            .B(stm32_state[3]), .C(stm32_state[0]), .D(stm32_state[2]), 
            .Z(n16225));
    defparam i2_3_lut_4_lut_adj_65.INIT = "0xefff";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@4(617[3],690[13])" *) LUT4 i1_3_lut_4_lut_adj_66 (.A(stm32_state[1]), 
            .B(stm32_state[3]), .C(stm32_state[2]), .D(stm32_state[0]), 
            .Z(n8331));
    defparam i1_3_lut_4_lut_adj_66.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6759_2_lut (.A(n133_adj_2229[10]), 
            .B(n6946), .Z(n167_adj_2230[10]));
    defparam i6759_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6758_2_lut (.A(n133_adj_2229[9]), 
            .B(n6946), .Z(n167_adj_2230[9]));
    defparam i6758_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6757_2_lut (.A(n133_adj_2229[8]), 
            .B(n6946), .Z(n167_adj_2230[8]));
    defparam i6757_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))+!B (C))+!A (C))" *) LUT4 i1_3_lut_4_lut_adj_67 (.A(rhd_index[3]), 
            .B(rhd_index[2]), .C(rhd_index[1]), .D(rhd_index[0]), .Z(n12265));
    defparam i1_3_lut_4_lut_adj_67.INIT = "0xf070";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_68 (.A(rhd_index[3]), 
            .B(rhd_index[2]), .C(rhd_index[1]), .Z(n181));
    defparam i1_2_lut_3_lut_adj_68.INIT = "0x8080";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6756_2_lut (.A(n133_adj_2229[7]), 
            .B(n6946), .Z(n167_adj_2230[7]));
    defparam i6756_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6755_2_lut (.A(n133_adj_2229[6]), 
            .B(n6946), .Z(n167_adj_2230[6]));
    defparam i6755_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6754_2_lut (.A(n133_adj_2229[5]), 
            .B(n6946), .Z(n167_adj_2230[5]));
    defparam i6754_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_DV_c (.D(n16143), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_DV));
    defparam int_STM32_TX_DV_c.REGSET = "RESET";
    defparam int_STM32_TX_DV_c.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ stm32_state_i0_i1 (.D(n8262), 
            .SP(n8533), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_state[1]));
    defparam stm32_state_i0_i1.REGSET = "RESET";
    defparam stm32_state_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6753_2_lut (.A(n133_adj_2229[4]), 
            .B(n6946), .Z(n167_adj_2230[4]));
    defparam i6753_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6752_2_lut (.A(n133_adj_2229[3]), 
            .B(n6946), .Z(n167_adj_2230[3]));
    defparam i6752_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ stm32_state_i0_i2 (.D(n12305), 
            .SP(n8533), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_state[2]));
    defparam stm32_state_i0_i2.REGSET = "RESET";
    defparam stm32_state_i0_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ stm32_state_i0_i3 (.D(n16145), 
            .SP(n8533), .CK(pll_clk_int), .SR(o_reset_c), .Q(stm32_state[3]));
    defparam stm32_state_i0_i3.REGSET = "RESET";
    defparam stm32_state_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_Byte__i2 (.D(n12265), 
            .SP(n5377), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[9]));
    defparam int_RHD_TX_Byte__i2.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_Byte__i3 (.D(n12268), 
            .SP(n5377), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[10]));
    defparam int_RHD_TX_Byte__i3.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_Byte__i4 (.D(rhd_index[3]), 
            .SP(n5377), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[11]));
    defparam int_RHD_TX_Byte__i4.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i4.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6751_2_lut (.A(n133_adj_2229[2]), 
            .B(n6946), .Z(n167_adj_2230[2]));
    defparam i6751_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ int_RHD_TX_Byte__i6 (.D(n15_adj_2136), 
            .SP(n5377), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD_TX_Byte[15]));
    defparam int_RHD_TX_Byte__i6.REGSET = "RESET";
    defparam int_RHD_TX_Byte__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(698[3],807[10])" *) FD1P3XZ rhd_state_i0_i1 (.D(n2), 
            .SP(n1844), .CK(pll_clk_int), .SR(o_reset_c), .Q(\rhd_state[1] ));
    defparam rhd_state_i0_i1.REGSET = "RESET";
    defparam rhd_state_i0_i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i1 (.D(n167_adj_2231[1]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[1]));
    defparam full_cycle_count_913__i1.REGSET = "RESET";
    defparam full_cycle_count_913__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(766[22],766[31])" *) LUT4 i6750_2_lut (.A(n133_adj_2229[1]), 
            .B(n6946), .Z(n167_adj_2230[1]));
    defparam i6750_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6749_2_lut (.A(n133[31]), 
            .B(n7002), .Z(n167_adj_2231[31]));
    defparam i6749_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6748_2_lut (.A(n133[30]), 
            .B(n7002), .Z(n167_adj_2231[30]));
    defparam i6748_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6747_2_lut (.A(n133[29]), 
            .B(n7002), .Z(n167_adj_2231[29]));
    defparam i6747_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6746_2_lut (.A(n133[28]), 
            .B(n7002), .Z(n167_adj_2231[28]));
    defparam i6746_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6745_2_lut (.A(n133[27]), 
            .B(n7002), .Z(n167_adj_2231[27]));
    defparam i6745_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6744_2_lut (.A(n133[26]), 
            .B(n7002), .Z(n167_adj_2231[26]));
    defparam i6744_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6743_2_lut (.A(n133[25]), 
            .B(n7002), .Z(n167_adj_2231[25]));
    defparam i6743_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6742_2_lut (.A(n133[24]), 
            .B(n7002), .Z(n167_adj_2231[24]));
    defparam i6742_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i2 (.D(n167_adj_2231[2]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[2]));
    defparam full_cycle_count_913__i2.REGSET = "RESET";
    defparam full_cycle_count_913__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i3 (.D(n167_adj_2231[3]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[3]));
    defparam full_cycle_count_913__i3.REGSET = "RESET";
    defparam full_cycle_count_913__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i4 (.D(n167_adj_2231[4]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[4]));
    defparam full_cycle_count_913__i4.REGSET = "RESET";
    defparam full_cycle_count_913__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i5 (.D(n167_adj_2231[5]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[5]));
    defparam full_cycle_count_913__i5.REGSET = "RESET";
    defparam full_cycle_count_913__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i6 (.D(n167_adj_2231[6]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[6]));
    defparam full_cycle_count_913__i6.REGSET = "RESET";
    defparam full_cycle_count_913__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i7 (.D(n167_adj_2231[7]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[7]));
    defparam full_cycle_count_913__i7.REGSET = "RESET";
    defparam full_cycle_count_913__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i8 (.D(n167_adj_2231[8]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[8]));
    defparam full_cycle_count_913__i8.REGSET = "RESET";
    defparam full_cycle_count_913__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i9 (.D(n167_adj_2231[9]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[9]));
    defparam full_cycle_count_913__i9.REGSET = "RESET";
    defparam full_cycle_count_913__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i10 (.D(n167_adj_2231[10]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[10]));
    defparam full_cycle_count_913__i10.REGSET = "RESET";
    defparam full_cycle_count_913__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i11 (.D(n167_adj_2231[11]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[11]));
    defparam full_cycle_count_913__i11.REGSET = "RESET";
    defparam full_cycle_count_913__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i12 (.D(n167_adj_2231[12]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[12]));
    defparam full_cycle_count_913__i12.REGSET = "RESET";
    defparam full_cycle_count_913__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i13 (.D(n167_adj_2231[13]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[13]));
    defparam full_cycle_count_913__i13.REGSET = "RESET";
    defparam full_cycle_count_913__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i14 (.D(n167_adj_2231[14]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[14]));
    defparam full_cycle_count_913__i14.REGSET = "RESET";
    defparam full_cycle_count_913__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i15 (.D(n167_adj_2231[15]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[15]));
    defparam full_cycle_count_913__i15.REGSET = "RESET";
    defparam full_cycle_count_913__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i16 (.D(n167_adj_2231[16]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[16]));
    defparam full_cycle_count_913__i16.REGSET = "RESET";
    defparam full_cycle_count_913__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i17 (.D(n167_adj_2231[17]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[17]));
    defparam full_cycle_count_913__i17.REGSET = "RESET";
    defparam full_cycle_count_913__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i18 (.D(n167_adj_2231[18]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[18]));
    defparam full_cycle_count_913__i18.REGSET = "RESET";
    defparam full_cycle_count_913__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i19 (.D(n167_adj_2231[19]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[19]));
    defparam full_cycle_count_913__i19.REGSET = "RESET";
    defparam full_cycle_count_913__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i20 (.D(n167_adj_2231[20]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[20]));
    defparam full_cycle_count_913__i20.REGSET = "RESET";
    defparam full_cycle_count_913__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i21 (.D(n167_adj_2231[21]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[21]));
    defparam full_cycle_count_913__i21.REGSET = "RESET";
    defparam full_cycle_count_913__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i22 (.D(n167_adj_2231[22]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[22]));
    defparam full_cycle_count_913__i22.REGSET = "RESET";
    defparam full_cycle_count_913__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i23 (.D(n167_adj_2231[23]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[23]));
    defparam full_cycle_count_913__i23.REGSET = "RESET";
    defparam full_cycle_count_913__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i24 (.D(n167_adj_2231[24]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[24]));
    defparam full_cycle_count_913__i24.REGSET = "RESET";
    defparam full_cycle_count_913__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i25 (.D(n167_adj_2231[25]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[25]));
    defparam full_cycle_count_913__i25.REGSET = "RESET";
    defparam full_cycle_count_913__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i26 (.D(n167_adj_2231[26]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[26]));
    defparam full_cycle_count_913__i26.REGSET = "RESET";
    defparam full_cycle_count_913__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i27 (.D(n167_adj_2231[27]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[27]));
    defparam full_cycle_count_913__i27.REGSET = "RESET";
    defparam full_cycle_count_913__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i28 (.D(n167_adj_2231[28]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[28]));
    defparam full_cycle_count_913__i28.REGSET = "RESET";
    defparam full_cycle_count_913__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i29 (.D(n167_adj_2231[29]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[29]));
    defparam full_cycle_count_913__i29.REGSET = "RESET";
    defparam full_cycle_count_913__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i30 (.D(n167_adj_2231[30]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[30]));
    defparam full_cycle_count_913__i30.REGSET = "RESET";
    defparam full_cycle_count_913__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(782[31],782[47])" *) FD1P3XZ full_cycle_count_913__i31 (.D(n167_adj_2231[31]), 
            .SP(n5_adj_2051), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_cycle_count[31]));
    defparam full_cycle_count_913__i31.REGSET = "RESET";
    defparam full_cycle_count_913__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(775[36],775[57])" *) FD1P3XZ data_array_send_count_910_911__i2 (.D(n21_2[1]), 
            .SP(n5373), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[1]));
    defparam data_array_send_count_910_911__i2.REGSET = "RESET";
    defparam data_array_send_count_910_911__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(775[36],775[57])" *) FD1P3XZ data_array_send_count_910_911__i3 (.D(n21_2[2]), 
            .SP(n5373), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[2]));
    defparam data_array_send_count_910_911__i3.REGSET = "RESET";
    defparam data_array_send_count_910_911__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(775[36],775[57])" *) FD1P3XZ data_array_send_count_910_911__i4 (.D(n21_2[3]), 
            .SP(n5373), .CK(pll_clk_int), .SR(o_reset_c), .Q(data_array_send_count[3]));
    defparam data_array_send_count_910_911__i4.REGSET = "RESET";
    defparam data_array_send_count_910_911__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i1 (.D(n167_adj_2230[1]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[1]));
    defparam rhd_index_909__i1.REGSET = "RESET";
    defparam rhd_index_909__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i2 (.D(n167_adj_2230[2]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[2]));
    defparam rhd_index_909__i2.REGSET = "RESET";
    defparam rhd_index_909__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i3 (.D(n167_adj_2230[3]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[3]));
    defparam rhd_index_909__i3.REGSET = "RESET";
    defparam rhd_index_909__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6741_2_lut (.A(n133[23]), 
            .B(n7002), .Z(n167_adj_2231[23]));
    defparam i6741_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6740_2_lut (.A(n133[22]), 
            .B(n7002), .Z(n167_adj_2231[22]));
    defparam i6740_2_lut.INIT = "0x8888";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_11 (.A0(GND_net), 
            .B0(NUM_DATA[10]), .C0(GND_net), .D0(n14616), .CI0(n14616), 
            .A1(GND_net), .B1(NUM_DATA[11]), .C1(GND_net), .D1(n20804), 
            .CI1(n20804), .CO0(n20804), .CO1(n14618), .S0(n21), .S1(n23));
    defparam add_904_add_5_11.INIT0 = "0xc33c";
    defparam add_904_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6739_2_lut (.A(n133[21]), 
            .B(n7002), .Z(n167_adj_2231[21]));
    defparam i6739_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6738_2_lut (.A(n133[20]), 
            .B(n7002), .Z(n167_adj_2231[20]));
    defparam i6738_2_lut.INIT = "0x8888";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(NUM_DATA[1]), 
            .C1(VCC_net), .D1(n20762), .CI1(n20762), .CO0(n20762), .CO1(n14608), 
            .S1(n162[0]));
    defparam add_904_add_5_1.INIT0 = "0xc33c";
    defparam add_904_add_5_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i4 (.D(n167_adj_2230[4]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[4]));
    defparam rhd_index_909__i4.REGSET = "RESET";
    defparam rhd_index_909__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i5 (.D(n167_adj_2230[5]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[5]));
    defparam rhd_index_909__i5.REGSET = "RESET";
    defparam rhd_index_909__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i6 (.D(n167_adj_2230[6]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[6]));
    defparam rhd_index_909__i6.REGSET = "RESET";
    defparam rhd_index_909__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i7 (.D(n167_adj_2230[7]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[7]));
    defparam rhd_index_909__i7.REGSET = "RESET";
    defparam rhd_index_909__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i8 (.D(n167_adj_2230[8]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[8]));
    defparam rhd_index_909__i8.REGSET = "RESET";
    defparam rhd_index_909__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i9 (.D(n167_adj_2230[9]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[9]));
    defparam rhd_index_909__i9.REGSET = "RESET";
    defparam rhd_index_909__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i10 (.D(n167_adj_2230[10]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[10]));
    defparam rhd_index_909__i10.REGSET = "RESET";
    defparam rhd_index_909__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i11 (.D(n167_adj_2230[11]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[11]));
    defparam rhd_index_909__i11.REGSET = "RESET";
    defparam rhd_index_909__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i12 (.D(n167_adj_2230[12]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[12]));
    defparam rhd_index_909__i12.REGSET = "RESET";
    defparam rhd_index_909__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i13 (.D(n167_adj_2230[13]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[13]));
    defparam rhd_index_909__i13.REGSET = "RESET";
    defparam rhd_index_909__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i14 (.D(n167_adj_2230[14]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[14]));
    defparam rhd_index_909__i14.REGSET = "RESET";
    defparam rhd_index_909__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i15 (.D(n167_adj_2230[15]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[15]));
    defparam rhd_index_909__i15.REGSET = "RESET";
    defparam rhd_index_909__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i16 (.D(n167_adj_2230[16]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[16]));
    defparam rhd_index_909__i16.REGSET = "RESET";
    defparam rhd_index_909__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i17 (.D(n167_adj_2230[17]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[17]));
    defparam rhd_index_909__i17.REGSET = "RESET";
    defparam rhd_index_909__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i18 (.D(n167_adj_2230[18]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[18]));
    defparam rhd_index_909__i18.REGSET = "RESET";
    defparam rhd_index_909__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i19 (.D(n167_adj_2230[19]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[19]));
    defparam rhd_index_909__i19.REGSET = "RESET";
    defparam rhd_index_909__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i20 (.D(n167_adj_2230[20]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[20]));
    defparam rhd_index_909__i20.REGSET = "RESET";
    defparam rhd_index_909__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i21 (.D(n167_adj_2230[21]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[21]));
    defparam rhd_index_909__i21.REGSET = "RESET";
    defparam rhd_index_909__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i22 (.D(n167_adj_2230[22]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[22]));
    defparam rhd_index_909__i22.REGSET = "RESET";
    defparam rhd_index_909__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i23 (.D(n167_adj_2230[23]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(o_reset_c), .Q(rhd_index[23]));
    defparam rhd_index_909__i23.REGSET = "RESET";
    defparam rhd_index_909__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i24 (.D(n167_adj_2230[24]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[24]));
    defparam rhd_index_909__i24.REGSET = "RESET";
    defparam rhd_index_909__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i25 (.D(n167_adj_2230[25]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[25]));
    defparam rhd_index_909__i25.REGSET = "RESET";
    defparam rhd_index_909__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i26 (.D(n167_adj_2230[26]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[26]));
    defparam rhd_index_909__i26.REGSET = "RESET";
    defparam rhd_index_909__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i27 (.D(n167_adj_2230[27]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[27]));
    defparam rhd_index_909__i27.REGSET = "RESET";
    defparam rhd_index_909__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i28 (.D(n167_adj_2230[28]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[28]));
    defparam rhd_index_909__i28.REGSET = "RESET";
    defparam rhd_index_909__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i29 (.D(n167_adj_2230[29]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[29]));
    defparam rhd_index_909__i29.REGSET = "RESET";
    defparam rhd_index_909__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i30 (.D(n167_adj_2230[30]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[30]));
    defparam rhd_index_909__i30.REGSET = "RESET";
    defparam rhd_index_909__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(766[22],766[31])" *) FD1P3XZ rhd_index_909__i31 (.D(n167_adj_2230[31]), 
            .SP(n4_adj_2130), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rhd_index[31]));
    defparam rhd_index_909__i31.REGSET = "RESET";
    defparam rhd_index_909__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i2 (.D(n167[1]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(n31));
    defparam stm32_counter_908__i2.REGSET = "RESET";
    defparam stm32_counter_908__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i3 (.D(n167[2]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(n30_adj_2068));
    defparam stm32_counter_908__i3.REGSET = "RESET";
    defparam stm32_counter_908__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i4 (.D(n167[3]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(n29));
    defparam stm32_counter_908__i4.REGSET = "RESET";
    defparam stm32_counter_908__i4.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6737_2_lut (.A(n133[19]), 
            .B(n7002), .Z(n167_adj_2231[19]));
    defparam i6737_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6736_2_lut (.A(n133[18]), 
            .B(n7002), .Z(n167_adj_2231[18]));
    defparam i6736_2_lut.INIT = "0x8888";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_21 (.A0(GND_net), 
            .B0(NUM_DATA[20]), .C0(GND_net), .D0(n14626), .CI0(n14626), 
            .A1(GND_net), .B1(NUM_DATA[21]), .C1(GND_net), .D1(n20849), 
            .CI1(n20849), .CO0(n20849), .CO1(n14628), .S0(n41_adj_2133), 
            .S1(n43_adj_2125));
    defparam add_904_add_5_21.INIT0 = "0xc33c";
    defparam add_904_add_5_21.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6735_2_lut (.A(n133[17]), 
            .B(n7002), .Z(n167_adj_2231[17]));
    defparam i6735_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6734_2_lut (.A(n133[16]), 
            .B(n7002), .Z(n167_adj_2231[16]));
    defparam i6734_2_lut.INIT = "0x8888";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_27 (.A0(GND_net), 
            .B0(NUM_DATA[26]), .C0(GND_net), .D0(n14632), .CI0(n14632), 
            .A1(GND_net), .B1(NUM_DATA[27]), .C1(GND_net), .D1(n20876), 
            .CI1(n20876), .CO0(n20876), .CO1(n14634), .S0(n53), .S1(n55));
    defparam add_904_add_5_27.INIT0 = "0xc33c";
    defparam add_904_add_5_27.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6733_2_lut (.A(n133[15]), 
            .B(n7002), .Z(n167_adj_2231[15]));
    defparam i6733_2_lut.INIT = "0x8888";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i5 (.D(n167[4]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(n28));
    defparam stm32_counter_908__i5.REGSET = "RESET";
    defparam stm32_counter_908__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i6 (.D(n167[5]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[5]));
    defparam stm32_counter_908__i6.REGSET = "RESET";
    defparam stm32_counter_908__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i7 (.D(n167[6]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[6]));
    defparam stm32_counter_908__i7.REGSET = "RESET";
    defparam stm32_counter_908__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i8 (.D(n167[7]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[7]));
    defparam stm32_counter_908__i8.REGSET = "RESET";
    defparam stm32_counter_908__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i9 (.D(n167[8]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[8]));
    defparam stm32_counter_908__i9.REGSET = "RESET";
    defparam stm32_counter_908__i9.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i10 (.D(n167[9]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[9]));
    defparam stm32_counter_908__i10.REGSET = "RESET";
    defparam stm32_counter_908__i10.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i11 (.D(n167[10]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[10]));
    defparam stm32_counter_908__i11.REGSET = "RESET";
    defparam stm32_counter_908__i11.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i12 (.D(n167[11]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[11]));
    defparam stm32_counter_908__i12.REGSET = "RESET";
    defparam stm32_counter_908__i12.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i13 (.D(n167[12]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[12]));
    defparam stm32_counter_908__i13.REGSET = "RESET";
    defparam stm32_counter_908__i13.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i14 (.D(n167[13]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[13]));
    defparam stm32_counter_908__i14.REGSET = "RESET";
    defparam stm32_counter_908__i14.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i15 (.D(n167[14]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[14]));
    defparam stm32_counter_908__i15.REGSET = "RESET";
    defparam stm32_counter_908__i15.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i16 (.D(n167[15]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[15]));
    defparam stm32_counter_908__i16.REGSET = "RESET";
    defparam stm32_counter_908__i16.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i17 (.D(n167[16]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[16]));
    defparam stm32_counter_908__i17.REGSET = "RESET";
    defparam stm32_counter_908__i17.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i18 (.D(n167[17]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[17]));
    defparam stm32_counter_908__i18.REGSET = "RESET";
    defparam stm32_counter_908__i18.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i19 (.D(n167[18]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[18]));
    defparam stm32_counter_908__i19.REGSET = "RESET";
    defparam stm32_counter_908__i19.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i20 (.D(n167[19]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[19]));
    defparam stm32_counter_908__i20.REGSET = "RESET";
    defparam stm32_counter_908__i20.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i21 (.D(n167[20]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[20]));
    defparam stm32_counter_908__i21.REGSET = "RESET";
    defparam stm32_counter_908__i21.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i22 (.D(n167[21]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[21]));
    defparam stm32_counter_908__i22.REGSET = "RESET";
    defparam stm32_counter_908__i22.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i23 (.D(n167[22]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[22]));
    defparam stm32_counter_908__i23.REGSET = "RESET";
    defparam stm32_counter_908__i23.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i24 (.D(n167[23]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[23]));
    defparam stm32_counter_908__i24.REGSET = "RESET";
    defparam stm32_counter_908__i24.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i25 (.D(n167[24]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[24]));
    defparam stm32_counter_908__i25.REGSET = "RESET";
    defparam stm32_counter_908__i25.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i26 (.D(n167[25]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[25]));
    defparam stm32_counter_908__i26.REGSET = "RESET";
    defparam stm32_counter_908__i26.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i27 (.D(n167[26]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[26]));
    defparam stm32_counter_908__i27.REGSET = "RESET";
    defparam stm32_counter_908__i27.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i28 (.D(n167[27]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[27]));
    defparam stm32_counter_908__i28.REGSET = "RESET";
    defparam stm32_counter_908__i28.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i29 (.D(n167[28]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[28]));
    defparam stm32_counter_908__i29.REGSET = "RESET";
    defparam stm32_counter_908__i29.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i30 (.D(n167[29]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[29]));
    defparam stm32_counter_908__i30.REGSET = "RESET";
    defparam stm32_counter_908__i30.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i31 (.D(n167[30]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[30]));
    defparam stm32_counter_908__i31.REGSET = "RESET";
    defparam stm32_counter_908__i31.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@4(654[23],654[36])" *) FD1P3XZ stm32_counter_908__i32 (.D(n167[31]), 
            .SP(n5375), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(stm32_counter[31]));
    defparam stm32_counter_908__i32.REGSET = "RESET";
    defparam stm32_counter_908__i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i34 (.D(temp_buffer[34]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[34]));
    defparam int_STM32_TX_Byte_i0_i34.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6732_2_lut (.A(n133[14]), 
            .B(n7002), .Z(n167_adj_2231[14]));
    defparam i6732_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6731_2_lut (.A(n133[13]), 
            .B(n7002), .Z(n167_adj_2231[13]));
    defparam i6731_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6730_2_lut (.A(n133[12]), 
            .B(n7002), .Z(n167_adj_2231[12]));
    defparam i6730_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6729_2_lut (.A(n133[11]), 
            .B(n7002), .Z(n167_adj_2231[11]));
    defparam i6729_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6728_2_lut (.A(n133[10]), 
            .B(n7002), .Z(n167_adj_2231[10]));
    defparam i6728_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6727_2_lut (.A(n133[9]), 
            .B(n7002), .Z(n167_adj_2231[9]));
    defparam i6727_2_lut.INIT = "0x8888";
    (* lineinfo="@4(620[50],620[58])" *) FA2 add_904_add_5_23 (.A0(GND_net), 
            .B0(NUM_DATA[22]), .C0(GND_net), .D0(n14628), .CI0(n14628), 
            .A1(GND_net), .B1(NUM_DATA[23]), .C1(GND_net), .D1(n20858), 
            .CI1(n20858), .CO0(n20858), .CO1(n14630), .S0(n45), .S1(n47_adj_2126));
    defparam add_904_add_5_23.INIT0 = "0xc33c";
    defparam add_904_add_5_23.INIT1 = "0xc33c";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6726_2_lut (.A(n133[8]), 
            .B(n7002), .Z(n167_adj_2231[8]));
    defparam i6726_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6725_2_lut (.A(n133[7]), 
            .B(n7002), .Z(n167_adj_2231[7]));
    defparam i6725_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6724_2_lut (.A(n133[6]), 
            .B(n7002), .Z(n167_adj_2231[6]));
    defparam i6724_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6723_2_lut (.A(n133[5]), 
            .B(n7002), .Z(n167_adj_2231[5]));
    defparam i6723_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B (C)))" *) LUT4 i1_2_lut_3_lut_adj_69 (.A(stm32_state[2]), 
            .B(stm32_state[1]), .C(stm32_state[0]), .Z(n8376));
    defparam i1_2_lut_3_lut_adj_69.INIT = "0xbfbf";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6722_2_lut (.A(n133[4]), 
            .B(n7002), .Z(n167_adj_2231[4]));
    defparam i6722_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6721_2_lut (.A(n133[3]), 
            .B(n7002), .Z(n167_adj_2231[3]));
    defparam i6721_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6720_2_lut (.A(n133[2]), 
            .B(n7002), .Z(n167_adj_2231[2]));
    defparam i6720_2_lut.INIT = "0x8888";
    (* lut_function="(A (D)+!A (B (D)+!B !(C)))" *) LUT4 i2087_3_lut_4_lut (.A(o_Controller_Mode_c_0), 
            .B(o_Controller_Mode_c_1), .C(init_FIFO_Read), .D(n5020[0]), 
            .Z(n7176));
    defparam i2087_3_lut_4_lut.INIT = "0xef01";
    (* lut_function="(A (B))", lineinfo="@4(782[31],782[47])" *) LUT4 i6719_2_lut (.A(n133[1]), 
            .B(n7002), .Z(n167_adj_2231[1]));
    defparam i6719_2_lut.INIT = "0x8888";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[15]), .D0(n14739), .CI0(n14739), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[16]), .D1(n21056), 
            .CI1(n21056), .CO0(n21056), .CO1(n14741), .S0(n133[15]), 
            .S1(n133[16]));
    defparam full_cycle_count_913_add_4_17.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@4(782[31],782[47])" *) FA2 full_cycle_count_913_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(full_cycle_count[13]), .D0(n14737), .CI0(n14737), 
            .A1(GND_net), .B1(GND_net), .C1(full_cycle_count[14]), .D1(n21053), 
            .CI1(n21053), .CO0(n21053), .CO1(n14739), .S0(n133[13]), 
            .S1(n133[14]));
    defparam full_cycle_count_913_add_4_15.INIT0 = "0xc33c";
    defparam full_cycle_count_913_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@4(556[27],556[52])" *) \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512,cs_inactive_clks=512) SPI_Master_CS_STM32_1 (pll_clk_int, 
            maxfan_replicated_net_957, n1563, GND_net, VCC_net, int_STM32_SPI_CS_n, 
            int_STM32_TX_DV, n8299, o_reset_c, n1531[0], int_STM32_SPI_MOSI, 
            int_STM32_SPI_Clk, {int_STM32_TX_Byte});
    (* lineinfo="@4(523[27],523[58])" *) \Controller_RHD_FIFO(clks_per_half_bit=1,cs_inactive_clks=512) Controller_RHD_FIFO_1 (n9505, 
            pll_clk_int, maxfan_replicated_net_957, n1849, o_reset_c, 
            int_RHD_TX_Ready, n5, n4_adj_2130, \rhd_state[0] , \rhd_state[1] , 
            n2, n16269, int_RHD_TX_DV, n4_adj_2103, int_RHD2132_SPI_CS_n, 
            GND_net, VCC_net, int_RHD2132_SPI_MISO, o_RHD_RX_DV, int_RHD2132_SPI_MOSI, 
            o_Controller_Mode_c_0, o_Controller_Mode_c_1, int_RHD2132_SPI_Clk, 
            int_RHD_TX_Byte[8], int_RHD_TX_Byte[9], int_RHD_TX_Byte[10], 
            int_RHD_TX_Byte[11], int_RHD_TX_Byte[15], int_FIFO_RE, int_FIFO_Q[0], 
            {int_FIFO_COUNT}, int_FIFO_Q[1], int_FIFO_Q[2], int_FIFO_Q[3], 
            int_FIFO_Q[4], int_FIFO_Q[5], int_FIFO_Q[6], int_FIFO_Q[7], 
            int_FIFO_Q[8], int_FIFO_Q[9], int_FIFO_Q[10], int_FIFO_Q[11], 
            int_FIFO_Q[12], int_FIFO_Q[13], int_FIFO_Q[14], int_FIFO_Q[15]);
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=23, LSE_RCOL=58, LSE_LLINE=190, LSE_RLINE=190, lineinfo="@4(585[3],692[11])" *) FD1P3XZ int_STM32_TX_Byte_i0_i143 (.D(temp_buffer[143]), 
            .SP(n5369), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_TX_Byte[143]));
    defparam int_STM32_TX_Byte_i0_i143.REGSET = "RESET";
    defparam int_STM32_TX_Byte_i0_i143.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512,cs_inactive_clks=512) 
//

module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=512,cs_inactive_clks=512) (input pll_clk_int, 
            input maxfan_replicated_net_957, output n1563, input GND_net, 
            input VCC_net, output int_STM32_SPI_CS_n, input int_STM32_TX_DV, 
            output n8299, input o_reset_c, output n1535, output int_STM32_SPI_MOSI, 
            output int_STM32_SPI_Clk, input [511:0]int_STM32_TX_Byte);
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    wire [9:0]r_CS_Inactive_Count_9__N_1250;
    
    wire n8572;
    (* lineinfo="@7(81[10],81[29])" *) wire [9:0]r_CS_Inactive_Count;
    wire [3:0]n1531;
    
    wire w_Master_Ready;
    wire [9:0]n45;
    wire [9:0]n57;
    
    wire n14715, n21023;
    (* lineinfo="@7(82[10],82[20])" *) wire [9:0]r_TX_Count;
    
    wire n14717, n20936, int_STM32_TX_Ready_N_2007, n6, n19, n1851, 
        n1547, n8537, n10, n16932, n1608, n16788, n16884, n7472, 
        n14721, n21032, n7468, n14719, n21029, n21026, n14703, 
        n20975;
    wire [10:0]n62;
    
    wire n14701, n20972, n14699, n20969, n14697, n20966, n20738, 
        n16, n17, n7217, n7470, VCC_net_2;
    
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n1608), 
            .SP(n16932), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_STM32_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6710_2_lut_3_lut_4_lut (.A(n1531[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[1]), .Z(n57[1]));
    defparam i6710_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6711_2_lut_3_lut_4_lut (.A(n1531[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[2]), .Z(n57[2]));
    defparam i6711_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6712_2_lut_3_lut_4_lut (.A(n1531[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[3]), .Z(n57[3]));
    defparam i6712_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6713_2_lut_3_lut_4_lut (.A(n1531[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[4]), .Z(n57[4]));
    defparam i6713_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6714_2_lut_3_lut_4_lut (.A(n1531[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[5]), .Z(n57[5]));
    defparam i6714_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_915_add_4_4 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[2]), .D0(n14715), .CI0(n14715), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[3]), .D1(n21023), 
            .CI1(n21023), .CO0(n21023), .CO1(n14717), .S0(n45[2]), .S1(n45[3]));
    defparam r_TX_Count_915_add_4_4.INIT0 = "0xc33c";
    defparam r_TX_Count_915_add_4_4.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_915_add_4_2 (.A0(GND_net), 
            .B0(int_STM32_TX_Ready_N_2007), .C0(r_TX_Count[0]), .D0(VCC_net), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[1]), .D1(n20936), 
            .CI1(n20936), .CO0(n20936), .CO1(n14715), .S0(n45[0]), .S1(n45[1]));
    defparam r_TX_Count_915_add_4_2.INIT0 = "0xc33c";
    defparam r_TX_Count_915_add_4_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6715_2_lut_3_lut_4_lut (.A(n1531[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[6]), .Z(n57[6]));
    defparam i6715_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@7(178[36],178[55])" *) LUT4 i11480_4_lut (.A(r_CS_Inactive_Count[7]), 
            .B(r_CS_Inactive_Count[6]), .C(r_CS_Inactive_Count[3]), .D(n6), 
            .Z(n19));
    defparam i11480_4_lut.INIT = "0x0001";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6716_2_lut_3_lut_4_lut (.A(n1531[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[7]), .Z(n57[7]));
    defparam i6716_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))", lineinfo="@7(164[11],174[18])" *) LUT4 i407_2_lut (.A(n1563), 
            .B(w_Master_Ready), .Z(n1851));
    defparam i407_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))", lineinfo="@7(147[5],186[12])" *) LUT4 i11471_4_lut (.A(n1547), 
            .B(n1531[2]), .C(n1851), .D(n1531[1]), .Z(n8537));
    defparam i11471_4_lut.INIT = "0x3022";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6717_2_lut_3_lut_4_lut (.A(n1531[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[8]), .Z(n57[8]));
    defparam i6717_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6718_2_lut_3_lut_4_lut (.A(n1531[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[9]), .Z(n57[9]));
    defparam i6718_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))", lineinfo="@7(156[14],156[44])" *) LUT4 i5_2_lut (.A(int_STM32_SPI_CS_n), 
            .B(int_STM32_TX_DV), .Z(n1547));
    defparam i5_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(147[5],186[12])" *) LUT4 i4_4_lut (.A(r_CS_Inactive_Count[2]), 
            .B(r_CS_Inactive_Count[9]), .C(r_CS_Inactive_Count[5]), .D(r_CS_Inactive_Count[1]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B+((D)+!C))+!A (D)))", lineinfo="@7(154[7],185[16])" *) LUT4 i11474_2_lut_3_lut_4_lut (.A(n1531[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n1531[2]), .Z(n16932));
    defparam i11474_2_lut_3_lut_4_lut.INIT = "0x0075";
    (* lut_function="(A (B+!(C+!(D)))+!A (B))" *) LUT4 i1_3_lut_4_lut (.A(n1531[1]), 
            .B(n1531[2]), .C(n1563), .D(w_Master_Ready), .Z(n8572));
    defparam i1_3_lut_4_lut.INIT = "0xcecc";
    (* lut_function="(A (B))", lineinfo="@7(208[48],208[110])" *) LUT4 i1_2_lut (.A(n1531[1]), 
            .B(w_Master_Ready), .Z(n8299));
    defparam i1_2_lut.INIT = "0x8888";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n7472), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(n1535));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10453_4_lut (.A(r_CS_Inactive_Count[6]), 
            .B(r_CS_Inactive_Count[3]), .C(r_CS_Inactive_Count[8]), .D(n16788), 
            .Z(n16884));
    defparam i10453_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))", lineinfo="@7(154[7],185[16])" *) LUT4 i2376_4_lut (.A(n1535), 
            .B(n1531[2]), .C(n1547), .D(n16884), .Z(n7472));
    defparam i2376_4_lut.INIT = "0x0ace";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@7(154[7],185[16])" *) LUT4 i6548_3_lut_3_lut (.A(int_STM32_TX_DV), 
            .B(n1531[1]), .C(int_STM32_SPI_CS_n), .Z(n1608));
    defparam i6548_3_lut_3_lut.INIT = "0xdcdc";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_915__i0 (.D(n57[0]), 
            .SP(n8537), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[0]));
    defparam r_TX_Count_915__i0.REGSET = "RESET";
    defparam r_TX_Count_915__i0.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_915_add_4_10 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[8]), .D0(n14721), .CI0(n14721), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[9]), .D1(n21032), 
            .CI1(n21032), .CO0(n21032), .S0(n45[8]), .S1(n45[9]));
    defparam r_TX_Count_915_add_4_10.INIT0 = "0xc33c";
    defparam r_TX_Count_915_add_4_10.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i2372_4_lut (.A(n1531[2]), 
            .B(n1563), .C(n19), .D(n8299), .Z(n7468));
    defparam i2372_4_lut.INIT = "0x3b0a";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_915_add_4_8 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[6]), .D0(n14719), .CI0(n14719), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[7]), .D1(n21029), 
            .CI1(n21029), .CO0(n21029), .CO1(n14721), .S0(n45[6]), .S1(n45[7]));
    defparam r_TX_Count_915_add_4_8.INIT0 = "0xc33c";
    defparam r_TX_Count_915_add_4_8.INIT1 = "0xc33c";
    (* lineinfo="@7(167[31],167[41])" *) FA2 r_TX_Count_915_add_4_6 (.A0(GND_net), 
            .B0(VCC_net), .C0(r_TX_Count[4]), .D0(n14717), .CI0(n14717), 
            .A1(GND_net), .B1(VCC_net), .C1(r_TX_Count[5]), .D1(n21026), 
            .CI1(n21026), .CO0(n21026), .CO1(n14719), .S0(n45[4]), .S1(n45[5]));
    defparam r_TX_Count_915_add_4_6.INIT0 = "0xc33c";
    defparam r_TX_Count_915_add_4_6.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1460_10 (.A0(GND_net), .B0(r_CS_Inactive_Count[8]), 
            .C0(VCC_net), .D0(n14703), .CI0(n14703), .A1(GND_net), .B1(r_CS_Inactive_Count[9]), 
            .C1(VCC_net), .D1(n20975), .CI1(n20975), .CO0(n20975), .S0(n62[9]), 
            .S1(n62[10]));
    defparam add_1460_10.INIT0 = "0xc33c";
    defparam add_1460_10.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1460_8 (.A0(GND_net), .B0(r_CS_Inactive_Count[6]), 
            .C0(VCC_net), .D0(n14701), .CI0(n14701), .A1(GND_net), .B1(r_CS_Inactive_Count[7]), 
            .C1(VCC_net), .D1(n20972), .CI1(n20972), .CO0(n20972), .CO1(n14703), 
            .S0(n62[7]), .S1(n62[8]));
    defparam add_1460_8.INIT0 = "0xc33c";
    defparam add_1460_8.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1460_6 (.A0(GND_net), .B0(r_CS_Inactive_Count[4]), 
            .C0(VCC_net), .D0(n14699), .CI0(n14699), .A1(GND_net), .B1(r_CS_Inactive_Count[5]), 
            .C1(VCC_net), .D1(n20969), .CI1(n20969), .CO0(n20969), .CO1(n14701), 
            .S0(n62[5]), .S1(n62[6]));
    defparam add_1460_6.INIT0 = "0xc33c";
    defparam add_1460_6.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1460_4 (.A0(GND_net), .B0(r_CS_Inactive_Count[2]), 
            .C0(VCC_net), .D0(n14697), .CI0(n14697), .A1(GND_net), .B1(r_CS_Inactive_Count[3]), 
            .C1(VCC_net), .D1(n20966), .CI1(n20966), .CO0(n20966), .CO1(n14699), 
            .S0(n62[3]), .S1(n62[4]));
    defparam add_1460_4.INIT0 = "0xc33c";
    defparam add_1460_4.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i9 (.D(r_CS_Inactive_Count_9__N_1250[9]), 
            .SP(n8572), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[9]));
    defparam r_CS_Inactive_Count_i9.REGSET = "SET";
    defparam r_CS_Inactive_Count_i9.SRMODE = "ASYNC";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1460_2 (.A0(GND_net), .B0(r_CS_Inactive_Count[0]), 
            .C0(n19), .D0(VCC_net), .A1(GND_net), .B1(r_CS_Inactive_Count[1]), 
            .C1(VCC_net), .D1(n20738), .CI1(n20738), .CO0(n20738), .CO1(n14697), 
            .S0(n62[1]), .S1(n62[2]));
    defparam add_1460_2.INIT0 = "0xc33c";
    defparam add_1460_2.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i8 (.D(r_CS_Inactive_Count_9__N_1250[8]), 
            .SP(n8572), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[8]));
    defparam r_CS_Inactive_Count_i8.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i7 (.D(r_CS_Inactive_Count_9__N_1250[7]), 
            .SP(n8572), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[7]));
    defparam r_CS_Inactive_Count_i7.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i6 (.D(r_CS_Inactive_Count_9__N_1250[6]), 
            .SP(n8572), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[6]));
    defparam r_CS_Inactive_Count_i6.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i5 (.D(r_CS_Inactive_Count_9__N_1250[5]), 
            .SP(n8572), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[5]));
    defparam r_CS_Inactive_Count_i5.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(r_CS_Inactive_Count_9__N_1250[4]), 
            .SP(n8572), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_9__N_1250[3]), 
            .SP(n8572), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_9__N_1250[2]), 
            .SP(n8572), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_9__N_1250[1]), 
            .SP(n8572), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n7470), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(n1531[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lut_function="(!(A))", lineinfo="@7(208[5],208[19])" *) LUT4 i37_1_lut (.A(int_STM32_TX_DV), 
            .Z(int_STM32_TX_Ready_N_2007));
    defparam i37_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6690_2_lut (.A(n62[2]), 
            .B(n1531[2]), .Z(r_CS_Inactive_Count_9__N_1250[1]));
    defparam i6690_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_TX_Count[7]), 
            .B(r_TX_Count[3]), .C(r_TX_Count[4]), .D(r_TX_Count[6]), .Z(n16));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6691_2_lut (.A(n62[3]), 
            .B(n1531[2]), .Z(r_CS_Inactive_Count_9__N_1250[2]));
    defparam i6691_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_TX_Count[0]), 
            .B(r_TX_Count[8]), .C(r_TX_Count[9]), .D(r_TX_Count[2]), .Z(n17));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(n17), .B(r_TX_Count[5]), 
            .C(n16), .D(r_TX_Count[1]), .Z(n1563));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+!(B))", lineinfo="@7(164[11],174[18])" *) LUT4 i2123_2_lut (.A(n1563), 
            .B(w_Master_Ready), .Z(n7217));
    defparam i2123_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6692_2_lut (.A(n62[4]), 
            .B(n1531[2]), .Z(r_CS_Inactive_Count_9__N_1250[3]));
    defparam i6692_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6693_2_lut (.A(n62[5]), 
            .B(n1531[2]), .Z(r_CS_Inactive_Count_9__N_1250[4]));
    defparam i6693_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6694_2_lut (.A(n62[6]), 
            .B(n1531[2]), .Z(r_CS_Inactive_Count_9__N_1250[5]));
    defparam i6694_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6695_2_lut (.A(n62[7]), 
            .B(n1531[2]), .Z(r_CS_Inactive_Count_9__N_1250[6]));
    defparam i6695_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6696_2_lut (.A(n62[8]), 
            .B(n1531[2]), .Z(r_CS_Inactive_Count_9__N_1250[7]));
    defparam i6696_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6547_2_lut (.A(n62[1]), 
            .B(n1531[2]), .Z(r_CS_Inactive_Count_9__N_1250[0]));
    defparam i6547_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6697_2_lut (.A(n62[9]), 
            .B(n1531[2]), .Z(r_CS_Inactive_Count_9__N_1250[8]));
    defparam i6697_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6698_2_lut (.A(n62[10]), 
            .B(n1531[2]), .Z(r_CS_Inactive_Count_9__N_1250[9]));
    defparam i6698_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B (C (D))))", lineinfo="@7(154[7],185[16])" *) LUT4 i6625_2_lut_3_lut_4_lut (.A(n1531[1]), 
            .B(n1563), .C(w_Master_Ready), .D(n45[0]), .Z(n57[0]));
    defparam i6625_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(C (D)))+!A (C (D)))", lineinfo="@7(154[7],185[16])" *) LUT4 i2374_3_lut_4_lut (.A(n1531[1]), 
            .B(n7217), .C(n1535), .D(n1547), .Z(n7470));
    defparam i2374_3_lut_4_lut.INIT = "0xf888";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n7468), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(n1531[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_915__i1 (.D(n57[1]), 
            .SP(n8537), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_915__i1.REGSET = "RESET";
    defparam r_TX_Count_915__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_915__i2 (.D(n57[2]), 
            .SP(n8537), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_915__i2.REGSET = "RESET";
    defparam r_TX_Count_915__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_915__i3 (.D(n57[3]), 
            .SP(n8537), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_915__i3.REGSET = "RESET";
    defparam r_TX_Count_915__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_915__i4 (.D(n57[4]), 
            .SP(n8537), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_915__i4.REGSET = "RESET";
    defparam r_TX_Count_915__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_915__i5 (.D(n57[5]), 
            .SP(n8537), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[5]));
    defparam r_TX_Count_915__i5.REGSET = "RESET";
    defparam r_TX_Count_915__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_915__i6 (.D(n57[6]), 
            .SP(n8537), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[6]));
    defparam r_TX_Count_915__i6.REGSET = "RESET";
    defparam r_TX_Count_915__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_915__i7 (.D(n57[7]), 
            .SP(n8537), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[7]));
    defparam r_TX_Count_915__i7.REGSET = "RESET";
    defparam r_TX_Count_915__i7.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_915__i8 (.D(n57[8]), 
            .SP(n8537), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[8]));
    defparam r_TX_Count_915__i8.REGSET = "RESET";
    defparam r_TX_Count_915__i8.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1, lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_915__i9 (.D(n57[9]), 
            .SP(n8537), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[9]));
    defparam r_TX_Count_915__i9.REGSET = "RESET";
    defparam r_TX_Count_915__i9.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(147[5],186[12])" *) LUT4 i1_2_lut_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(n10), .C(r_CS_Inactive_Count[0]), .D(r_CS_Inactive_Count[8]), 
            .Z(n6));
    defparam i1_2_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(147[5],186[12])" *) LUT4 i10357_2_lut_4_lut (.A(r_CS_Inactive_Count[4]), 
            .B(n10), .C(r_CS_Inactive_Count[0]), .D(r_CS_Inactive_Count[7]), 
            .Z(n16788));
    defparam i10357_2_lut_4_lut.INIT = "0xfffe";
    (* lineinfo="@7(120[18],120[40])" *) \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) SPI_Master_1 (w_Master_Ready, 
            int_STM32_TX_DV, GND_net, VCC_net, pll_clk_int, maxfan_replicated_net_957, 
            o_reset_c, int_STM32_TX_Ready_N_2007, int_STM32_SPI_MOSI, 
            int_STM32_SPI_Clk, {int_STM32_TX_Byte});
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=52, LSE_LLINE=556, LSE_RLINE=556, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_9__N_1250[0]), 
            .SP(n8572), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) 
//

module \SPI_Master(clks_per_half_bit=1,num_of_bits_per_packet=512) (output w_Master_Ready, 
            input int_STM32_TX_DV, input GND_net, input VCC_net, input pll_clk_int, 
            input maxfan_replicated_net_957, input o_reset_c, input int_STM32_TX_Ready_N_2007, 
            output int_STM32_SPI_MOSI, output int_STM32_SPI_Clk, input [511:0]int_STM32_TX_Byte);
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    wire n18928, n320, n319;
    (* lineinfo="@6(52[10],52[24])" *) wire [8:0]r_TX_Bit_Count;
    
    wire n17637, n18994;
    (* lineinfo="@6(49[10],49[19])" *) wire [511:0]r_TX_Byte;
    
    wire n18997, n18841, n15865, r_TX_DV, n1197, n18988, n17571, 
        n17598, n18922, n18991, n17496, n17451, n18925;
    wire [8:0]n52;
    wire [8:0]r_TX_Bit_Count_8__N_1808;
    
    wire n18982, n98, n99, n18916;
    wire [10:0]n62;
    wire [10:0]r_SPI_Clk_Edges_10__N_1285;
    
    wire n14648, n20906;
    (* lineinfo="@6(45[10],45[25])" *) wire [10:0]r_SPI_Clk_Edges;
    
    wire n18985, n9201, n9202, n96, n95, n18919, n9199, n17686, 
        n17687, n18976, n14646, n20759, n17625, n17628, n18910, 
        n18835, n17683, n18979, n334, n17613, n17607, n17646, 
        n19081, n19543, n17499, n19033, n19591, n17475, n309, 
        n310, n335, n3, r_SPI_Clk, r_SPI_Clk_N_2015, n353, n354, 
        n18856, r_SPI_Clk_Count, r_Trailing_Edge_N_2016, n18970, n18973, 
        n9205, n9203, n351, n350, n18859, n313, n96_adj_2038, 
        n312, n9197, n345, n344, n329, n330, n18904, n19003, 
        n19621, n17463, n9195, n17583, n17601, n18964, n19627, 
        n17460, n327, n326, n17649, n17562, n17547, n17619, n17658, 
        n17661, n18850, n162, n163, n18958, n18853, n17478, n18898, 
        n17610, n17652, n160, n159, n18961, n14644, n20756, n177, 
        n178, n18892, n305, n306, n18952, n360, n361, n18844, 
        n302, n18838, n17634, n17616, n303, n358, n357, n18847, 
        n175, n174, n18895, n338, n337, n18886, n14, n15, n19672, 
        n17440, n19666, n17441, n19660, n19663, n19267, n19363, 
        n19654, n19459, n19165, n19657, n19648, n19651, n16275, 
        n18871, n19642, n9186, n18943, n17454, n8527, n19636, 
        n17695, n19630, n17456, n19624, n19618, n18832, n14642, 
        n20753, n19297, n19321, n166, n19612, n17465, n167, n102, 
        n19606, n17468, n14640, n20750, n19600, n103, n17471, 
        n20747, n19594, n170, n169, n19588, n106, n19171, n19447, 
        n19582, n105, n19201, n19423, n17670, n18880, n18946, 
        n19576, n17480, n19279, n19351, n19570, n17483, n19243, 
        n19381, n19564, n17486, n19558, n17489, n19552, n17492, 
        n19546, n19549, n19540, n19534, n17501, n19528, n17504, 
        n19522, n17507, n19045, n19516, n19039, n19519, r_Trailing_Edge, 
        w_Master_Ready_N_2012, n19510, n17513, n19504, n17516, n19087, 
        n19498, n19051, n19501, n19492, n17522, n19486, n17525, 
        n19480, n17528, n19474, n17531, n19468, n17534, n19462, 
        n17537, n19456, n19450, n18877, n17544, n19444, n341, 
        n19099, n19438, n19093, n19441, n19432, n342, n17552, 
        n19426, n17558, n19420, n19414, n17564, n19141, n19408, 
        n19135, n19411, n19291, n19339, n323, n322, n19105, n17511, 
        n19177, n17550, n19249, n19375, n17586, n18, n16, n19213, 
        n17568, n20, n17445, n19327, n17591, n19261, n17592, n17448, 
        n19225, n19399, n17574, n19402, n19405, n19123, n17520, 
        n19207, n19396, n294, n19195, n295, n16_adj_2039, n298, 
        n297, n19390, n17576, n181, n19384, n17579, n182, n19378, 
        n19189, n17555, n19372, n19183, n17, n20_adj_2040, n19366, 
        n19, n17588, n19360, n19354, n19357, n19075, n19348, n502, 
        n19273, n19342, n17603, n19219, n19336, n19330, n19324, 
        n19285, n19318, n19255, n19306, n17696, n19300, n19237, 
        n19294, n19231, n19288, n19282, n185, n19276, n19270, 
        n19264, n19258, n19252, n184, n19159, n19246, n19153, 
        n19240, n19234, n19228, n19147, n19222, n19129, n19216, 
        n19117, n19210, n19111, n19204, n19198, n14667, n20996, 
        n19192, n19186, n19180, n18874, n19069, n19174, n18940, 
        n19057, n19168, n19162, n19156, n19150, n19144, n19138, 
        n8590, n19132, n19126, n19009, n19120, n19114, n19108, 
        n19021, n19102, n19015, n19096, n19090, n19084, n9211, 
        n9209, n9207, n14665, n20993, n14663, n20990, n19078, 
        n19072, n14661, n20987, n18868, n20912, n19066, n19060, 
        n19054, n19048, n19042, n19036, n19030, n18934, n19024, 
        n19018, n19012, n19006, n19000, n18862, VCC_net_2;
    
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18928_bdd_4_lut (.A(n18928), 
            .B(n320), .C(n319), .D(r_TX_Bit_Count[2]), .Z(n17637));
    defparam n18928_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18994_bdd_4_lut (.A(n18994), 
            .B(r_TX_Byte[369]), .C(r_TX_Byte[368]), .D(r_TX_Bit_Count[1]), 
            .Z(n18997));
    defparam n18994_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i55_4_lut (.A(n18841), 
            .B(r_TX_Byte[511]), .C(n15865), .D(r_TX_DV), .Z(n1197));
    defparam i55_4_lut.INIT = "0xccca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_5  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[194]), .C(r_TX_Byte[195]), .D(r_TX_Bit_Count[1]), 
            .Z(n18988));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_4  (.A(r_TX_Bit_Count[3]), 
            .B(n17571), .C(n17598), .D(r_TX_Bit_Count[4]), .Z(n18922));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18988_bdd_4_lut (.A(n18988), 
            .B(r_TX_Byte[193]), .C(r_TX_Byte[192]), .D(r_TX_Bit_Count[1]), 
            .Z(n18991));
    defparam n18988_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18922_bdd_4_lut (.A(n18922), 
            .B(n17496), .C(n17451), .D(r_TX_Bit_Count[4]), .Z(n18925));
    defparam n18922_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B))", lineinfo="@6(135[7],145[14])" *) LUT4 i6505_3_lut (.A(n52[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(r_TX_Bit_Count_8__N_1808[0]));
    defparam i6505_3_lut.INIT = "0xcece";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_4  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[66]), .C(r_TX_Byte[67]), .D(r_TX_Bit_Count[1]), 
            .Z(n18982));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_10  (.A(r_TX_Bit_Count[1]), 
            .B(n98), .C(n99), .D(r_TX_Bit_Count[2]), .Z(n18916));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A+(B))", lineinfo="@6(84[7],105[14])" *) LUT4 i6638_2_lut (.A(n62[10]), 
            .B(int_STM32_TX_DV), .Z(r_SPI_Clk_Edges_10__N_1285[10]));
    defparam i6638_2_lut.INIT = "0xeeee";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_11 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[9]), .C0(VCC_net), .D0(n14648), .CI0(n14648), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[10]), .C1(VCC_net), .D1(n20906), 
            .CI1(n20906), .CO0(n20906), .S0(n62[9]), .S1(n62[10]));
    defparam sub_1124_add_2_add_5_11.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i6 (.D(n9201), 
            .SP(n9202), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[6]));
    defparam r_SPI_Clk_Edges_i6.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i6.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18982_bdd_4_lut (.A(n18982), 
            .B(r_TX_Byte[65]), .C(r_TX_Byte[64]), .D(r_TX_Bit_Count[1]), 
            .Z(n18985));
    defparam n18982_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i7 (.D(n9199), 
            .SP(n9202), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[7]));
    defparam r_SPI_Clk_Edges_i7.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i7.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18916_bdd_4_lut (.A(n18916), 
            .B(n96), .C(n95), .D(r_TX_Bit_Count[2]), .Z(n18919));
    defparam n18916_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(r_SPI_Clk_N_2015), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_2  (.A(r_TX_Bit_Count[2]), 
            .B(n17686), .C(n17687), .D(r_TX_Bit_Count[3]), .Z(n18976));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_9 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[7]), .C0(VCC_net), .D0(n14646), .CI0(n14646), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[8]), .C1(VCC_net), .D1(n20759), 
            .CI1(n20759), .CO0(n20759), .CO1(n14648), .S0(n62[7]), .S1(n62[8]));
    defparam sub_1124_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_3  (.A(r_TX_Bit_Count[3]), 
            .B(n17625), .C(n17628), .D(r_TX_Bit_Count[4]), .Z(n18910));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18976_bdd_4_lut (.A(n18976), 
            .B(n18835), .C(n17683), .D(r_TX_Bit_Count[3]), .Z(n18979));
    defparam n18976_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i334_3_lut (.A(r_TX_Byte[336]), 
            .B(r_TX_Byte[337]), .C(r_TX_Bit_Count[0]), .Z(n334));
    defparam Mux_49_i334_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18910_bdd_4_lut (.A(n18910), 
            .B(n17613), .C(n17607), .D(r_TX_Bit_Count[4]), .Z(n17646));
    defparam n18910_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10903_3_lut (.A(n19081), 
            .B(n19543), .C(r_TX_Bit_Count[2]), .Z(n17499));
    defparam i10903_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10879_3_lut (.A(n19033), 
            .B(n19591), .C(r_TX_Bit_Count[2]), .Z(n17475));
    defparam i10879_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i309_3_lut (.A(r_TX_Byte[312]), 
            .B(r_TX_Byte[313]), .C(r_TX_Bit_Count[0]), .Z(n309));
    defparam Mux_49_i309_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i310_3_lut (.A(r_TX_Byte[314]), 
            .B(r_TX_Byte[315]), .C(r_TX_Bit_Count[0]), .Z(n310));
    defparam Mux_49_i310_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i335_3_lut (.A(r_TX_Byte[338]), 
            .B(r_TX_Byte[339]), .C(r_TX_Bit_Count[0]), .Z(n335));
    defparam Mux_49_i335_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B !(C))+!A (C))", lineinfo="@6(71[5],106[12])" *) LUT4 i2768_2_lut_3_lut_3_lut (.A(n3), 
            .B(int_STM32_TX_DV), .C(r_SPI_Clk), .Z(r_SPI_Clk_N_2015));
    defparam i2768_2_lut_3_lut_3_lut.INIT = "0xd2d2";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_3  (.A(r_TX_Bit_Count[1]), 
            .B(n353), .C(n354), .D(r_TX_Bit_Count[2]), .Z(n18856));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6546_2_lut_3_lut_3_lut (.A(n3), 
            .B(int_STM32_TX_DV), .C(r_SPI_Clk_Count), .Z(r_Trailing_Edge_N_2016));
    defparam i6546_2_lut_3_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_3  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[26]), .C(r_TX_Byte[27]), .D(r_TX_Bit_Count[1]), 
            .Z(n18970));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18970_bdd_4_lut (.A(n18970), 
            .B(r_TX_Byte[25]), .C(r_TX_Byte[24]), .D(r_TX_Bit_Count[1]), 
            .Z(n18973));
    defparam n18970_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6634_2_lut_2_lut (.A(n62[4]), 
            .B(int_STM32_TX_DV), .Z(n9205));
    defparam i6634_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6633_2_lut_2_lut (.A(n62[5]), 
            .B(int_STM32_TX_DV), .Z(n9203));
    defparam i6633_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18856_bdd_4_lut (.A(n18856), 
            .B(n351), .C(n350), .D(r_TX_Bit_Count[2]), .Z(n18859));
    defparam n18856_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Count_c (.D(n96_adj_2038), 
            .SP(int_STM32_TX_Ready_N_2007), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Count));
    defparam r_SPI_Clk_Count_c.REGSET = "RESET";
    defparam r_SPI_Clk_Count_c.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i313_3_lut (.A(r_TX_Byte[318]), 
            .B(r_TX_Byte[319]), .C(r_TX_Bit_Count[0]), .Z(n313));
    defparam Mux_49_i313_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i8 (.D(n9197), 
            .SP(n9202), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[8]));
    defparam r_SPI_Clk_Edges_i8.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i8.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i312_3_lut (.A(r_TX_Byte[316]), 
            .B(r_TX_Byte[317]), .C(r_TX_Bit_Count[0]), .Z(n312));
    defparam Mux_49_i312_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i9 (.D(n9195), 
            .SP(n9202), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[9]));
    defparam r_SPI_Clk_Edges_i9.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i9.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i345_3_lut (.A(r_TX_Byte[350]), 
            .B(r_TX_Byte[351]), .C(r_TX_Bit_Count[0]), .Z(n345));
    defparam Mux_49_i345_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i344_3_lut (.A(r_TX_Byte[348]), 
            .B(r_TX_Byte[349]), .C(r_TX_Bit_Count[0]), .Z(n344));
    defparam Mux_49_i344_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_9  (.A(r_TX_Bit_Count[1]), 
            .B(n329), .C(n330), .D(r_TX_Bit_Count[2]), .Z(n18904));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10867_3_lut (.A(n19003), 
            .B(n19621), .C(r_TX_Bit_Count[2]), .Z(n17463));
    defparam i10867_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_8__N_1808[0]), 
            .SP(n16275), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6632_2_lut_2_lut (.A(n62[6]), 
            .B(int_STM32_TX_DV), .Z(n9201));
    defparam i6632_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_5  (.A(r_TX_Bit_Count[3]), 
            .B(n17583), .C(n17601), .D(r_TX_Bit_Count[4]), .Z(n18964));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10864_3_lut (.A(n18997), 
            .B(n19627), .C(r_TX_Bit_Count[2]), .Z(n17460));
    defparam i10864_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6631_2_lut_2_lut (.A(n62[7]), 
            .B(int_STM32_TX_DV), .Z(n9199));
    defparam i6631_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18904_bdd_4_lut (.A(n18904), 
            .B(n327), .C(n326), .D(r_TX_Bit_Count[2]), .Z(n17649));
    defparam n18904_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18964_bdd_4_lut (.A(n18964), 
            .B(n17562), .C(n17547), .D(r_TX_Bit_Count[4]), .Z(n17619));
    defparam n18964_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_2  (.A(r_TX_Bit_Count[3]), 
            .B(n17658), .C(n17661), .D(r_TX_Bit_Count[4]), .Z(n18850));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_15  (.A(r_TX_Bit_Count[1]), 
            .B(n162), .C(n163), .D(r_TX_Bit_Count[2]), .Z(n18958));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18850_bdd_4_lut (.A(n18850), 
            .B(n17649), .C(n17637), .D(r_TX_Bit_Count[4]), .Z(n18853));
    defparam n18850_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_3  (.A(r_TX_Bit_Count[5]), 
            .B(n18853), .C(n17478), .D(r_TX_Bit_Count[6]), .Z(n18898));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18898_bdd_4_lut (.A(n18898), 
            .B(n17646), .C(n17610), .D(r_TX_Bit_Count[6]), .Z(n17652));
    defparam n18898_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18958_bdd_4_lut (.A(n18958), 
            .B(n160), .C(n159), .D(r_TX_Bit_Count[2]), .Z(n18961));
    defparam n18958_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n14644), .CI0(n14644), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[6]), .C1(VCC_net), .D1(n20756), 
            .CI1(n20756), .CO0(n20756), .CO1(n14646), .S0(n62[5]), .S1(n62[6]));
    defparam sub_1124_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_8  (.A(r_TX_Bit_Count[1]), 
            .B(n177), .C(n178), .D(r_TX_Bit_Count[2]), .Z(n18892));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_14  (.A(r_TX_Bit_Count[1]), 
            .B(n305), .C(n306), .D(r_TX_Bit_Count[2]), .Z(n18952));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_2  (.A(r_TX_Bit_Count[1]), 
            .B(n360), .C(n361), .D(r_TX_Bit_Count[2]), .Z(n18844));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i302_3_lut (.A(r_TX_Byte[304]), 
            .B(r_TX_Byte[305]), .C(r_TX_Bit_Count[0]), .Z(n302));
    defparam Mux_49_i302_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18838_bdd_4_lut (.A(n18838), 
            .B(n17634), .C(n17616), .D(r_TX_Bit_Count[8]), .Z(n18841));
    defparam n18838_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i303_3_lut (.A(r_TX_Byte[306]), 
            .B(r_TX_Byte[307]), .C(r_TX_Bit_Count[0]), .Z(n303));
    defparam Mux_49_i303_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6630_2_lut_2_lut (.A(n62[8]), 
            .B(int_STM32_TX_DV), .Z(n9197));
    defparam i6630_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18844_bdd_4_lut (.A(n18844), 
            .B(n358), .C(n357), .D(r_TX_Bit_Count[2]), .Z(n18847));
    defparam n18844_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18892_bdd_4_lut (.A(n18892), 
            .B(n175), .C(n174), .D(r_TX_Bit_Count[2]), .Z(n18895));
    defparam n18892_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6629_2_lut_2_lut (.A(n62[9]), 
            .B(int_STM32_TX_DV), .Z(n9195));
    defparam i6629_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i338_3_lut (.A(r_TX_Byte[342]), 
            .B(r_TX_Byte[343]), .C(r_TX_Bit_Count[0]), .Z(n338));
    defparam Mux_49_i338_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i337_3_lut (.A(r_TX_Byte[340]), 
            .B(r_TX_Byte[341]), .C(r_TX_Bit_Count[0]), .Z(n337));
    defparam Mux_49_i337_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_7  (.A(r_TX_Bit_Count[1]), 
            .B(n337), .C(n338), .D(r_TX_Bit_Count[2]), .Z(n18886));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18952_bdd_4_lut (.A(n18952), 
            .B(n303), .C(n302), .D(r_TX_Bit_Count[2]), .Z(n17625));
    defparam n18952_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i5_3_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .C(r_TX_Bit_Count[8]), .Z(n14));
    defparam i5_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6_4_lut (.A(r_TX_Bit_Count[7]), 
            .B(r_TX_Bit_Count[5]), .C(r_TX_Bit_Count[6]), .D(r_TX_Bit_Count[4]), 
            .Z(n15));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[10]), .C(r_TX_Byte[11]), .D(r_TX_Bit_Count[1]), 
            .Z(n19672));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19672_bdd_4_lut (.A(n19672), 
            .B(r_TX_Byte[9]), .C(r_TX_Byte[8]), .D(r_TX_Bit_Count[1]), 
            .Z(n17440));
    defparam n19672_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i174_3_lut (.A(r_TX_Byte[176]), 
            .B(r_TX_Byte[177]), .C(r_TX_Bit_Count[0]), .Z(n174));
    defparam Mux_49_i174_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_95  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[14]), .C(r_TX_Byte[15]), .D(r_TX_Bit_Count[1]), 
            .Z(n19666));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_95 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19666_bdd_4_lut (.A(n19666), 
            .B(r_TX_Byte[13]), .C(r_TX_Byte[12]), .D(r_TX_Bit_Count[1]), 
            .Z(n17441));
    defparam n19666_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i175_3_lut (.A(r_TX_Byte[178]), 
            .B(r_TX_Byte[179]), .C(r_TX_Bit_Count[0]), .Z(n175));
    defparam Mux_49_i175_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_94  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[30]), .C(r_TX_Byte[31]), .D(r_TX_Bit_Count[1]), 
            .Z(n19660));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_94 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19660_bdd_4_lut (.A(n19660), 
            .B(r_TX_Byte[29]), .C(r_TX_Byte[28]), .D(r_TX_Bit_Count[1]), 
            .Z(n19663));
    defparam n19660_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i357_3_lut (.A(r_TX_Byte[360]), 
            .B(r_TX_Byte[361]), .C(r_TX_Bit_Count[0]), .Z(n357));
    defparam Mux_49_i357_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut  (.A(r_TX_Bit_Count[2]), 
            .B(n19267), .C(n19363), .D(r_TX_Bit_Count[3]), .Z(n19654));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19654_bdd_4_lut (.A(n19654), 
            .B(n19459), .C(n19165), .D(r_TX_Bit_Count[3]), .Z(n19657));
    defparam n19654_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i358_3_lut (.A(r_TX_Byte[362]), 
            .B(r_TX_Byte[363]), .C(r_TX_Bit_Count[0]), .Z(n358));
    defparam Mux_49_i358_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_93  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[70]), .C(r_TX_Byte[71]), .D(r_TX_Bit_Count[1]), 
            .Z(n19648));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_93 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18886_bdd_4_lut (.A(n18886), 
            .B(n335), .C(n334), .D(r_TX_Bit_Count[2]), .Z(n17658));
    defparam n18886_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19648_bdd_4_lut (.A(n19648), 
            .B(r_TX_Byte[69]), .C(r_TX_Byte[68]), .D(r_TX_Bit_Count[1]), 
            .Z(n19651));
    defparam n19648_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n9186), 
            .SP(n9202), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i361_3_lut (.A(r_TX_Byte[366]), 
            .B(r_TX_Byte[367]), .C(r_TX_Bit_Count[0]), .Z(n361));
    defparam Mux_49_i361_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut  (.A(r_TX_Bit_Count[3]), 
            .B(n18895), .C(n18871), .D(r_TX_Bit_Count[4]), .Z(n19642));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n1197), 
            .SP(n8527), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19642_bdd_4_lut (.A(n19642), 
            .B(n18943), .C(n18961), .D(r_TX_Bit_Count[4]), .Z(n17454));
    defparam n19642_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_STM32_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i360_3_lut (.A(r_TX_Byte[364]), 
            .B(r_TX_Byte[365]), .C(r_TX_Bit_Count[0]), .Z(n360));
    defparam Mux_49_i360_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_92  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[2]), .C(r_TX_Byte[3]), .D(r_TX_Bit_Count[1]), 
            .Z(n19636));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_92 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19636_bdd_4_lut (.A(n19636), 
            .B(r_TX_Byte[1]), .C(r_TX_Byte[0]), .D(r_TX_Bit_Count[1]), 
            .Z(n17695));
    defparam n19636_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i306_3_lut (.A(r_TX_Byte[310]), 
            .B(r_TX_Byte[311]), .C(r_TX_Bit_Count[0]), .Z(n306));
    defparam Mux_49_i306_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i305_3_lut (.A(r_TX_Byte[308]), 
            .B(r_TX_Byte[309]), .C(r_TX_Bit_Count[0]), .Z(n305));
    defparam Mux_49_i305_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_91  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[198]), .C(r_TX_Byte[199]), .D(r_TX_Bit_Count[1]), 
            .Z(n19630));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_91 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19630_bdd_4_lut (.A(n19630), 
            .B(r_TX_Byte[197]), .C(r_TX_Byte[196]), .D(r_TX_Bit_Count[1]), 
            .Z(n17456));
    defparam n19630_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i178_3_lut (.A(r_TX_Byte[182]), 
            .B(r_TX_Byte[183]), .C(r_TX_Bit_Count[0]), .Z(n178));
    defparam Mux_49_i178_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_90  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[374]), .C(r_TX_Byte[375]), .D(r_TX_Bit_Count[1]), 
            .Z(n19624));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_90 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19624_bdd_4_lut (.A(n19624), 
            .B(r_TX_Byte[373]), .C(r_TX_Byte[372]), .D(r_TX_Bit_Count[1]), 
            .Z(n19627));
    defparam n19624_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i177_3_lut (.A(r_TX_Byte[180]), 
            .B(r_TX_Byte[181]), .C(r_TX_Bit_Count[0]), .Z(n177));
    defparam Mux_49_i177_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_89  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[382]), .C(r_TX_Byte[383]), .D(r_TX_Bit_Count[1]), 
            .Z(n19618));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_89 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19618_bdd_4_lut (.A(n19618), 
            .B(r_TX_Byte[381]), .C(r_TX_Byte[380]), .D(r_TX_Bit_Count[1]), 
            .Z(n19621));
    defparam n19618_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i159_3_lut (.A(r_TX_Byte[160]), 
            .B(r_TX_Byte[161]), .C(r_TX_Bit_Count[0]), .Z(n159));
    defparam Mux_49_i159_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i160_3_lut (.A(r_TX_Byte[162]), 
            .B(r_TX_Byte[163]), .C(r_TX_Bit_Count[0]), .Z(n160));
    defparam Mux_49_i160_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_2  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[38]), .C(r_TX_Byte[39]), .D(r_TX_Bit_Count[1]), 
            .Z(n18832));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n14642), .CI0(n14642), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n20753), 
            .CI1(n20753), .CO0(n20753), .CO1(n14644), .S0(n62[3]), .S1(n62[4]));
    defparam sub_1124_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11014_3_lut (.A(n19297), 
            .B(n19321), .C(r_TX_Bit_Count[4]), .Z(n17610));
    defparam i11014_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i166_3_lut (.A(r_TX_Byte[168]), 
            .B(r_TX_Byte[169]), .C(r_TX_Bit_Count[0]), .Z(n166));
    defparam Mux_49_i166_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18832_bdd_4_lut (.A(n18832), 
            .B(r_TX_Byte[37]), .C(r_TX_Byte[36]), .D(r_TX_Bit_Count[1]), 
            .Z(n18835));
    defparam n18832_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_88  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[206]), .C(r_TX_Byte[207]), .D(r_TX_Bit_Count[1]), 
            .Z(n19612));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_88 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19612_bdd_4_lut (.A(n19612), 
            .B(r_TX_Byte[205]), .C(r_TX_Byte[204]), .D(r_TX_Bit_Count[1]), 
            .Z(n17465));
    defparam n19612_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i167_3_lut (.A(r_TX_Byte[170]), 
            .B(r_TX_Byte[171]), .C(r_TX_Bit_Count[0]), .Z(n167));
    defparam Mux_49_i167_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i102_3_lut (.A(r_TX_Byte[104]), 
            .B(r_TX_Byte[105]), .C(r_TX_Bit_Count[0]), .Z(n102));
    defparam Mux_49_i102_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_87  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[390]), .C(r_TX_Byte[391]), .D(r_TX_Bit_Count[1]), 
            .Z(n19606));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_87 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19606_bdd_4_lut (.A(n19606), 
            .B(r_TX_Byte[389]), .C(r_TX_Byte[388]), .D(r_TX_Bit_Count[1]), 
            .Z(n17468));
    defparam n19606_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n14640), .CI0(n14640), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n20750), 
            .CI1(n20750), .CO0(n20750), .CO1(n14642), .S0(n62[1]), .S1(n62[2]));
    defparam sub_1124_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_86  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[398]), .C(r_TX_Byte[399]), .D(r_TX_Bit_Count[1]), 
            .Z(n19600));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_86 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i103_3_lut (.A(r_TX_Byte[106]), 
            .B(r_TX_Byte[107]), .C(r_TX_Bit_Count[0]), .Z(n103));
    defparam Mux_49_i103_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19600_bdd_4_lut (.A(n19600), 
            .B(r_TX_Byte[397]), .C(r_TX_Byte[396]), .D(r_TX_Bit_Count[1]), 
            .Z(n17471));
    defparam n19600_bdd_4_lut.INIT = "0xaad8";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_1124_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n20747), .CI1(n20747), .CO0(n20747), .CO1(n14640), 
            .S1(n62[0]));
    defparam sub_1124_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1124_add_2_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_85  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[42]), .C(r_TX_Byte[43]), .D(r_TX_Bit_Count[1]), 
            .Z(n19594));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_85 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i170_3_lut (.A(r_TX_Byte[174]), 
            .B(r_TX_Byte[175]), .C(r_TX_Bit_Count[0]), .Z(n170));
    defparam Mux_49_i170_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19594_bdd_4_lut (.A(n19594), 
            .B(r_TX_Byte[41]), .C(r_TX_Byte[40]), .D(r_TX_Bit_Count[1]), 
            .Z(n17686));
    defparam n19594_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i169_3_lut (.A(r_TX_Byte[172]), 
            .B(r_TX_Byte[173]), .C(r_TX_Bit_Count[0]), .Z(n169));
    defparam Mux_49_i169_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_84  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[118]), .C(r_TX_Byte[119]), .D(r_TX_Bit_Count[1]), 
            .Z(n19588));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_84 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i163_3_lut (.A(r_TX_Byte[166]), 
            .B(r_TX_Byte[167]), .C(r_TX_Bit_Count[0]), .Z(n163));
    defparam Mux_49_i163_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19588_bdd_4_lut (.A(n19588), 
            .B(r_TX_Byte[117]), .C(r_TX_Byte[116]), .D(r_TX_Bit_Count[1]), 
            .Z(n19591));
    defparam n19588_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i162_3_lut (.A(r_TX_Byte[164]), 
            .B(r_TX_Byte[165]), .C(r_TX_Bit_Count[0]), .Z(n162));
    defparam Mux_49_i162_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i106_3_lut (.A(r_TX_Byte[110]), 
            .B(r_TX_Byte[111]), .C(r_TX_Bit_Count[0]), .Z(n106));
    defparam Mux_49_i106_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10951_3_lut (.A(n19171), 
            .B(n19447), .C(r_TX_Bit_Count[2]), .Z(n17547));
    defparam i10951_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_7  (.A(r_TX_Bit_Count[3]), 
            .B(n17460), .C(n17463), .D(r_TX_Bit_Count[4]), .Z(n19582));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i105_3_lut (.A(r_TX_Byte[108]), 
            .B(r_TX_Byte[109]), .C(r_TX_Bit_Count[0]), .Z(n105));
    defparam Mux_49_i105_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10966_3_lut (.A(n19201), 
            .B(n19423), .C(r_TX_Bit_Count[2]), .Z(n17562));
    defparam i10966_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19582_bdd_4_lut (.A(n19582), 
            .B(n18847), .C(n18859), .D(r_TX_Bit_Count[4]), .Z(n17478));
    defparam n19582_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[7]_bdd_4_lut  (.A(r_TX_Bit_Count[7]), 
            .B(n17652), .C(n17670), .D(r_TX_Bit_Count[8]), .Z(n18838));
    defparam \r_TX_Bit_Count[7]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_6  (.A(r_TX_Bit_Count[1]), 
            .B(n344), .C(n345), .D(r_TX_Bit_Count[2]), .Z(n18880));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i326_3_lut (.A(r_TX_Byte[328]), 
            .B(r_TX_Byte[329]), .C(r_TX_Bit_Count[0]), .Z(n326));
    defparam Mux_49_i326_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_13  (.A(r_TX_Bit_Count[1]), 
            .B(n312), .C(n313), .D(r_TX_Bit_Count[2]), .Z(n18946));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_83  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[406]), .C(r_TX_Byte[407]), .D(r_TX_Bit_Count[1]), 
            .Z(n19576));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_83 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i327_3_lut (.A(r_TX_Byte[330]), 
            .B(r_TX_Byte[331]), .C(r_TX_Bit_Count[0]), .Z(n327));
    defparam Mux_49_i327_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19576_bdd_4_lut (.A(n19576), 
            .B(r_TX_Byte[405]), .C(r_TX_Byte[404]), .D(r_TX_Bit_Count[1]), 
            .Z(n17480));
    defparam n19576_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11005_3_lut (.A(n19279), 
            .B(n19351), .C(r_TX_Bit_Count[2]), .Z(n17601));
    defparam i11005_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_82  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[414]), .C(r_TX_Byte[415]), .D(r_TX_Bit_Count[1]), 
            .Z(n19570));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_82 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19570_bdd_4_lut (.A(n19570), 
            .B(r_TX_Byte[413]), .C(r_TX_Byte[412]), .D(r_TX_Bit_Count[1]), 
            .Z(n17483));
    defparam n19570_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10987_3_lut (.A(n19243), 
            .B(n19381), .C(r_TX_Bit_Count[2]), .Z(n17583));
    defparam i10987_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_81  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[214]), .C(r_TX_Byte[215]), .D(r_TX_Bit_Count[1]), 
            .Z(n19564));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_81 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i330_3_lut (.A(r_TX_Byte[334]), 
            .B(r_TX_Byte[335]), .C(r_TX_Bit_Count[0]), .Z(n330));
    defparam Mux_49_i330_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19564_bdd_4_lut (.A(n19564), 
            .B(r_TX_Byte[213]), .C(r_TX_Byte[212]), .D(r_TX_Bit_Count[1]), 
            .Z(n17486));
    defparam n19564_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i329_3_lut (.A(r_TX_Byte[332]), 
            .B(r_TX_Byte[333]), .C(r_TX_Bit_Count[0]), .Z(n329));
    defparam Mux_49_i329_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_80  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[422]), .C(r_TX_Byte[423]), .D(r_TX_Bit_Count[1]), 
            .Z(n19558));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_80 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19558_bdd_4_lut (.A(n19558), 
            .B(r_TX_Byte[421]), .C(r_TX_Byte[420]), .D(r_TX_Bit_Count[1]), 
            .Z(n17489));
    defparam n19558_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_79  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[430]), .C(r_TX_Byte[431]), .D(r_TX_Bit_Count[1]), 
            .Z(n19552));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_79 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19552_bdd_4_lut (.A(n19552), 
            .B(r_TX_Byte[429]), .C(r_TX_Byte[428]), .D(r_TX_Bit_Count[1]), 
            .Z(n17492));
    defparam n19552_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_78  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[78]), .C(r_TX_Byte[79]), .D(r_TX_Bit_Count[1]), 
            .Z(n19546));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_78 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19546_bdd_4_lut (.A(n19546), 
            .B(r_TX_Byte[77]), .C(r_TX_Byte[76]), .D(r_TX_Bit_Count[1]), 
            .Z(n19549));
    defparam n19546_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_77  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[126]), .C(r_TX_Byte[127]), .D(r_TX_Bit_Count[1]), 
            .Z(n19540));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_77 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19540_bdd_4_lut (.A(n19540), 
            .B(r_TX_Byte[125]), .C(r_TX_Byte[124]), .D(r_TX_Bit_Count[1]), 
            .Z(n19543));
    defparam n19540_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_76  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[222]), .C(r_TX_Byte[223]), .D(r_TX_Bit_Count[1]), 
            .Z(n19534));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_76 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19534_bdd_4_lut (.A(n19534), 
            .B(r_TX_Byte[221]), .C(r_TX_Byte[220]), .D(r_TX_Bit_Count[1]), 
            .Z(n17501));
    defparam n19534_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_75  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[438]), .C(r_TX_Byte[439]), .D(r_TX_Bit_Count[1]), 
            .Z(n19528));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_75 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19528_bdd_4_lut (.A(n19528), 
            .B(r_TX_Byte[437]), .C(r_TX_Byte[436]), .D(r_TX_Bit_Count[1]), 
            .Z(n17504));
    defparam n19528_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_74  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[446]), .C(r_TX_Byte[447]), .D(r_TX_Bit_Count[1]), 
            .Z(n19522));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_74 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19522_bdd_4_lut (.A(n19522), 
            .B(r_TX_Byte[445]), .C(r_TX_Byte[444]), .D(r_TX_Bit_Count[1]), 
            .Z(n17507));
    defparam n19522_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_17  (.A(r_TX_Bit_Count[2]), 
            .B(n19045), .C(n17483), .D(r_TX_Bit_Count[3]), .Z(n19516));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_17 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19516_bdd_4_lut (.A(n19516), 
            .B(n17480), .C(n19039), .D(r_TX_Bit_Count[3]), .Z(n19519));
    defparam n19516_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2016), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(w_Master_Ready_N_2012), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i0 (.D(int_STM32_TX_Byte[0]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[0]));
    defparam r_TX_Byte_i0_i0.REGSET = "RESET";
    defparam r_TX_Byte_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_73  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[454]), .C(r_TX_Byte[455]), .D(r_TX_Bit_Count[1]), 
            .Z(n19510));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_73 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19510_bdd_4_lut (.A(n19510), 
            .B(r_TX_Byte[453]), .C(r_TX_Byte[452]), .D(r_TX_Bit_Count[1]), 
            .Z(n17513));
    defparam n19510_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_72  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[462]), .C(r_TX_Byte[463]), .D(r_TX_Bit_Count[1]), 
            .Z(n19504));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_72 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19504_bdd_4_lut (.A(n19504), 
            .B(r_TX_Byte[461]), .C(r_TX_Byte[460]), .D(r_TX_Bit_Count[1]), 
            .Z(n17516));
    defparam n19504_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i10 (.D(r_SPI_Clk_Edges_10__N_1285[10]), 
            .SP(n9202), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[10]));
    defparam r_SPI_Clk_Edges_i10.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i10.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@6(84[7],105[14])" *) LUT4 i1313_2_lut (.A(r_SPI_Clk_Count), 
            .B(n3), .Z(n96_adj_2038));
    defparam i1313_2_lut.INIT = "0x6666";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_16  (.A(r_TX_Bit_Count[2]), 
            .B(n19087), .C(n17501), .D(r_TX_Bit_Count[3]), .Z(n19498));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19498_bdd_4_lut (.A(n19498), 
            .B(n17486), .C(n19051), .D(r_TX_Bit_Count[3]), .Z(n19501));
    defparam n19498_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_71  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[230]), .C(r_TX_Byte[231]), .D(r_TX_Bit_Count[1]), 
            .Z(n19492));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_71 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19492_bdd_4_lut (.A(n19492), 
            .B(r_TX_Byte[229]), .C(r_TX_Byte[228]), .D(r_TX_Bit_Count[1]), 
            .Z(n17522));
    defparam n19492_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_70  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[470]), .C(r_TX_Byte[471]), .D(r_TX_Bit_Count[1]), 
            .Z(n19486));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_70 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19486_bdd_4_lut (.A(n19486), 
            .B(r_TX_Byte[469]), .C(r_TX_Byte[468]), .D(r_TX_Bit_Count[1]), 
            .Z(n17525));
    defparam n19486_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_69  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[478]), .C(r_TX_Byte[479]), .D(r_TX_Bit_Count[1]), 
            .Z(n19480));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_69 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19480_bdd_4_lut (.A(n19480), 
            .B(r_TX_Byte[477]), .C(r_TX_Byte[476]), .D(r_TX_Bit_Count[1]), 
            .Z(n17528));
    defparam n19480_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_68  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[238]), .C(r_TX_Byte[239]), .D(r_TX_Bit_Count[1]), 
            .Z(n19474));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_68 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19474_bdd_4_lut (.A(n19474), 
            .B(r_TX_Byte[237]), .C(r_TX_Byte[236]), .D(r_TX_Bit_Count[1]), 
            .Z(n17531));
    defparam n19474_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i350_3_lut (.A(r_TX_Byte[352]), 
            .B(r_TX_Byte[353]), .C(r_TX_Bit_Count[0]), .Z(n350));
    defparam Mux_49_i350_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_67  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[486]), .C(r_TX_Byte[487]), .D(r_TX_Bit_Count[1]), 
            .Z(n19468));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_67 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19468_bdd_4_lut (.A(n19468), 
            .B(r_TX_Byte[485]), .C(r_TX_Byte[484]), .D(r_TX_Bit_Count[1]), 
            .Z(n17534));
    defparam n19468_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i351_3_lut (.A(r_TX_Byte[354]), 
            .B(r_TX_Byte[355]), .C(r_TX_Bit_Count[0]), .Z(n351));
    defparam Mux_49_i351_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_66  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[494]), .C(r_TX_Byte[495]), .D(r_TX_Bit_Count[1]), 
            .Z(n19462));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_66 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19462_bdd_4_lut (.A(n19462), 
            .B(r_TX_Byte[493]), .C(r_TX_Byte[492]), .D(r_TX_Bit_Count[1]), 
            .Z(n17537));
    defparam n19462_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_65  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[54]), .C(r_TX_Byte[55]), .D(r_TX_Bit_Count[1]), 
            .Z(n19456));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_65 .INIT = "0xe4aa";
    (* lut_function="(!(A+(B)))" *) LUT4 i6872_1_lut_2_lut (.A(int_STM32_TX_DV), 
            .B(n3), .Z(w_Master_Ready_N_2012));
    defparam i6872_1_lut_2_lut.INIT = "0x1111";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19456_bdd_4_lut (.A(n19456), 
            .B(r_TX_Byte[53]), .C(r_TX_Byte[52]), .D(r_TX_Bit_Count[1]), 
            .Z(n19459));
    defparam n19456_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18946_bdd_4_lut (.A(n18946), 
            .B(n310), .C(n309), .D(r_TX_Bit_Count[2]), .Z(n17628));
    defparam n18946_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[3]_bdd_4_lut_6  (.A(r_TX_Bit_Count[3]), 
            .B(n17475), .C(n17499), .D(r_TX_Bit_Count[4]), .Z(n19450));
    defparam \r_TX_Bit_Count[3]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19450_bdd_4_lut (.A(n19450), 
            .B(n18877), .C(n18919), .D(r_TX_Bit_Count[4]), .Z(n17544));
    defparam n19450_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_64  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[134]), .C(r_TX_Byte[135]), .D(r_TX_Bit_Count[1]), 
            .Z(n19444));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_64 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19444_bdd_4_lut (.A(n19444), 
            .B(r_TX_Byte[133]), .C(r_TX_Byte[132]), .D(r_TX_Bit_Count[1]), 
            .Z(n19447));
    defparam n19444_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i341_3_lut (.A(r_TX_Byte[344]), 
            .B(r_TX_Byte[345]), .C(r_TX_Bit_Count[0]), .Z(n341));
    defparam Mux_49_i341_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_15  (.A(r_TX_Bit_Count[2]), 
            .B(n19099), .C(n17507), .D(r_TX_Bit_Count[3]), .Z(n19438));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19438_bdd_4_lut (.A(n19438), 
            .B(n17504), .C(n19093), .D(r_TX_Bit_Count[3]), .Z(n19441));
    defparam n19438_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_63  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[502]), .C(r_TX_Byte[503]), .D(r_TX_Bit_Count[1]), 
            .Z(n19432));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_63 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i342_3_lut (.A(r_TX_Byte[346]), 
            .B(r_TX_Byte[347]), .C(r_TX_Bit_Count[0]), .Z(n342));
    defparam Mux_49_i342_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19432_bdd_4_lut (.A(n19432), 
            .B(r_TX_Byte[501]), .C(r_TX_Byte[500]), .D(r_TX_Bit_Count[1]), 
            .Z(n17552));
    defparam n19432_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_62  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[246]), .C(r_TX_Byte[247]), .D(r_TX_Bit_Count[1]), 
            .Z(n19426));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_62 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19426_bdd_4_lut (.A(n19426), 
            .B(r_TX_Byte[245]), .C(r_TX_Byte[244]), .D(r_TX_Bit_Count[1]), 
            .Z(n17558));
    defparam n19426_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_61  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[142]), .C(r_TX_Byte[143]), .D(r_TX_Bit_Count[1]), 
            .Z(n19420));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_61 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19420_bdd_4_lut (.A(n19420), 
            .B(r_TX_Byte[141]), .C(r_TX_Byte[140]), .D(r_TX_Bit_Count[1]), 
            .Z(n19423));
    defparam n19420_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_60  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[254]), .C(r_TX_Byte[255]), .D(r_TX_Bit_Count[1]), 
            .Z(n19414));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_60 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19414_bdd_4_lut (.A(n19414), 
            .B(r_TX_Byte[253]), .C(r_TX_Byte[252]), .D(r_TX_Bit_Count[1]), 
            .Z(n17564));
    defparam n19414_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_14  (.A(r_TX_Bit_Count[2]), 
            .B(n19141), .C(n17528), .D(r_TX_Bit_Count[3]), .Z(n19408));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_8__N_1808[1]), 
            .SP(n8590), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19408_bdd_4_lut (.A(n19408), 
            .B(n17525), .C(n19135), .D(r_TX_Bit_Count[3]), .Z(n19411));
    defparam n19408_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i354_3_lut (.A(r_TX_Byte[358]), 
            .B(r_TX_Byte[359]), .C(r_TX_Bit_Count[0]), .Z(n354));
    defparam Mux_49_i354_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i353_3_lut (.A(r_TX_Byte[356]), 
            .B(r_TX_Byte[357]), .C(r_TX_Bit_Count[0]), .Z(n353));
    defparam Mux_49_i353_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11011_3_lut (.A(n19291), 
            .B(n19339), .C(r_TX_Bit_Count[2]), .Z(n17607));
    defparam i11011_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i323_3_lut (.A(r_TX_Byte[326]), 
            .B(r_TX_Byte[327]), .C(r_TX_Bit_Count[0]), .Z(n323));
    defparam Mux_49_i323_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i322_3_lut (.A(r_TX_Byte[324]), 
            .B(r_TX_Byte[325]), .C(r_TX_Bit_Count[0]), .Z(n322));
    defparam Mux_49_i322_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10915_3_lut (.A(n19105), 
            .B(n19519), .C(r_TX_Bit_Count[4]), .Z(n17511));
    defparam i10915_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i95_3_lut (.A(r_TX_Byte[96]), 
            .B(r_TX_Byte[97]), .C(r_TX_Bit_Count[0]), .Z(n95));
    defparam Mux_49_i95_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10954_3_lut (.A(n19177), 
            .B(n19441), .C(r_TX_Bit_Count[4]), .Z(n17550));
    defparam i10954_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i96_3_lut (.A(r_TX_Byte[98]), 
            .B(r_TX_Byte[99]), .C(r_TX_Bit_Count[0]), .Z(n96));
    defparam Mux_49_i96_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10990_3_lut (.A(n19249), 
            .B(n19375), .C(r_TX_Bit_Count[4]), .Z(n17586));
    defparam i10990_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(r_SPI_Clk_Edges[7]), 
            .B(r_SPI_Clk_Edges[2]), .C(r_SPI_Clk_Edges[9]), .D(r_SPI_Clk_Edges[0]), 
            .Z(n18));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(r_SPI_Clk_Edges[1]), .B(r_SPI_Clk_Edges[5]), 
            .Z(n16));
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10972_3_lut (.A(n19213), 
            .B(n19411), .C(r_TX_Bit_Count[4]), .Z(n17568));
    defparam i10972_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i9_4_lut (.A(r_SPI_Clk_Edges[6]), 
            .B(n18), .C(r_SPI_Clk_Edges[3]), .D(r_SPI_Clk_Edges[10]), 
            .Z(n20));
    defparam i9_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10_4_lut (.A(r_SPI_Clk_Edges[4]), 
            .B(n20), .C(n16), .D(r_SPI_Clk_Edges[8]), .Z(n3));
    defparam i10_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10849_3_lut (.A(n18973), 
            .B(n19663), .C(r_TX_Bit_Count[2]), .Z(n17445));
    defparam i10849_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10995_3_lut (.A(n19327), 
            .B(n17445), .C(r_TX_Bit_Count[3]), .Z(n17591));
    defparam i10995_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10996_3_lut (.A(n19261), 
            .B(n17591), .C(r_TX_Bit_Count[4]), .Z(n17592));
    defparam i10996_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10852_3_lut (.A(n18979), 
            .B(n19657), .C(r_TX_Bit_Count[4]), .Z(n17448));
    defparam i10852_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))", lineinfo="@6(71[5],106[12])" *) LUT4 i3847_2_lut (.A(int_STM32_TX_DV), 
            .B(n3), .Z(n9202));
    defparam i3847_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10978_3_lut (.A(n19225), 
            .B(n19399), .C(r_TX_Bit_Count[4]), .Z(n17574));
    defparam i10978_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_59  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[86]), .C(r_TX_Byte[87]), .D(r_TX_Bit_Count[1]), 
            .Z(n19402));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_59 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19402_bdd_4_lut (.A(n19402), 
            .B(r_TX_Byte[85]), .C(r_TX_Byte[84]), .D(r_TX_Bit_Count[1]), 
            .Z(n19405));
    defparam n19402_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10924_3_lut (.A(n19123), 
            .B(n19501), .C(r_TX_Bit_Count[4]), .Z(n17520));
    defparam i10924_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_13  (.A(r_TX_Bit_Count[2]), 
            .B(n19207), .C(n17564), .D(r_TX_Bit_Count[3]), .Z(n19396));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i294_3_lut (.A(r_TX_Byte[296]), 
            .B(r_TX_Byte[297]), .C(r_TX_Bit_Count[0]), .Z(n294));
    defparam Mux_49_i294_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19396_bdd_4_lut (.A(n19396), 
            .B(n17558), .C(n19195), .D(r_TX_Bit_Count[3]), .Z(n19399));
    defparam n19396_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i295_3_lut (.A(r_TX_Byte[298]), 
            .B(r_TX_Byte[299]), .C(r_TX_Bit_Count[0]), .Z(n295));
    defparam Mux_49_i295_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i16_3_lut (.A(r_TX_Byte[16]), 
            .B(r_TX_Byte[17]), .C(r_TX_Bit_Count[0]), .Z(n16_adj_2039));
    defparam Mux_49_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i298_3_lut (.A(r_TX_Byte[302]), 
            .B(r_TX_Byte[303]), .C(r_TX_Bit_Count[0]), .Z(n298));
    defparam Mux_49_i298_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i297_3_lut (.A(r_TX_Byte[300]), 
            .B(r_TX_Byte[301]), .C(r_TX_Bit_Count[0]), .Z(n297));
    defparam Mux_49_i297_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_58  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[262]), .C(r_TX_Byte[263]), .D(r_TX_Bit_Count[1]), 
            .Z(n19390));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_58 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19390_bdd_4_lut (.A(n19390), 
            .B(r_TX_Byte[261]), .C(r_TX_Byte[260]), .D(r_TX_Bit_Count[1]), 
            .Z(n17576));
    defparam n19390_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i181_3_lut (.A(r_TX_Byte[184]), 
            .B(r_TX_Byte[185]), .C(r_TX_Bit_Count[0]), .Z(n181));
    defparam Mux_49_i181_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_57  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[270]), .C(r_TX_Byte[271]), .D(r_TX_Bit_Count[1]), 
            .Z(n19384));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_57 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19384_bdd_4_lut (.A(n19384), 
            .B(r_TX_Byte[269]), .C(r_TX_Byte[268]), .D(r_TX_Bit_Count[1]), 
            .Z(n17579));
    defparam n19384_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i182_3_lut (.A(r_TX_Byte[186]), 
            .B(r_TX_Byte[187]), .C(r_TX_Bit_Count[0]), .Z(n182));
    defparam Mux_49_i182_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_56  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[150]), .C(r_TX_Byte[151]), .D(r_TX_Bit_Count[1]), 
            .Z(n19378));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_56 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19378_bdd_4_lut (.A(n19378), 
            .B(r_TX_Byte[149]), .C(r_TX_Byte[148]), .D(r_TX_Bit_Count[1]), 
            .Z(n19381));
    defparam n19378_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_12  (.A(r_TX_Bit_Count[2]), 
            .B(n19189), .C(n17555), .D(r_TX_Bit_Count[3]), .Z(n19372));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19372_bdd_4_lut (.A(n19372), 
            .B(n17552), .C(n19183), .D(r_TX_Bit_Count[3]), .Z(n19375));
    defparam n19372_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i17_3_lut (.A(r_TX_Byte[18]), 
            .B(r_TX_Byte[19]), .C(r_TX_Bit_Count[0]), .Z(n17));
    defparam Mux_49_i17_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i99_3_lut (.A(r_TX_Byte[102]), 
            .B(r_TX_Byte[103]), .C(r_TX_Bit_Count[0]), .Z(n99));
    defparam Mux_49_i99_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i20_3_lut (.A(r_TX_Byte[22]), 
            .B(r_TX_Byte[23]), .C(r_TX_Bit_Count[0]), .Z(n20_adj_2040));
    defparam Mux_49_i20_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_55  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[278]), .C(r_TX_Byte[279]), .D(r_TX_Bit_Count[1]), 
            .Z(n19366));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_55 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i19_3_lut (.A(r_TX_Byte[20]), 
            .B(r_TX_Byte[21]), .C(r_TX_Bit_Count[0]), .Z(n19));
    defparam Mux_49_i19_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19366_bdd_4_lut (.A(n19366), 
            .B(r_TX_Byte[277]), .C(r_TX_Byte[276]), .D(r_TX_Bit_Count[1]), 
            .Z(n17588));
    defparam n19366_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i98_3_lut (.A(r_TX_Byte[100]), 
            .B(r_TX_Byte[101]), .C(r_TX_Bit_Count[0]), .Z(n98));
    defparam Mux_49_i98_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_54  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[62]), .C(r_TX_Byte[63]), .D(r_TX_Bit_Count[1]), 
            .Z(n19360));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_54 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19360_bdd_4_lut (.A(n19360), 
            .B(r_TX_Byte[61]), .C(r_TX_Byte[60]), .D(r_TX_Bit_Count[1]), 
            .Z(n19363));
    defparam n19360_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10855_3_lut (.A(n18985), 
            .B(n19651), .C(r_TX_Bit_Count[2]), .Z(n17451));
    defparam i10855_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_53  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[94]), .C(r_TX_Byte[95]), .D(r_TX_Bit_Count[1]), 
            .Z(n19354));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_53 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19354_bdd_4_lut (.A(n19354), 
            .B(r_TX_Byte[93]), .C(r_TX_Byte[92]), .D(r_TX_Bit_Count[1]), 
            .Z(n19357));
    defparam n19354_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10900_3_lut (.A(n19075), 
            .B(n19549), .C(r_TX_Bit_Count[2]), .Z(n17496));
    defparam i10900_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_52  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[158]), .C(r_TX_Byte[159]), .D(r_TX_Bit_Count[1]), 
            .Z(n19348));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_52 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19348_bdd_4_lut (.A(n19348), 
            .B(r_TX_Byte[157]), .C(r_TX_Byte[156]), .D(r_TX_Bit_Count[1]), 
            .Z(n19351));
    defparam n19348_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i502_3_lut (.A(r_TX_Byte[508]), 
            .B(r_TX_Byte[509]), .C(r_TX_Bit_Count[0]), .Z(n502));
    defparam Mux_49_i502_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i11002_3_lut (.A(n19273), 
            .B(n19357), .C(r_TX_Bit_Count[2]), .Z(n17598));
    defparam i11002_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_51  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[286]), .C(r_TX_Byte[287]), .D(r_TX_Bit_Count[1]), 
            .Z(n19342));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_51 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19342_bdd_4_lut (.A(n19342), 
            .B(r_TX_Byte[285]), .C(r_TX_Byte[284]), .D(r_TX_Bit_Count[1]), 
            .Z(n17603));
    defparam n19342_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10975_3_lut (.A(n19219), 
            .B(n19405), .C(r_TX_Bit_Count[2]), .Z(n17571));
    defparam i10975_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10959_3_lut (.A(n502), 
            .B(r_TX_Byte[510]), .C(r_TX_Bit_Count[1]), .Z(n17555));
    defparam i10959_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_50  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[294]), .C(r_TX_Byte[295]), .D(r_TX_Bit_Count[1]), 
            .Z(n19336));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_50 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19336_bdd_4_lut (.A(n19336), 
            .B(r_TX_Byte[293]), .C(r_TX_Byte[292]), .D(r_TX_Bit_Count[1]), 
            .Z(n19339));
    defparam n19336_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_49  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[46]), .C(r_TX_Byte[47]), .D(r_TX_Bit_Count[1]), 
            .Z(n19330));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_49 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19330_bdd_4_lut (.A(n19330), 
            .B(r_TX_Byte[45]), .C(r_TX_Byte[44]), .D(r_TX_Bit_Count[1]), 
            .Z(n17687));
    defparam n19330_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut  (.A(r_TX_Bit_Count[1]), 
            .B(n19), .C(n20_adj_2040), .D(r_TX_Bit_Count[2]), .Z(n19324));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19324_bdd_4_lut (.A(n19324), 
            .B(n17), .C(n16_adj_2039), .D(r_TX_Bit_Count[2]), .Z(n19327));
    defparam n19324_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_11  (.A(r_TX_Bit_Count[2]), 
            .B(n19285), .C(n17603), .D(r_TX_Bit_Count[3]), .Z(n19318));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19318_bdd_4_lut (.A(n19318), 
            .B(n17588), .C(n19255), .D(r_TX_Bit_Count[3]), .Z(n19321));
    defparam n19318_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_48  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[6]), .C(r_TX_Byte[7]), .D(r_TX_Bit_Count[1]), 
            .Z(n19306));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_48 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19306_bdd_4_lut (.A(n19306), 
            .B(r_TX_Byte[5]), .C(r_TX_Byte[4]), .D(r_TX_Bit_Count[1]), 
            .Z(n17696));
    defparam n19306_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_47  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[34]), .C(r_TX_Byte[35]), .D(r_TX_Bit_Count[1]), 
            .Z(n19300));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_47 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19300_bdd_4_lut (.A(n19300), 
            .B(r_TX_Byte[33]), .C(r_TX_Byte[32]), .D(r_TX_Bit_Count[1]), 
            .Z(n17683));
    defparam n19300_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_10  (.A(r_TX_Bit_Count[2]), 
            .B(n19237), .C(n17579), .D(r_TX_Bit_Count[3]), .Z(n19294));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19294_bdd_4_lut (.A(n19294), 
            .B(n17576), .C(n19231), .D(r_TX_Bit_Count[3]), .Z(n19297));
    defparam n19294_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_46  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[290]), .C(r_TX_Byte[291]), .D(r_TX_Bit_Count[1]), 
            .Z(n19288));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_46 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19288_bdd_4_lut (.A(n19288), 
            .B(r_TX_Byte[289]), .C(r_TX_Byte[288]), .D(r_TX_Bit_Count[1]), 
            .Z(n19291));
    defparam n19288_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_45  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[282]), .C(r_TX_Byte[283]), .D(r_TX_Bit_Count[1]), 
            .Z(n19282));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_45 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19282_bdd_4_lut (.A(n19282), 
            .B(r_TX_Byte[281]), .C(r_TX_Byte[280]), .D(r_TX_Bit_Count[1]), 
            .Z(n19285));
    defparam n19282_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i185_3_lut (.A(r_TX_Byte[190]), 
            .B(r_TX_Byte[191]), .C(r_TX_Bit_Count[0]), .Z(n185));
    defparam Mux_49_i185_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_44  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[154]), .C(r_TX_Byte[155]), .D(r_TX_Bit_Count[1]), 
            .Z(n19276));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_44 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19276_bdd_4_lut (.A(n19276), 
            .B(r_TX_Byte[153]), .C(r_TX_Byte[152]), .D(r_TX_Bit_Count[1]), 
            .Z(n19279));
    defparam n19276_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i319_3_lut (.A(r_TX_Byte[320]), 
            .B(r_TX_Byte[321]), .C(r_TX_Bit_Count[0]), .Z(n319));
    defparam Mux_49_i319_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_43  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[90]), .C(r_TX_Byte[91]), .D(r_TX_Bit_Count[1]), 
            .Z(n19270));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_43 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19270_bdd_4_lut (.A(n19270), 
            .B(r_TX_Byte[89]), .C(r_TX_Byte[88]), .D(r_TX_Bit_Count[1]), 
            .Z(n19273));
    defparam n19270_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i320_3_lut (.A(r_TX_Byte[322]), 
            .B(r_TX_Byte[323]), .C(r_TX_Bit_Count[0]), .Z(n320));
    defparam Mux_49_i320_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18880_bdd_4_lut (.A(n18880), 
            .B(n342), .C(n341), .D(r_TX_Bit_Count[2]), .Z(n17661));
    defparam n18880_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_42  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[58]), .C(r_TX_Byte[59]), .D(r_TX_Bit_Count[1]), 
            .Z(n19264));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_42 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19264_bdd_4_lut (.A(n19264), 
            .B(r_TX_Byte[57]), .C(r_TX_Byte[56]), .D(r_TX_Bit_Count[1]), 
            .Z(n19267));
    defparam n19264_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_9  (.A(r_TX_Bit_Count[2]), 
            .B(n17440), .C(n17441), .D(r_TX_Bit_Count[3]), .Z(n19258));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19258_bdd_4_lut (.A(n19258), 
            .B(n17696), .C(n17695), .D(r_TX_Bit_Count[3]), .Z(n19261));
    defparam n19258_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_41  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[274]), .C(r_TX_Byte[275]), .D(r_TX_Bit_Count[1]), 
            .Z(n19252));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_41 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@6(144[37],144[73])" *) LUT4 Mux_49_i184_3_lut (.A(r_TX_Byte[188]), 
            .B(r_TX_Byte[189]), .C(r_TX_Bit_Count[0]), .Z(n184));
    defparam Mux_49_i184_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19252_bdd_4_lut (.A(n19252), 
            .B(r_TX_Byte[273]), .C(r_TX_Byte[272]), .D(r_TX_Bit_Count[1]), 
            .Z(n19255));
    defparam n19252_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_8  (.A(r_TX_Bit_Count[2]), 
            .B(n19159), .C(n17537), .D(r_TX_Bit_Count[3]), .Z(n19246));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19246_bdd_4_lut (.A(n19246), 
            .B(n17534), .C(n19153), .D(r_TX_Bit_Count[3]), .Z(n19249));
    defparam n19246_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_40  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[146]), .C(r_TX_Byte[147]), .D(r_TX_Bit_Count[1]), 
            .Z(n19240));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_40 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19240_bdd_4_lut (.A(n19240), 
            .B(r_TX_Byte[145]), .C(r_TX_Byte[144]), .D(r_TX_Bit_Count[1]), 
            .Z(n19243));
    defparam n19240_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_39  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[266]), .C(r_TX_Byte[267]), .D(r_TX_Bit_Count[1]), 
            .Z(n19234));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_39 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19234_bdd_4_lut (.A(n19234), 
            .B(r_TX_Byte[265]), .C(r_TX_Byte[264]), .D(r_TX_Bit_Count[1]), 
            .Z(n19237));
    defparam n19234_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_38  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[258]), .C(r_TX_Byte[259]), .D(r_TX_Bit_Count[1]), 
            .Z(n19228));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_38 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19228_bdd_4_lut (.A(n19228), 
            .B(r_TX_Byte[257]), .C(r_TX_Byte[256]), .D(r_TX_Bit_Count[1]), 
            .Z(n19231));
    defparam n19228_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_7  (.A(r_TX_Bit_Count[2]), 
            .B(n19147), .C(n17531), .D(r_TX_Bit_Count[3]), .Z(n19222));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19222_bdd_4_lut (.A(n19222), 
            .B(n17522), .C(n19129), .D(r_TX_Bit_Count[3]), .Z(n19225));
    defparam n19222_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_37  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[82]), .C(r_TX_Byte[83]), .D(r_TX_Bit_Count[1]), 
            .Z(n19216));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_37 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19216_bdd_4_lut (.A(n19216), 
            .B(r_TX_Byte[81]), .C(r_TX_Byte[80]), .D(r_TX_Bit_Count[1]), 
            .Z(n19219));
    defparam n19216_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_6  (.A(r_TX_Bit_Count[2]), 
            .B(n19117), .C(n17516), .D(r_TX_Bit_Count[3]), .Z(n19210));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19210_bdd_4_lut (.A(n19210), 
            .B(n17513), .C(n19111), .D(r_TX_Bit_Count[3]), .Z(n19213));
    defparam n19210_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_36  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[250]), .C(r_TX_Byte[251]), .D(r_TX_Bit_Count[1]), 
            .Z(n19204));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_36 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19204_bdd_4_lut (.A(n19204), 
            .B(r_TX_Byte[249]), .C(r_TX_Byte[248]), .D(r_TX_Bit_Count[1]), 
            .Z(n19207));
    defparam n19204_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_35  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[138]), .C(r_TX_Byte[139]), .D(r_TX_Bit_Count[1]), 
            .Z(n19198));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_35 .INIT = "0xe4aa";
    FA2 sub_1125_add_2_add_5_9 (.A0(GND_net), .B0(r_TX_Bit_Count[7]), .C0(VCC_net), 
        .D0(n14667), .CI0(n14667), .A1(GND_net), .B1(r_TX_Bit_Count[8]), 
        .C1(VCC_net), .D1(n20996), .CI1(n20996), .CO0(n20996), .S0(n52[7]), 
        .S1(n52[8]));
    defparam sub_1125_add_2_add_5_9.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19198_bdd_4_lut (.A(n19198), 
            .B(r_TX_Byte[137]), .C(r_TX_Byte[136]), .D(r_TX_Bit_Count[1]), 
            .Z(n19201));
    defparam n19198_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_34  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[242]), .C(r_TX_Byte[243]), .D(r_TX_Bit_Count[1]), 
            .Z(n19192));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_34 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19192_bdd_4_lut (.A(n19192), 
            .B(r_TX_Byte[241]), .C(r_TX_Byte[240]), .D(r_TX_Bit_Count[1]), 
            .Z(n19195));
    defparam n19192_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_33  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[506]), .C(r_TX_Byte[507]), .D(r_TX_Bit_Count[1]), 
            .Z(n19186));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_33 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19186_bdd_4_lut (.A(n19186), 
            .B(r_TX_Byte[505]), .C(r_TX_Byte[504]), .D(r_TX_Bit_Count[1]), 
            .Z(n19189));
    defparam n19186_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_32  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[498]), .C(r_TX_Byte[499]), .D(r_TX_Bit_Count[1]), 
            .Z(n19180));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_32 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19180_bdd_4_lut (.A(n19180), 
            .B(r_TX_Byte[497]), .C(r_TX_Byte[496]), .D(r_TX_Bit_Count[1]), 
            .Z(n19183));
    defparam n19180_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_5  (.A(r_TX_Bit_Count[1]), 
            .B(n105), .C(n106), .D(r_TX_Bit_Count[2]), .Z(n18874));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_5  (.A(r_TX_Bit_Count[2]), 
            .B(n19069), .C(n17492), .D(r_TX_Bit_Count[3]), .Z(n19174));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_5 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_12  (.A(r_TX_Bit_Count[1]), 
            .B(n169), .C(n170), .D(r_TX_Bit_Count[2]), .Z(n18940));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19174_bdd_4_lut (.A(n19174), 
            .B(n17489), .C(n19057), .D(r_TX_Bit_Count[3]), .Z(n19177));
    defparam n19174_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_31  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[130]), .C(r_TX_Byte[131]), .D(r_TX_Bit_Count[1]), 
            .Z(n19168));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_31 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19168_bdd_4_lut (.A(n19168), 
            .B(r_TX_Byte[129]), .C(r_TX_Byte[128]), .D(r_TX_Bit_Count[1]), 
            .Z(n19171));
    defparam n19168_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18874_bdd_4_lut (.A(n18874), 
            .B(n103), .C(n102), .D(r_TX_Bit_Count[2]), .Z(n18877));
    defparam n18874_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_30  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[50]), .C(r_TX_Byte[51]), .D(r_TX_Bit_Count[1]), 
            .Z(n19162));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_30 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19162_bdd_4_lut (.A(n19162), 
            .B(r_TX_Byte[49]), .C(r_TX_Byte[48]), .D(r_TX_Bit_Count[1]), 
            .Z(n19165));
    defparam n19162_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18940_bdd_4_lut (.A(n18940), 
            .B(n167), .C(n166), .D(r_TX_Bit_Count[2]), .Z(n18943));
    defparam n18940_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_29  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[490]), .C(r_TX_Byte[491]), .D(r_TX_Bit_Count[1]), 
            .Z(n19156));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_29 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19156_bdd_4_lut (.A(n19156), 
            .B(r_TX_Byte[489]), .C(r_TX_Byte[488]), .D(r_TX_Bit_Count[1]), 
            .Z(n19159));
    defparam n19156_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_28  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[482]), .C(r_TX_Byte[483]), .D(r_TX_Bit_Count[1]), 
            .Z(n19150));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_28 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19150_bdd_4_lut (.A(n19150), 
            .B(r_TX_Byte[481]), .C(r_TX_Byte[480]), .D(r_TX_Bit_Count[1]), 
            .Z(n19153));
    defparam n19150_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_27  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[234]), .C(r_TX_Byte[235]), .D(r_TX_Bit_Count[1]), 
            .Z(n19144));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_27 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19144_bdd_4_lut (.A(n19144), 
            .B(r_TX_Byte[233]), .C(r_TX_Byte[232]), .D(r_TX_Bit_Count[1]), 
            .Z(n19147));
    defparam n19144_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6534_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[6]), .Z(r_TX_Bit_Count_8__N_1808[6]));
    defparam i6534_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_26  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[474]), .C(r_TX_Byte[475]), .D(r_TX_Bit_Count[1]), 
            .Z(n19138));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_26 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6536_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[5]), .Z(r_TX_Bit_Count_8__N_1808[5]));
    defparam i6536_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i1_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(r_Trailing_Edge), .Z(n8590));
    defparam i1_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19138_bdd_4_lut (.A(n19138), 
            .B(r_TX_Byte[473]), .C(r_TX_Byte[472]), .D(r_TX_Bit_Count[1]), 
            .Z(n19141));
    defparam n19138_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_8__N_1808[2]), 
            .SP(n8590), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_8__N_1808[3]), 
            .SP(n8590), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i4 (.D(r_TX_Bit_Count_8__N_1808[4]), 
            .SP(n8590), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[4]));
    defparam r_TX_Bit_Count_i4.REGSET = "SET";
    defparam r_TX_Bit_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i5 (.D(r_TX_Bit_Count_8__N_1808[5]), 
            .SP(n8590), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[5]));
    defparam r_TX_Bit_Count_i5.REGSET = "SET";
    defparam r_TX_Bit_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i6 (.D(r_TX_Bit_Count_8__N_1808[6]), 
            .SP(n8590), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[6]));
    defparam r_TX_Bit_Count_i6.REGSET = "SET";
    defparam r_TX_Bit_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i7 (.D(r_TX_Bit_Count_8__N_1808[7]), 
            .SP(n8590), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[7]));
    defparam r_TX_Bit_Count_i7.REGSET = "SET";
    defparam r_TX_Bit_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i8 (.D(r_TX_Bit_Count_8__N_1808[8]), 
            .SP(n8590), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[8]));
    defparam r_TX_Bit_Count_i8.REGSET = "SET";
    defparam r_TX_Bit_Count_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n9211), 
            .SP(n9202), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_25  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[466]), .C(r_TX_Byte[467]), .D(r_TX_Bit_Count[1]), 
            .Z(n19132));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_25 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6532_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[8]), .Z(r_TX_Bit_Count_8__N_1808[8]));
    defparam i6532_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19132_bdd_4_lut (.A(n19132), 
            .B(r_TX_Byte[465]), .C(r_TX_Byte[464]), .D(r_TX_Bit_Count[1]), 
            .Z(n19135));
    defparam n19132_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_24  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[226]), .C(r_TX_Byte[227]), .D(r_TX_Bit_Count[1]), 
            .Z(n19126));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_24 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19126_bdd_4_lut (.A(n19126), 
            .B(r_TX_Byte[225]), .C(r_TX_Byte[224]), .D(r_TX_Bit_Count[1]), 
            .Z(n19129));
    defparam n19126_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_4  (.A(r_TX_Bit_Count[2]), 
            .B(n19009), .C(n17465), .D(r_TX_Bit_Count[3]), .Z(n19120));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19120_bdd_4_lut (.A(n19120), 
            .B(n17456), .C(n18991), .D(r_TX_Bit_Count[3]), .Z(n19123));
    defparam n19120_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_23  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[458]), .C(r_TX_Byte[459]), .D(r_TX_Bit_Count[1]), 
            .Z(n19114));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_23 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19114_bdd_4_lut (.A(n19114), 
            .B(r_TX_Byte[457]), .C(r_TX_Byte[456]), .D(r_TX_Bit_Count[1]), 
            .Z(n19117));
    defparam n19114_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_22  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[450]), .C(r_TX_Byte[451]), .D(r_TX_Bit_Count[1]), 
            .Z(n19108));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_22 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19108_bdd_4_lut (.A(n19108), 
            .B(r_TX_Byte[449]), .C(r_TX_Byte[448]), .D(r_TX_Bit_Count[1]), 
            .Z(n19111));
    defparam n19108_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[2]_bdd_4_lut_3  (.A(r_TX_Bit_Count[2]), 
            .B(n19021), .C(n17471), .D(r_TX_Bit_Count[3]), .Z(n19102));
    defparam \r_TX_Bit_Count[2]_bdd_4_lut_3 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19102_bdd_4_lut (.A(n19102), 
            .B(n17468), .C(n19015), .D(r_TX_Bit_Count[3]), .Z(n19105));
    defparam n19102_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_21  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[442]), .C(r_TX_Byte[443]), .D(r_TX_Bit_Count[1]), 
            .Z(n19096));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_21 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6533_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[7]), .Z(r_TX_Bit_Count_8__N_1808[7]));
    defparam i6533_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19096_bdd_4_lut (.A(n19096), 
            .B(r_TX_Byte[441]), .C(r_TX_Byte[440]), .D(r_TX_Bit_Count[1]), 
            .Z(n19099));
    defparam n19096_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_20  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[434]), .C(r_TX_Byte[435]), .D(r_TX_Bit_Count[1]), 
            .Z(n19090));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_20 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19090_bdd_4_lut (.A(n19090), 
            .B(r_TX_Byte[433]), .C(r_TX_Byte[432]), .D(r_TX_Bit_Count[1]), 
            .Z(n19093));
    defparam n19090_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6538_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[4]), .Z(r_TX_Bit_Count_8__N_1808[4]));
    defparam i6538_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_19  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[218]), .C(r_TX_Byte[219]), .D(r_TX_Bit_Count[1]), 
            .Z(n19084));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_19 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n9209), 
            .SP(n9202), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n9207), 
            .SP(n9202), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i1 (.D(int_STM32_TX_Byte[1]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[1]));
    defparam r_TX_Byte_i0_i1.REGSET = "RESET";
    defparam r_TX_Byte_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19084_bdd_4_lut (.A(n19084), 
            .B(r_TX_Byte[217]), .C(r_TX_Byte[216]), .D(r_TX_Bit_Count[1]), 
            .Z(n19087));
    defparam n19084_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i2 (.D(int_STM32_TX_Byte[2]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[2]));
    defparam r_TX_Byte_i0_i2.REGSET = "RESET";
    defparam r_TX_Byte_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i3 (.D(int_STM32_TX_Byte[3]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[3]));
    defparam r_TX_Byte_i0_i3.REGSET = "RESET";
    defparam r_TX_Byte_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i4 (.D(int_STM32_TX_Byte[4]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[4]));
    defparam r_TX_Byte_i0_i4.REGSET = "RESET";
    defparam r_TX_Byte_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i5 (.D(int_STM32_TX_Byte[5]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[5]));
    defparam r_TX_Byte_i0_i5.REGSET = "RESET";
    defparam r_TX_Byte_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i6 (.D(int_STM32_TX_Byte[6]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[6]));
    defparam r_TX_Byte_i0_i6.REGSET = "RESET";
    defparam r_TX_Byte_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i7 (.D(int_STM32_TX_Byte[7]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[7]));
    defparam r_TX_Byte_i0_i7.REGSET = "RESET";
    defparam r_TX_Byte_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i8 (.D(int_STM32_TX_Byte[8]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[8]));
    defparam r_TX_Byte_i0_i8.REGSET = "RESET";
    defparam r_TX_Byte_i0_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i9 (.D(int_STM32_TX_Byte[9]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[9]));
    defparam r_TX_Byte_i0_i9.REGSET = "RESET";
    defparam r_TX_Byte_i0_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i10 (.D(int_STM32_TX_Byte[10]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[10]));
    defparam r_TX_Byte_i0_i10.REGSET = "RESET";
    defparam r_TX_Byte_i0_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i11 (.D(int_STM32_TX_Byte[11]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[11]));
    defparam r_TX_Byte_i0_i11.REGSET = "RESET";
    defparam r_TX_Byte_i0_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i12 (.D(int_STM32_TX_Byte[12]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[12]));
    defparam r_TX_Byte_i0_i12.REGSET = "RESET";
    defparam r_TX_Byte_i0_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i13 (.D(int_STM32_TX_Byte[13]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[13]));
    defparam r_TX_Byte_i0_i13.REGSET = "RESET";
    defparam r_TX_Byte_i0_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i14 (.D(int_STM32_TX_Byte[14]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[14]));
    defparam r_TX_Byte_i0_i14.REGSET = "RESET";
    defparam r_TX_Byte_i0_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i15 (.D(int_STM32_TX_Byte[15]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[15]));
    defparam r_TX_Byte_i0_i15.REGSET = "RESET";
    defparam r_TX_Byte_i0_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i16 (.D(int_STM32_TX_Byte[16]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[16]));
    defparam r_TX_Byte_i0_i16.REGSET = "RESET";
    defparam r_TX_Byte_i0_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i17 (.D(int_STM32_TX_Byte[17]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[17]));
    defparam r_TX_Byte_i0_i17.REGSET = "RESET";
    defparam r_TX_Byte_i0_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i18 (.D(int_STM32_TX_Byte[18]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[18]));
    defparam r_TX_Byte_i0_i18.REGSET = "RESET";
    defparam r_TX_Byte_i0_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i19 (.D(int_STM32_TX_Byte[19]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[19]));
    defparam r_TX_Byte_i0_i19.REGSET = "RESET";
    defparam r_TX_Byte_i0_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i20 (.D(int_STM32_TX_Byte[20]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[20]));
    defparam r_TX_Byte_i0_i20.REGSET = "RESET";
    defparam r_TX_Byte_i0_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i21 (.D(int_STM32_TX_Byte[21]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[21]));
    defparam r_TX_Byte_i0_i21.REGSET = "RESET";
    defparam r_TX_Byte_i0_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i22 (.D(int_STM32_TX_Byte[22]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[22]));
    defparam r_TX_Byte_i0_i22.REGSET = "RESET";
    defparam r_TX_Byte_i0_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i23 (.D(int_STM32_TX_Byte[23]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[23]));
    defparam r_TX_Byte_i0_i23.REGSET = "RESET";
    defparam r_TX_Byte_i0_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i24 (.D(int_STM32_TX_Byte[24]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[24]));
    defparam r_TX_Byte_i0_i24.REGSET = "RESET";
    defparam r_TX_Byte_i0_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i25 (.D(int_STM32_TX_Byte[25]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[25]));
    defparam r_TX_Byte_i0_i25.REGSET = "RESET";
    defparam r_TX_Byte_i0_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i26 (.D(int_STM32_TX_Byte[26]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[26]));
    defparam r_TX_Byte_i0_i26.REGSET = "RESET";
    defparam r_TX_Byte_i0_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i27 (.D(int_STM32_TX_Byte[27]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[27]));
    defparam r_TX_Byte_i0_i27.REGSET = "RESET";
    defparam r_TX_Byte_i0_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i28 (.D(int_STM32_TX_Byte[28]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[28]));
    defparam r_TX_Byte_i0_i28.REGSET = "RESET";
    defparam r_TX_Byte_i0_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i29 (.D(int_STM32_TX_Byte[29]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[29]));
    defparam r_TX_Byte_i0_i29.REGSET = "RESET";
    defparam r_TX_Byte_i0_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i30 (.D(int_STM32_TX_Byte[30]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[30]));
    defparam r_TX_Byte_i0_i30.REGSET = "RESET";
    defparam r_TX_Byte_i0_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i31 (.D(int_STM32_TX_Byte[31]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[31]));
    defparam r_TX_Byte_i0_i31.REGSET = "RESET";
    defparam r_TX_Byte_i0_i31.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i32 (.D(int_STM32_TX_Byte[32]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[32]));
    defparam r_TX_Byte_i0_i32.REGSET = "RESET";
    defparam r_TX_Byte_i0_i32.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i33 (.D(int_STM32_TX_Byte[33]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[33]));
    defparam r_TX_Byte_i0_i33.REGSET = "RESET";
    defparam r_TX_Byte_i0_i33.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i34 (.D(int_STM32_TX_Byte[34]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[34]));
    defparam r_TX_Byte_i0_i34.REGSET = "RESET";
    defparam r_TX_Byte_i0_i34.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i35 (.D(int_STM32_TX_Byte[35]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[35]));
    defparam r_TX_Byte_i0_i35.REGSET = "RESET";
    defparam r_TX_Byte_i0_i35.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i36 (.D(int_STM32_TX_Byte[36]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[36]));
    defparam r_TX_Byte_i0_i36.REGSET = "RESET";
    defparam r_TX_Byte_i0_i36.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i37 (.D(int_STM32_TX_Byte[37]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[37]));
    defparam r_TX_Byte_i0_i37.REGSET = "RESET";
    defparam r_TX_Byte_i0_i37.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i38 (.D(int_STM32_TX_Byte[38]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[38]));
    defparam r_TX_Byte_i0_i38.REGSET = "RESET";
    defparam r_TX_Byte_i0_i38.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i39 (.D(int_STM32_TX_Byte[39]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[39]));
    defparam r_TX_Byte_i0_i39.REGSET = "RESET";
    defparam r_TX_Byte_i0_i39.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i40 (.D(int_STM32_TX_Byte[40]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[40]));
    defparam r_TX_Byte_i0_i40.REGSET = "RESET";
    defparam r_TX_Byte_i0_i40.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i41 (.D(int_STM32_TX_Byte[41]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[41]));
    defparam r_TX_Byte_i0_i41.REGSET = "RESET";
    defparam r_TX_Byte_i0_i41.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i42 (.D(int_STM32_TX_Byte[42]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[42]));
    defparam r_TX_Byte_i0_i42.REGSET = "RESET";
    defparam r_TX_Byte_i0_i42.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i43 (.D(int_STM32_TX_Byte[43]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[43]));
    defparam r_TX_Byte_i0_i43.REGSET = "RESET";
    defparam r_TX_Byte_i0_i43.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i44 (.D(int_STM32_TX_Byte[44]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[44]));
    defparam r_TX_Byte_i0_i44.REGSET = "RESET";
    defparam r_TX_Byte_i0_i44.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i45 (.D(int_STM32_TX_Byte[45]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[45]));
    defparam r_TX_Byte_i0_i45.REGSET = "RESET";
    defparam r_TX_Byte_i0_i45.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i46 (.D(int_STM32_TX_Byte[46]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[46]));
    defparam r_TX_Byte_i0_i46.REGSET = "RESET";
    defparam r_TX_Byte_i0_i46.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i47 (.D(int_STM32_TX_Byte[47]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[47]));
    defparam r_TX_Byte_i0_i47.REGSET = "RESET";
    defparam r_TX_Byte_i0_i47.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i48 (.D(int_STM32_TX_Byte[48]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[48]));
    defparam r_TX_Byte_i0_i48.REGSET = "RESET";
    defparam r_TX_Byte_i0_i48.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i49 (.D(int_STM32_TX_Byte[49]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[49]));
    defparam r_TX_Byte_i0_i49.REGSET = "RESET";
    defparam r_TX_Byte_i0_i49.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i50 (.D(int_STM32_TX_Byte[50]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[50]));
    defparam r_TX_Byte_i0_i50.REGSET = "RESET";
    defparam r_TX_Byte_i0_i50.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i51 (.D(int_STM32_TX_Byte[51]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[51]));
    defparam r_TX_Byte_i0_i51.REGSET = "RESET";
    defparam r_TX_Byte_i0_i51.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i52 (.D(int_STM32_TX_Byte[52]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[52]));
    defparam r_TX_Byte_i0_i52.REGSET = "RESET";
    defparam r_TX_Byte_i0_i52.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i53 (.D(int_STM32_TX_Byte[53]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[53]));
    defparam r_TX_Byte_i0_i53.REGSET = "RESET";
    defparam r_TX_Byte_i0_i53.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i54 (.D(int_STM32_TX_Byte[54]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[54]));
    defparam r_TX_Byte_i0_i54.REGSET = "RESET";
    defparam r_TX_Byte_i0_i54.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i55 (.D(int_STM32_TX_Byte[55]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[55]));
    defparam r_TX_Byte_i0_i55.REGSET = "RESET";
    defparam r_TX_Byte_i0_i55.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i56 (.D(int_STM32_TX_Byte[56]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[56]));
    defparam r_TX_Byte_i0_i56.REGSET = "RESET";
    defparam r_TX_Byte_i0_i56.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i57 (.D(int_STM32_TX_Byte[57]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[57]));
    defparam r_TX_Byte_i0_i57.REGSET = "RESET";
    defparam r_TX_Byte_i0_i57.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i58 (.D(int_STM32_TX_Byte[58]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[58]));
    defparam r_TX_Byte_i0_i58.REGSET = "RESET";
    defparam r_TX_Byte_i0_i58.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i59 (.D(int_STM32_TX_Byte[59]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[59]));
    defparam r_TX_Byte_i0_i59.REGSET = "RESET";
    defparam r_TX_Byte_i0_i59.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i60 (.D(int_STM32_TX_Byte[60]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[60]));
    defparam r_TX_Byte_i0_i60.REGSET = "RESET";
    defparam r_TX_Byte_i0_i60.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i61 (.D(int_STM32_TX_Byte[61]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[61]));
    defparam r_TX_Byte_i0_i61.REGSET = "RESET";
    defparam r_TX_Byte_i0_i61.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i62 (.D(int_STM32_TX_Byte[62]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[62]));
    defparam r_TX_Byte_i0_i62.REGSET = "RESET";
    defparam r_TX_Byte_i0_i62.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i63 (.D(int_STM32_TX_Byte[63]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[63]));
    defparam r_TX_Byte_i0_i63.REGSET = "RESET";
    defparam r_TX_Byte_i0_i63.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i64 (.D(int_STM32_TX_Byte[64]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[64]));
    defparam r_TX_Byte_i0_i64.REGSET = "RESET";
    defparam r_TX_Byte_i0_i64.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i65 (.D(int_STM32_TX_Byte[65]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[65]));
    defparam r_TX_Byte_i0_i65.REGSET = "RESET";
    defparam r_TX_Byte_i0_i65.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i66 (.D(int_STM32_TX_Byte[66]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[66]));
    defparam r_TX_Byte_i0_i66.REGSET = "RESET";
    defparam r_TX_Byte_i0_i66.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i67 (.D(int_STM32_TX_Byte[67]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[67]));
    defparam r_TX_Byte_i0_i67.REGSET = "RESET";
    defparam r_TX_Byte_i0_i67.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i68 (.D(int_STM32_TX_Byte[68]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[68]));
    defparam r_TX_Byte_i0_i68.REGSET = "RESET";
    defparam r_TX_Byte_i0_i68.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i69 (.D(int_STM32_TX_Byte[69]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[69]));
    defparam r_TX_Byte_i0_i69.REGSET = "RESET";
    defparam r_TX_Byte_i0_i69.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i70 (.D(int_STM32_TX_Byte[70]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[70]));
    defparam r_TX_Byte_i0_i70.REGSET = "RESET";
    defparam r_TX_Byte_i0_i70.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i71 (.D(int_STM32_TX_Byte[71]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[71]));
    defparam r_TX_Byte_i0_i71.REGSET = "RESET";
    defparam r_TX_Byte_i0_i71.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i72 (.D(int_STM32_TX_Byte[72]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[72]));
    defparam r_TX_Byte_i0_i72.REGSET = "RESET";
    defparam r_TX_Byte_i0_i72.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i73 (.D(int_STM32_TX_Byte[73]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[73]));
    defparam r_TX_Byte_i0_i73.REGSET = "RESET";
    defparam r_TX_Byte_i0_i73.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i74 (.D(int_STM32_TX_Byte[74]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[74]));
    defparam r_TX_Byte_i0_i74.REGSET = "RESET";
    defparam r_TX_Byte_i0_i74.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i75 (.D(int_STM32_TX_Byte[75]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[75]));
    defparam r_TX_Byte_i0_i75.REGSET = "RESET";
    defparam r_TX_Byte_i0_i75.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i76 (.D(int_STM32_TX_Byte[76]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[76]));
    defparam r_TX_Byte_i0_i76.REGSET = "RESET";
    defparam r_TX_Byte_i0_i76.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i77 (.D(int_STM32_TX_Byte[77]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[77]));
    defparam r_TX_Byte_i0_i77.REGSET = "RESET";
    defparam r_TX_Byte_i0_i77.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i78 (.D(int_STM32_TX_Byte[78]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[78]));
    defparam r_TX_Byte_i0_i78.REGSET = "RESET";
    defparam r_TX_Byte_i0_i78.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i79 (.D(int_STM32_TX_Byte[79]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[79]));
    defparam r_TX_Byte_i0_i79.REGSET = "RESET";
    defparam r_TX_Byte_i0_i79.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i80 (.D(int_STM32_TX_Byte[80]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[80]));
    defparam r_TX_Byte_i0_i80.REGSET = "RESET";
    defparam r_TX_Byte_i0_i80.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i81 (.D(int_STM32_TX_Byte[81]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[81]));
    defparam r_TX_Byte_i0_i81.REGSET = "RESET";
    defparam r_TX_Byte_i0_i81.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i82 (.D(int_STM32_TX_Byte[82]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[82]));
    defparam r_TX_Byte_i0_i82.REGSET = "RESET";
    defparam r_TX_Byte_i0_i82.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i83 (.D(int_STM32_TX_Byte[83]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[83]));
    defparam r_TX_Byte_i0_i83.REGSET = "RESET";
    defparam r_TX_Byte_i0_i83.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i84 (.D(int_STM32_TX_Byte[84]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[84]));
    defparam r_TX_Byte_i0_i84.REGSET = "RESET";
    defparam r_TX_Byte_i0_i84.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i85 (.D(int_STM32_TX_Byte[85]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[85]));
    defparam r_TX_Byte_i0_i85.REGSET = "RESET";
    defparam r_TX_Byte_i0_i85.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i86 (.D(int_STM32_TX_Byte[86]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[86]));
    defparam r_TX_Byte_i0_i86.REGSET = "RESET";
    defparam r_TX_Byte_i0_i86.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i87 (.D(int_STM32_TX_Byte[87]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[87]));
    defparam r_TX_Byte_i0_i87.REGSET = "RESET";
    defparam r_TX_Byte_i0_i87.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i88 (.D(int_STM32_TX_Byte[88]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[88]));
    defparam r_TX_Byte_i0_i88.REGSET = "RESET";
    defparam r_TX_Byte_i0_i88.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i89 (.D(int_STM32_TX_Byte[89]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[89]));
    defparam r_TX_Byte_i0_i89.REGSET = "RESET";
    defparam r_TX_Byte_i0_i89.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i90 (.D(int_STM32_TX_Byte[90]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[90]));
    defparam r_TX_Byte_i0_i90.REGSET = "RESET";
    defparam r_TX_Byte_i0_i90.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i91 (.D(int_STM32_TX_Byte[91]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[91]));
    defparam r_TX_Byte_i0_i91.REGSET = "RESET";
    defparam r_TX_Byte_i0_i91.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i92 (.D(int_STM32_TX_Byte[92]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[92]));
    defparam r_TX_Byte_i0_i92.REGSET = "RESET";
    defparam r_TX_Byte_i0_i92.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i93 (.D(int_STM32_TX_Byte[93]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[93]));
    defparam r_TX_Byte_i0_i93.REGSET = "RESET";
    defparam r_TX_Byte_i0_i93.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i94 (.D(int_STM32_TX_Byte[94]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[94]));
    defparam r_TX_Byte_i0_i94.REGSET = "RESET";
    defparam r_TX_Byte_i0_i94.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i95 (.D(int_STM32_TX_Byte[95]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[95]));
    defparam r_TX_Byte_i0_i95.REGSET = "RESET";
    defparam r_TX_Byte_i0_i95.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i96 (.D(int_STM32_TX_Byte[96]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[96]));
    defparam r_TX_Byte_i0_i96.REGSET = "RESET";
    defparam r_TX_Byte_i0_i96.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i97 (.D(int_STM32_TX_Byte[97]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[97]));
    defparam r_TX_Byte_i0_i97.REGSET = "RESET";
    defparam r_TX_Byte_i0_i97.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i98 (.D(int_STM32_TX_Byte[98]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[98]));
    defparam r_TX_Byte_i0_i98.REGSET = "RESET";
    defparam r_TX_Byte_i0_i98.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i99 (.D(int_STM32_TX_Byte[99]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[99]));
    defparam r_TX_Byte_i0_i99.REGSET = "RESET";
    defparam r_TX_Byte_i0_i99.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i100 (.D(int_STM32_TX_Byte[100]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[100]));
    defparam r_TX_Byte_i0_i100.REGSET = "RESET";
    defparam r_TX_Byte_i0_i100.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i101 (.D(int_STM32_TX_Byte[101]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[101]));
    defparam r_TX_Byte_i0_i101.REGSET = "RESET";
    defparam r_TX_Byte_i0_i101.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i102 (.D(int_STM32_TX_Byte[102]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[102]));
    defparam r_TX_Byte_i0_i102.REGSET = "RESET";
    defparam r_TX_Byte_i0_i102.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i103 (.D(int_STM32_TX_Byte[103]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[103]));
    defparam r_TX_Byte_i0_i103.REGSET = "RESET";
    defparam r_TX_Byte_i0_i103.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i104 (.D(int_STM32_TX_Byte[104]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[104]));
    defparam r_TX_Byte_i0_i104.REGSET = "RESET";
    defparam r_TX_Byte_i0_i104.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i105 (.D(int_STM32_TX_Byte[105]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[105]));
    defparam r_TX_Byte_i0_i105.REGSET = "RESET";
    defparam r_TX_Byte_i0_i105.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i106 (.D(int_STM32_TX_Byte[106]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[106]));
    defparam r_TX_Byte_i0_i106.REGSET = "RESET";
    defparam r_TX_Byte_i0_i106.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i107 (.D(int_STM32_TX_Byte[107]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[107]));
    defparam r_TX_Byte_i0_i107.REGSET = "RESET";
    defparam r_TX_Byte_i0_i107.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i108 (.D(int_STM32_TX_Byte[108]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[108]));
    defparam r_TX_Byte_i0_i108.REGSET = "RESET";
    defparam r_TX_Byte_i0_i108.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i109 (.D(int_STM32_TX_Byte[109]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[109]));
    defparam r_TX_Byte_i0_i109.REGSET = "RESET";
    defparam r_TX_Byte_i0_i109.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i110 (.D(int_STM32_TX_Byte[110]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[110]));
    defparam r_TX_Byte_i0_i110.REGSET = "RESET";
    defparam r_TX_Byte_i0_i110.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i111 (.D(int_STM32_TX_Byte[111]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[111]));
    defparam r_TX_Byte_i0_i111.REGSET = "RESET";
    defparam r_TX_Byte_i0_i111.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i112 (.D(int_STM32_TX_Byte[112]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[112]));
    defparam r_TX_Byte_i0_i112.REGSET = "RESET";
    defparam r_TX_Byte_i0_i112.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i113 (.D(int_STM32_TX_Byte[113]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[113]));
    defparam r_TX_Byte_i0_i113.REGSET = "RESET";
    defparam r_TX_Byte_i0_i113.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i114 (.D(int_STM32_TX_Byte[114]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[114]));
    defparam r_TX_Byte_i0_i114.REGSET = "RESET";
    defparam r_TX_Byte_i0_i114.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i115 (.D(int_STM32_TX_Byte[115]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[115]));
    defparam r_TX_Byte_i0_i115.REGSET = "RESET";
    defparam r_TX_Byte_i0_i115.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i116 (.D(int_STM32_TX_Byte[116]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[116]));
    defparam r_TX_Byte_i0_i116.REGSET = "RESET";
    defparam r_TX_Byte_i0_i116.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i117 (.D(int_STM32_TX_Byte[117]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[117]));
    defparam r_TX_Byte_i0_i117.REGSET = "RESET";
    defparam r_TX_Byte_i0_i117.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i118 (.D(int_STM32_TX_Byte[118]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[118]));
    defparam r_TX_Byte_i0_i118.REGSET = "RESET";
    defparam r_TX_Byte_i0_i118.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i119 (.D(int_STM32_TX_Byte[119]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[119]));
    defparam r_TX_Byte_i0_i119.REGSET = "RESET";
    defparam r_TX_Byte_i0_i119.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i120 (.D(int_STM32_TX_Byte[120]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[120]));
    defparam r_TX_Byte_i0_i120.REGSET = "RESET";
    defparam r_TX_Byte_i0_i120.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i121 (.D(int_STM32_TX_Byte[121]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[121]));
    defparam r_TX_Byte_i0_i121.REGSET = "RESET";
    defparam r_TX_Byte_i0_i121.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i122 (.D(int_STM32_TX_Byte[122]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[122]));
    defparam r_TX_Byte_i0_i122.REGSET = "RESET";
    defparam r_TX_Byte_i0_i122.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i123 (.D(int_STM32_TX_Byte[123]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[123]));
    defparam r_TX_Byte_i0_i123.REGSET = "RESET";
    defparam r_TX_Byte_i0_i123.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i124 (.D(int_STM32_TX_Byte[124]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[124]));
    defparam r_TX_Byte_i0_i124.REGSET = "RESET";
    defparam r_TX_Byte_i0_i124.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i125 (.D(int_STM32_TX_Byte[125]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[125]));
    defparam r_TX_Byte_i0_i125.REGSET = "RESET";
    defparam r_TX_Byte_i0_i125.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i126 (.D(int_STM32_TX_Byte[126]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[126]));
    defparam r_TX_Byte_i0_i126.REGSET = "RESET";
    defparam r_TX_Byte_i0_i126.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i127 (.D(int_STM32_TX_Byte[127]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[127]));
    defparam r_TX_Byte_i0_i127.REGSET = "RESET";
    defparam r_TX_Byte_i0_i127.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i128 (.D(int_STM32_TX_Byte[128]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[128]));
    defparam r_TX_Byte_i0_i128.REGSET = "RESET";
    defparam r_TX_Byte_i0_i128.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i129 (.D(int_STM32_TX_Byte[129]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[129]));
    defparam r_TX_Byte_i0_i129.REGSET = "RESET";
    defparam r_TX_Byte_i0_i129.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i130 (.D(int_STM32_TX_Byte[130]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[130]));
    defparam r_TX_Byte_i0_i130.REGSET = "RESET";
    defparam r_TX_Byte_i0_i130.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i131 (.D(int_STM32_TX_Byte[131]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[131]));
    defparam r_TX_Byte_i0_i131.REGSET = "RESET";
    defparam r_TX_Byte_i0_i131.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i132 (.D(int_STM32_TX_Byte[132]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[132]));
    defparam r_TX_Byte_i0_i132.REGSET = "RESET";
    defparam r_TX_Byte_i0_i132.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i133 (.D(int_STM32_TX_Byte[133]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[133]));
    defparam r_TX_Byte_i0_i133.REGSET = "RESET";
    defparam r_TX_Byte_i0_i133.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i134 (.D(int_STM32_TX_Byte[134]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[134]));
    defparam r_TX_Byte_i0_i134.REGSET = "RESET";
    defparam r_TX_Byte_i0_i134.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i135 (.D(int_STM32_TX_Byte[135]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[135]));
    defparam r_TX_Byte_i0_i135.REGSET = "RESET";
    defparam r_TX_Byte_i0_i135.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i136 (.D(int_STM32_TX_Byte[136]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[136]));
    defparam r_TX_Byte_i0_i136.REGSET = "RESET";
    defparam r_TX_Byte_i0_i136.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i137 (.D(int_STM32_TX_Byte[137]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[137]));
    defparam r_TX_Byte_i0_i137.REGSET = "RESET";
    defparam r_TX_Byte_i0_i137.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i138 (.D(int_STM32_TX_Byte[138]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[138]));
    defparam r_TX_Byte_i0_i138.REGSET = "RESET";
    defparam r_TX_Byte_i0_i138.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i139 (.D(int_STM32_TX_Byte[139]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[139]));
    defparam r_TX_Byte_i0_i139.REGSET = "RESET";
    defparam r_TX_Byte_i0_i139.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i140 (.D(int_STM32_TX_Byte[140]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[140]));
    defparam r_TX_Byte_i0_i140.REGSET = "RESET";
    defparam r_TX_Byte_i0_i140.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i141 (.D(int_STM32_TX_Byte[141]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[141]));
    defparam r_TX_Byte_i0_i141.REGSET = "RESET";
    defparam r_TX_Byte_i0_i141.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i142 (.D(int_STM32_TX_Byte[142]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[142]));
    defparam r_TX_Byte_i0_i142.REGSET = "RESET";
    defparam r_TX_Byte_i0_i142.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i143 (.D(int_STM32_TX_Byte[143]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[143]));
    defparam r_TX_Byte_i0_i143.REGSET = "RESET";
    defparam r_TX_Byte_i0_i143.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i144 (.D(int_STM32_TX_Byte[144]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[144]));
    defparam r_TX_Byte_i0_i144.REGSET = "RESET";
    defparam r_TX_Byte_i0_i144.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i145 (.D(int_STM32_TX_Byte[145]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[145]));
    defparam r_TX_Byte_i0_i145.REGSET = "RESET";
    defparam r_TX_Byte_i0_i145.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i146 (.D(int_STM32_TX_Byte[146]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[146]));
    defparam r_TX_Byte_i0_i146.REGSET = "RESET";
    defparam r_TX_Byte_i0_i146.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i147 (.D(int_STM32_TX_Byte[147]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[147]));
    defparam r_TX_Byte_i0_i147.REGSET = "RESET";
    defparam r_TX_Byte_i0_i147.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i148 (.D(int_STM32_TX_Byte[148]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[148]));
    defparam r_TX_Byte_i0_i148.REGSET = "RESET";
    defparam r_TX_Byte_i0_i148.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i149 (.D(int_STM32_TX_Byte[149]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[149]));
    defparam r_TX_Byte_i0_i149.REGSET = "RESET";
    defparam r_TX_Byte_i0_i149.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i150 (.D(int_STM32_TX_Byte[150]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[150]));
    defparam r_TX_Byte_i0_i150.REGSET = "RESET";
    defparam r_TX_Byte_i0_i150.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i151 (.D(int_STM32_TX_Byte[151]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[151]));
    defparam r_TX_Byte_i0_i151.REGSET = "RESET";
    defparam r_TX_Byte_i0_i151.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i152 (.D(int_STM32_TX_Byte[152]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[152]));
    defparam r_TX_Byte_i0_i152.REGSET = "RESET";
    defparam r_TX_Byte_i0_i152.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i153 (.D(int_STM32_TX_Byte[153]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[153]));
    defparam r_TX_Byte_i0_i153.REGSET = "RESET";
    defparam r_TX_Byte_i0_i153.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i154 (.D(int_STM32_TX_Byte[154]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[154]));
    defparam r_TX_Byte_i0_i154.REGSET = "RESET";
    defparam r_TX_Byte_i0_i154.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i155 (.D(int_STM32_TX_Byte[155]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[155]));
    defparam r_TX_Byte_i0_i155.REGSET = "RESET";
    defparam r_TX_Byte_i0_i155.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i156 (.D(int_STM32_TX_Byte[156]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[156]));
    defparam r_TX_Byte_i0_i156.REGSET = "RESET";
    defparam r_TX_Byte_i0_i156.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i157 (.D(int_STM32_TX_Byte[157]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[157]));
    defparam r_TX_Byte_i0_i157.REGSET = "RESET";
    defparam r_TX_Byte_i0_i157.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i158 (.D(int_STM32_TX_Byte[158]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[158]));
    defparam r_TX_Byte_i0_i158.REGSET = "RESET";
    defparam r_TX_Byte_i0_i158.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i159 (.D(int_STM32_TX_Byte[159]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[159]));
    defparam r_TX_Byte_i0_i159.REGSET = "RESET";
    defparam r_TX_Byte_i0_i159.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i160 (.D(int_STM32_TX_Byte[160]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[160]));
    defparam r_TX_Byte_i0_i160.REGSET = "RESET";
    defparam r_TX_Byte_i0_i160.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i161 (.D(int_STM32_TX_Byte[161]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[161]));
    defparam r_TX_Byte_i0_i161.REGSET = "RESET";
    defparam r_TX_Byte_i0_i161.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i162 (.D(int_STM32_TX_Byte[162]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[162]));
    defparam r_TX_Byte_i0_i162.REGSET = "RESET";
    defparam r_TX_Byte_i0_i162.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i163 (.D(int_STM32_TX_Byte[163]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[163]));
    defparam r_TX_Byte_i0_i163.REGSET = "RESET";
    defparam r_TX_Byte_i0_i163.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i164 (.D(int_STM32_TX_Byte[164]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[164]));
    defparam r_TX_Byte_i0_i164.REGSET = "RESET";
    defparam r_TX_Byte_i0_i164.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i165 (.D(int_STM32_TX_Byte[165]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[165]));
    defparam r_TX_Byte_i0_i165.REGSET = "RESET";
    defparam r_TX_Byte_i0_i165.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i166 (.D(int_STM32_TX_Byte[166]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[166]));
    defparam r_TX_Byte_i0_i166.REGSET = "RESET";
    defparam r_TX_Byte_i0_i166.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i167 (.D(int_STM32_TX_Byte[167]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[167]));
    defparam r_TX_Byte_i0_i167.REGSET = "RESET";
    defparam r_TX_Byte_i0_i167.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i168 (.D(int_STM32_TX_Byte[168]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[168]));
    defparam r_TX_Byte_i0_i168.REGSET = "RESET";
    defparam r_TX_Byte_i0_i168.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i169 (.D(int_STM32_TX_Byte[169]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[169]));
    defparam r_TX_Byte_i0_i169.REGSET = "RESET";
    defparam r_TX_Byte_i0_i169.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i170 (.D(int_STM32_TX_Byte[170]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[170]));
    defparam r_TX_Byte_i0_i170.REGSET = "RESET";
    defparam r_TX_Byte_i0_i170.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i171 (.D(int_STM32_TX_Byte[171]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[171]));
    defparam r_TX_Byte_i0_i171.REGSET = "RESET";
    defparam r_TX_Byte_i0_i171.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i172 (.D(int_STM32_TX_Byte[172]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[172]));
    defparam r_TX_Byte_i0_i172.REGSET = "RESET";
    defparam r_TX_Byte_i0_i172.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i173 (.D(int_STM32_TX_Byte[173]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[173]));
    defparam r_TX_Byte_i0_i173.REGSET = "RESET";
    defparam r_TX_Byte_i0_i173.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i174 (.D(int_STM32_TX_Byte[174]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[174]));
    defparam r_TX_Byte_i0_i174.REGSET = "RESET";
    defparam r_TX_Byte_i0_i174.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i175 (.D(int_STM32_TX_Byte[175]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[175]));
    defparam r_TX_Byte_i0_i175.REGSET = "RESET";
    defparam r_TX_Byte_i0_i175.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i176 (.D(int_STM32_TX_Byte[176]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[176]));
    defparam r_TX_Byte_i0_i176.REGSET = "RESET";
    defparam r_TX_Byte_i0_i176.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i177 (.D(int_STM32_TX_Byte[177]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[177]));
    defparam r_TX_Byte_i0_i177.REGSET = "RESET";
    defparam r_TX_Byte_i0_i177.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i178 (.D(int_STM32_TX_Byte[178]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[178]));
    defparam r_TX_Byte_i0_i178.REGSET = "RESET";
    defparam r_TX_Byte_i0_i178.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i179 (.D(int_STM32_TX_Byte[179]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[179]));
    defparam r_TX_Byte_i0_i179.REGSET = "RESET";
    defparam r_TX_Byte_i0_i179.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i180 (.D(int_STM32_TX_Byte[180]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[180]));
    defparam r_TX_Byte_i0_i180.REGSET = "RESET";
    defparam r_TX_Byte_i0_i180.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i181 (.D(int_STM32_TX_Byte[181]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[181]));
    defparam r_TX_Byte_i0_i181.REGSET = "RESET";
    defparam r_TX_Byte_i0_i181.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i182 (.D(int_STM32_TX_Byte[182]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[182]));
    defparam r_TX_Byte_i0_i182.REGSET = "RESET";
    defparam r_TX_Byte_i0_i182.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i183 (.D(int_STM32_TX_Byte[183]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[183]));
    defparam r_TX_Byte_i0_i183.REGSET = "RESET";
    defparam r_TX_Byte_i0_i183.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i184 (.D(int_STM32_TX_Byte[184]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[184]));
    defparam r_TX_Byte_i0_i184.REGSET = "RESET";
    defparam r_TX_Byte_i0_i184.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i185 (.D(int_STM32_TX_Byte[185]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[185]));
    defparam r_TX_Byte_i0_i185.REGSET = "RESET";
    defparam r_TX_Byte_i0_i185.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i186 (.D(int_STM32_TX_Byte[186]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[186]));
    defparam r_TX_Byte_i0_i186.REGSET = "RESET";
    defparam r_TX_Byte_i0_i186.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i187 (.D(int_STM32_TX_Byte[187]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[187]));
    defparam r_TX_Byte_i0_i187.REGSET = "RESET";
    defparam r_TX_Byte_i0_i187.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i188 (.D(int_STM32_TX_Byte[188]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[188]));
    defparam r_TX_Byte_i0_i188.REGSET = "RESET";
    defparam r_TX_Byte_i0_i188.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i189 (.D(int_STM32_TX_Byte[189]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[189]));
    defparam r_TX_Byte_i0_i189.REGSET = "RESET";
    defparam r_TX_Byte_i0_i189.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i190 (.D(int_STM32_TX_Byte[190]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[190]));
    defparam r_TX_Byte_i0_i190.REGSET = "RESET";
    defparam r_TX_Byte_i0_i190.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i191 (.D(int_STM32_TX_Byte[191]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[191]));
    defparam r_TX_Byte_i0_i191.REGSET = "RESET";
    defparam r_TX_Byte_i0_i191.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i192 (.D(int_STM32_TX_Byte[192]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[192]));
    defparam r_TX_Byte_i0_i192.REGSET = "RESET";
    defparam r_TX_Byte_i0_i192.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i193 (.D(int_STM32_TX_Byte[193]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[193]));
    defparam r_TX_Byte_i0_i193.REGSET = "RESET";
    defparam r_TX_Byte_i0_i193.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i194 (.D(int_STM32_TX_Byte[194]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[194]));
    defparam r_TX_Byte_i0_i194.REGSET = "RESET";
    defparam r_TX_Byte_i0_i194.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i195 (.D(int_STM32_TX_Byte[195]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[195]));
    defparam r_TX_Byte_i0_i195.REGSET = "RESET";
    defparam r_TX_Byte_i0_i195.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i196 (.D(int_STM32_TX_Byte[196]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[196]));
    defparam r_TX_Byte_i0_i196.REGSET = "RESET";
    defparam r_TX_Byte_i0_i196.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i197 (.D(int_STM32_TX_Byte[197]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[197]));
    defparam r_TX_Byte_i0_i197.REGSET = "RESET";
    defparam r_TX_Byte_i0_i197.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i198 (.D(int_STM32_TX_Byte[198]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[198]));
    defparam r_TX_Byte_i0_i198.REGSET = "RESET";
    defparam r_TX_Byte_i0_i198.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i199 (.D(int_STM32_TX_Byte[199]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[199]));
    defparam r_TX_Byte_i0_i199.REGSET = "RESET";
    defparam r_TX_Byte_i0_i199.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i200 (.D(int_STM32_TX_Byte[200]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[200]));
    defparam r_TX_Byte_i0_i200.REGSET = "RESET";
    defparam r_TX_Byte_i0_i200.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i201 (.D(int_STM32_TX_Byte[201]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[201]));
    defparam r_TX_Byte_i0_i201.REGSET = "RESET";
    defparam r_TX_Byte_i0_i201.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i202 (.D(int_STM32_TX_Byte[202]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[202]));
    defparam r_TX_Byte_i0_i202.REGSET = "RESET";
    defparam r_TX_Byte_i0_i202.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i203 (.D(int_STM32_TX_Byte[203]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[203]));
    defparam r_TX_Byte_i0_i203.REGSET = "RESET";
    defparam r_TX_Byte_i0_i203.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i204 (.D(int_STM32_TX_Byte[204]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[204]));
    defparam r_TX_Byte_i0_i204.REGSET = "RESET";
    defparam r_TX_Byte_i0_i204.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i205 (.D(int_STM32_TX_Byte[205]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[205]));
    defparam r_TX_Byte_i0_i205.REGSET = "RESET";
    defparam r_TX_Byte_i0_i205.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i206 (.D(int_STM32_TX_Byte[206]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[206]));
    defparam r_TX_Byte_i0_i206.REGSET = "RESET";
    defparam r_TX_Byte_i0_i206.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i207 (.D(int_STM32_TX_Byte[207]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[207]));
    defparam r_TX_Byte_i0_i207.REGSET = "RESET";
    defparam r_TX_Byte_i0_i207.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i208 (.D(int_STM32_TX_Byte[208]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[208]));
    defparam r_TX_Byte_i0_i208.REGSET = "RESET";
    defparam r_TX_Byte_i0_i208.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i209 (.D(int_STM32_TX_Byte[209]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[209]));
    defparam r_TX_Byte_i0_i209.REGSET = "RESET";
    defparam r_TX_Byte_i0_i209.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i210 (.D(int_STM32_TX_Byte[210]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[210]));
    defparam r_TX_Byte_i0_i210.REGSET = "RESET";
    defparam r_TX_Byte_i0_i210.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i211 (.D(int_STM32_TX_Byte[211]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[211]));
    defparam r_TX_Byte_i0_i211.REGSET = "RESET";
    defparam r_TX_Byte_i0_i211.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i212 (.D(int_STM32_TX_Byte[212]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[212]));
    defparam r_TX_Byte_i0_i212.REGSET = "RESET";
    defparam r_TX_Byte_i0_i212.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i213 (.D(int_STM32_TX_Byte[213]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[213]));
    defparam r_TX_Byte_i0_i213.REGSET = "RESET";
    defparam r_TX_Byte_i0_i213.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i214 (.D(int_STM32_TX_Byte[214]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[214]));
    defparam r_TX_Byte_i0_i214.REGSET = "RESET";
    defparam r_TX_Byte_i0_i214.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i215 (.D(int_STM32_TX_Byte[215]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[215]));
    defparam r_TX_Byte_i0_i215.REGSET = "RESET";
    defparam r_TX_Byte_i0_i215.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i216 (.D(int_STM32_TX_Byte[216]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[216]));
    defparam r_TX_Byte_i0_i216.REGSET = "RESET";
    defparam r_TX_Byte_i0_i216.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i217 (.D(int_STM32_TX_Byte[217]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[217]));
    defparam r_TX_Byte_i0_i217.REGSET = "RESET";
    defparam r_TX_Byte_i0_i217.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i218 (.D(int_STM32_TX_Byte[218]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[218]));
    defparam r_TX_Byte_i0_i218.REGSET = "RESET";
    defparam r_TX_Byte_i0_i218.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i219 (.D(int_STM32_TX_Byte[219]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[219]));
    defparam r_TX_Byte_i0_i219.REGSET = "RESET";
    defparam r_TX_Byte_i0_i219.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i220 (.D(int_STM32_TX_Byte[220]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[220]));
    defparam r_TX_Byte_i0_i220.REGSET = "RESET";
    defparam r_TX_Byte_i0_i220.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i221 (.D(int_STM32_TX_Byte[221]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[221]));
    defparam r_TX_Byte_i0_i221.REGSET = "RESET";
    defparam r_TX_Byte_i0_i221.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i222 (.D(int_STM32_TX_Byte[222]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[222]));
    defparam r_TX_Byte_i0_i222.REGSET = "RESET";
    defparam r_TX_Byte_i0_i222.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i223 (.D(int_STM32_TX_Byte[223]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[223]));
    defparam r_TX_Byte_i0_i223.REGSET = "RESET";
    defparam r_TX_Byte_i0_i223.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i224 (.D(int_STM32_TX_Byte[224]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[224]));
    defparam r_TX_Byte_i0_i224.REGSET = "RESET";
    defparam r_TX_Byte_i0_i224.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i225 (.D(int_STM32_TX_Byte[225]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[225]));
    defparam r_TX_Byte_i0_i225.REGSET = "RESET";
    defparam r_TX_Byte_i0_i225.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i226 (.D(int_STM32_TX_Byte[226]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[226]));
    defparam r_TX_Byte_i0_i226.REGSET = "RESET";
    defparam r_TX_Byte_i0_i226.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i227 (.D(int_STM32_TX_Byte[227]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[227]));
    defparam r_TX_Byte_i0_i227.REGSET = "RESET";
    defparam r_TX_Byte_i0_i227.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i228 (.D(int_STM32_TX_Byte[228]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[228]));
    defparam r_TX_Byte_i0_i228.REGSET = "RESET";
    defparam r_TX_Byte_i0_i228.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i229 (.D(int_STM32_TX_Byte[229]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[229]));
    defparam r_TX_Byte_i0_i229.REGSET = "RESET";
    defparam r_TX_Byte_i0_i229.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i230 (.D(int_STM32_TX_Byte[230]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[230]));
    defparam r_TX_Byte_i0_i230.REGSET = "RESET";
    defparam r_TX_Byte_i0_i230.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i231 (.D(int_STM32_TX_Byte[231]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[231]));
    defparam r_TX_Byte_i0_i231.REGSET = "RESET";
    defparam r_TX_Byte_i0_i231.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i232 (.D(int_STM32_TX_Byte[232]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[232]));
    defparam r_TX_Byte_i0_i232.REGSET = "RESET";
    defparam r_TX_Byte_i0_i232.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i233 (.D(int_STM32_TX_Byte[233]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[233]));
    defparam r_TX_Byte_i0_i233.REGSET = "RESET";
    defparam r_TX_Byte_i0_i233.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i234 (.D(int_STM32_TX_Byte[234]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[234]));
    defparam r_TX_Byte_i0_i234.REGSET = "RESET";
    defparam r_TX_Byte_i0_i234.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i235 (.D(int_STM32_TX_Byte[235]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[235]));
    defparam r_TX_Byte_i0_i235.REGSET = "RESET";
    defparam r_TX_Byte_i0_i235.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i236 (.D(int_STM32_TX_Byte[236]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[236]));
    defparam r_TX_Byte_i0_i236.REGSET = "RESET";
    defparam r_TX_Byte_i0_i236.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i237 (.D(int_STM32_TX_Byte[237]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[237]));
    defparam r_TX_Byte_i0_i237.REGSET = "RESET";
    defparam r_TX_Byte_i0_i237.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i238 (.D(int_STM32_TX_Byte[238]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[238]));
    defparam r_TX_Byte_i0_i238.REGSET = "RESET";
    defparam r_TX_Byte_i0_i238.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i239 (.D(int_STM32_TX_Byte[239]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[239]));
    defparam r_TX_Byte_i0_i239.REGSET = "RESET";
    defparam r_TX_Byte_i0_i239.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i240 (.D(int_STM32_TX_Byte[240]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[240]));
    defparam r_TX_Byte_i0_i240.REGSET = "RESET";
    defparam r_TX_Byte_i0_i240.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i241 (.D(int_STM32_TX_Byte[241]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[241]));
    defparam r_TX_Byte_i0_i241.REGSET = "RESET";
    defparam r_TX_Byte_i0_i241.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i242 (.D(int_STM32_TX_Byte[242]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[242]));
    defparam r_TX_Byte_i0_i242.REGSET = "RESET";
    defparam r_TX_Byte_i0_i242.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i243 (.D(int_STM32_TX_Byte[243]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[243]));
    defparam r_TX_Byte_i0_i243.REGSET = "RESET";
    defparam r_TX_Byte_i0_i243.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i244 (.D(int_STM32_TX_Byte[244]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[244]));
    defparam r_TX_Byte_i0_i244.REGSET = "RESET";
    defparam r_TX_Byte_i0_i244.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i245 (.D(int_STM32_TX_Byte[245]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[245]));
    defparam r_TX_Byte_i0_i245.REGSET = "RESET";
    defparam r_TX_Byte_i0_i245.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i246 (.D(int_STM32_TX_Byte[246]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[246]));
    defparam r_TX_Byte_i0_i246.REGSET = "RESET";
    defparam r_TX_Byte_i0_i246.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i247 (.D(int_STM32_TX_Byte[247]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[247]));
    defparam r_TX_Byte_i0_i247.REGSET = "RESET";
    defparam r_TX_Byte_i0_i247.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i248 (.D(int_STM32_TX_Byte[248]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[248]));
    defparam r_TX_Byte_i0_i248.REGSET = "RESET";
    defparam r_TX_Byte_i0_i248.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i249 (.D(int_STM32_TX_Byte[249]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[249]));
    defparam r_TX_Byte_i0_i249.REGSET = "RESET";
    defparam r_TX_Byte_i0_i249.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i250 (.D(int_STM32_TX_Byte[250]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[250]));
    defparam r_TX_Byte_i0_i250.REGSET = "RESET";
    defparam r_TX_Byte_i0_i250.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i251 (.D(int_STM32_TX_Byte[251]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[251]));
    defparam r_TX_Byte_i0_i251.REGSET = "RESET";
    defparam r_TX_Byte_i0_i251.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i252 (.D(int_STM32_TX_Byte[252]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[252]));
    defparam r_TX_Byte_i0_i252.REGSET = "RESET";
    defparam r_TX_Byte_i0_i252.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i253 (.D(int_STM32_TX_Byte[253]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[253]));
    defparam r_TX_Byte_i0_i253.REGSET = "RESET";
    defparam r_TX_Byte_i0_i253.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i254 (.D(int_STM32_TX_Byte[254]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[254]));
    defparam r_TX_Byte_i0_i254.REGSET = "RESET";
    defparam r_TX_Byte_i0_i254.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i255 (.D(int_STM32_TX_Byte[255]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[255]));
    defparam r_TX_Byte_i0_i255.REGSET = "RESET";
    defparam r_TX_Byte_i0_i255.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i256 (.D(int_STM32_TX_Byte[256]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[256]));
    defparam r_TX_Byte_i0_i256.REGSET = "RESET";
    defparam r_TX_Byte_i0_i256.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i257 (.D(int_STM32_TX_Byte[257]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[257]));
    defparam r_TX_Byte_i0_i257.REGSET = "RESET";
    defparam r_TX_Byte_i0_i257.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i258 (.D(int_STM32_TX_Byte[258]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[258]));
    defparam r_TX_Byte_i0_i258.REGSET = "RESET";
    defparam r_TX_Byte_i0_i258.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i259 (.D(int_STM32_TX_Byte[259]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[259]));
    defparam r_TX_Byte_i0_i259.REGSET = "RESET";
    defparam r_TX_Byte_i0_i259.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i260 (.D(int_STM32_TX_Byte[260]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[260]));
    defparam r_TX_Byte_i0_i260.REGSET = "RESET";
    defparam r_TX_Byte_i0_i260.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i261 (.D(int_STM32_TX_Byte[261]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[261]));
    defparam r_TX_Byte_i0_i261.REGSET = "RESET";
    defparam r_TX_Byte_i0_i261.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i262 (.D(int_STM32_TX_Byte[262]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[262]));
    defparam r_TX_Byte_i0_i262.REGSET = "RESET";
    defparam r_TX_Byte_i0_i262.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i263 (.D(int_STM32_TX_Byte[263]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[263]));
    defparam r_TX_Byte_i0_i263.REGSET = "RESET";
    defparam r_TX_Byte_i0_i263.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i264 (.D(int_STM32_TX_Byte[264]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[264]));
    defparam r_TX_Byte_i0_i264.REGSET = "RESET";
    defparam r_TX_Byte_i0_i264.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i265 (.D(int_STM32_TX_Byte[265]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[265]));
    defparam r_TX_Byte_i0_i265.REGSET = "RESET";
    defparam r_TX_Byte_i0_i265.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i266 (.D(int_STM32_TX_Byte[266]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[266]));
    defparam r_TX_Byte_i0_i266.REGSET = "RESET";
    defparam r_TX_Byte_i0_i266.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i267 (.D(int_STM32_TX_Byte[267]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[267]));
    defparam r_TX_Byte_i0_i267.REGSET = "RESET";
    defparam r_TX_Byte_i0_i267.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i268 (.D(int_STM32_TX_Byte[268]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[268]));
    defparam r_TX_Byte_i0_i268.REGSET = "RESET";
    defparam r_TX_Byte_i0_i268.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i269 (.D(int_STM32_TX_Byte[269]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[269]));
    defparam r_TX_Byte_i0_i269.REGSET = "RESET";
    defparam r_TX_Byte_i0_i269.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i270 (.D(int_STM32_TX_Byte[270]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[270]));
    defparam r_TX_Byte_i0_i270.REGSET = "RESET";
    defparam r_TX_Byte_i0_i270.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i271 (.D(int_STM32_TX_Byte[271]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[271]));
    defparam r_TX_Byte_i0_i271.REGSET = "RESET";
    defparam r_TX_Byte_i0_i271.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i272 (.D(int_STM32_TX_Byte[272]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[272]));
    defparam r_TX_Byte_i0_i272.REGSET = "RESET";
    defparam r_TX_Byte_i0_i272.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i273 (.D(int_STM32_TX_Byte[273]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[273]));
    defparam r_TX_Byte_i0_i273.REGSET = "RESET";
    defparam r_TX_Byte_i0_i273.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i274 (.D(int_STM32_TX_Byte[274]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[274]));
    defparam r_TX_Byte_i0_i274.REGSET = "RESET";
    defparam r_TX_Byte_i0_i274.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i275 (.D(int_STM32_TX_Byte[275]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[275]));
    defparam r_TX_Byte_i0_i275.REGSET = "RESET";
    defparam r_TX_Byte_i0_i275.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i276 (.D(int_STM32_TX_Byte[276]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[276]));
    defparam r_TX_Byte_i0_i276.REGSET = "RESET";
    defparam r_TX_Byte_i0_i276.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i277 (.D(int_STM32_TX_Byte[277]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[277]));
    defparam r_TX_Byte_i0_i277.REGSET = "RESET";
    defparam r_TX_Byte_i0_i277.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i278 (.D(int_STM32_TX_Byte[278]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[278]));
    defparam r_TX_Byte_i0_i278.REGSET = "RESET";
    defparam r_TX_Byte_i0_i278.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i279 (.D(int_STM32_TX_Byte[279]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[279]));
    defparam r_TX_Byte_i0_i279.REGSET = "RESET";
    defparam r_TX_Byte_i0_i279.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i280 (.D(int_STM32_TX_Byte[280]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[280]));
    defparam r_TX_Byte_i0_i280.REGSET = "RESET";
    defparam r_TX_Byte_i0_i280.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i281 (.D(int_STM32_TX_Byte[281]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[281]));
    defparam r_TX_Byte_i0_i281.REGSET = "RESET";
    defparam r_TX_Byte_i0_i281.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i282 (.D(int_STM32_TX_Byte[282]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[282]));
    defparam r_TX_Byte_i0_i282.REGSET = "RESET";
    defparam r_TX_Byte_i0_i282.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i283 (.D(int_STM32_TX_Byte[283]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[283]));
    defparam r_TX_Byte_i0_i283.REGSET = "RESET";
    defparam r_TX_Byte_i0_i283.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i284 (.D(int_STM32_TX_Byte[284]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[284]));
    defparam r_TX_Byte_i0_i284.REGSET = "RESET";
    defparam r_TX_Byte_i0_i284.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i285 (.D(int_STM32_TX_Byte[285]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[285]));
    defparam r_TX_Byte_i0_i285.REGSET = "RESET";
    defparam r_TX_Byte_i0_i285.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i286 (.D(int_STM32_TX_Byte[286]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[286]));
    defparam r_TX_Byte_i0_i286.REGSET = "RESET";
    defparam r_TX_Byte_i0_i286.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i287 (.D(int_STM32_TX_Byte[287]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[287]));
    defparam r_TX_Byte_i0_i287.REGSET = "RESET";
    defparam r_TX_Byte_i0_i287.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i288 (.D(int_STM32_TX_Byte[288]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[288]));
    defparam r_TX_Byte_i0_i288.REGSET = "RESET";
    defparam r_TX_Byte_i0_i288.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i289 (.D(int_STM32_TX_Byte[289]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[289]));
    defparam r_TX_Byte_i0_i289.REGSET = "RESET";
    defparam r_TX_Byte_i0_i289.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i290 (.D(int_STM32_TX_Byte[290]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[290]));
    defparam r_TX_Byte_i0_i290.REGSET = "RESET";
    defparam r_TX_Byte_i0_i290.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i291 (.D(int_STM32_TX_Byte[291]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[291]));
    defparam r_TX_Byte_i0_i291.REGSET = "RESET";
    defparam r_TX_Byte_i0_i291.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i292 (.D(int_STM32_TX_Byte[292]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[292]));
    defparam r_TX_Byte_i0_i292.REGSET = "RESET";
    defparam r_TX_Byte_i0_i292.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i293 (.D(int_STM32_TX_Byte[293]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[293]));
    defparam r_TX_Byte_i0_i293.REGSET = "RESET";
    defparam r_TX_Byte_i0_i293.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i294 (.D(int_STM32_TX_Byte[294]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[294]));
    defparam r_TX_Byte_i0_i294.REGSET = "RESET";
    defparam r_TX_Byte_i0_i294.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i295 (.D(int_STM32_TX_Byte[295]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[295]));
    defparam r_TX_Byte_i0_i295.REGSET = "RESET";
    defparam r_TX_Byte_i0_i295.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i296 (.D(int_STM32_TX_Byte[296]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[296]));
    defparam r_TX_Byte_i0_i296.REGSET = "RESET";
    defparam r_TX_Byte_i0_i296.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i297 (.D(int_STM32_TX_Byte[297]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[297]));
    defparam r_TX_Byte_i0_i297.REGSET = "RESET";
    defparam r_TX_Byte_i0_i297.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i298 (.D(int_STM32_TX_Byte[298]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[298]));
    defparam r_TX_Byte_i0_i298.REGSET = "RESET";
    defparam r_TX_Byte_i0_i298.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i299 (.D(int_STM32_TX_Byte[299]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[299]));
    defparam r_TX_Byte_i0_i299.REGSET = "RESET";
    defparam r_TX_Byte_i0_i299.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i300 (.D(int_STM32_TX_Byte[300]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[300]));
    defparam r_TX_Byte_i0_i300.REGSET = "RESET";
    defparam r_TX_Byte_i0_i300.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i301 (.D(int_STM32_TX_Byte[301]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[301]));
    defparam r_TX_Byte_i0_i301.REGSET = "RESET";
    defparam r_TX_Byte_i0_i301.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i302 (.D(int_STM32_TX_Byte[302]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[302]));
    defparam r_TX_Byte_i0_i302.REGSET = "RESET";
    defparam r_TX_Byte_i0_i302.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i303 (.D(int_STM32_TX_Byte[303]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[303]));
    defparam r_TX_Byte_i0_i303.REGSET = "RESET";
    defparam r_TX_Byte_i0_i303.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i304 (.D(int_STM32_TX_Byte[304]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[304]));
    defparam r_TX_Byte_i0_i304.REGSET = "RESET";
    defparam r_TX_Byte_i0_i304.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i305 (.D(int_STM32_TX_Byte[305]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[305]));
    defparam r_TX_Byte_i0_i305.REGSET = "RESET";
    defparam r_TX_Byte_i0_i305.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i306 (.D(int_STM32_TX_Byte[306]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[306]));
    defparam r_TX_Byte_i0_i306.REGSET = "RESET";
    defparam r_TX_Byte_i0_i306.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i307 (.D(int_STM32_TX_Byte[307]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[307]));
    defparam r_TX_Byte_i0_i307.REGSET = "RESET";
    defparam r_TX_Byte_i0_i307.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i308 (.D(int_STM32_TX_Byte[308]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[308]));
    defparam r_TX_Byte_i0_i308.REGSET = "RESET";
    defparam r_TX_Byte_i0_i308.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i309 (.D(int_STM32_TX_Byte[309]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[309]));
    defparam r_TX_Byte_i0_i309.REGSET = "RESET";
    defparam r_TX_Byte_i0_i309.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i310 (.D(int_STM32_TX_Byte[310]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[310]));
    defparam r_TX_Byte_i0_i310.REGSET = "RESET";
    defparam r_TX_Byte_i0_i310.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i311 (.D(int_STM32_TX_Byte[311]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[311]));
    defparam r_TX_Byte_i0_i311.REGSET = "RESET";
    defparam r_TX_Byte_i0_i311.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i312 (.D(int_STM32_TX_Byte[312]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[312]));
    defparam r_TX_Byte_i0_i312.REGSET = "RESET";
    defparam r_TX_Byte_i0_i312.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i313 (.D(int_STM32_TX_Byte[313]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[313]));
    defparam r_TX_Byte_i0_i313.REGSET = "RESET";
    defparam r_TX_Byte_i0_i313.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i314 (.D(int_STM32_TX_Byte[314]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[314]));
    defparam r_TX_Byte_i0_i314.REGSET = "RESET";
    defparam r_TX_Byte_i0_i314.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i315 (.D(int_STM32_TX_Byte[315]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[315]));
    defparam r_TX_Byte_i0_i315.REGSET = "RESET";
    defparam r_TX_Byte_i0_i315.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i316 (.D(int_STM32_TX_Byte[316]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[316]));
    defparam r_TX_Byte_i0_i316.REGSET = "RESET";
    defparam r_TX_Byte_i0_i316.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i317 (.D(int_STM32_TX_Byte[317]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[317]));
    defparam r_TX_Byte_i0_i317.REGSET = "RESET";
    defparam r_TX_Byte_i0_i317.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i318 (.D(int_STM32_TX_Byte[318]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[318]));
    defparam r_TX_Byte_i0_i318.REGSET = "RESET";
    defparam r_TX_Byte_i0_i318.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i319 (.D(int_STM32_TX_Byte[319]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[319]));
    defparam r_TX_Byte_i0_i319.REGSET = "RESET";
    defparam r_TX_Byte_i0_i319.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i320 (.D(int_STM32_TX_Byte[320]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[320]));
    defparam r_TX_Byte_i0_i320.REGSET = "RESET";
    defparam r_TX_Byte_i0_i320.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i321 (.D(int_STM32_TX_Byte[321]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[321]));
    defparam r_TX_Byte_i0_i321.REGSET = "RESET";
    defparam r_TX_Byte_i0_i321.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i322 (.D(int_STM32_TX_Byte[322]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[322]));
    defparam r_TX_Byte_i0_i322.REGSET = "RESET";
    defparam r_TX_Byte_i0_i322.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i323 (.D(int_STM32_TX_Byte[323]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[323]));
    defparam r_TX_Byte_i0_i323.REGSET = "RESET";
    defparam r_TX_Byte_i0_i323.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i324 (.D(int_STM32_TX_Byte[324]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[324]));
    defparam r_TX_Byte_i0_i324.REGSET = "RESET";
    defparam r_TX_Byte_i0_i324.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i325 (.D(int_STM32_TX_Byte[325]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[325]));
    defparam r_TX_Byte_i0_i325.REGSET = "RESET";
    defparam r_TX_Byte_i0_i325.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i326 (.D(int_STM32_TX_Byte[326]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[326]));
    defparam r_TX_Byte_i0_i326.REGSET = "RESET";
    defparam r_TX_Byte_i0_i326.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i327 (.D(int_STM32_TX_Byte[327]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[327]));
    defparam r_TX_Byte_i0_i327.REGSET = "RESET";
    defparam r_TX_Byte_i0_i327.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i328 (.D(int_STM32_TX_Byte[328]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[328]));
    defparam r_TX_Byte_i0_i328.REGSET = "RESET";
    defparam r_TX_Byte_i0_i328.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i329 (.D(int_STM32_TX_Byte[329]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_Byte[329]));
    defparam r_TX_Byte_i0_i329.REGSET = "RESET";
    defparam r_TX_Byte_i0_i329.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i330 (.D(int_STM32_TX_Byte[330]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[330]));
    defparam r_TX_Byte_i0_i330.REGSET = "RESET";
    defparam r_TX_Byte_i0_i330.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i331 (.D(int_STM32_TX_Byte[331]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[331]));
    defparam r_TX_Byte_i0_i331.REGSET = "RESET";
    defparam r_TX_Byte_i0_i331.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i332 (.D(int_STM32_TX_Byte[332]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[332]));
    defparam r_TX_Byte_i0_i332.REGSET = "RESET";
    defparam r_TX_Byte_i0_i332.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i333 (.D(int_STM32_TX_Byte[333]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[333]));
    defparam r_TX_Byte_i0_i333.REGSET = "RESET";
    defparam r_TX_Byte_i0_i333.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i334 (.D(int_STM32_TX_Byte[334]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[334]));
    defparam r_TX_Byte_i0_i334.REGSET = "RESET";
    defparam r_TX_Byte_i0_i334.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i335 (.D(int_STM32_TX_Byte[335]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[335]));
    defparam r_TX_Byte_i0_i335.REGSET = "RESET";
    defparam r_TX_Byte_i0_i335.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i336 (.D(int_STM32_TX_Byte[336]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[336]));
    defparam r_TX_Byte_i0_i336.REGSET = "RESET";
    defparam r_TX_Byte_i0_i336.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i337 (.D(int_STM32_TX_Byte[337]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[337]));
    defparam r_TX_Byte_i0_i337.REGSET = "RESET";
    defparam r_TX_Byte_i0_i337.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i338 (.D(int_STM32_TX_Byte[338]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[338]));
    defparam r_TX_Byte_i0_i338.REGSET = "RESET";
    defparam r_TX_Byte_i0_i338.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i339 (.D(int_STM32_TX_Byte[339]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[339]));
    defparam r_TX_Byte_i0_i339.REGSET = "RESET";
    defparam r_TX_Byte_i0_i339.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i340 (.D(int_STM32_TX_Byte[340]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[340]));
    defparam r_TX_Byte_i0_i340.REGSET = "RESET";
    defparam r_TX_Byte_i0_i340.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i341 (.D(int_STM32_TX_Byte[341]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[341]));
    defparam r_TX_Byte_i0_i341.REGSET = "RESET";
    defparam r_TX_Byte_i0_i341.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i342 (.D(int_STM32_TX_Byte[342]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[342]));
    defparam r_TX_Byte_i0_i342.REGSET = "RESET";
    defparam r_TX_Byte_i0_i342.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i343 (.D(int_STM32_TX_Byte[343]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[343]));
    defparam r_TX_Byte_i0_i343.REGSET = "RESET";
    defparam r_TX_Byte_i0_i343.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i344 (.D(int_STM32_TX_Byte[344]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[344]));
    defparam r_TX_Byte_i0_i344.REGSET = "RESET";
    defparam r_TX_Byte_i0_i344.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i345 (.D(int_STM32_TX_Byte[345]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[345]));
    defparam r_TX_Byte_i0_i345.REGSET = "RESET";
    defparam r_TX_Byte_i0_i345.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i346 (.D(int_STM32_TX_Byte[346]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[346]));
    defparam r_TX_Byte_i0_i346.REGSET = "RESET";
    defparam r_TX_Byte_i0_i346.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i347 (.D(int_STM32_TX_Byte[347]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[347]));
    defparam r_TX_Byte_i0_i347.REGSET = "RESET";
    defparam r_TX_Byte_i0_i347.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i348 (.D(int_STM32_TX_Byte[348]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[348]));
    defparam r_TX_Byte_i0_i348.REGSET = "RESET";
    defparam r_TX_Byte_i0_i348.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i349 (.D(int_STM32_TX_Byte[349]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[349]));
    defparam r_TX_Byte_i0_i349.REGSET = "RESET";
    defparam r_TX_Byte_i0_i349.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i350 (.D(int_STM32_TX_Byte[350]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[350]));
    defparam r_TX_Byte_i0_i350.REGSET = "RESET";
    defparam r_TX_Byte_i0_i350.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i351 (.D(int_STM32_TX_Byte[351]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[351]));
    defparam r_TX_Byte_i0_i351.REGSET = "RESET";
    defparam r_TX_Byte_i0_i351.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i352 (.D(int_STM32_TX_Byte[352]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[352]));
    defparam r_TX_Byte_i0_i352.REGSET = "RESET";
    defparam r_TX_Byte_i0_i352.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i353 (.D(int_STM32_TX_Byte[353]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[353]));
    defparam r_TX_Byte_i0_i353.REGSET = "RESET";
    defparam r_TX_Byte_i0_i353.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i354 (.D(int_STM32_TX_Byte[354]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[354]));
    defparam r_TX_Byte_i0_i354.REGSET = "RESET";
    defparam r_TX_Byte_i0_i354.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i355 (.D(int_STM32_TX_Byte[355]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[355]));
    defparam r_TX_Byte_i0_i355.REGSET = "RESET";
    defparam r_TX_Byte_i0_i355.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i356 (.D(int_STM32_TX_Byte[356]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[356]));
    defparam r_TX_Byte_i0_i356.REGSET = "RESET";
    defparam r_TX_Byte_i0_i356.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i357 (.D(int_STM32_TX_Byte[357]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[357]));
    defparam r_TX_Byte_i0_i357.REGSET = "RESET";
    defparam r_TX_Byte_i0_i357.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i358 (.D(int_STM32_TX_Byte[358]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[358]));
    defparam r_TX_Byte_i0_i358.REGSET = "RESET";
    defparam r_TX_Byte_i0_i358.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i359 (.D(int_STM32_TX_Byte[359]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[359]));
    defparam r_TX_Byte_i0_i359.REGSET = "RESET";
    defparam r_TX_Byte_i0_i359.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i360 (.D(int_STM32_TX_Byte[360]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[360]));
    defparam r_TX_Byte_i0_i360.REGSET = "RESET";
    defparam r_TX_Byte_i0_i360.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i361 (.D(int_STM32_TX_Byte[361]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[361]));
    defparam r_TX_Byte_i0_i361.REGSET = "RESET";
    defparam r_TX_Byte_i0_i361.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i362 (.D(int_STM32_TX_Byte[362]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[362]));
    defparam r_TX_Byte_i0_i362.REGSET = "RESET";
    defparam r_TX_Byte_i0_i362.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i363 (.D(int_STM32_TX_Byte[363]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[363]));
    defparam r_TX_Byte_i0_i363.REGSET = "RESET";
    defparam r_TX_Byte_i0_i363.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i364 (.D(int_STM32_TX_Byte[364]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[364]));
    defparam r_TX_Byte_i0_i364.REGSET = "RESET";
    defparam r_TX_Byte_i0_i364.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i365 (.D(int_STM32_TX_Byte[365]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[365]));
    defparam r_TX_Byte_i0_i365.REGSET = "RESET";
    defparam r_TX_Byte_i0_i365.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i366 (.D(int_STM32_TX_Byte[366]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[366]));
    defparam r_TX_Byte_i0_i366.REGSET = "RESET";
    defparam r_TX_Byte_i0_i366.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i367 (.D(int_STM32_TX_Byte[367]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[367]));
    defparam r_TX_Byte_i0_i367.REGSET = "RESET";
    defparam r_TX_Byte_i0_i367.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i368 (.D(int_STM32_TX_Byte[368]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[368]));
    defparam r_TX_Byte_i0_i368.REGSET = "RESET";
    defparam r_TX_Byte_i0_i368.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i369 (.D(int_STM32_TX_Byte[369]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[369]));
    defparam r_TX_Byte_i0_i369.REGSET = "RESET";
    defparam r_TX_Byte_i0_i369.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i370 (.D(int_STM32_TX_Byte[370]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[370]));
    defparam r_TX_Byte_i0_i370.REGSET = "RESET";
    defparam r_TX_Byte_i0_i370.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i371 (.D(int_STM32_TX_Byte[371]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[371]));
    defparam r_TX_Byte_i0_i371.REGSET = "RESET";
    defparam r_TX_Byte_i0_i371.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i372 (.D(int_STM32_TX_Byte[372]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[372]));
    defparam r_TX_Byte_i0_i372.REGSET = "RESET";
    defparam r_TX_Byte_i0_i372.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i373 (.D(int_STM32_TX_Byte[373]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[373]));
    defparam r_TX_Byte_i0_i373.REGSET = "RESET";
    defparam r_TX_Byte_i0_i373.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i374 (.D(int_STM32_TX_Byte[374]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[374]));
    defparam r_TX_Byte_i0_i374.REGSET = "RESET";
    defparam r_TX_Byte_i0_i374.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i375 (.D(int_STM32_TX_Byte[375]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[375]));
    defparam r_TX_Byte_i0_i375.REGSET = "RESET";
    defparam r_TX_Byte_i0_i375.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i376 (.D(int_STM32_TX_Byte[376]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[376]));
    defparam r_TX_Byte_i0_i376.REGSET = "RESET";
    defparam r_TX_Byte_i0_i376.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i377 (.D(int_STM32_TX_Byte[377]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[377]));
    defparam r_TX_Byte_i0_i377.REGSET = "RESET";
    defparam r_TX_Byte_i0_i377.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i378 (.D(int_STM32_TX_Byte[378]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[378]));
    defparam r_TX_Byte_i0_i378.REGSET = "RESET";
    defparam r_TX_Byte_i0_i378.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i379 (.D(int_STM32_TX_Byte[379]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[379]));
    defparam r_TX_Byte_i0_i379.REGSET = "RESET";
    defparam r_TX_Byte_i0_i379.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i380 (.D(int_STM32_TX_Byte[380]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[380]));
    defparam r_TX_Byte_i0_i380.REGSET = "RESET";
    defparam r_TX_Byte_i0_i380.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i381 (.D(int_STM32_TX_Byte[381]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[381]));
    defparam r_TX_Byte_i0_i381.REGSET = "RESET";
    defparam r_TX_Byte_i0_i381.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i382 (.D(int_STM32_TX_Byte[382]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[382]));
    defparam r_TX_Byte_i0_i382.REGSET = "RESET";
    defparam r_TX_Byte_i0_i382.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i383 (.D(int_STM32_TX_Byte[383]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[383]));
    defparam r_TX_Byte_i0_i383.REGSET = "RESET";
    defparam r_TX_Byte_i0_i383.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i384 (.D(int_STM32_TX_Byte[384]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[384]));
    defparam r_TX_Byte_i0_i384.REGSET = "RESET";
    defparam r_TX_Byte_i0_i384.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i385 (.D(int_STM32_TX_Byte[385]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[385]));
    defparam r_TX_Byte_i0_i385.REGSET = "RESET";
    defparam r_TX_Byte_i0_i385.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i386 (.D(int_STM32_TX_Byte[386]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[386]));
    defparam r_TX_Byte_i0_i386.REGSET = "RESET";
    defparam r_TX_Byte_i0_i386.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i387 (.D(int_STM32_TX_Byte[387]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[387]));
    defparam r_TX_Byte_i0_i387.REGSET = "RESET";
    defparam r_TX_Byte_i0_i387.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i388 (.D(int_STM32_TX_Byte[388]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[388]));
    defparam r_TX_Byte_i0_i388.REGSET = "RESET";
    defparam r_TX_Byte_i0_i388.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i389 (.D(int_STM32_TX_Byte[389]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[389]));
    defparam r_TX_Byte_i0_i389.REGSET = "RESET";
    defparam r_TX_Byte_i0_i389.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i390 (.D(int_STM32_TX_Byte[390]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[390]));
    defparam r_TX_Byte_i0_i390.REGSET = "RESET";
    defparam r_TX_Byte_i0_i390.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i391 (.D(int_STM32_TX_Byte[391]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[391]));
    defparam r_TX_Byte_i0_i391.REGSET = "RESET";
    defparam r_TX_Byte_i0_i391.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i392 (.D(int_STM32_TX_Byte[392]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[392]));
    defparam r_TX_Byte_i0_i392.REGSET = "RESET";
    defparam r_TX_Byte_i0_i392.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i393 (.D(int_STM32_TX_Byte[393]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[393]));
    defparam r_TX_Byte_i0_i393.REGSET = "RESET";
    defparam r_TX_Byte_i0_i393.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i394 (.D(int_STM32_TX_Byte[394]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[394]));
    defparam r_TX_Byte_i0_i394.REGSET = "RESET";
    defparam r_TX_Byte_i0_i394.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i395 (.D(int_STM32_TX_Byte[395]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[395]));
    defparam r_TX_Byte_i0_i395.REGSET = "RESET";
    defparam r_TX_Byte_i0_i395.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i396 (.D(int_STM32_TX_Byte[396]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[396]));
    defparam r_TX_Byte_i0_i396.REGSET = "RESET";
    defparam r_TX_Byte_i0_i396.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i397 (.D(int_STM32_TX_Byte[397]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[397]));
    defparam r_TX_Byte_i0_i397.REGSET = "RESET";
    defparam r_TX_Byte_i0_i397.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i398 (.D(int_STM32_TX_Byte[398]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[398]));
    defparam r_TX_Byte_i0_i398.REGSET = "RESET";
    defparam r_TX_Byte_i0_i398.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i399 (.D(int_STM32_TX_Byte[399]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[399]));
    defparam r_TX_Byte_i0_i399.REGSET = "RESET";
    defparam r_TX_Byte_i0_i399.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i400 (.D(int_STM32_TX_Byte[400]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[400]));
    defparam r_TX_Byte_i0_i400.REGSET = "RESET";
    defparam r_TX_Byte_i0_i400.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i401 (.D(int_STM32_TX_Byte[401]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[401]));
    defparam r_TX_Byte_i0_i401.REGSET = "RESET";
    defparam r_TX_Byte_i0_i401.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i402 (.D(int_STM32_TX_Byte[402]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[402]));
    defparam r_TX_Byte_i0_i402.REGSET = "RESET";
    defparam r_TX_Byte_i0_i402.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i403 (.D(int_STM32_TX_Byte[403]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[403]));
    defparam r_TX_Byte_i0_i403.REGSET = "RESET";
    defparam r_TX_Byte_i0_i403.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i404 (.D(int_STM32_TX_Byte[404]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[404]));
    defparam r_TX_Byte_i0_i404.REGSET = "RESET";
    defparam r_TX_Byte_i0_i404.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i405 (.D(int_STM32_TX_Byte[405]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[405]));
    defparam r_TX_Byte_i0_i405.REGSET = "RESET";
    defparam r_TX_Byte_i0_i405.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i406 (.D(int_STM32_TX_Byte[406]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[406]));
    defparam r_TX_Byte_i0_i406.REGSET = "RESET";
    defparam r_TX_Byte_i0_i406.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i407 (.D(int_STM32_TX_Byte[407]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[407]));
    defparam r_TX_Byte_i0_i407.REGSET = "RESET";
    defparam r_TX_Byte_i0_i407.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i408 (.D(int_STM32_TX_Byte[408]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[408]));
    defparam r_TX_Byte_i0_i408.REGSET = "RESET";
    defparam r_TX_Byte_i0_i408.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i409 (.D(int_STM32_TX_Byte[409]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[409]));
    defparam r_TX_Byte_i0_i409.REGSET = "RESET";
    defparam r_TX_Byte_i0_i409.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i410 (.D(int_STM32_TX_Byte[410]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[410]));
    defparam r_TX_Byte_i0_i410.REGSET = "RESET";
    defparam r_TX_Byte_i0_i410.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i411 (.D(int_STM32_TX_Byte[411]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[411]));
    defparam r_TX_Byte_i0_i411.REGSET = "RESET";
    defparam r_TX_Byte_i0_i411.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i412 (.D(int_STM32_TX_Byte[412]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[412]));
    defparam r_TX_Byte_i0_i412.REGSET = "RESET";
    defparam r_TX_Byte_i0_i412.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i413 (.D(int_STM32_TX_Byte[413]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[413]));
    defparam r_TX_Byte_i0_i413.REGSET = "RESET";
    defparam r_TX_Byte_i0_i413.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i414 (.D(int_STM32_TX_Byte[414]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[414]));
    defparam r_TX_Byte_i0_i414.REGSET = "RESET";
    defparam r_TX_Byte_i0_i414.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i415 (.D(int_STM32_TX_Byte[415]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[415]));
    defparam r_TX_Byte_i0_i415.REGSET = "RESET";
    defparam r_TX_Byte_i0_i415.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i416 (.D(int_STM32_TX_Byte[416]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[416]));
    defparam r_TX_Byte_i0_i416.REGSET = "RESET";
    defparam r_TX_Byte_i0_i416.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i417 (.D(int_STM32_TX_Byte[417]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[417]));
    defparam r_TX_Byte_i0_i417.REGSET = "RESET";
    defparam r_TX_Byte_i0_i417.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i418 (.D(int_STM32_TX_Byte[418]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[418]));
    defparam r_TX_Byte_i0_i418.REGSET = "RESET";
    defparam r_TX_Byte_i0_i418.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i419 (.D(int_STM32_TX_Byte[419]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[419]));
    defparam r_TX_Byte_i0_i419.REGSET = "RESET";
    defparam r_TX_Byte_i0_i419.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i420 (.D(int_STM32_TX_Byte[420]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[420]));
    defparam r_TX_Byte_i0_i420.REGSET = "RESET";
    defparam r_TX_Byte_i0_i420.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i421 (.D(int_STM32_TX_Byte[421]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[421]));
    defparam r_TX_Byte_i0_i421.REGSET = "RESET";
    defparam r_TX_Byte_i0_i421.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i422 (.D(int_STM32_TX_Byte[422]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[422]));
    defparam r_TX_Byte_i0_i422.REGSET = "RESET";
    defparam r_TX_Byte_i0_i422.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i423 (.D(int_STM32_TX_Byte[423]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[423]));
    defparam r_TX_Byte_i0_i423.REGSET = "RESET";
    defparam r_TX_Byte_i0_i423.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i424 (.D(int_STM32_TX_Byte[424]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[424]));
    defparam r_TX_Byte_i0_i424.REGSET = "RESET";
    defparam r_TX_Byte_i0_i424.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i425 (.D(int_STM32_TX_Byte[425]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[425]));
    defparam r_TX_Byte_i0_i425.REGSET = "RESET";
    defparam r_TX_Byte_i0_i425.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i426 (.D(int_STM32_TX_Byte[426]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[426]));
    defparam r_TX_Byte_i0_i426.REGSET = "RESET";
    defparam r_TX_Byte_i0_i426.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i427 (.D(int_STM32_TX_Byte[427]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[427]));
    defparam r_TX_Byte_i0_i427.REGSET = "RESET";
    defparam r_TX_Byte_i0_i427.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i428 (.D(int_STM32_TX_Byte[428]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[428]));
    defparam r_TX_Byte_i0_i428.REGSET = "RESET";
    defparam r_TX_Byte_i0_i428.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i429 (.D(int_STM32_TX_Byte[429]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[429]));
    defparam r_TX_Byte_i0_i429.REGSET = "RESET";
    defparam r_TX_Byte_i0_i429.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i430 (.D(int_STM32_TX_Byte[430]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[430]));
    defparam r_TX_Byte_i0_i430.REGSET = "RESET";
    defparam r_TX_Byte_i0_i430.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i431 (.D(int_STM32_TX_Byte[431]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[431]));
    defparam r_TX_Byte_i0_i431.REGSET = "RESET";
    defparam r_TX_Byte_i0_i431.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i432 (.D(int_STM32_TX_Byte[432]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[432]));
    defparam r_TX_Byte_i0_i432.REGSET = "RESET";
    defparam r_TX_Byte_i0_i432.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i433 (.D(int_STM32_TX_Byte[433]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[433]));
    defparam r_TX_Byte_i0_i433.REGSET = "RESET";
    defparam r_TX_Byte_i0_i433.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i434 (.D(int_STM32_TX_Byte[434]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[434]));
    defparam r_TX_Byte_i0_i434.REGSET = "RESET";
    defparam r_TX_Byte_i0_i434.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i435 (.D(int_STM32_TX_Byte[435]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[435]));
    defparam r_TX_Byte_i0_i435.REGSET = "RESET";
    defparam r_TX_Byte_i0_i435.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i436 (.D(int_STM32_TX_Byte[436]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[436]));
    defparam r_TX_Byte_i0_i436.REGSET = "RESET";
    defparam r_TX_Byte_i0_i436.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i437 (.D(int_STM32_TX_Byte[437]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[437]));
    defparam r_TX_Byte_i0_i437.REGSET = "RESET";
    defparam r_TX_Byte_i0_i437.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i438 (.D(int_STM32_TX_Byte[438]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[438]));
    defparam r_TX_Byte_i0_i438.REGSET = "RESET";
    defparam r_TX_Byte_i0_i438.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i439 (.D(int_STM32_TX_Byte[439]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[439]));
    defparam r_TX_Byte_i0_i439.REGSET = "RESET";
    defparam r_TX_Byte_i0_i439.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i440 (.D(int_STM32_TX_Byte[440]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[440]));
    defparam r_TX_Byte_i0_i440.REGSET = "RESET";
    defparam r_TX_Byte_i0_i440.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i441 (.D(int_STM32_TX_Byte[441]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[441]));
    defparam r_TX_Byte_i0_i441.REGSET = "RESET";
    defparam r_TX_Byte_i0_i441.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i442 (.D(int_STM32_TX_Byte[442]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[442]));
    defparam r_TX_Byte_i0_i442.REGSET = "RESET";
    defparam r_TX_Byte_i0_i442.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i443 (.D(int_STM32_TX_Byte[443]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[443]));
    defparam r_TX_Byte_i0_i443.REGSET = "RESET";
    defparam r_TX_Byte_i0_i443.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i444 (.D(int_STM32_TX_Byte[444]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[444]));
    defparam r_TX_Byte_i0_i444.REGSET = "RESET";
    defparam r_TX_Byte_i0_i444.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i445 (.D(int_STM32_TX_Byte[445]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[445]));
    defparam r_TX_Byte_i0_i445.REGSET = "RESET";
    defparam r_TX_Byte_i0_i445.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i446 (.D(int_STM32_TX_Byte[446]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[446]));
    defparam r_TX_Byte_i0_i446.REGSET = "RESET";
    defparam r_TX_Byte_i0_i446.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i447 (.D(int_STM32_TX_Byte[447]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[447]));
    defparam r_TX_Byte_i0_i447.REGSET = "RESET";
    defparam r_TX_Byte_i0_i447.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i448 (.D(int_STM32_TX_Byte[448]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[448]));
    defparam r_TX_Byte_i0_i448.REGSET = "RESET";
    defparam r_TX_Byte_i0_i448.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i449 (.D(int_STM32_TX_Byte[449]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[449]));
    defparam r_TX_Byte_i0_i449.REGSET = "RESET";
    defparam r_TX_Byte_i0_i449.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i450 (.D(int_STM32_TX_Byte[450]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[450]));
    defparam r_TX_Byte_i0_i450.REGSET = "RESET";
    defparam r_TX_Byte_i0_i450.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i451 (.D(int_STM32_TX_Byte[451]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[451]));
    defparam r_TX_Byte_i0_i451.REGSET = "RESET";
    defparam r_TX_Byte_i0_i451.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i452 (.D(int_STM32_TX_Byte[452]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[452]));
    defparam r_TX_Byte_i0_i452.REGSET = "RESET";
    defparam r_TX_Byte_i0_i452.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i453 (.D(int_STM32_TX_Byte[453]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[453]));
    defparam r_TX_Byte_i0_i453.REGSET = "RESET";
    defparam r_TX_Byte_i0_i453.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i454 (.D(int_STM32_TX_Byte[454]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[454]));
    defparam r_TX_Byte_i0_i454.REGSET = "RESET";
    defparam r_TX_Byte_i0_i454.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i455 (.D(int_STM32_TX_Byte[455]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[455]));
    defparam r_TX_Byte_i0_i455.REGSET = "RESET";
    defparam r_TX_Byte_i0_i455.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i456 (.D(int_STM32_TX_Byte[456]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[456]));
    defparam r_TX_Byte_i0_i456.REGSET = "RESET";
    defparam r_TX_Byte_i0_i456.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i457 (.D(int_STM32_TX_Byte[457]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[457]));
    defparam r_TX_Byte_i0_i457.REGSET = "RESET";
    defparam r_TX_Byte_i0_i457.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i458 (.D(int_STM32_TX_Byte[458]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[458]));
    defparam r_TX_Byte_i0_i458.REGSET = "RESET";
    defparam r_TX_Byte_i0_i458.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i459 (.D(int_STM32_TX_Byte[459]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[459]));
    defparam r_TX_Byte_i0_i459.REGSET = "RESET";
    defparam r_TX_Byte_i0_i459.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i460 (.D(int_STM32_TX_Byte[460]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[460]));
    defparam r_TX_Byte_i0_i460.REGSET = "RESET";
    defparam r_TX_Byte_i0_i460.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i461 (.D(int_STM32_TX_Byte[461]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[461]));
    defparam r_TX_Byte_i0_i461.REGSET = "RESET";
    defparam r_TX_Byte_i0_i461.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i462 (.D(int_STM32_TX_Byte[462]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[462]));
    defparam r_TX_Byte_i0_i462.REGSET = "RESET";
    defparam r_TX_Byte_i0_i462.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i463 (.D(int_STM32_TX_Byte[463]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[463]));
    defparam r_TX_Byte_i0_i463.REGSET = "RESET";
    defparam r_TX_Byte_i0_i463.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i464 (.D(int_STM32_TX_Byte[464]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[464]));
    defparam r_TX_Byte_i0_i464.REGSET = "RESET";
    defparam r_TX_Byte_i0_i464.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i465 (.D(int_STM32_TX_Byte[465]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[465]));
    defparam r_TX_Byte_i0_i465.REGSET = "RESET";
    defparam r_TX_Byte_i0_i465.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i466 (.D(int_STM32_TX_Byte[466]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[466]));
    defparam r_TX_Byte_i0_i466.REGSET = "RESET";
    defparam r_TX_Byte_i0_i466.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i467 (.D(int_STM32_TX_Byte[467]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[467]));
    defparam r_TX_Byte_i0_i467.REGSET = "RESET";
    defparam r_TX_Byte_i0_i467.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i468 (.D(int_STM32_TX_Byte[468]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[468]));
    defparam r_TX_Byte_i0_i468.REGSET = "RESET";
    defparam r_TX_Byte_i0_i468.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i469 (.D(int_STM32_TX_Byte[469]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[469]));
    defparam r_TX_Byte_i0_i469.REGSET = "RESET";
    defparam r_TX_Byte_i0_i469.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i470 (.D(int_STM32_TX_Byte[470]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[470]));
    defparam r_TX_Byte_i0_i470.REGSET = "RESET";
    defparam r_TX_Byte_i0_i470.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i471 (.D(int_STM32_TX_Byte[471]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[471]));
    defparam r_TX_Byte_i0_i471.REGSET = "RESET";
    defparam r_TX_Byte_i0_i471.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i472 (.D(int_STM32_TX_Byte[472]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[472]));
    defparam r_TX_Byte_i0_i472.REGSET = "RESET";
    defparam r_TX_Byte_i0_i472.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i473 (.D(int_STM32_TX_Byte[473]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[473]));
    defparam r_TX_Byte_i0_i473.REGSET = "RESET";
    defparam r_TX_Byte_i0_i473.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i474 (.D(int_STM32_TX_Byte[474]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[474]));
    defparam r_TX_Byte_i0_i474.REGSET = "RESET";
    defparam r_TX_Byte_i0_i474.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i475 (.D(int_STM32_TX_Byte[475]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[475]));
    defparam r_TX_Byte_i0_i475.REGSET = "RESET";
    defparam r_TX_Byte_i0_i475.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i476 (.D(int_STM32_TX_Byte[476]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[476]));
    defparam r_TX_Byte_i0_i476.REGSET = "RESET";
    defparam r_TX_Byte_i0_i476.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i477 (.D(int_STM32_TX_Byte[477]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[477]));
    defparam r_TX_Byte_i0_i477.REGSET = "RESET";
    defparam r_TX_Byte_i0_i477.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i478 (.D(int_STM32_TX_Byte[478]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[478]));
    defparam r_TX_Byte_i0_i478.REGSET = "RESET";
    defparam r_TX_Byte_i0_i478.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i479 (.D(int_STM32_TX_Byte[479]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[479]));
    defparam r_TX_Byte_i0_i479.REGSET = "RESET";
    defparam r_TX_Byte_i0_i479.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i480 (.D(int_STM32_TX_Byte[480]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[480]));
    defparam r_TX_Byte_i0_i480.REGSET = "RESET";
    defparam r_TX_Byte_i0_i480.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i481 (.D(int_STM32_TX_Byte[481]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[481]));
    defparam r_TX_Byte_i0_i481.REGSET = "RESET";
    defparam r_TX_Byte_i0_i481.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i482 (.D(int_STM32_TX_Byte[482]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[482]));
    defparam r_TX_Byte_i0_i482.REGSET = "RESET";
    defparam r_TX_Byte_i0_i482.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i483 (.D(int_STM32_TX_Byte[483]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[483]));
    defparam r_TX_Byte_i0_i483.REGSET = "RESET";
    defparam r_TX_Byte_i0_i483.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i484 (.D(int_STM32_TX_Byte[484]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[484]));
    defparam r_TX_Byte_i0_i484.REGSET = "RESET";
    defparam r_TX_Byte_i0_i484.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i485 (.D(int_STM32_TX_Byte[485]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[485]));
    defparam r_TX_Byte_i0_i485.REGSET = "RESET";
    defparam r_TX_Byte_i0_i485.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i486 (.D(int_STM32_TX_Byte[486]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[486]));
    defparam r_TX_Byte_i0_i486.REGSET = "RESET";
    defparam r_TX_Byte_i0_i486.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i487 (.D(int_STM32_TX_Byte[487]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[487]));
    defparam r_TX_Byte_i0_i487.REGSET = "RESET";
    defparam r_TX_Byte_i0_i487.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i488 (.D(int_STM32_TX_Byte[488]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[488]));
    defparam r_TX_Byte_i0_i488.REGSET = "RESET";
    defparam r_TX_Byte_i0_i488.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i489 (.D(int_STM32_TX_Byte[489]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[489]));
    defparam r_TX_Byte_i0_i489.REGSET = "RESET";
    defparam r_TX_Byte_i0_i489.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i490 (.D(int_STM32_TX_Byte[490]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[490]));
    defparam r_TX_Byte_i0_i490.REGSET = "RESET";
    defparam r_TX_Byte_i0_i490.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i491 (.D(int_STM32_TX_Byte[491]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[491]));
    defparam r_TX_Byte_i0_i491.REGSET = "RESET";
    defparam r_TX_Byte_i0_i491.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i492 (.D(int_STM32_TX_Byte[492]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[492]));
    defparam r_TX_Byte_i0_i492.REGSET = "RESET";
    defparam r_TX_Byte_i0_i492.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i493 (.D(int_STM32_TX_Byte[493]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[493]));
    defparam r_TX_Byte_i0_i493.REGSET = "RESET";
    defparam r_TX_Byte_i0_i493.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i494 (.D(int_STM32_TX_Byte[494]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[494]));
    defparam r_TX_Byte_i0_i494.REGSET = "RESET";
    defparam r_TX_Byte_i0_i494.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i495 (.D(int_STM32_TX_Byte[495]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[495]));
    defparam r_TX_Byte_i0_i495.REGSET = "RESET";
    defparam r_TX_Byte_i0_i495.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i496 (.D(int_STM32_TX_Byte[496]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[496]));
    defparam r_TX_Byte_i0_i496.REGSET = "RESET";
    defparam r_TX_Byte_i0_i496.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i497 (.D(int_STM32_TX_Byte[497]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[497]));
    defparam r_TX_Byte_i0_i497.REGSET = "RESET";
    defparam r_TX_Byte_i0_i497.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i498 (.D(int_STM32_TX_Byte[498]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[498]));
    defparam r_TX_Byte_i0_i498.REGSET = "RESET";
    defparam r_TX_Byte_i0_i498.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i499 (.D(int_STM32_TX_Byte[499]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[499]));
    defparam r_TX_Byte_i0_i499.REGSET = "RESET";
    defparam r_TX_Byte_i0_i499.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i500 (.D(int_STM32_TX_Byte[500]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[500]));
    defparam r_TX_Byte_i0_i500.REGSET = "RESET";
    defparam r_TX_Byte_i0_i500.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i501 (.D(int_STM32_TX_Byte[501]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[501]));
    defparam r_TX_Byte_i0_i501.REGSET = "RESET";
    defparam r_TX_Byte_i0_i501.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i502 (.D(int_STM32_TX_Byte[502]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[502]));
    defparam r_TX_Byte_i0_i502.REGSET = "RESET";
    defparam r_TX_Byte_i0_i502.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i503 (.D(int_STM32_TX_Byte[503]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[503]));
    defparam r_TX_Byte_i0_i503.REGSET = "RESET";
    defparam r_TX_Byte_i0_i503.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i504 (.D(int_STM32_TX_Byte[504]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[504]));
    defparam r_TX_Byte_i0_i504.REGSET = "RESET";
    defparam r_TX_Byte_i0_i504.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i505 (.D(int_STM32_TX_Byte[505]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[505]));
    defparam r_TX_Byte_i0_i505.REGSET = "RESET";
    defparam r_TX_Byte_i0_i505.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i506 (.D(int_STM32_TX_Byte[506]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[506]));
    defparam r_TX_Byte_i0_i506.REGSET = "RESET";
    defparam r_TX_Byte_i0_i506.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i507 (.D(int_STM32_TX_Byte[507]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[507]));
    defparam r_TX_Byte_i0_i507.REGSET = "RESET";
    defparam r_TX_Byte_i0_i507.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i508 (.D(int_STM32_TX_Byte[508]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[508]));
    defparam r_TX_Byte_i0_i508.REGSET = "RESET";
    defparam r_TX_Byte_i0_i508.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i509 (.D(int_STM32_TX_Byte[509]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[509]));
    defparam r_TX_Byte_i0_i509.REGSET = "RESET";
    defparam r_TX_Byte_i0_i509.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i510 (.D(int_STM32_TX_Byte[510]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[510]));
    defparam r_TX_Byte_i0_i510.REGSET = "RESET";
    defparam r_TX_Byte_i0_i510.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte_i0_i511 (.D(int_STM32_TX_Byte[511]), 
            .SP(int_STM32_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[511]));
    defparam r_TX_Byte_i0_i511.REGSET = "RESET";
    defparam r_TX_Byte_i0_i511.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n9205), 
            .SP(n9202), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    FA2 sub_1125_add_2_add_5_7 (.A0(GND_net), .B0(r_TX_Bit_Count[5]), .C0(VCC_net), 
        .D0(n14665), .CI0(n14665), .A1(GND_net), .B1(r_TX_Bit_Count[6]), 
        .C1(VCC_net), .D1(n20993), .CI1(n20993), .CO0(n20993), .CO1(n14667), 
        .S0(n52[5]), .S1(n52[6]));
    defparam sub_1125_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6539_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[3]), .Z(r_TX_Bit_Count_8__N_1808[3]));
    defparam i6539_2_lut_3_lut.INIT = "0xfefe";
    FA2 sub_1125_add_2_add_5_5 (.A0(GND_net), .B0(r_TX_Bit_Count[3]), .C0(VCC_net), 
        .D0(n14663), .CI0(n14663), .A1(GND_net), .B1(r_TX_Bit_Count[4]), 
        .C1(VCC_net), .D1(n20990), .CI1(n20990), .CO0(n20990), .CO1(n14665), 
        .S0(n52[3]), .S1(n52[4]));
    defparam sub_1125_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_18  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[122]), .C(r_TX_Byte[123]), .D(r_TX_Bit_Count[1]), 
            .Z(n19078));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_18 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19078_bdd_4_lut (.A(n19078), 
            .B(r_TX_Byte[121]), .C(r_TX_Byte[120]), .D(r_TX_Bit_Count[1]), 
            .Z(n19081));
    defparam n19078_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_17  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[74]), .C(r_TX_Byte[75]), .D(r_TX_Bit_Count[1]), 
            .Z(n19072));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_17 .INIT = "0xe4aa";
    FA2 sub_1125_add_2_add_5_3 (.A0(GND_net), .B0(r_TX_Bit_Count[1]), .C0(VCC_net), 
        .D0(n14661), .CI0(n14661), .A1(GND_net), .B1(r_TX_Bit_Count[2]), 
        .C1(VCC_net), .D1(n20987), .CI1(n20987), .CO0(n20987), .CO1(n14663), 
        .S0(n52[1]), .S1(n52[2]));
    defparam sub_1125_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6540_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[2]), .Z(r_TX_Bit_Count_8__N_1808[2]));
    defparam i6540_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19072_bdd_4_lut (.A(n19072), 
            .B(r_TX_Byte[73]), .C(r_TX_Byte[72]), .D(r_TX_Bit_Count[1]), 
            .Z(n19075));
    defparam n19072_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_4  (.A(r_TX_Bit_Count[1]), 
            .B(n184), .C(n185), .D(r_TX_Bit_Count[2]), .Z(n18868));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_4 .INIT = "0xe4aa";
    FA2 sub_1125_add_2_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(r_TX_Bit_Count[0]), .C1(VCC_net), .D1(n20912), 
        .CI1(n20912), .CO0(n20912), .CO1(n14661), .S1(n52[0]));
    defparam sub_1125_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_1125_add_2_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(n9203), 
            .SP(n9202), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_16  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[426]), .C(r_TX_Byte[427]), .D(r_TX_Bit_Count[1]), 
            .Z(n19066));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19066_bdd_4_lut (.A(n19066), 
            .B(r_TX_Byte[425]), .C(r_TX_Byte[424]), .D(r_TX_Bit_Count[1]), 
            .Z(n19069));
    defparam n19066_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i6541_2_lut_3_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .C(n52[1]), .Z(r_TX_Bit_Count_8__N_1808[1]));
    defparam i6541_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18868_bdd_4_lut (.A(n18868), 
            .B(n182), .C(n181), .D(r_TX_Bit_Count[2]), .Z(n18871));
    defparam n18868_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_16  (.A(r_TX_Bit_Count[1]), 
            .B(n297), .C(n298), .D(r_TX_Bit_Count[2]), .Z(n19060));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_16 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19060_bdd_4_lut (.A(n19060), 
            .B(n295), .C(n294), .D(r_TX_Bit_Count[2]), .Z(n17613));
    defparam n19060_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_15  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[418]), .C(r_TX_Byte[419]), .D(r_TX_Bit_Count[1]), 
            .Z(n19054));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_15 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19054_bdd_4_lut (.A(n19054), 
            .B(r_TX_Byte[417]), .C(r_TX_Byte[416]), .D(r_TX_Bit_Count[1]), 
            .Z(n19057));
    defparam n19054_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_14  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[210]), .C(r_TX_Byte[211]), .D(r_TX_Bit_Count[1]), 
            .Z(n19048));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_14 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19048_bdd_4_lut (.A(n19048), 
            .B(r_TX_Byte[209]), .C(r_TX_Byte[208]), .D(r_TX_Bit_Count[1]), 
            .Z(n19051));
    defparam n19048_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_13  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[410]), .C(r_TX_Byte[411]), .D(r_TX_Bit_Count[1]), 
            .Z(n19042));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_13 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19042_bdd_4_lut (.A(n19042), 
            .B(r_TX_Byte[409]), .C(r_TX_Byte[408]), .D(r_TX_Bit_Count[1]), 
            .Z(n19045));
    defparam n19042_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_12  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[402]), .C(r_TX_Byte[403]), .D(r_TX_Bit_Count[1]), 
            .Z(n19036));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_12 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19036_bdd_4_lut (.A(n19036), 
            .B(r_TX_Byte[401]), .C(r_TX_Byte[400]), .D(r_TX_Bit_Count[1]), 
            .Z(n19039));
    defparam n19036_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_11  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[114]), .C(r_TX_Byte[115]), .D(r_TX_Bit_Count[1]), 
            .Z(n19030));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19030_bdd_4_lut (.A(n19030), 
            .B(r_TX_Byte[113]), .C(r_TX_Byte[112]), .D(r_TX_Bit_Count[1]), 
            .Z(n19033));
    defparam n19030_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_4  (.A(r_TX_Bit_Count[5]), 
            .B(n17520), .C(n17574), .D(r_TX_Bit_Count[6]), .Z(n18934));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_4 .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6637_2_lut_2_lut (.A(n62[1]), 
            .B(int_STM32_TX_DV), .Z(n9211));
    defparam i6637_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6636_2_lut_2_lut (.A(n62[2]), 
            .B(int_STM32_TX_DV), .Z(n9209));
    defparam i6636_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6635_2_lut_2_lut (.A(n62[3]), 
            .B(int_STM32_TX_DV), .Z(n9207));
    defparam i6635_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut  (.A(r_TX_Bit_Count[5]), 
            .B(n18925), .C(n17544), .D(r_TX_Bit_Count[6]), .Z(n19024));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6500_2_lut_2_lut (.A(n62[0]), 
            .B(int_STM32_TX_DV), .Z(n9186));
    defparam i6500_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19024_bdd_4_lut (.A(n19024), 
            .B(n17448), .C(n17592), .D(r_TX_Bit_Count[6]), .Z(n17616));
    defparam n19024_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_10  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[394]), .C(r_TX_Byte[395]), .D(r_TX_Bit_Count[1]), 
            .Z(n19018));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_10 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19018_bdd_4_lut (.A(n19018), 
            .B(r_TX_Byte[393]), .C(r_TX_Byte[392]), .D(r_TX_Bit_Count[1]), 
            .Z(n19021));
    defparam n19018_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_9  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[386]), .C(r_TX_Byte[387]), .D(r_TX_Bit_Count[1]), 
            .Z(n19012));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_9 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19012_bdd_4_lut (.A(n19012), 
            .B(r_TX_Byte[385]), .C(r_TX_Byte[384]), .D(r_TX_Bit_Count[1]), 
            .Z(n19015));
    defparam n19012_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18934_bdd_4_lut (.A(n18934), 
            .B(n17454), .C(n17619), .D(r_TX_Bit_Count[6]), .Z(n17634));
    defparam n18934_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_8  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[202]), .C(r_TX_Byte[203]), .D(r_TX_Bit_Count[1]), 
            .Z(n19006));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_8 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19006_bdd_4_lut (.A(n19006), 
            .B(r_TX_Byte[201]), .C(r_TX_Byte[200]), .D(r_TX_Bit_Count[1]), 
            .Z(n19009));
    defparam n19006_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut_adj_29 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n8527));
    defparam i1_2_lut_3_lut_adj_29.INIT = "0x0e0e";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_7  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[378]), .C(r_TX_Byte[379]), .D(r_TX_Bit_Count[1]), 
            .Z(n19000));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_7 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[5]_bdd_4_lut_2  (.A(r_TX_Bit_Count[5]), 
            .B(n17568), .C(n17586), .D(r_TX_Bit_Count[6]), .Z(n18862));
    defparam \r_TX_Bit_Count[5]_bdd_4_lut_2 .INIT = "0xe4aa";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_30 (.A(r_TX_DV), 
            .B(r_Trailing_Edge), .C(w_Master_Ready), .Z(n16275));
    defparam i1_2_lut_3_lut_adj_30.INIT = "0xfefe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19000_bdd_4_lut (.A(n19000), 
            .B(r_TX_Byte[377]), .C(r_TX_Byte[376]), .D(r_TX_Bit_Count[1]), 
            .Z(n19003));
    defparam n19000_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut_6  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[370]), .C(r_TX_Byte[371]), .D(r_TX_Bit_Count[1]), 
            .Z(n18994));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut_6 .INIT = "0xe4aa";
    (* lut_function="(A (B (C (D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i8_4_lut (.A(n15), 
            .B(r_TX_Bit_Count[3]), .C(n14), .D(r_TX_Bit_Count[2]), .Z(n15865));
    defparam i8_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n18862_bdd_4_lut (.A(n18862), 
            .B(n17550), .C(n17511), .D(r_TX_Bit_Count[6]), .Z(n17670));
    defparam n18862_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[1]_bdd_4_lut_11  (.A(r_TX_Bit_Count[1]), 
            .B(n322), .C(n323), .D(r_TX_Bit_Count[2]), .Z(n18928));
    defparam \r_TX_Bit_Count[1]_bdd_4_lut_11 .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_STM32_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \Controller_RHD_FIFO(clks_per_half_bit=1,cs_inactive_clks=512) 
//

module \Controller_RHD_FIFO(clks_per_half_bit=1,cs_inactive_clks=512) (input n9505, 
            input pll_clk_int, input maxfan_replicated_net_957, input n1849, 
            input o_reset_c, output int_RHD_TX_Ready, input n5, output n4, 
            input \rhd_state[0] , input \rhd_state[1] , output n2, input n16269, 
            input int_RHD_TX_DV, output n4_adj_2, output int_RHD2132_SPI_CS_n, 
            input GND_net, input VCC_net, input int_RHD2132_SPI_MISO, 
            output o_RHD_RX_DV, output int_RHD2132_SPI_MOSI, input o_Controller_Mode_c_0, 
            input o_Controller_Mode_c_1, output int_RHD2132_SPI_Clk, input \int_RHD_TX_Byte[8] , 
            input \int_RHD_TX_Byte[9] , input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[11] , 
            input \int_RHD_TX_Byte[15] , input int_FIFO_RE, output \int_FIFO_Q[0] , 
            output [7:0]int_FIFO_COUNT, output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    wire n9190, o_FIFO_WE;
    (* lineinfo="@4(71[5],71[26])" *) wire [15:0]o_RHD_RX_Byte_Falling;
    (* lineinfo="@4(47[5],47[16])" *) wire [31:0]o_FIFO_Data;
    
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i1 (.D(o_RHD_RX_Byte_Falling[0]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[0]));
    defparam int_FIFO_DATA__i1.REGSET = "SET";
    defparam int_FIFO_DATA__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i2 (.D(o_RHD_RX_Byte_Falling[1]), 
            .SP(n1849), .CK(pll_clk_int), .SR(o_reset_c), .Q(o_FIFO_Data[1]));
    defparam int_FIFO_DATA__i2.REGSET = "SET";
    defparam int_FIFO_DATA__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i3 (.D(o_RHD_RX_Byte_Falling[2]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[2]));
    defparam int_FIFO_DATA__i3.REGSET = "SET";
    defparam int_FIFO_DATA__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i4 (.D(o_RHD_RX_Byte_Falling[3]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[3]));
    defparam int_FIFO_DATA__i4.REGSET = "SET";
    defparam int_FIFO_DATA__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i5 (.D(o_RHD_RX_Byte_Falling[4]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[4]));
    defparam int_FIFO_DATA__i5.REGSET = "SET";
    defparam int_FIFO_DATA__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i6 (.D(o_RHD_RX_Byte_Falling[5]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[5]));
    defparam int_FIFO_DATA__i6.REGSET = "SET";
    defparam int_FIFO_DATA__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i7 (.D(o_RHD_RX_Byte_Falling[6]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[6]));
    defparam int_FIFO_DATA__i7.REGSET = "SET";
    defparam int_FIFO_DATA__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i8 (.D(o_RHD_RX_Byte_Falling[7]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[7]));
    defparam int_FIFO_DATA__i8.REGSET = "SET";
    defparam int_FIFO_DATA__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i9 (.D(o_RHD_RX_Byte_Falling[8]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[8]));
    defparam int_FIFO_DATA__i9.REGSET = "SET";
    defparam int_FIFO_DATA__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i10 (.D(o_RHD_RX_Byte_Falling[9]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[9]));
    defparam int_FIFO_DATA__i10.REGSET = "SET";
    defparam int_FIFO_DATA__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i11 (.D(o_RHD_RX_Byte_Falling[10]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[10]));
    defparam int_FIFO_DATA__i11.REGSET = "SET";
    defparam int_FIFO_DATA__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i12 (.D(o_RHD_RX_Byte_Falling[11]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[11]));
    defparam int_FIFO_DATA__i12.REGSET = "SET";
    defparam int_FIFO_DATA__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i13 (.D(o_RHD_RX_Byte_Falling[12]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[12]));
    defparam int_FIFO_DATA__i13.REGSET = "SET";
    defparam int_FIFO_DATA__i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i14 (.D(o_RHD_RX_Byte_Falling[13]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[13]));
    defparam int_FIFO_DATA__i14.REGSET = "SET";
    defparam int_FIFO_DATA__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i15 (.D(o_RHD_RX_Byte_Falling[14]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[14]));
    defparam int_FIFO_DATA__i15.REGSET = "SET";
    defparam int_FIFO_DATA__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_DATA__i16 (.D(o_RHD_RX_Byte_Falling[15]), 
            .SP(n1849), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_Data[15]));
    defparam int_FIFO_DATA__i16.REGSET = "SET";
    defparam int_FIFO_DATA__i16.SRMODE = "ASYNC";
    (* lineinfo="@3(130[21],130[34])" *) \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=16,cs_inactive_clks=512) SPI_Master_CS_1 (pll_clk_int, 
            maxfan_replicated_net_957, int_RHD_TX_Ready, n5, n4, \rhd_state[0] , 
            \rhd_state[1] , n2, n16269, int_RHD_TX_DV, n4_adj_2, int_RHD2132_SPI_CS_n, 
            o_reset_c, GND_net, VCC_net, int_RHD2132_SPI_MISO, {o_RHD_RX_Byte_Falling}, 
            o_RHD_RX_DV, int_RHD2132_SPI_MOSI, o_Controller_Mode_c_0, 
            o_Controller_Mode_c_1, n9190, int_RHD2132_SPI_Clk, \int_RHD_TX_Byte[8] , 
            \int_RHD_TX_Byte[9] , \int_RHD_TX_Byte[10] , \int_RHD_TX_Byte[11] , 
            \int_RHD_TX_Byte[15] );
    (* lineinfo="@3(153[12],153[32])" *) FIFO_MEM FIFO_1 (o_FIFO_WE, int_FIFO_RE, 
            GND_net, pll_clk_int, maxfan_replicated_net_957, \int_FIFO_Q[0] , 
            {int_FIFO_COUNT}, VCC_net, o_FIFO_Data[0], o_FIFO_Data[1], 
            o_FIFO_Data[2], o_FIFO_Data[3], o_FIFO_Data[4], o_FIFO_Data[5], 
            o_FIFO_Data[6], o_FIFO_Data[7], o_FIFO_Data[8], o_FIFO_Data[9], 
            o_FIFO_Data[10], o_FIFO_Data[11], o_FIFO_Data[12], o_FIFO_Data[13], 
            o_FIFO_Data[14], o_FIFO_Data[15], \int_FIFO_Q[1] , \int_FIFO_Q[2] , 
            \int_FIFO_Q[3] , \int_FIFO_Q[4] , \int_FIFO_Q[5] , \int_FIFO_Q[6] , 
            \int_FIFO_Q[7] , \int_FIFO_Q[8] , \int_FIFO_Q[9] , \int_FIFO_Q[10] , 
            \int_FIFO_Q[11] , \int_FIFO_Q[12] , \int_FIFO_Q[13] , \int_FIFO_Q[14] , 
            \int_FIFO_Q[15] );
    (* LSE_LINE_FILE_ID=79, LSE_LCOL=27, LSE_RCOL=58, LSE_LLINE=523, LSE_RLINE=523, lineinfo="@3(171[5],231[9])" *) FD1P3XZ int_FIFO_WE (.D(n9190), 
            .SP(n9505), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_FIFO_WE));
    defparam int_FIFO_WE.REGSET = "RESET";
    defparam int_FIFO_WE.SRMODE = "ASYNC";
    
endmodule

//
// Verilog Description of module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=16,cs_inactive_clks=512) 
//

module \SPI_Master_CS(clks_per_half_bit=1,num_of_bits_per_packet=16,cs_inactive_clks=512) (input pll_clk_int, 
            input maxfan_replicated_net_957, output int_RHD_TX_Ready, input n5, 
            output n4, input \rhd_state[0] , input \rhd_state[1] , output n2, 
            input n16269, input int_RHD_TX_DV, output n4_adj_1, output int_RHD2132_SPI_CS_n, 
            input o_reset_c, input GND_net, input VCC_net, input int_RHD2132_SPI_MISO, 
            output [15:0]o_RHD_RX_Byte_Falling, output o_RHD_RX_DV, output int_RHD2132_SPI_MOSI, 
            input o_Controller_Mode_c_0, input o_Controller_Mode_c_1, output n9190, 
            output int_RHD2132_SPI_Clk, input \int_RHD_TX_Byte[8] , input \int_RHD_TX_Byte[9] , 
            input \int_RHD_TX_Byte[10] , input \int_RHD_TX_Byte[11] , input \int_RHD_TX_Byte[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    wire n1864;
    (* lineinfo="@7(82[10],82[20])" *) wire [4:0]r_TX_Count;
    
    wire n14588;
    wire [4:0]n32;
    wire [9:0]r_CS_Inactive_Count_9__N_1270;
    
    wire n8556;
    (* lineinfo="@7(81[10],81[29])" *) wire [9:0]r_CS_Inactive_Count;
    
    wire n12, n15, n18, n14, n19;
    wire [10:0]n62;
    wire [3:0]n1663;
    
    wire n8536, w_Master_Ready, n14119, n1735, n8525, n16780, n16938, 
        n16940, n7466, n16271, n9831, n7462, int_RHD_TX_Ready_N_2004, 
        n15350, n14693, n20963, n14691, n20960, n14689, n20957, 
        n14687, n20954, n20741, n6, n2_adj_2035, VCC_net_2;
    
    (* lut_function="(A (B (C)+!B !(C)))" *) LUT4 i1_3_lut (.A(n1864), .B(r_TX_Count[3]), 
            .C(n14588), .Z(n32[3]));
    defparam i1_3_lut.INIT = "0x8282";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_n (.D(n1735), 
            .SP(n8525), .CK(pll_clk_int), .SR(o_reset_c), .Q(int_RHD2132_SPI_CS_n));
    defparam r_CS_n.REGSET = "SET";
    defparam r_CS_n.SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(r_CS_Inactive_Count[3]), 
            .B(r_CS_Inactive_Count[6]), .Z(n12));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(n15), .B(r_CS_Inactive_Count[7]), 
            .C(n12), .D(r_CS_Inactive_Count[4]), .Z(n18));
    defparam i8_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C+(D)))))", lineinfo="@7(178[36],178[55])" *) LUT4 i11464_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n18), .C(n14), .D(r_CS_Inactive_Count[9]), .Z(n19));
    defparam i11464_4_lut.INIT = "0x0001";
    (* lut_function="(A+!(B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6689_2_lut (.A(n62[10]), 
            .B(n1663[2]), .Z(r_CS_Inactive_Count_9__N_1270[9]));
    defparam i6689_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B))", lineinfo="@7(208[5],208[112])" *) LUT4 i1_2_lut (.A(int_RHD_TX_Ready), 
            .B(n5), .Z(n4));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B (C)+!B !(C))))", lineinfo="@7(208[5],208[112])" *) LUT4 i1_3_lut_adj_20 (.A(int_RHD_TX_Ready), 
            .B(\rhd_state[0] ), .C(\rhd_state[1] ), .Z(n2));
    defparam i1_3_lut_adj_20.INIT = "0x1414";
    (* lut_function="(!(A (B+!(C))+!A (B+!(C+(D)))))" *) LUT4 i1_4_lut (.A(n1663[1]), 
            .B(n1663[2]), .C(n1864), .D(n16269), .Z(n8536));
    defparam i1_4_lut.INIT = "0x3130";
    (* lut_function="(!((B (C)+!B !(C))+!A))" *) LUT4 i1_3_lut_adj_21 (.A(n1864), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .Z(n32[0]));
    defparam i1_3_lut_adj_21.INIT = "0x2828";
    (* lut_function="(!((B)+!A))", lineinfo="@7(208[5],208[112])" *) LUT4 i1_2_lut_adj_22 (.A(int_RHD_TX_Ready), 
            .B(\rhd_state[1] ), .Z(n4_adj_1));
    defparam i1_2_lut_adj_22.INIT = "0x2222";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (D))" *) LUT4 i1_2_lut_4_lut (.A(w_Master_Ready), 
            .B(n14119), .C(n1663[1]), .D(n1663[2]), .Z(n8556));
    defparam i1_2_lut_4_lut.INIT = "0xff20";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i1 (.D(n7466), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(n1663[0]));
    defparam r_SM_CS_FSM_i1.REGSET = "SET";
    defparam r_SM_CS_FSM_i1.SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i4_2_lut (.A(r_CS_Inactive_Count[8]), 
            .B(r_CS_Inactive_Count[2]), .Z(n14));
    defparam i4_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(r_CS_Inactive_Count[5]), 
            .B(r_CS_Inactive_Count[1]), .Z(n15));
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B))" *) LUT4 i10350_2_lut (.A(r_CS_Inactive_Count[9]), 
            .B(r_CS_Inactive_Count[4]), .Z(n16780));
    defparam i10350_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10507_4_lut (.A(r_CS_Inactive_Count[0]), 
            .B(n15), .C(r_CS_Inactive_Count[3]), .D(n14), .Z(n16938));
    defparam i10507_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i10509_4_lut (.A(r_CS_Inactive_Count[7]), 
            .B(n16938), .C(n16780), .D(r_CS_Inactive_Count[6]), .Z(n16940));
    defparam i10509_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A ((D)+!B)))" *) LUT4 i1_4_lut_adj_23 (.A(n1663[2]), 
            .B(n1663[0]), .C(n16940), .D(n16269), .Z(n7466));
    defparam i1_4_lut_adj_23.INIT = "0x0ace";
    (* lut_function="(A (B (C)))", lineinfo="@4(151[9],151[22])" *) LUT4 i1_2_lut_3_lut (.A(n1663[0]), 
            .B(int_RHD_TX_DV), .C(int_RHD2132_SPI_CS_n), .Z(n16271));
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_917__i0 (.D(n32[0]), 
            .SP(n8536), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[0]));
    defparam r_TX_Count_917__i0.REGSET = "RESET";
    defparam r_TX_Count_917__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut_adj_24 (.A(n1663[2]), 
            .B(n9831), .C(n19), .Z(n7462));
    defparam i1_3_lut_adj_24.INIT = "0xcece";
    (* lut_function="(!(A))", lineinfo="@7(208[5],208[19])" *) LUT4 i37_1_lut (.A(int_RHD_TX_DV), 
            .Z(int_RHD_TX_Ready_N_2004));
    defparam i37_1_lut.INIT = "0x5555";
    (* lut_function="(A (B)+!A (B+(C)))", lineinfo="@4(151[9],151[22])" *) LUT4 i1_3_lut_adj_25 (.A(int_RHD_TX_DV), 
            .B(n1663[1]), .C(int_RHD2132_SPI_CS_n), .Z(n1735));
    defparam i1_3_lut_adj_25.INIT = "0xdcdc";
    (* lut_function="(A+(B (C (D))+!B (C)))", lineinfo="@4(151[9],151[22])" *) LUT4 i9248_4_lut (.A(n16271), 
            .B(w_Master_Ready), .C(n1663[1]), .D(n14119), .Z(n15350));
    defparam i9248_4_lut.INIT = "0xfaba";
    (* lut_function="(!(A+!(B+(C))))" *) LUT4 i1_3_lut_adj_26 (.A(int_RHD_TX_DV), 
            .B(n1864), .C(n1663[0]), .Z(int_RHD_TX_Ready));
    defparam i1_3_lut_adj_26.INIT = "0x5454";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i9 (.D(r_CS_Inactive_Count_9__N_1270[9]), 
            .SP(n8556), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[9]));
    defparam r_CS_Inactive_Count_i9.REGSET = "SET";
    defparam r_CS_Inactive_Count_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i8 (.D(r_CS_Inactive_Count_9__N_1270[8]), 
            .SP(n8556), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_CS_Inactive_Count[8]));
    defparam r_CS_Inactive_Count_i8.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i8.SRMODE = "ASYNC";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1461_10 (.A0(GND_net), .B0(r_CS_Inactive_Count[8]), 
            .C0(VCC_net), .D0(n14693), .CI0(n14693), .A1(GND_net), .B1(r_CS_Inactive_Count[9]), 
            .C1(VCC_net), .D1(n20963), .CI1(n20963), .CO0(n20963), .S0(n62[9]), 
            .S1(n62[10]));
    defparam add_1461_10.INIT0 = "0xc33c";
    defparam add_1461_10.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1461_8 (.A0(GND_net), .B0(r_CS_Inactive_Count[6]), 
            .C0(VCC_net), .D0(n14691), .CI0(n14691), .A1(GND_net), .B1(r_CS_Inactive_Count[7]), 
            .C1(VCC_net), .D1(n20960), .CI1(n20960), .CO0(n20960), .CO1(n14693), 
            .S0(n62[7]), .S1(n62[8]));
    defparam add_1461_8.INIT0 = "0xc33c";
    defparam add_1461_8.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1461_6 (.A0(GND_net), .B0(r_CS_Inactive_Count[4]), 
            .C0(VCC_net), .D0(n14689), .CI0(n14689), .A1(GND_net), .B1(r_CS_Inactive_Count[5]), 
            .C1(VCC_net), .D1(n20957), .CI1(n20957), .CO0(n20957), .CO1(n14691), 
            .S0(n62[5]), .S1(n62[6]));
    defparam add_1461_6.INIT0 = "0xc33c";
    defparam add_1461_6.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1461_4 (.A0(GND_net), .B0(r_CS_Inactive_Count[2]), 
            .C0(VCC_net), .D0(n14687), .CI0(n14687), .A1(GND_net), .B1(r_CS_Inactive_Count[3]), 
            .C1(VCC_net), .D1(n20954), .CI1(n20954), .CO0(n20954), .CO1(n14689), 
            .S0(n62[3]), .S1(n62[4]));
    defparam add_1461_4.INIT0 = "0xc33c";
    defparam add_1461_4.INIT1 = "0xc33c";
    (* lineinfo="@7(178[36],178[55])" *) FA2 add_1461_2 (.A0(GND_net), .B0(r_CS_Inactive_Count[0]), 
            .C0(n19), .D0(VCC_net), .A1(GND_net), .B1(r_CS_Inactive_Count[1]), 
            .C1(VCC_net), .D1(n20741), .CI1(n20741), .CO0(n20741), .CO1(n14687), 
            .S0(n62[1]), .S1(n62[2]));
    defparam add_1461_2.INIT0 = "0xc33c";
    defparam add_1461_2.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i7 (.D(r_CS_Inactive_Count_9__N_1270[7]), 
            .SP(n8556), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[7]));
    defparam r_CS_Inactive_Count_i7.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i6 (.D(r_CS_Inactive_Count_9__N_1270[6]), 
            .SP(n8556), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[6]));
    defparam r_CS_Inactive_Count_i6.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i5 (.D(r_CS_Inactive_Count_9__N_1270[5]), 
            .SP(n8556), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[5]));
    defparam r_CS_Inactive_Count_i5.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i4 (.D(r_CS_Inactive_Count_9__N_1270[4]), 
            .SP(n8556), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[4]));
    defparam r_CS_Inactive_Count_i4.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i3 (.D(r_CS_Inactive_Count_9__N_1270[3]), 
            .SP(n8556), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[3]));
    defparam r_CS_Inactive_Count_i3.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i2 (.D(r_CS_Inactive_Count_9__N_1270[2]), 
            .SP(n8556), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[2]));
    defparam r_CS_Inactive_Count_i2.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i1 (.D(r_CS_Inactive_Count_9__N_1270[1]), 
            .SP(n8556), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[1]));
    defparam r_CS_Inactive_Count_i1.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i1.SRMODE = "ASYNC";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i2 (.D(n15350), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(n1663[1]));
    defparam r_SM_CS_FSM_i2.REGSET = "RESET";
    defparam r_SM_CS_FSM_i2.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@7(82[10],82[20])" *) LUT4 i1_2_lut_adj_27 (.A(r_TX_Count[1]), 
            .B(r_TX_Count[0]), .Z(n6));
    defparam i1_2_lut_adj_27.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@7(82[10],82[20])" *) LUT4 i4_4_lut (.A(r_TX_Count[4]), 
            .B(r_TX_Count[2]), .C(r_TX_Count[3]), .D(n6), .Z(n14119));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6545_2_lut (.A(n62[1]), 
            .B(n1663[2]), .Z(r_CS_Inactive_Count_9__N_1270[0]));
    defparam i6545_2_lut.INIT = "0x8888";
    (* lineinfo="@7(154[7],185[16])" *) FD1P3XZ r_SM_CS_FSM_i3 (.D(n7462), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(n1663[2]));
    defparam r_SM_CS_FSM_i3.REGSET = "RESET";
    defparam r_SM_CS_FSM_i3.SRMODE = "ASYNC";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6681_2_lut (.A(n62[2]), 
            .B(n1663[2]), .Z(r_CS_Inactive_Count_9__N_1270[1]));
    defparam i6681_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6682_2_lut (.A(n62[3]), 
            .B(n1663[2]), .Z(r_CS_Inactive_Count_9__N_1270[2]));
    defparam i6682_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6683_2_lut (.A(n62[4]), 
            .B(n1663[2]), .Z(r_CS_Inactive_Count_9__N_1270[3]));
    defparam i6683_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6684_2_lut (.A(n62[5]), 
            .B(n1663[2]), .Z(r_CS_Inactive_Count_9__N_1270[4]));
    defparam i6684_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6685_2_lut (.A(n62[6]), 
            .B(n1663[2]), .Z(r_CS_Inactive_Count_9__N_1270[5]));
    defparam i6685_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6686_2_lut (.A(n62[7]), 
            .B(n1663[2]), .Z(r_CS_Inactive_Count_9__N_1270[6]));
    defparam i6686_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6687_2_lut (.A(n62[8]), 
            .B(n1663[2]), .Z(r_CS_Inactive_Count_9__N_1270[7]));
    defparam i6687_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))", lineinfo="@7(154[7],185[16])" *) LUT4 i6688_2_lut (.A(n62[9]), 
            .B(n1663[2]), .Z(r_CS_Inactive_Count_9__N_1270[8]));
    defparam i6688_2_lut.INIT = "0x8888";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_917__i1 (.D(n32[1]), 
            .SP(n8536), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[1]));
    defparam r_TX_Count_917__i1.REGSET = "RESET";
    defparam r_TX_Count_917__i1.SRMODE = "ASYNC";
    (* lut_function="(A+((C+(D))+!B))", lineinfo="@7(167[31],167[41])" *) LUT4 i8900_2_lut_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(int_RHD_TX_DV), .C(r_TX_Count[0]), .D(r_TX_Count[2]), .Z(n14588));
    defparam i8900_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_917__i2 (.D(n32[2]), 
            .SP(n8536), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[2]));
    defparam r_TX_Count_917__i2.REGSET = "RESET";
    defparam r_TX_Count_917__i2.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_917__i3 (.D(n32[3]), 
            .SP(n8536), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[3]));
    defparam r_TX_Count_917__i3.REGSET = "RESET";
    defparam r_TX_Count_917__i3.SRMODE = "ASYNC";
    (* lineinfo="@7(167[31],167[41])" *) FD1P3XZ r_TX_Count_917__i4 (.D(n32[4]), 
            .SP(n8536), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Count[4]));
    defparam r_TX_Count_917__i4.REGSET = "RESET";
    defparam r_TX_Count_917__i4.SRMODE = "ASYNC";
    (* lut_function="((B)+!A)", lineinfo="@7(167[31],167[41])" *) LUT4 i8885_2_lut_2_lut (.A(int_RHD_TX_DV), 
            .B(r_TX_Count[0]), .Z(n2_adj_2035));
    defparam i8885_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B (C+(D))+!B !(C+(D))))" *) LUT4 i1_4_lut_adj_28 (.A(n1864), 
            .B(r_TX_Count[4]), .C(r_TX_Count[3]), .D(n14588), .Z(n32[4]));
    defparam i1_4_lut_adj_28.INIT = "0x8882";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B !(C+!(D))))", lineinfo="@7(167[31],167[41])" *) LUT4 i1_3_lut_4_lut (.A(r_TX_Count[1]), 
            .B(n2_adj_2035), .C(r_TX_Count[2]), .D(n1864), .Z(n32[2]));
    defparam i1_3_lut_4_lut.INIT = "0xe100";
    (* lineinfo="@7(120[18],120[40])" *) \SPI_Master(clks_per_half_bit=1) SPI_Master_1 (int_RHD2132_SPI_MISO, 
            {o_RHD_RX_Byte_Falling}, pll_clk_int, maxfan_replicated_net_957, 
            w_Master_Ready, o_RHD_RX_DV, int_RHD_TX_Ready_N_2004, int_RHD2132_SPI_MOSI, 
            int_RHD_TX_DV, o_Controller_Mode_c_0, o_Controller_Mode_c_1, 
            n9190, o_reset_c, int_RHD2132_SPI_Clk, \int_RHD_TX_Byte[8] , 
            n1663[1], n14119, n1864, GND_net, VCC_net, n1663[2], 
            n8525, n9831, \int_RHD_TX_Byte[9] , \int_RHD_TX_Byte[10] , 
            \int_RHD_TX_Byte[11] , \int_RHD_TX_Byte[15] , r_TX_Count[1], 
            r_TX_Count[0], n32[1]);
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=21, LSE_RCOL=34, LSE_LLINE=130, LSE_RLINE=130, lineinfo="@7(147[5],186[12])" *) FD1P3XZ r_CS_Inactive_Count_i0 (.D(r_CS_Inactive_Count_9__N_1270[0]), 
            .SP(n8556), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_CS_Inactive_Count[0]));
    defparam r_CS_Inactive_Count_i0.REGSET = "RESET";
    defparam r_CS_Inactive_Count_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module \SPI_Master(clks_per_half_bit=1) 
//

module \SPI_Master(clks_per_half_bit=1) (input int_RHD2132_SPI_MISO, output [15:0]o_RHD_RX_Byte_Falling, 
            input pll_clk_int, input maxfan_replicated_net_957, output w_Master_Ready, 
            output o_RHD_RX_DV, input int_RHD_TX_Ready_N_2004, output int_RHD2132_SPI_MOSI, 
            input int_RHD_TX_DV, input o_Controller_Mode_c_0, input o_Controller_Mode_c_1, 
            output n9190, input o_reset_c, output int_RHD2132_SPI_Clk, 
            input \int_RHD_TX_Byte[8] , input n1666, input n14119, output n1864, 
            input GND_net, input VCC_net, input n1665, output n8525, 
            output n9831, input \int_RHD_TX_Byte[9] , input \int_RHD_TX_Byte[10] , 
            input \int_RHD_TX_Byte[11] , input \int_RHD_TX_Byte[15] , input \r_TX_Count[1] , 
            input \r_TX_Count[0] , output n36);
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    wire n5, n8321, n9226, n11920, n9227, n5_adj_2029, n8332, 
        n9228, n5_adj_2030, n9229, n9230;
    (* lineinfo="@6(51[10],51[24])" *) wire [4:0]r_RX_Bit_Count;
    
    wire n7281, n9231, n6, n8358, n9232, n8355, n9233, n9238, 
        n11979, n9236, n9237, n9189, w_Master_Ready_N_2013, n6_adj_2031, 
        n1903, n15881, o_RHD_RX_DV_N_2001, r_SPI_Clk_Count, n7227, 
        r_Trailing_Edge_N_2020, r_Leading_Edge_N_2019;
    (* lineinfo="@6(52[10],52[24])" *) wire [3:0]r_TX_Bit_Count;
    
    wire n7648, n4;
    wire [3:0]r_TX_Bit_Count_3__N_1834;
    
    wire r_TX_DV, n8352, n9234, n6_adj_2032, n7641, n7639, r_SPI_Clk_N_2018, 
        r_SPI_Clk, n66, n150, n8529, n7635;
    wire [5:0]n37;
    wire [5:0]r_SPI_Clk_Edges_5__N_1817;
    
    wire r_Trailing_Edge, r_Leading_Edge, n9219, n8349, n9235, n9188;
    (* lineinfo="@6(45[10],45[25])" *) wire [5:0]r_SPI_Clk_Edges;
    
    wire n7353, n8943, n19315, n17710;
    (* lineinfo="@6(49[10],49[19])" *) wire [15:0]r_TX_Byte;
    
    wire n10, n8611, n9224, n8619, n14684, n20999, n14682, n20984, 
        n14680, n20981, n20909, n9239, n9225, n19312, n9217, n7637, 
        n9215, n9213, VCC_net_2;
    
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i3871_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[2]), .C(n5), .D(n8321), .Z(n9226));
    defparam i3871_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i3872_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[3]), .C(n11920), .D(n8321), .Z(n9227));
    defparam i3872_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i3873_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[4]), .C(n5_adj_2029), .D(n8332), 
            .Z(n9228));
    defparam i3873_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i3874_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[5]), .C(n5_adj_2030), .D(n8332), 
            .Z(n9229));
    defparam i3874_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i3875_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[6]), .C(n5), .D(n8332), .Z(n9230));
    defparam i3875_4_lut.INIT = "0xccca";
    (* lut_function="(A+(B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i2_3_lut (.A(r_RX_Bit_Count[4]), 
            .B(n7281), .C(r_RX_Bit_Count[3]), .Z(n8332));
    defparam i2_3_lut.INIT = "0xefef";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i3876_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[7]), .C(n11920), .D(n8332), .Z(n9231));
    defparam i3876_4_lut.INIT = "0xccac";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i3877_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[8]), .C(n6), .D(n8358), .Z(n9232));
    defparam i3877_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i3878_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[9]), .C(n6), .D(n8355), .Z(n9233));
    defparam i3878_4_lut.INIT = "0xccca";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i13 (.D(n9237), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[13]));
    defparam o_RX_Byte_Falling_i0_i13.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i13.SRMODE = "ASYNC";
    (* lut_function="(A+(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_218_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2029));
    defparam equal_218_i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i3881_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[12]), .C(n11979), .D(n8358), .Z(n9236));
    defparam i3881_4_lut.INIT = "0xccac";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_c (.D(r_SPI_Clk_N_2018), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk));
    defparam r_SPI_Clk_c.REGSET = "RESET";
    defparam r_SPI_Clk_c.SRMODE = "ASYNC";
    (* lut_function="(!(A))" *) LUT4 i6876_1_lut (.A(n9189), .Z(w_Master_Ready_N_2013));
    defparam i6876_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_219_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6_adj_2031));
    defparam equal_219_i6_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i3_4_lut (.A(r_RX_Bit_Count[0]), 
            .B(n5_adj_2029), .C(n6_adj_2031), .D(n1903), .Z(n15881));
    defparam i3_4_lut.INIT = "0xfeff";
    (* lut_function="(!(A+!((C)+!B)))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_3_lut (.A(w_Master_Ready), 
            .B(n15881), .C(o_RHD_RX_DV), .Z(o_RHD_RX_DV_N_2001));
    defparam i1_3_lut.INIT = "0x5151";
    (* lut_function="(A (B))", lineinfo="@6(71[5],106[12])" *) LUT4 i6550_2_lut (.A(r_SPI_Clk_Count), 
            .B(n7227), .Z(r_Trailing_Edge_N_2020));
    defparam i6550_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))", lineinfo="@6(71[5],106[12])" *) LUT4 i6549_2_lut (.A(r_SPI_Clk_Count), 
            .B(n7227), .Z(r_Leading_Edge_N_2019));
    defparam i6549_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6705_4_lut (.A(r_TX_Bit_Count[3]), 
            .B(n7648), .C(r_TX_Bit_Count[2]), .D(n4), .Z(r_TX_Bit_Count_3__N_1834[3]));
    defparam i6705_4_lut.INIT = "0xeeed";
    (* lut_function="(A+(B))", lineinfo="@6(135[7],145[14])" *) LUT4 i2552_2_lut (.A(r_TX_DV), 
            .B(w_Master_Ready), .Z(n7648));
    defparam i2552_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i3879_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[10]), .C(n6), .D(n8352), .Z(n9234));
    defparam i3879_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+(C+(D)))+!A (B+!(C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i6675_4_lut (.A(r_RX_Bit_Count[4]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[3]), .D(n6_adj_2032), 
            .Z(n7641));
    defparam i6675_4_lut.INIT = "0xeeed";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i6674_3_lut (.A(r_RX_Bit_Count[3]), 
            .B(w_Master_Ready), .C(n6_adj_2032), .Z(n7639));
    defparam i6674_3_lut.INIT = "0xeded";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Count_c (.D(n66), 
            .SP(int_RHD_TX_Ready_N_2004), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Count));
    defparam r_SPI_Clk_Count_c.REGSET = "RESET";
    defparam r_SPI_Clk_Count_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ o_SPI_MOSI (.D(n150), 
            .SP(n8529), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_RHD2132_SPI_MOSI));
    defparam o_SPI_MOSI.REGSET = "RESET";
    defparam o_SPI_MOSI.SRMODE = "ASYNC";
    (* lut_function="(A+(B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut (.A(n7281), 
            .B(r_RX_Bit_Count[1]), .C(r_RX_Bit_Count[2]), .Z(n8352));
    defparam i1_2_lut_3_lut.INIT = "0xefef";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i12 (.D(n9236), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[12]));
    defparam o_RX_Byte_Falling_i0_i12.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i12.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B+!(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i6672_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(w_Master_Ready), .C(r_RX_Bit_Count[0]), .Z(n7635));
    defparam i6672_3_lut.INIT = "0xeded";
    (* lut_function="(A+(B))", lineinfo="@6(84[7],105[14])" *) LUT4 i6700_2_lut (.A(n37[5]), 
            .B(int_RHD_TX_DV), .Z(r_SPI_Clk_Edges_5__N_1817[5]));
    defparam i6700_2_lut.INIT = "0xeeee";
    (* lut_function="(A+((C)+!B))", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_8 (.A(n7281), 
            .B(r_RX_Bit_Count[1]), .C(r_RX_Bit_Count[2]), .Z(n8355));
    defparam i1_2_lut_3_lut_adj_8.INIT = "0xfbfb";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6555_4_lut (.A(r_TX_Bit_Count[0]), 
            .B(w_Master_Ready), .C(r_TX_DV), .D(r_Trailing_Edge), .Z(r_TX_Bit_Count_3__N_1834[0]));
    defparam i6555_4_lut.INIT = "0xcdce";
    (* lut_function="(A+(B))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .Z(n1903));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6703_2_lut_2_lut (.A(n37[4]), 
            .B(int_RHD_TX_DV), .Z(n9219));
    defparam i6703_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i6501_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n11920));
    defparam i6501_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_211_i6_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n6));
    defparam equal_211_i6_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i3880_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[11]), .C(n6), .D(n8349), .Z(n9235));
    defparam i3880_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_9 (.A(o_RHD_RX_DV), 
            .B(o_Controller_Mode_c_0), .C(o_Controller_Mode_c_1), .Z(n9190));
    defparam i1_2_lut_3_lut_adj_9.INIT = "0xa8a8";
    (* lut_function="(A+!(B (C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_10 (.A(n7281), 
            .B(r_RX_Bit_Count[1]), .C(r_RX_Bit_Count[2]), .Z(n8349));
    defparam i1_2_lut_3_lut_adj_10.INIT = "0xbfbf";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i0 (.D(n9188), 
            .SP(n9189), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[0]));
    defparam r_SPI_Clk_Edges_i0.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i11 (.D(n9235), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[11]));
    defparam o_RX_Byte_Falling_i0_i11.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i11.SRMODE = "ASYNC";
    (* lut_function="(A (C+!(D))+!A (B (C+!(D))+!B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i6520_3_lut_4_lut (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .D(r_RX_Bit_Count[0]), 
            .Z(n7353));
    defparam i6520_3_lut_4_lut.INIT = "0xf1fe";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_DV_c (.D(int_RHD_TX_DV), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_TX_DV));
    defparam r_TX_DV_c.REGSET = "RESET";
    defparam r_TX_DV_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i0 (.D(n7353), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_RX_Bit_Count[0]));
    defparam r_RX_Bit_Count_i0_i0.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i0 (.D(r_TX_Bit_Count_3__N_1834[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[0]));
    defparam r_TX_Bit_Count_i0.REGSET = "SET";
    defparam r_TX_Bit_Count_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(184[5],188[12])" *) FD1P3XZ o_SPI_Clk (.D(r_SPI_Clk), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_RHD2132_SPI_Clk));
    defparam o_SPI_Clk.REGSET = "RESET";
    defparam o_SPI_Clk.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i10 (.D(n9234), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[10]));
    defparam o_RX_Byte_Falling_i0_i10.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i10.SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i1101_2_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_Bit_Count[0]), .Z(n4));
    defparam i1101_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i1_3_lut_adj_11 (.A(r_Trailing_Edge), 
            .B(w_Master_Ready), .C(r_TX_DV), .Z(n8529));
    defparam i1_3_lut_adj_11.INIT = "0x3232";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3658_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(n4), .D(r_TX_Bit_Count[3]), .Z(n8943));
    defparam i3658_4_lut.INIT = "0xeccc";
    (* lut_function="(!((B)+!A))", lineinfo="@6(135[7],145[14])" *) LUT4 i11130_2_lut (.A(n19315), 
            .B(r_TX_Bit_Count[2]), .Z(n17710));
    defparam i11130_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))", lineinfo="@6(135[7],145[14])" *) LUT4 i55_4_lut (.A(n17710), 
            .B(r_TX_Byte[15]), .C(n8943), .D(r_TX_Bit_Count[3]), .Z(n150));
    defparam i55_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Leading_Edge_c (.D(r_Leading_Edge_N_2019), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_Leading_Edge));
    defparam r_Leading_Edge_c.REGSET = "RESET";
    defparam r_Leading_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_Trailing_Edge_c (.D(r_Trailing_Edge_N_2020), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_Trailing_Edge));
    defparam r_Trailing_Edge_c.REGSET = "RESET";
    defparam r_Trailing_Edge_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_DV (.D(o_RHD_RX_DV_N_2001), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_DV));
    defparam o_RX_DV.REGSET = "RESET";
    defparam o_RX_DV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ o_TX_Ready (.D(w_Master_Ready_N_2013), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(o_reset_c), .Q(w_Master_Ready));
    defparam o_TX_Ready.REGSET = "RESET";
    defparam o_TX_Ready.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i1 (.D(\int_RHD_TX_Byte[8] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[8]));
    defparam r_TX_Byte__i1.REGSET = "RESET";
    defparam r_TX_Byte__i1.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(r_SPI_Clk_Edges[2]), 
            .B(r_SPI_Clk_Edges[5]), .C(r_SPI_Clk_Edges[0]), .D(r_SPI_Clk_Edges[1]), 
            .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_12 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n8611));
    defparam i1_2_lut_3_lut_adj_12.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i9 (.D(n9233), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[9]));
    defparam o_RX_Byte_Falling_i0_i9.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i9.SRMODE = "ASYNC";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i2573_2_lut (.A(r_SPI_Clk), 
            .B(n7227), .Z(r_SPI_Clk_N_2018));
    defparam i2573_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i3869_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[0]), .C(n5_adj_2029), .D(n8321), 
            .Z(n9224));
    defparam i3869_4_lut.INIT = "0xccca";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6676_3_lut_4_lut (.A(r_TX_Bit_Count[1]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(r_TX_Bit_Count[0]), .Z(r_TX_Bit_Count_3__N_1834[1]));
    defparam i6676_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_13 (.A(r_Trailing_Edge), 
            .B(r_TX_DV), .C(w_Master_Ready), .Z(n8619));
    defparam i1_2_lut_3_lut_adj_13.INIT = "0xfefe";
    (* lut_function="(A (B (C)))", lineinfo="@6(71[5],106[12])" *) LUT4 i2_3_lut_adj_14 (.A(n1666), 
            .B(n14119), .C(w_Master_Ready), .Z(n1864));
    defparam i2_3_lut_adj_14.INIT = "0x8080";
    (* lut_function="(A (B+(C+(D)))+!A (B+(C+!(D))))", lineinfo="@6(135[7],145[14])" *) LUT4 i6680_3_lut_4_lut (.A(r_TX_Bit_Count[2]), 
            .B(r_TX_DV), .C(w_Master_Ready), .D(n4), .Z(r_TX_Bit_Count_3__N_1834[2]));
    defparam i6680_3_lut_4_lut.INIT = "0xfefd";
    (* lut_function="((B)+!A)", lineinfo="@6(164[24],164[62])" *) LUT4 equal_217_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5_adj_2030));
    defparam equal_217_i5_2_lut.INIT = "0xdddd";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i3882_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[13]), .C(n11979), .D(n8355), .Z(n9237));
    defparam i3882_4_lut.INIT = "0xccac";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_15 (.A(n7281), 
            .B(r_RX_Bit_Count[1]), .C(r_RX_Bit_Count[2]), .Z(n8358));
    defparam i1_2_lut_3_lut_adj_15.INIT = "0xfefe";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_7 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[5]), .C0(VCC_net), .D0(n14684), .CI0(n14684), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n20999), .CI1(n20999), 
            .CO0(n20999), .S0(n37[5]));
    defparam sub_132_add_2_add_5_7.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_7.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_5 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[3]), .C0(VCC_net), .D0(n14682), .CI0(n14682), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[4]), .C1(VCC_net), .D1(n20984), 
            .CI1(n20984), .CO0(n20984), .CO1(n14684), .S0(n37[3]), .S1(n37[4]));
    defparam sub_132_add_2_add_5_5.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_5.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_3 (.A0(GND_net), 
            .B0(r_SPI_Clk_Edges[1]), .C0(VCC_net), .D0(n14680), .CI0(n14680), 
            .A1(GND_net), .B1(r_SPI_Clk_Edges[2]), .C1(VCC_net), .D1(n20981), 
            .CI1(n20981), .CO0(n20981), .CO1(n14682), .S0(n37[1]), .S1(n37[2]));
    defparam sub_132_add_2_add_5_3.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_3.INIT1 = "0xc33c";
    (* lineinfo="@6(91[30],91[45])" *) FA2 sub_132_add_2_add_5_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(r_SPI_Clk_Edges[0]), 
            .C1(VCC_net), .D1(n20909), .CI1(n20909), .CO0(n20909), .CO1(n14680), 
            .S1(n37[0]));
    defparam sub_132_add_2_add_5_1.INIT0 = "0xc33c";
    defparam sub_132_add_2_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i8 (.D(n9232), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[8]));
    defparam o_RX_Byte_Falling_i0_i8.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i8.SRMODE = "ASYNC";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i3884_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[15]), .C(n11979), .D(n8349), .Z(n9239));
    defparam i3884_4_lut.INIT = "0xccac";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i7 (.D(n9231), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[7]));
    defparam o_RX_Byte_Falling_i0_i7.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i6 (.D(n9230), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[6]));
    defparam o_RX_Byte_Falling_i0_i6.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i5 (.D(n9229), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[5]));
    defparam o_RX_Byte_Falling_i0_i5.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i4 (.D(n9228), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[4]));
    defparam o_RX_Byte_Falling_i0_i4.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i3 (.D(n9227), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[3]));
    defparam o_RX_Byte_Falling_i0_i3.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i2 (.D(n9226), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[2]));
    defparam o_RX_Byte_Falling_i0_i2.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i1 (.D(n9225), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[1]));
    defparam o_RX_Byte_Falling_i0_i1.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i0 (.D(n9224), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[0]));
    defparam o_RX_Byte_Falling_i0_i0.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i0.SRMODE = "ASYNC";
    (* lut_function="(A+!(B))", lineinfo="@6(164[24],164[62])" *) LUT4 equal_216_i5_2_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[2]), .Z(n5));
    defparam equal_216_i5_2_lut.INIT = "0xbbbb";
    (* lut_function="((B+(C))+!A)", lineinfo="@6(71[5],106[12])" *) LUT4 i2_3_lut_adj_16 (.A(r_Trailing_Edge), 
            .B(r_Leading_Edge), .C(w_Master_Ready), .Z(n7281));
    defparam i2_3_lut_adj_16.INIT = "0xfdfd";
    (* lut_function="(A (B))" *) LUT4 i6560_2_lut (.A(r_RX_Bit_Count[3]), 
            .B(r_RX_Bit_Count[4]), .Z(n11979));
    defparam i6560_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i3883_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[14]), .C(n11979), .D(n8352), .Z(n9238));
    defparam i3883_4_lut.INIT = "0xccac";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \r_TX_Bit_Count[0]_bdd_4_lut  (.A(r_TX_Bit_Count[0]), 
            .B(r_TX_Byte[10]), .C(r_TX_Byte[11]), .D(r_TX_Bit_Count[1]), 
            .Z(n19312));
    defparam \r_TX_Bit_Count[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n19312_bdd_4_lut (.A(n19312), 
            .B(r_TX_Byte[9]), .C(r_TX_Byte[8]), .D(r_TX_Bit_Count[1]), 
            .Z(n19315));
    defparam n19312_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i4 (.D(n9219), 
            .SP(n9189), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[4]));
    defparam r_SPI_Clk_Edges_i4.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i4.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))", lineinfo="@6(153[3],176[10])" *) LUT4 i3870_4_lut (.A(int_RHD2132_SPI_MISO), 
            .B(o_RHD_RX_Byte_Falling[1]), .C(n5_adj_2030), .D(n8321), 
            .Z(n9225));
    defparam i3870_4_lut.INIT = "0xccca";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6702_2_lut_2_lut (.A(n37[3]), 
            .B(int_RHD_TX_DV), .Z(n9217));
    defparam i6702_2_lut_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i5 (.D(r_SPI_Clk_Edges_5__N_1817[5]), 
            .SP(n9189), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[5]));
    defparam r_SPI_Clk_Edges_i5.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i5.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C+(D))+!B (D))+!A (C+(D))))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_3_lut_4_lut (.A(w_Master_Ready), 
            .B(n14119), .C(n1666), .D(n1665), .Z(n8525));
    defparam i1_3_lut_4_lut.INIT = "0x002f";
    (* lut_function="(!((B+!(C))+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_2_lut_3_lut_adj_17 (.A(w_Master_Ready), 
            .B(n14119), .C(n1666), .Z(n9831));
    defparam i1_2_lut_3_lut_adj_17.INIT = "0x2020";
    (* lut_function="(!(A (D)+!A (B (D)+!B (C (D)+!C !(D)))))" *) LUT4 i1314_2_lut_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n10), .C(r_SPI_Clk_Edges[4]), .D(r_SPI_Clk_Count), .Z(n66));
    defparam i1314_2_lut_4_lut.INIT = "0x01fe";
    (* lut_function="(!(A (D)+!A (B (D)+!B ((D)+!C))))" *) LUT4 i2133_2_lut_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n10), .C(r_SPI_Clk_Edges[4]), .D(int_RHD_TX_DV), .Z(n7227));
    defparam i2133_2_lut_4_lut.INIT = "0x00fe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_4_lut (.A(r_SPI_Clk_Edges[3]), 
            .B(n10), .C(r_SPI_Clk_Edges[4]), .D(int_RHD_TX_DV), .Z(n9189));
    defparam i1_2_lut_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i1 (.D(n7635), 
            .SP(n8611), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_RX_Bit_Count[1]));
    defparam r_RX_Bit_Count_i0_i1.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i2 (.D(n7637), 
            .SP(n8611), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_RX_Bit_Count[2]));
    defparam r_RX_Bit_Count_i0_i2.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i3 (.D(n7639), 
            .SP(n8611), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_RX_Bit_Count[3]));
    defparam r_RX_Bit_Count_i0_i3.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ r_RX_Bit_Count_i0_i4 (.D(n7641), 
            .SP(n8611), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_RX_Bit_Count[4]));
    defparam r_RX_Bit_Count_i0_i4.REGSET = "SET";
    defparam r_RX_Bit_Count_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i1 (.D(r_TX_Bit_Count_3__N_1834[1]), 
            .SP(n8619), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[1]));
    defparam r_TX_Bit_Count_i1.REGSET = "SET";
    defparam r_TX_Bit_Count_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i2 (.D(r_TX_Bit_Count_3__N_1834[2]), 
            .SP(n8619), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[2]));
    defparam r_TX_Bit_Count_i2.REGSET = "SET";
    defparam r_TX_Bit_Count_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(130[5],146[12])" *) FD1P3XZ r_TX_Bit_Count_i3 (.D(r_TX_Bit_Count_3__N_1834[3]), 
            .SP(n8619), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Bit_Count[3]));
    defparam r_TX_Bit_Count_i3.REGSET = "SET";
    defparam r_TX_Bit_Count_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i3 (.D(n9217), 
            .SP(n9189), .CK(pll_clk_int), .SR(o_reset_c), .Q(r_SPI_Clk_Edges[3]));
    defparam r_SPI_Clk_Edges_i3.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i2 (.D(n9215), 
            .SP(n9189), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[2]));
    defparam r_SPI_Clk_Edges_i2.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(71[5],106[12])" *) FD1P3XZ r_SPI_Clk_Edges_i1 (.D(n9213), 
            .SP(n9189), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_SPI_Clk_Edges[1]));
    defparam r_SPI_Clk_Edges_i1.REGSET = "RESET";
    defparam r_SPI_Clk_Edges_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i2 (.D(\int_RHD_TX_Byte[9] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[9]));
    defparam r_TX_Byte__i2.REGSET = "RESET";
    defparam r_TX_Byte__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i3 (.D(\int_RHD_TX_Byte[10] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[10]));
    defparam r_TX_Byte__i3.REGSET = "RESET";
    defparam r_TX_Byte__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i4 (.D(\int_RHD_TX_Byte[11] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[11]));
    defparam r_TX_Byte__i4.REGSET = "RESET";
    defparam r_TX_Byte__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(114[5],122[12])" *) FD1P3XZ r_TX_Byte__i6 (.D(\int_RHD_TX_Byte[15] ), 
            .SP(int_RHD_TX_DV), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(r_TX_Byte[15]));
    defparam r_TX_Byte__i6.REGSET = "RESET";
    defparam r_TX_Byte__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i15 (.D(n9239), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[15]));
    defparam o_RX_Byte_Falling_i0_i15.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i15.SRMODE = "ASYNC";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C+!(D))))" *) LUT4 i6673_3_lut_4_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(w_Master_Ready), .D(r_RX_Bit_Count[2]), 
            .Z(n7637));
    defparam i6673_3_lut_4_lut.INIT = "0xfef1";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1146_2_lut_3_lut (.A(r_RX_Bit_Count[1]), 
            .B(r_RX_Bit_Count[0]), .C(r_RX_Bit_Count[2]), .Z(n6_adj_2032));
    defparam i1146_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6551_2_lut_2_lut (.A(n37[0]), 
            .B(int_RHD_TX_DV), .Z(n9188));
    defparam i6551_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6701_2_lut_2_lut (.A(n37[2]), 
            .B(int_RHD_TX_DV), .Z(n9215));
    defparam i6701_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@6(71[5],106[12])" *) LUT4 i6699_2_lut_2_lut (.A(n37[1]), 
            .B(int_RHD_TX_DV), .Z(n9213));
    defparam i6699_2_lut_2_lut.INIT = "0x2222";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))", lineinfo="@6(71[5],106[12])" *) LUT4 i1_3_lut_4_lut_adj_18 (.A(n1864), 
            .B(\r_TX_Count[1] ), .C(int_RHD_TX_DV), .D(\r_TX_Count[0] ), 
            .Z(n36));
    defparam i1_3_lut_4_lut_adj_18.INIT = "0x8828";
    (* lut_function="(A+(B+(C)))", lineinfo="@6(153[3],176[10])" *) LUT4 i1_2_lut_3_lut_adj_19 (.A(n7281), 
            .B(r_RX_Bit_Count[3]), .C(r_RX_Bit_Count[4]), .Z(n8321));
    defparam i1_2_lut_3_lut_adj_19.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=81, LSE_LCOL=18, LSE_RCOL=40, LSE_LLINE=120, LSE_RLINE=120, lineinfo="@6(153[3],176[10])" *) FD1P3XZ o_RX_Byte_Falling_i0_i14 (.D(n9238), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(o_RHD_RX_Byte_Falling[14]));
    defparam o_RX_Byte_Falling_i0_i14.REGSET = "RESET";
    defparam o_RX_Byte_Falling_i0_i14.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_2));
    
endmodule

//
// Verilog Description of module FIFO_MEM
//

module FIFO_MEM (input o_FIFO_WE, input int_FIFO_RE, input GND_net, input pll_clk_int, 
            input maxfan_replicated_net_957, output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, 
            input VCC_net, input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , 
            input \o_FIFO_Data[2] , input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , 
            input \o_FIFO_Data[5] , input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , 
            input \o_FIFO_Data[8] , input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , 
            input \o_FIFO_Data[11] , input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , 
            input \o_FIFO_Data[14] , input \o_FIFO_Data[15] , output \int_FIFO_Q[1] , 
            output \int_FIFO_Q[2] , output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , 
            output \int_FIFO_Q[5] , output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , 
            output \int_FIFO_Q[8] , output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , 
            output \int_FIFO_Q[11] , output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , 
            output \int_FIFO_Q[14] , output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(50[41],64[45])" *) \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") lscc_fifo_inst (o_FIFO_WE, 
            int_FIFO_RE, GND_net, pll_clk_int, maxfan_replicated_net_957, 
            \int_FIFO_Q[0] , {int_FIFO_COUNT}, VCC_net, \o_FIFO_Data[0] , 
            \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , \o_FIFO_Data[4] , 
            \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , \o_FIFO_Data[8] , 
            \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , \o_FIFO_Data[12] , 
            \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , \int_FIFO_Q[1] , 
            \int_FIFO_Q[2] , \int_FIFO_Q[3] , \int_FIFO_Q[4] , \int_FIFO_Q[5] , 
            \int_FIFO_Q[6] , \int_FIFO_Q[7] , \int_FIFO_Q[8] , \int_FIFO_Q[9] , 
            \int_FIFO_Q[10] , \int_FIFO_Q[11] , \int_FIFO_Q[12] , \int_FIFO_Q[13] , 
            \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_WE, 
            input int_FIFO_RE, input GND_net, input pll_clk_int, input maxfan_replicated_net_957, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, input VCC_net, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(181[60],204[41])" *) \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") fifo0 (o_FIFO_WE, 
            int_FIFO_RE, GND_net, pll_clk_int, maxfan_replicated_net_957, 
            \int_FIFO_Q[0] , {int_FIFO_COUNT}, VCC_net, \o_FIFO_Data[0] , 
            \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , \o_FIFO_Data[4] , 
            \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , \o_FIFO_Data[8] , 
            \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , \o_FIFO_Data[12] , 
            \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , \int_FIFO_Q[1] , 
            \int_FIFO_Q[2] , \int_FIFO_Q[3] , \int_FIFO_Q[4] , \int_FIFO_Q[5] , 
            \int_FIFO_Q[6] , \int_FIFO_Q[7] , \int_FIFO_Q[8] , \int_FIFO_Q[9] , 
            \int_FIFO_Q[10] , \int_FIFO_Q[11] , \int_FIFO_Q[12] , \int_FIFO_Q[13] , 
            \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_fifo_main(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_WE, 
            input int_FIFO_RE, input GND_net, input pll_clk_int, input maxfan_replicated_net_957, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, input VCC_net, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    
    (* lineinfo="@1(332[38],346[49])" *) \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") \_FABRIC.u_fifo  (o_FIFO_WE, 
            int_FIFO_RE, GND_net, pll_clk_int, maxfan_replicated_net_957, 
            \int_FIFO_Q[0] , {int_FIFO_COUNT}, VCC_net, \o_FIFO_Data[0] , 
            \o_FIFO_Data[1] , \o_FIFO_Data[2] , \o_FIFO_Data[3] , \o_FIFO_Data[4] , 
            \o_FIFO_Data[5] , \o_FIFO_Data[6] , \o_FIFO_Data[7] , \o_FIFO_Data[8] , 
            \o_FIFO_Data[9] , \o_FIFO_Data[10] , \o_FIFO_Data[11] , \o_FIFO_Data[12] , 
            \o_FIFO_Data[13] , \o_FIFO_Data[14] , \o_FIFO_Data[15] , \int_FIFO_Q[1] , 
            \int_FIFO_Q[2] , \int_FIFO_Q[3] , \int_FIFO_Q[4] , \int_FIFO_Q[5] , 
            \int_FIFO_Q[6] , \int_FIFO_Q[7] , \int_FIFO_Q[8] , \int_FIFO_Q[9] , 
            \int_FIFO_Q[10] , \int_FIFO_Q[11] , \int_FIFO_Q[12] , \int_FIFO_Q[13] , 
            \int_FIFO_Q[14] , \int_FIFO_Q[15] );
    
endmodule

//
// Verilog Description of module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") 
//

module \FIFO_MEM_ipgen_lscc_soft_fifo(ADDRESS_DEPTH=128,ADDRESS_WIDTH=7,DATA_WIDTH=32,ALMOST_FULL_ASSERT_LVL=127,ALMOST_FULL_DEASSERT_LVL=126,ALMOST_EMPTY_DEASSERT_LVL=2,ENABLE_DATA_COUNT="TRUE",FAMILY="iCE40UP") (input o_FIFO_WE, 
            input int_FIFO_RE, input GND_net, input pll_clk_int, input maxfan_replicated_net_957, 
            output \int_FIFO_Q[0] , output [7:0]int_FIFO_COUNT, input VCC_net, 
            input \o_FIFO_Data[0] , input \o_FIFO_Data[1] , input \o_FIFO_Data[2] , 
            input \o_FIFO_Data[3] , input \o_FIFO_Data[4] , input \o_FIFO_Data[5] , 
            input \o_FIFO_Data[6] , input \o_FIFO_Data[7] , input \o_FIFO_Data[8] , 
            input \o_FIFO_Data[9] , input \o_FIFO_Data[10] , input \o_FIFO_Data[11] , 
            input \o_FIFO_Data[12] , input \o_FIFO_Data[13] , input \o_FIFO_Data[14] , 
            input \o_FIFO_Data[15] , output \int_FIFO_Q[1] , output \int_FIFO_Q[2] , 
            output \int_FIFO_Q[3] , output \int_FIFO_Q[4] , output \int_FIFO_Q[5] , 
            output \int_FIFO_Q[6] , output \int_FIFO_Q[7] , output \int_FIFO_Q[8] , 
            output \int_FIFO_Q[9] , output \int_FIFO_Q[10] , output \int_FIFO_Q[11] , 
            output \int_FIFO_Q[12] , output \int_FIFO_Q[13] , output \int_FIFO_Q[14] , 
            output \int_FIFO_Q[15] );
    
    (* is_clock=1, lineinfo="@8(155[9],155[20])" *) wire pll_clk_int;
    (* lineinfo="@1(2639[48],2639[57])" *) wire [7:0]wr_addr_r;
    (* lineinfo="@1(2640[48],2640[60])" *) wire [7:0]wr_addr_p1_r;
    
    wire full_r;
    (* lineinfo="@1(2652[28],2652[41])" *) wire [7:0]wr_addr_nxt_w;
    (* lineinfo="@1(2645[48],2645[57])" *) wire [7:0]rd_addr_r;
    (* lineinfo="@1(2646[48],2646[60])" *) wire [7:0]rd_addr_p1_r;
    
    wire empty_r;
    (* lineinfo="@1(2655[28],2655[41])" *) wire [7:0]rd_addr_nxt_w;
    
    wire n14711, n21020;
    wire [7:0]\MISC.diff_w_7__N_1854 ;
    
    wire n7058, n7056;
    (* lineinfo="@1(2792[36],2792[42])" *) wire [7:0]\MISC.diff_w ;
    
    wire empty_mem_r, rd_fifo_en_w, full_mem_r, wr_fifo_en_w;
    (* lineinfo="@1(2785[56],2785[70])" *) wire [7:0]\MISC.rd_flag_addr_r ;
    (* lineinfo="@1(2786[56],2786[73])" *) wire [7:0]\MISC.rd_flag_addr_p1_r ;
    
    wire n4844, n7068;
    (* lineinfo="@1(2783[56],2783[70])" *) wire [7:0]\MISC.wr_flag_addr_r ;
    (* lineinfo="@1(2784[56],2784[73])" *) wire [7:0]\MISC.wr_flag_addr_p1_r ;
    
    wire n7478, n7053, n7064, n7066, n7060, n7062;
    (* lineinfo="@1(2647[48],2647[63])" *) wire [7:0]rd_addr_p1cmp_r;
    
    wire n16806, n16922, n16798, wr_addr_nxt_w_0__N_1845, n16928, 
        n16800, rd_addr_nxt_w_0__N_1853, n16262, n15872, empty_nxt_w;
    (* lineinfo="@1(2642[54],2642[66])" *) wire [6:0]wr_cmpaddr_r;
    (* lineinfo="@1(2648[54],2648[66])" *) wire [6:0]rd_cmpaddr_r;
    
    wire n5, n10, n8, n12;
    (* lineinfo="@1(2644[54],2644[69])" *) wire [6:0]wr_cmpaddr_p1_r;
    
    wire n16804, n16810, n16904, n16808, n15845;
    (* lineinfo="@1(2641[48],2641[63])" *) wire [7:0]wr_addr_p1cmp_r;
    
    wire n17, full_nxt_w;
    (* lineinfo="@1(2653[28],2653[44])" *) wire [7:0]wr_addr_nxt_p1_w;
    (* lineinfo="@1(2643[54],2643[61])" *) wire [6:0]waddr_r;
    (* lineinfo="@1(2656[28],2656[44])" *) wire [7:0]rd_addr_nxt_p1_w;
    (* lineinfo="@1(2649[54],2649[61])" *) wire [6:0]raddr_r;
    
    wire \mem_EBR.data_raw_r[0] , \MISC.full_flag_r , \MISC.empty_flag_r , 
        n14709, n21017, n14707, n21014, n20933, \mem_EBR.data_raw_r[1] , 
        \mem_EBR.data_raw_r[2] , \mem_EBR.data_raw_r[3] , \mem_EBR.data_raw_r[4] , 
        \mem_EBR.data_raw_r[5] , \mem_EBR.data_raw_r[6] , \mem_EBR.data_raw_r[7] , 
        \mem_EBR.data_raw_r[8] , \mem_EBR.data_raw_r[9] , \mem_EBR.data_raw_r[10] , 
        \mem_EBR.data_raw_r[11] , \mem_EBR.data_raw_r[12] , \mem_EBR.data_raw_r[13] , 
        \mem_EBR.data_raw_r[14] , \mem_EBR.data_raw_r[15] , n14677, n21011, 
        n14675, n21008, n14673, n21005, n14671, n21002, n20930, 
        n14658, n20927, n14656, n20924, n14654, n20921, n14652, 
        n20918, n20915, VCC_net_2, GND_net_2;
    
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_6__I_0_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[6]));
    defparam wr_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_5__I_0_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[5]));
    defparam wr_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_4__I_0_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[4]));
    defparam wr_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_3__I_0_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[3]));
    defparam wr_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_2__I_0_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[2]));
    defparam wr_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_1__I_0_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[1]));
    defparam wr_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_0__I_0_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[0]));
    defparam rd_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_8  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1854 [6]), .C0(n7058), .D0(n14711), 
            .CI0(n14711), .A1(GND_net), .B1(\MISC.diff_w_7__N_1854 [7]), 
            .C1(n7056), .D1(n21020), .CI1(n21020), .CO0(n21020), .S0(\MISC.diff_w [6]), 
            .S1(\MISC.diff_w [7]));
    defparam \MISC.diff_w_7__I_0_8 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_8 .INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_0__I_0_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[0]));
    defparam wr_addr_r_0__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3008[25],3008[51])" *) LUT4 int_FIFO_RE_I_6_2_lut (.A(int_FIFO_RE), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));
    defparam int_FIFO_RE_I_6_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))", lineinfo="@1(3007[25],3007[50])" *) LUT4 o_FIFO_WE_I_0_2_lut (.A(o_FIFO_WE), 
            .B(full_mem_r), .Z(wr_fifo_en_w));
    defparam o_FIFO_WE_I_0_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_901_i2_3_lut (.A(\MISC.rd_flag_addr_r [1]), 
            .B(\MISC.rd_flag_addr_p1_r [1]), .C(n4844), .Z(n7068));
    defparam mux_901_i2_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2557_3_lut (.A(\MISC.wr_flag_addr_r [1]), 
            .B(\MISC.wr_flag_addr_p1_r [1]), .C(n7478), .Z(\MISC.diff_w_7__N_1854 [1]));
    defparam i2557_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_901_i1_3_lut (.A(\MISC.rd_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(n4844), .Z(n7053));
    defparam mux_901_i1_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2383_3_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.wr_flag_addr_p1_r [0]), .C(n7478), .Z(\MISC.diff_w_7__N_1854 [0]));
    defparam i2383_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_901_i4_3_lut (.A(\MISC.rd_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n4844), .Z(n7064));
    defparam mux_901_i4_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2561_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.wr_flag_addr_p1_r [3]), .C(n7478), .Z(\MISC.diff_w_7__N_1854 [3]));
    defparam i2561_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_901_i3_3_lut (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n4844), .Z(n7066));
    defparam mux_901_i3_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2559_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_p1_r [2]), .C(n7478), .Z(\MISC.diff_w_7__N_1854 [2]));
    defparam i2559_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_901_i6_3_lut (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n4844), .Z(n7060));
    defparam mux_901_i6_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2565_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_p1_r [5]), .C(n7478), .Z(\MISC.diff_w_7__N_1854 [5]));
    defparam i2565_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_901_i5_3_lut (.A(\MISC.rd_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n4844), .Z(n7062));
    defparam mux_901_i5_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2563_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.wr_flag_addr_p1_r [4]), .C(n7478), .Z(\MISC.diff_w_7__N_1854 [4]));
    defparam i2563_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10375_4_lut (.A(rd_addr_p1cmp_r[4]), 
            .B(rd_addr_p1cmp_r[5]), .C(wr_addr_r[4]), .D(wr_addr_r[5]), 
            .Z(n16806));
    defparam i10375_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+!(C))+!A (B+(C)))" *) LUT4 i10491_3_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(n16806), .C(wr_addr_r[0]), .Z(n16922));
    defparam i10491_3_lut.INIT = "0xdede";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10367_4_lut (.A(rd_addr_p1cmp_r[7]), 
            .B(rd_addr_p1cmp_r[3]), .C(wr_addr_r[7]), .D(wr_addr_r[3]), 
            .Z(n16798));
    defparam i10367_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i10497_4_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(n16922), .C(wr_addr_nxt_w_0__N_1845), .D(wr_addr_r[6]), 
            .Z(n16928));
    defparam i10497_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10369_4_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[1]), .D(wr_addr_r[2]), 
            .Z(n16800));
    defparam i10369_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_4_lut (.A(rd_addr_nxt_w_0__N_1853), 
            .B(n16800), .C(n16928), .D(n16798), .Z(n16262));
    defparam i1_4_lut.INIT = "0x0002";
    (* lut_function="(A+!((C+(D))+!B))", lineinfo="@1(2659[24],2659[174])" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n16262), 
            .B(empty_r), .C(o_FIFO_WE), .D(n15872), .Z(empty_nxt_w));
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xaaae";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@1(2658[186],2658[216])" *) LUT4 not_equal_21_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));
    defparam not_equal_21_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i3_4_lut (.A(wr_cmpaddr_r[5]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[3]), 
            .Z(n10));
    defparam i3_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i1_4_lut_adj_7 (.A(wr_cmpaddr_r[6]), 
            .B(wr_cmpaddr_r[1]), .C(rd_cmpaddr_r[6]), .D(rd_cmpaddr_r[1]), 
            .Z(n8));
    defparam i1_4_lut_adj_7.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i5_4_lut (.A(wr_cmpaddr_r[0]), 
            .B(n10), .C(n5), .D(rd_cmpaddr_r[0]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfdfe";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))", lineinfo="@1(2658[186],2658[216])" *) LUT4 i6_4_lut (.A(wr_cmpaddr_r[2]), 
            .B(n12), .C(n8), .D(rd_cmpaddr_r[2]), .Z(n15872));
    defparam i6_4_lut.INIT = "0xfdfe";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2655[45],2655[67])" *) LUT4 i9_2_lut (.A(int_FIFO_RE), 
            .B(empty_r), .Z(rd_addr_nxt_w_0__N_1853));
    defparam i9_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10373_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[2]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[2]), 
            .Z(n16804));
    defparam i10373_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10379_4_lut (.A(wr_cmpaddr_p1_r[5]), 
            .B(wr_cmpaddr_p1_r[1]), .C(rd_cmpaddr_r[5]), .D(rd_cmpaddr_r[1]), 
            .Z(n16810));
    defparam i10379_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+!(C (D)+!C !(D))))" *) LUT4 i10473_4_lut (.A(n16804), 
            .B(rd_addr_nxt_w_0__N_1853), .C(wr_cmpaddr_p1_r[0]), .D(rd_cmpaddr_r[0]), 
            .Z(n16904));
    defparam i10473_4_lut.INIT = "0xeffe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i10377_4_lut (.A(wr_cmpaddr_p1_r[4]), 
            .B(wr_cmpaddr_p1_r[6]), .C(rd_cmpaddr_r[4]), .D(rd_cmpaddr_r[6]), 
            .Z(n16808));
    defparam i10377_4_lut.INIT = "0x7bde";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2_3_lut (.A(full_r), .B(int_FIFO_RE), 
            .C(n15872), .Z(n15845));
    defparam i2_3_lut.INIT = "0x0202";
    (* lut_function="(!(A (B+((D)+!C))+!A (B+!(C (D)))))" *) LUT4 i7_4_lut (.A(wr_addr_p1cmp_r[7]), 
            .B(n16810), .C(wr_addr_nxt_w_0__N_1845), .D(rd_addr_r[7]), 
            .Z(n17));
    defparam i7_4_lut.INIT = "0x1020";
    (* lut_function="(A (B+!(C+(D)))+!A (B))", lineinfo="@1(2658[23],2658[240])" *) LUT4 full_nxt_w_I_0_4_lut (.A(n17), 
            .B(n15845), .C(n16808), .D(n16904), .Z(full_nxt_w));
    defparam full_nxt_w_I_0_4_lut.INIT = "0xccce";
    (* lut_function="(!((B)+!A))", lineinfo="@1(2652[45],2652[66])" *) LUT4 i5_2_lut (.A(o_FIFO_WE), 
            .B(full_r), .Z(wr_addr_nxt_w_0__N_1845));
    defparam i5_2_lut.INIT = "0x2222";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_r));
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ full_mem_r_c (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(full_mem_r));
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(empty_r));
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ empty_mem_r_c (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(empty_mem_r));
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_p1_r[0]));
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_r[0]));
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_p1cmp_r[7]));
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i0 (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(waddr_r[0]));
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_p1_r[0]));
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_r[0]));
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1_r[0]));
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1cmp_r[0]));
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_cmpaddr_r[0]));
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i0 (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(raddr_r[0]));
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(wr_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_r [0]));
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i0  (.D(wr_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_p1_r [0]));
    defparam \MISC.wr_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.wr_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(rd_addr_nxt_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_r [0]));
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(rd_addr_nxt_p1_w[0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_p1_r [0]));
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "SET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i1  (.D(\mem_EBR.data_raw_r[0] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[0] ));
    defparam \mem_EBR.data_buff_r_i1 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.full_flag_r_c  (.D(full_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.full_flag_r ));
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.empty_flag_r_c  (.D(empty_nxt_w), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.empty_flag_r ));
    defparam \MISC.empty_flag_r_c .REGSET = "SET";
    defparam \MISC.empty_flag_r_c .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i0  (.D(\MISC.diff_w [0]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_FIFO_COUNT[0]));
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i0 .SRMODE = "ASYNC";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\Controller_inst/Controller_RHD_FIFO_1/FIFO_1/lscc_fifo_inst/fifo0/_FABRIC.u_fifo/mem_EBR.mem", ECO_MEM_SIZE="[32, 128]", ECO_MEM_BLOCK_SIZE="[16, 128]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B waddr_r_0__I_0 (.RADDR10(GND_net_2), 
            .RADDR9(GND_net_2), .RADDR8(GND_net_2), .RADDR7(GND_net), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_2), .WADDR9(GND_net_2), 
            .WADDR8(GND_net_2), .WADDR7(GND_net), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(\o_FIFO_Data[15] ), 
            .WDATA14(\o_FIFO_Data[14] ), .WDATA13(\o_FIFO_Data[13] ), .WDATA12(\o_FIFO_Data[12] ), 
            .WDATA11(\o_FIFO_Data[11] ), .WDATA10(\o_FIFO_Data[10] ), .WDATA9(\o_FIFO_Data[9] ), 
            .WDATA8(\o_FIFO_Data[8] ), .WDATA7(\o_FIFO_Data[7] ), .WDATA6(\o_FIFO_Data[6] ), 
            .WDATA5(\o_FIFO_Data[5] ), .WDATA4(\o_FIFO_Data[4] ), .WDATA3(\o_FIFO_Data[3] ), 
            .WDATA2(\o_FIFO_Data[2] ), .WDATA1(\o_FIFO_Data[1] ), .WDATA0(\o_FIFO_Data[0] ), 
            .RCLKE(VCC_net), .RCLK(pll_clk_int), .RE(rd_fifo_en_w), .WCLKE(VCC_net), 
            .WCLK(pll_clk_int), .WE(wr_fifo_en_w), .RDATA15(\mem_EBR.data_raw_r[15] ), 
            .RDATA14(\mem_EBR.data_raw_r[14] ), .RDATA13(\mem_EBR.data_raw_r[13] ), 
            .RDATA12(\mem_EBR.data_raw_r[12] ), .RDATA11(\mem_EBR.data_raw_r[11] ), 
            .RDATA10(\mem_EBR.data_raw_r[10] ), .RDATA9(\mem_EBR.data_raw_r[9] ), 
            .RDATA8(\mem_EBR.data_raw_r[8] ), .RDATA7(\mem_EBR.data_raw_r[7] ), 
            .RDATA6(\mem_EBR.data_raw_r[6] ), .RDATA5(\mem_EBR.data_raw_r[5] ), 
            .RDATA4(\mem_EBR.data_raw_r[4] ), .RDATA3(\mem_EBR.data_raw_r[3] ), 
            .RDATA2(\mem_EBR.data_raw_r[2] ), .RDATA1(\mem_EBR.data_raw_r[1] ), 
            .RDATA0(\mem_EBR.data_raw_r[0] ));
    defparam waddr_r_0__I_0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam waddr_r_0__I_0.DATA_WIDTH_W = "16";
    defparam waddr_r_0__I_0.DATA_WIDTH_R = "16";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_6  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1854 [4]), .C0(n7062), .D0(n14709), 
            .CI0(n14709), .A1(GND_net), .B1(\MISC.diff_w_7__N_1854 [5]), 
            .C1(n7060), .D1(n21017), .CI1(n21017), .CO0(n21017), .CO1(n14711), 
            .S0(\MISC.diff_w [4]), .S1(\MISC.diff_w [5]));
    defparam \MISC.diff_w_7__I_0_6 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_6 .INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_4  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1854 [2]), .C0(n7066), .D0(n14707), 
            .CI0(n14707), .A1(GND_net), .B1(\MISC.diff_w_7__N_1854 [3]), 
            .C1(n7064), .D1(n21014), .CI1(n21014), .CO0(n21014), .CO1(n14709), 
            .S0(\MISC.diff_w [2]), .S1(\MISC.diff_w [3]));
    defparam \MISC.diff_w_7__I_0_4 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_4 .INIT1 = "0xc33c";
    (* lineinfo="@1(2792[45],2792[108])" *) FA2 \MISC.diff_w_7__I_0_2  (.A0(GND_net), 
            .B0(\MISC.diff_w_7__N_1854 [0]), .C0(n7053), .D0(VCC_net), 
            .A1(GND_net), .B1(\MISC.diff_w_7__N_1854 [1]), .C1(n7068), 
            .D1(n20933), .CI1(n20933), .CO0(n20933), .CO1(n14707), .S0(\MISC.diff_w [0]), 
            .S1(\MISC.diff_w [1]));
    defparam \MISC.diff_w_7__I_0_2 .INIT0 = "0xc33c";
    defparam \MISC.diff_w_7__I_0_2 .INIT1 = "0xc33c";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_r[1]));
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_901_i8_3_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n4844), .Z(n7056));
    defparam mux_901_i8_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2569_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_p1_r [7]), .C(n7478), .Z(\MISC.diff_w_7__N_1854 [7]));
    defparam i2569_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C))+!A (B (C))))", lineinfo="@1(2792[45],2792[108])" *) LUT4 mux_901_i7_3_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n4844), .Z(n7058));
    defparam mux_901_i7_3_lut.INIT = "0x3535";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@1(2792[45],2792[108])" *) LUT4 i2567_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.wr_flag_addr_p1_r [6]), .C(n7478), .Z(\MISC.diff_w_7__N_1854 [6]));
    defparam i2567_3_lut.INIT = "0xcaca";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[7]), .C0(GND_net), .D0(n14677), .CI0(n14677), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n21011), .CI1(n21011), 
            .CO0(n21011), .S0(rd_addr_nxt_p1_w[7]));
    defparam rd_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[5]), .C0(GND_net), .D0(n14675), .CI0(n14675), 
            .A1(GND_net), .B1(rd_addr_nxt_w[6]), .C1(GND_net), .D1(n21008), 
            .CI1(n21008), .CO0(n21008), .CO1(n14677), .S0(rd_addr_nxt_p1_w[5]), 
            .S1(rd_addr_nxt_p1_w[6]));
    defparam rd_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[3]), .C0(GND_net), .D0(n14673), .CI0(n14673), 
            .A1(GND_net), .B1(rd_addr_nxt_w[4]), .C1(GND_net), .D1(n21005), 
            .CI1(n21005), .CO0(n21005), .CO1(n14675), .S0(rd_addr_nxt_p1_w[3]), 
            .S1(rd_addr_nxt_p1_w[4]));
    defparam rd_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(rd_addr_nxt_w[1]), .C0(GND_net), .D0(n14671), .CI0(n14671), 
            .A1(GND_net), .B1(rd_addr_nxt_w[2]), .C1(GND_net), .D1(n21002), 
            .CI1(n21002), .CO0(n21002), .CO1(n14673), .S0(rd_addr_nxt_p1_w[1]), 
            .S1(rd_addr_nxt_p1_w[2]));
    defparam rd_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_7__I_0_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[7]));
    defparam rd_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@1(2656[47],2656[69])" *) FA2 rd_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(rd_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n20930), .CI1(n20930), .CO0(n20930), .CO1(n14671), 
            .S1(rd_addr_nxt_p1_w[0]));
    defparam rd_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam rd_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(!(A ((C+!(D))+!B)+!A (C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n7478));
    defparam i1_3_lut_4_lut.INIT = "0x0d00";
    (* lut_function="(!((B+!(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(int_FIFO_RE), 
            .B(\MISC.empty_flag_r ), .C(\MISC.full_flag_r ), .D(o_FIFO_WE), 
            .Z(n4844));
    defparam i2_3_lut_4_lut.INIT = "0x2022";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_6__I_0_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[6]));
    defparam rd_addr_r_6__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_5__I_0_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[5]));
    defparam rd_addr_r_5__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_4__I_0_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[4]));
    defparam rd_addr_r_4__I_0_4_lut.INIT = "0xaaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_r[2]));
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i3 (.D(wr_addr_p1_r[3]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_r[3]));
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i4 (.D(wr_addr_p1_r[4]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_r[4]));
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i5 (.D(wr_addr_p1_r[5]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_r[5]));
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_r[6]));
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i7 (.D(wr_addr_p1_r[7]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_r[7]));
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_p1_r[1]));
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_p1_r[2]));
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_p1_r[3]));
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_p1_r[4]));
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_p1_r[5]));
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_p1_r[6]));
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_p1_r_i7 (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_p1_r[7]));
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_r[1]));
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_r[2]));
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_r[3]));
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_r[4]));
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_r[5]));
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_r[6]));
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i1 (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(waddr_r[1]));
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i2 (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(waddr_r[2]));
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i3 (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(waddr_r[3]));
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i4 (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(waddr_r[4]));
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i5 (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(waddr_r[5]));
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ waddr_r_i6 (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(waddr_r[6]));
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_p1_r[1]));
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_p1_r[2]));
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_p1_r[3]));
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_p1_r[4]));
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_p1_r[5]));
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_cmpaddr_p1_r[6]));
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_r[1]));
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_r[2]));
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i3 (.D(rd_addr_p1_r[3]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_r[3]));
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i4 (.D(rd_addr_p1_r[4]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_r[4]));
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i5 (.D(rd_addr_p1_r[5]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_r[5]));
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_r[6]));
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_r_i7 (.D(rd_addr_p1_r[7]), 
            .SP(rd_addr_nxt_w_0__N_1853), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_r[7]));
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1_r[1]));
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1_r[2]));
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1_r[3]));
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1_r[4]));
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1_r[5]));
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1_r[6]));
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1_r[7]));
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1cmp_r[1]));
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1cmp_r[2]));
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1cmp_r[3]));
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1cmp_r[4]));
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1cmp_r[5]));
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1cmp_r[6]));
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_addr_p1cmp_r[7]));
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_cmpaddr_r[1]));
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_cmpaddr_r[2]));
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_cmpaddr_r[3]));
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_cmpaddr_r[4]));
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_cmpaddr_r[5]));
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ rd_cmpaddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(rd_cmpaddr_r[6]));
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(raddr_r[1]));
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i2 (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(raddr_r[2]));
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i3 (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(raddr_r[3]));
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i4 (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(raddr_r[4]));
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i5 (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(raddr_r[5]));
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ raddr_r_i6 (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(raddr_r[6]));
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(wr_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_r [1]));
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(wr_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_r [2]));
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(wr_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_r [3]));
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(wr_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_r [4]));
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(wr_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_r [5]));
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(wr_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_r [6]));
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(wr_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_r [7]));
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i1  (.D(wr_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_p1_r [1]));
    defparam \MISC.wr_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i2  (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_p1_r [2]));
    defparam \MISC.wr_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i3  (.D(wr_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_p1_r [3]));
    defparam \MISC.wr_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i4  (.D(wr_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_p1_r [4]));
    defparam \MISC.wr_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i5  (.D(wr_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_p1_r [5]));
    defparam \MISC.wr_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i6  (.D(wr_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_p1_r [6]));
    defparam \MISC.wr_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.wr_flag_addr_p1_r_i7  (.D(wr_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.wr_flag_addr_p1_r [7]));
    defparam \MISC.wr_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_r [1]));
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(rd_addr_nxt_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_r [2]));
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(rd_addr_nxt_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_r [3]));
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(rd_addr_nxt_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_r [4]));
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(rd_addr_nxt_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_r [5]));
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(rd_addr_nxt_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_r [6]));
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(rd_addr_nxt_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_r [7]));
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_nxt_p1_w[1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_p1_r [1]));
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_p1_r [2]));
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(rd_addr_nxt_p1_w[3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_p1_r [3]));
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(rd_addr_nxt_p1_w[4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_p1_r [4]));
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(rd_addr_nxt_p1_w[5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_p1_r [5]));
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(rd_addr_nxt_p1_w[6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_p1_r [6]));
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2826[29],2845[36])" *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(rd_addr_nxt_p1_w[7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\MISC.rd_flag_addr_p1_r [7]));
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i2  (.D(\mem_EBR.data_raw_r[1] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[1] ));
    defparam \mem_EBR.data_buff_r_i2 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i3  (.D(\mem_EBR.data_raw_r[2] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[2] ));
    defparam \mem_EBR.data_buff_r_i3 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i4  (.D(\mem_EBR.data_raw_r[3] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[3] ));
    defparam \mem_EBR.data_buff_r_i4 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i5  (.D(\mem_EBR.data_raw_r[4] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[4] ));
    defparam \mem_EBR.data_buff_r_i5 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i6  (.D(\mem_EBR.data_raw_r[5] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[5] ));
    defparam \mem_EBR.data_buff_r_i6 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i7  (.D(\mem_EBR.data_raw_r[6] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[6] ));
    defparam \mem_EBR.data_buff_r_i7 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i8  (.D(\mem_EBR.data_raw_r[7] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[7] ));
    defparam \mem_EBR.data_buff_r_i8 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i9  (.D(\mem_EBR.data_raw_r[8] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[8] ));
    defparam \mem_EBR.data_buff_r_i9 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i10  (.D(\mem_EBR.data_raw_r[9] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[9] ));
    defparam \mem_EBR.data_buff_r_i10 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i11  (.D(\mem_EBR.data_raw_r[10] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[10] ));
    defparam \mem_EBR.data_buff_r_i11 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i12  (.D(\mem_EBR.data_raw_r[11] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[11] ));
    defparam \mem_EBR.data_buff_r_i12 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i13  (.D(\mem_EBR.data_raw_r[12] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[12] ));
    defparam \mem_EBR.data_buff_r_i13 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i14  (.D(\mem_EBR.data_raw_r[13] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[13] ));
    defparam \mem_EBR.data_buff_r_i14 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i15  (.D(\mem_EBR.data_raw_r[14] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[14] ));
    defparam \mem_EBR.data_buff_r_i15 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(3054[37],3061[44])" *) FD1P3XZ \mem_EBR.data_buff_r_i16  (.D(\mem_EBR.data_raw_r[15] ), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(\int_FIFO_Q[15] ));
    defparam \mem_EBR.data_buff_r_i16 .REGSET = "RESET";
    defparam \mem_EBR.data_buff_r_i16 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i1  (.D(\MISC.diff_w [1]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_FIFO_COUNT[1]));
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i1 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i2  (.D(\MISC.diff_w [2]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_FIFO_COUNT[2]));
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i2 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i3  (.D(\MISC.diff_w [3]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_FIFO_COUNT[3]));
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i3 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i4  (.D(\MISC.diff_w [4]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_FIFO_COUNT[4]));
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i4 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i5  (.D(\MISC.diff_w [5]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_FIFO_COUNT[5]));
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i5 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i6  (.D(\MISC.diff_w [6]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_FIFO_COUNT[6]));
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i6 .SRMODE = "ASYNC";
    (* lineinfo="@1(2988[37],2995[44])" *) FD1P3XZ \MISC.genblk4.data_cnt_r_res1_i7  (.D(\MISC.diff_w [7]), 
            .SP(VCC_net_2), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(int_FIFO_COUNT[7]));
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .REGSET = "RESET";
    defparam \MISC.genblk4.data_cnt_r_res1_i7 .SRMODE = "ASYNC";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_3__I_0_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[3]));
    defparam rd_addr_r_3__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_9 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[7]), .C0(GND_net), .D0(n14658), .CI0(n14658), 
            .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n20927), .CI1(n20927), 
            .CO0(n20927), .S0(wr_addr_nxt_p1_w[7]));
    defparam wr_addr_nxt_w_7__I_0_9.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_9.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_7 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[5]), .C0(GND_net), .D0(n14656), .CI0(n14656), 
            .A1(GND_net), .B1(wr_addr_nxt_w[6]), .C1(GND_net), .D1(n20924), 
            .CI1(n20924), .CO0(n20924), .CO1(n14658), .S0(wr_addr_nxt_p1_w[5]), 
            .S1(wr_addr_nxt_p1_w[6]));
    defparam wr_addr_nxt_w_7__I_0_7.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_7.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_5 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[3]), .C0(GND_net), .D0(n14654), .CI0(n14654), 
            .A1(GND_net), .B1(wr_addr_nxt_w[4]), .C1(GND_net), .D1(n20921), 
            .CI1(n20921), .CO0(n20921), .CO1(n14656), .S0(wr_addr_nxt_p1_w[3]), 
            .S1(wr_addr_nxt_p1_w[4]));
    defparam wr_addr_nxt_w_7__I_0_5.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_5.INIT1 = "0xc33c";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_3 (.A0(GND_net), 
            .B0(wr_addr_nxt_w[1]), .C0(GND_net), .D0(n14652), .CI0(n14652), 
            .A1(GND_net), .B1(wr_addr_nxt_w[2]), .C1(GND_net), .D1(n20918), 
            .CI1(n20918), .CO0(n20918), .CO1(n14654), .S0(wr_addr_nxt_p1_w[1]), 
            .S1(wr_addr_nxt_p1_w[2]));
    defparam wr_addr_nxt_w_7__I_0_3.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_2__I_0_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[2]));
    defparam rd_addr_r_2__I_0_4_lut.INIT = "0xaaca";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2655[44],2655[95])" *) LUT4 rd_addr_r_1__I_0_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(int_FIFO_RE), .D(empty_r), .Z(rd_addr_nxt_w[1]));
    defparam rd_addr_r_1__I_0_4_lut.INIT = "0xaaca";
    (* lineinfo="@1(2653[47],2653[69])" *) FA2 wr_addr_nxt_w_7__I_0_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(wr_addr_nxt_w[0]), 
            .C1(VCC_net), .D1(n20915), .CI1(n20915), .CO0(n20915), .CO1(n14652), 
            .S1(wr_addr_nxt_p1_w[0]));
    defparam wr_addr_nxt_w_7__I_0_1.INIT0 = "0xc33c";
    defparam wr_addr_nxt_w_7__I_0_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))", lineinfo="@1(2652[44],2652[94])" *) LUT4 wr_addr_r_7__I_0_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(o_FIFO_WE), .D(full_r), .Z(wr_addr_nxt_w[7]));
    defparam wr_addr_r_7__I_0_4_lut.INIT = "0xaaca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=74, LSE_LCOL=38, LSE_RCOL=49, LSE_LLINE=332, LSE_RLINE=346, lineinfo="@1(2726[21],2773[28])" *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(wr_addr_nxt_w_0__N_1845), .CK(pll_clk_int), .SR(maxfan_replicated_net_957), 
            .Q(wr_addr_r[0]));
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_2));
    VHI i1 (.Z(VCC_net_2));
    
endmodule
