
-- ########################################################################
-- CRC Engine RTL Design 
-- Copyright (C) www.ElectronicDesignworks.com 
-- Source code generated by ElectronicDesignworks IP Generator (CRC).
-- Documentation can be downloaded from www.ElectronicDesignworks.com 
-- ******************************** 
--            License     
-- ******************************** 
-- This source file may be used and distributed freely provided that this
-- copyright notice, list of conditions and the following disclaimer is
-- not removed from the file.                    
-- Any derivative work should contain this copyright notice and associated disclaimer.                    
-- This source code file is provided "AS IS" AND WITHOUT ANY WARRANTY, 
-- without even the implied warranty of MERCHANTABILITY or FITNESS FOR A 
-- PARTICULAR PURPOSE.
-- ********************************
--           Specification 
-- ********************************
-- File Name       : CRC8_DATA8.vhd    
-- Description     : CRC Engine ENTITY 
-- Clock           : Positive Edge 
-- Reset           : Active High
-- First Serial    : MSB 
-- Data Bus Width  : 8 bits 
-- Polynomial      : (0 1 2 8)                   
-- Date            : 18-Oct-2013  
-- Version         : 1.0        
-- ########################################################################
                    
LIBRARY IEEE ;
USE ieee.std_logic_1164.all ;
USE ieee.std_logic_arith.all ;
USE ieee.std_logic_unsigned.all ;

ENTITY crc8_data8 IS 
   PORT(           
           clock      : IN  STD_LOGIC; 
           reset      : IN  STD_LOGIC; 
           soc        : IN  STD_LOGIC; 
           data       : IN  STD_LOGIC_VECTOR(7 DOWNTO 0); 
           data_valid : IN  STD_LOGIC; 
           eoc        : IN  STD_LOGIC; 
           crc        : OUT STD_LOGIC_VECTOR(7 DOWNTO 0); 
           crc_valid  : OUT STD_LOGIC 
       );
END crc8_data8; 

ARCHITECTURE behave OF crc8_data8 IS 

 SIGNAL crc_r          : STD_LOGIC_VECTOR(7 DOWNTO 0);
 SIGNAL crc_c          : STD_LOGIC_VECTOR(7 DOWNTO 0);
 SIGNAL crc_i          : STD_LOGIC_VECTOR(7 DOWNTO 0);
 SIGNAL crc_const      : STD_LOGIC_VECTOR(7 DOWNTO 0) := "00000000";

BEGIN 

	      
crc_i    <= crc_const when soc = '1' else
            crc_r;

crc_c(0) <= data(0) XOR data(6) XOR data(7) XOR crc_i(0) XOR crc_i(7) XOR crc_i(6); 
crc_c(1) <= data(0) XOR data(1) XOR crc_i(1) XOR data(6) XOR crc_i(0) XOR crc_i(6); 
crc_c(2) <= data(0) XOR data(1) XOR data(2) XOR crc_i(2) XOR crc_i(1) XOR data(6) XOR crc_i(0) XOR crc_i(6); 
crc_c(3) <= data(1) XOR data(2) XOR data(3) XOR crc_i(3) XOR crc_i(2) XOR data(7) XOR crc_i(1) XOR crc_i(7); 
crc_c(4) <= data(2) XOR data(3) XOR data(4) XOR crc_i(4) XOR crc_i(3) XOR crc_i(2); 
crc_c(5) <= data(3) XOR data(4) XOR data(5) XOR crc_i(5) XOR crc_i(4) XOR crc_i(3); 
crc_c(6) <= data(4) XOR data(5) XOR data(6) XOR crc_i(6) XOR crc_i(5) XOR crc_i(4); 
crc_c(7) <= data(5) XOR data(6) XOR data(7) XOR crc_i(7) XOR crc_i(6) XOR crc_i(5); 


crc_gen_process : PROCESS(clock, reset) 
BEGIN                                    
 IF(reset = '1') THEN  
    crc_r <= "00000000" ;
 ELSIF( clock 'EVENT AND clock = '1') THEN 
    IF(data_valid = '1') THEN 
         crc_r <= crc_c; 
    END IF; 
 END IF;    
END PROCESS crc_gen_process;      
    

crc_valid_gen : PROCESS(clock, reset) 
BEGIN                                    
 If(reset = '1') THEN 
     crc_valid <= '0'; 
 ELSIF( clock 'EVENT AND clock = '1') THEN 
    IF(data_valid = '1' AND eoc = '1') THEN 
        crc_valid <= '1'; 
    ELSE 
        crc_valid <= '0'; 
    END IF; 
 END IF;    
END PROCESS crc_valid_gen; 

crc <= crc_r;

END behave;
                      





 



