Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 27 14:54:49 2020
| Host              : kidre-N551JX running 64-bit Ubuntu 16.04.7 LTS
| Command           : report_timing_summary -max_paths 10 -file reset_3_wrapper_timing_summary_routed.rpt -pb reset_3_wrapper_timing_summary_routed.pb -rpx reset_3_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : reset_3_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3503 register/latch pins with no clock driven by root clock pin: PCLK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: vsync_V[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[29]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[31]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/count_lines_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: reset_3_i/OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/inst/first_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9063 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.701        0.000                      0                18088        0.019        0.000                      0                18028        3.498        0.000                       0                  6756  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_pl_0                           {0.000 5.000}      10.000          100.000         
reset_3_i/clk_wiz_0/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_prova_gpio_clk_wiz_0_0  {0.000 20.832}     41.663          24.002          
  clkfbout_prova_gpio_clk_wiz_0_0  {0.000 30.000}     60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                 3.701        0.000                      0                17932        0.019        0.000                      0                17932        3.498        0.000                       0                  6750  
reset_3_i/clk_wiz_0/inst/clk_in1                                                                                                                                                     4.550        0.000                       0                     1  
  clk_out1_prova_gpio_clk_wiz_0_0                                                                                                                                                   40.164        0.000                       0                     2  
  clkfbout_prova_gpio_clk_wiz_0_0                                                                                                                                                   58.501        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_pl_0          999.558        0.000                      0                   30                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.177        0.000                      0                   96        0.211        0.000                      0                   96  
**default**        clk_pl_0                                    9.567        0.000                      0                   30                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 4.005ns (65.785%)  route 2.083ns (34.215%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.616ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.558ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.741     1.948    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/ap_clk
    SLICE_X8Y25          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.044 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/Q
                         net (fo=3, routed)           0.203     2.247    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/inner_index_V_reg[7][0]
    SLICE_X8Y25          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.421 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.594     3.015    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X15Y15         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.131 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_31/O
                         net (fo=2, routed)           0.108     3.239    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/t_V_fu_365_p3[0]
    SLICE_X15Y15         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.339 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29/O
                         net (fo=2, routed)           0.199     3.538    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29_n_2
    SLICE_X16Y12         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.652 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27/O
                         net (fo=1, routed)           0.102     3.754    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27_n_2
    SLICE_X16Y12         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.854 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_2/O
                         net (fo=1, routed)           0.368     4.222    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[6]
    DSP48E2_X1Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     4.417 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     4.417    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     4.509 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     4.509    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     5.246 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     5.246    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     5.305 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     5.305    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     6.004 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.004    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.163 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.179    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     6.877 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.877    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     7.018 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.417     7.435    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/data[17]
    SLICE_X16Y17         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     7.613 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16/O
                         net (fo=1, routed)           0.018     7.631    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16_n_2
    SLICE_X16Y17         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.869 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.897    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_2
    SLICE_X16Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     8.006 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.030     8.036    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1_n_13
    SLICE_X16Y18         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.562    11.729    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X16Y18         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[28]/C
                         clock pessimism              0.157    11.886    
                         clock uncertainty           -0.176    11.710    
    SLICE_X16Y18         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    11.737    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[28]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 4.000ns (65.735%)  route 2.085ns (34.265%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.616ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.558ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.741     1.948    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/ap_clk
    SLICE_X8Y25          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.044 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/Q
                         net (fo=3, routed)           0.203     2.247    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/inner_index_V_reg[7][0]
    SLICE_X8Y25          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.421 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.594     3.015    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X15Y15         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.131 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_31/O
                         net (fo=2, routed)           0.108     3.239    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/t_V_fu_365_p3[0]
    SLICE_X15Y15         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.339 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29/O
                         net (fo=2, routed)           0.199     3.538    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29_n_2
    SLICE_X16Y12         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.652 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27/O
                         net (fo=1, routed)           0.102     3.754    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27_n_2
    SLICE_X16Y12         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.854 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_2/O
                         net (fo=1, routed)           0.368     4.222    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[6]
    DSP48E2_X1Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     4.417 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     4.417    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     4.509 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     4.509    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     5.246 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     5.246    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     5.305 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     5.305    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     6.004 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.004    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.163 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.179    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     6.877 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.877    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     7.018 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.417     7.435    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/data[17]
    SLICE_X16Y17         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     7.613 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16/O
                         net (fo=1, routed)           0.018     7.631    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16_n_2
    SLICE_X16Y17         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.869 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.897    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_2
    SLICE_X16Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     8.001 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.032     8.033    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1_n_14
    SLICE_X16Y18         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.562    11.729    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X16Y18         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[27]/C
                         clock pessimism              0.157    11.886    
                         clock uncertainty           -0.176    11.710    
    SLICE_X16Y18         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.737    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[27]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                          -8.033    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 3.993ns (65.707%)  route 2.084ns (34.293%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.616ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.558ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.741     1.948    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/ap_clk
    SLICE_X8Y25          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.044 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/Q
                         net (fo=3, routed)           0.203     2.247    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/inner_index_V_reg[7][0]
    SLICE_X8Y25          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.421 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.594     3.015    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X15Y15         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.131 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_31/O
                         net (fo=2, routed)           0.108     3.239    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/t_V_fu_365_p3[0]
    SLICE_X15Y15         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.339 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29/O
                         net (fo=2, routed)           0.199     3.538    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29_n_2
    SLICE_X16Y12         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.652 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27/O
                         net (fo=1, routed)           0.102     3.754    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27_n_2
    SLICE_X16Y12         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.854 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_2/O
                         net (fo=1, routed)           0.368     4.222    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[6]
    DSP48E2_X1Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     4.417 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     4.417    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     4.509 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     4.509    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     5.246 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     5.246    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     5.305 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     5.305    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     6.004 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.004    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.163 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.179    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     6.877 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.877    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     7.018 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.417     7.435    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/data[17]
    SLICE_X16Y17         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     7.613 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16/O
                         net (fo=1, routed)           0.018     7.631    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16_n_2
    SLICE_X16Y17         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.869 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.897    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_2
    SLICE_X16Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     7.994 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.031     8.025    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1_n_16
    SLICE_X16Y18         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.562    11.729    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X16Y18         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[25]/C
                         clock pessimism              0.157    11.886    
                         clock uncertainty           -0.176    11.710    
    SLICE_X16Y18         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    11.737    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[25]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                          -8.025    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             3.722ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.067ns  (logic 3.982ns (65.634%)  route 2.085ns (34.366%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.616ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.558ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.741     1.948    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/ap_clk
    SLICE_X8Y25          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.044 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/Q
                         net (fo=3, routed)           0.203     2.247    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/inner_index_V_reg[7][0]
    SLICE_X8Y25          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.421 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.594     3.015    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X15Y15         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.131 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_31/O
                         net (fo=2, routed)           0.108     3.239    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/t_V_fu_365_p3[0]
    SLICE_X15Y15         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.339 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29/O
                         net (fo=2, routed)           0.199     3.538    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29_n_2
    SLICE_X16Y12         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.652 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27/O
                         net (fo=1, routed)           0.102     3.754    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27_n_2
    SLICE_X16Y12         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.854 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_2/O
                         net (fo=1, routed)           0.368     4.222    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[6]
    DSP48E2_X1Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     4.417 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     4.417    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     4.509 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     4.509    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     5.246 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     5.246    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     5.305 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     5.305    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     6.004 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.004    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.163 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.179    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     6.877 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.877    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     7.018 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.417     7.435    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/data[17]
    SLICE_X16Y17         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     7.613 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16/O
                         net (fo=1, routed)           0.018     7.631    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16_n_2
    SLICE_X16Y17         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.869 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.897    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_2
    SLICE_X16Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     7.983 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.032     8.015    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1_n_15
    SLICE_X16Y18         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.562    11.729    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X16Y18         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[26]/C
                         clock pessimism              0.157    11.886    
                         clock uncertainty           -0.176    11.710    
    SLICE_X16Y18         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    11.737    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[26]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                          -8.015    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.060ns  (logic 3.924ns (64.752%)  route 2.136ns (35.248%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.616ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.558ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.741     1.948    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/ap_clk
    SLICE_X8Y25          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.044 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/Q
                         net (fo=3, routed)           0.203     2.247    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/inner_index_V_reg[7][0]
    SLICE_X8Y25          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.421 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.594     3.015    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X15Y15         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.131 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_31/O
                         net (fo=2, routed)           0.108     3.239    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/t_V_fu_365_p3[0]
    SLICE_X15Y15         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.339 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29/O
                         net (fo=2, routed)           0.199     3.538    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29_n_2
    SLICE_X16Y12         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.652 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27/O
                         net (fo=1, routed)           0.102     3.754    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27_n_2
    SLICE_X16Y12         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.854 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_2/O
                         net (fo=1, routed)           0.368     4.222    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[6]
    DSP48E2_X1Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     4.417 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     4.417    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     4.509 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     4.509    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     5.246 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     5.246    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     5.305 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     5.305    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     6.004 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.004    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.163 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.179    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.877 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.877    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     7.018 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.470     7.488    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/data[14]
    SLICE_X16Y16         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     7.636 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11/O
                         net (fo=1, routed)           0.017     7.653    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11_n_2
    SLICE_X16Y16         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.803 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.831    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1_n_2
    SLICE_X16Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     7.977 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.031     8.008    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_10
    SLICE_X16Y17         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.563    11.730    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X16Y17         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[23]/C
                         clock pessimism              0.157    11.887    
                         clock uncertainty           -0.176    11.711    
    SLICE_X16Y17         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    11.738    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[23]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 3.923ns (64.747%)  route 2.136ns (35.253%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.616ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.558ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.741     1.948    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/ap_clk
    SLICE_X8Y25          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.044 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/Q
                         net (fo=3, routed)           0.203     2.247    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/inner_index_V_reg[7][0]
    SLICE_X8Y25          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.421 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.594     3.015    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X15Y15         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.131 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_31/O
                         net (fo=2, routed)           0.108     3.239    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/t_V_fu_365_p3[0]
    SLICE_X15Y15         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.339 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29/O
                         net (fo=2, routed)           0.199     3.538    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29_n_2
    SLICE_X16Y12         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.652 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27/O
                         net (fo=1, routed)           0.102     3.754    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27_n_2
    SLICE_X16Y12         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.854 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_2/O
                         net (fo=1, routed)           0.368     4.222    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[6]
    DSP48E2_X1Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     4.417 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     4.417    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     4.509 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     4.509    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     5.246 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     5.246    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     5.305 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     5.305    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     6.004 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.004    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.163 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.179    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.877 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.877    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     7.018 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.470     7.488    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/data[14]
    SLICE_X16Y16         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     7.636 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11/O
                         net (fo=1, routed)           0.017     7.653    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11_n_2
    SLICE_X16Y16         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.803 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.831    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1_n_2
    SLICE_X16Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     7.976 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.031     8.007    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_12
    SLICE_X16Y17         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.563    11.730    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X16Y17         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[21]/C
                         clock pessimism              0.157    11.887    
                         clock uncertainty           -0.176    11.711    
    SLICE_X16Y17         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    11.738    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[21]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.051ns  (logic 3.968ns (65.576%)  route 2.083ns (34.424%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.729ns = ( 11.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.616ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.558ns, distribution 1.004ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.741     1.948    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/ap_clk
    SLICE_X8Y25          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.044 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/Q
                         net (fo=3, routed)           0.203     2.247    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/inner_index_V_reg[7][0]
    SLICE_X8Y25          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.421 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.594     3.015    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X15Y15         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.131 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_31/O
                         net (fo=2, routed)           0.108     3.239    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/t_V_fu_365_p3[0]
    SLICE_X15Y15         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.339 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29/O
                         net (fo=2, routed)           0.199     3.538    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29_n_2
    SLICE_X16Y12         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.652 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27/O
                         net (fo=1, routed)           0.102     3.754    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27_n_2
    SLICE_X16Y12         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.854 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_2/O
                         net (fo=1, routed)           0.368     4.222    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[6]
    DSP48E2_X1Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     4.417 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     4.417    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     4.509 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     4.509    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     5.246 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     5.246    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     5.305 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     5.305    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     6.004 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.004    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.163 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.179    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     6.877 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     6.877    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     7.018 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.417     7.435    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/data[17]
    SLICE_X16Y17         LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     7.613 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16/O
                         net (fo=1, routed)           0.018     7.631    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[16]_i_16_n_2
    SLICE_X16Y17         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     7.869 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.897    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_2
    SLICE_X16Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     7.969 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.030     7.999    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]_i_1_n_17
    SLICE_X16Y18         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.562    11.729    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X16Y18         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]/C
                         clock pessimism              0.157    11.886    
                         clock uncertainty           -0.176    11.710    
    SLICE_X16Y18         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    11.737    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[24]
  -------------------------------------------------------------------
                         required time                         11.737    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 3.907ns (64.643%)  route 2.137ns (35.357%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.616ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.558ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.741     1.948    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/ap_clk
    SLICE_X8Y25          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.044 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/Q
                         net (fo=3, routed)           0.203     2.247    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/inner_index_V_reg[7][0]
    SLICE_X8Y25          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.421 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.594     3.015    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X15Y15         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.131 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_31/O
                         net (fo=2, routed)           0.108     3.239    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/t_V_fu_365_p3[0]
    SLICE_X15Y15         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.339 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29/O
                         net (fo=2, routed)           0.199     3.538    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29_n_2
    SLICE_X16Y12         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.652 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27/O
                         net (fo=1, routed)           0.102     3.754    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27_n_2
    SLICE_X16Y12         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.854 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_2/O
                         net (fo=1, routed)           0.368     4.222    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[6]
    DSP48E2_X1Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     4.417 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     4.417    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     4.509 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     4.509    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     5.246 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     5.246    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     5.305 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     5.305    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     6.004 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.004    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.163 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.179    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.877 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.877    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     7.018 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.470     7.488    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/data[14]
    SLICE_X16Y16         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     7.636 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11/O
                         net (fo=1, routed)           0.017     7.653    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11_n_2
    SLICE_X16Y16         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.803 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.831    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1_n_2
    SLICE_X16Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     7.960 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/O[6]
                         net (fo=1, routed)           0.032     7.992    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_11
    SLICE_X16Y17         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.563    11.730    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X16Y17         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[22]/C
                         clock pessimism              0.157    11.887    
                         clock uncertainty           -0.176    11.711    
    SLICE_X16Y17         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    11.738    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[22]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -7.992    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 3.887ns (64.547%)  route 2.135ns (35.453%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.616ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.558ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.741     1.948    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/ap_clk
    SLICE_X8Y25          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.044 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/Q
                         net (fo=3, routed)           0.203     2.247    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/inner_index_V_reg[7][0]
    SLICE_X8Y25          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.421 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.594     3.015    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X15Y15         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.131 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_31/O
                         net (fo=2, routed)           0.108     3.239    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/t_V_fu_365_p3[0]
    SLICE_X15Y15         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.339 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29/O
                         net (fo=2, routed)           0.199     3.538    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29_n_2
    SLICE_X16Y12         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.652 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27/O
                         net (fo=1, routed)           0.102     3.754    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27_n_2
    SLICE_X16Y12         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.854 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_2/O
                         net (fo=1, routed)           0.368     4.222    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[6]
    DSP48E2_X1Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     4.417 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     4.417    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     4.509 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     4.509    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     5.246 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     5.246    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     5.305 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     5.305    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     6.004 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.004    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.163 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.179    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.877 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.877    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     7.018 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.470     7.488    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/data[14]
    SLICE_X16Y16         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     7.636 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11/O
                         net (fo=1, routed)           0.017     7.653    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11_n_2
    SLICE_X16Y16         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.803 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.831    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1_n_2
    SLICE_X16Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     7.940 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/O[4]
                         net (fo=1, routed)           0.030     7.970    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_13
    SLICE_X16Y17         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.563    11.730    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X16Y17         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[20]/C
                         clock pessimism              0.157    11.887    
                         clock uncertainty           -0.176    11.711    
    SLICE_X16Y17         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    11.738    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[20]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.019ns  (logic 3.882ns (64.496%)  route 2.137ns (35.504%))
  Logic Levels:           16  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.730ns = ( 11.730 - 10.000 ) 
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.741ns (routing 0.616ns, distribution 1.125ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.558ns, distribution 1.005ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.741     1.948    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/ap_clk
    SLICE_X8Y25          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.044 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/inner_index_V_reg[0]/Q
                         net (fo=3, routed)           0.203     2.247    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/inner_index_V_reg[7][0]
    SLICE_X8Y25          LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     2.421 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_AXILiteS_s_axi_U/frame_index_V[0]_INST_0/O
                         net (fo=6, routed)           0.594     3.015    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/frame_index_V[0]
    SLICE_X15Y15         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.116     3.131 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_31/O
                         net (fo=2, routed)           0.108     3.239    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/t_V_fu_365_p3[0]
    SLICE_X15Y15         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.339 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29/O
                         net (fo=2, routed)           0.199     3.538    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_29_n_2
    SLICE_X16Y12         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.114     3.652 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27/O
                         net (fo=1, routed)           0.102     3.754    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_27_n_2
    SLICE_X16Y12         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.854 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2_i_2/O
                         net (fo=1, routed)           0.368     4.222    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/B[6]
    DSP48E2_X1Y6         DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.195     4.417 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     4.417    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X1Y6         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.092     4.509 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     4.509    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X1Y6         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_U[36])
                                                      0.737     5.246 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     5.246    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_MULTIPLIER.U<36>
    DSP48E2_X1Y6         DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.059     5.305 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     5.305    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_M_DATA.U_DATA<36>
    DSP48E2_X1Y6         DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.699     6.004 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.004    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X1Y6         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.163 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.179    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/PCIN[47]
    DSP48E2_X1Y7         DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.877 f  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.877    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y7         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     7.018 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/r_V_fu_385_p2__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.470     7.488    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/data[14]
    SLICE_X16Y16         LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.148     7.636 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11/O
                         net (fo=1, routed)           0.017     7.653    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257[8]_i_11_n_2
    SLICE_X16Y16         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     7.803 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     7.831    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[8]_i_1_n_2
    SLICE_X16Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     7.935 r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.032     7.967    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[16]_i_1_n_14
    SLICE_X16Y17         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.563    11.730    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/ap_clk
    SLICE_X16Y17         FDRE                                         r  reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[19]/C
                         clock pessimism              0.157    11.887    
                         clock uncertainty           -0.176    11.711    
    SLICE_X16Y17         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.738    reset_3_i/VDMA/ddr_to_axis_reader_0/inst/offset1_reg_257_reg[19]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  3.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp1_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp1_iter2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.089ns (54.938%)  route 0.073ns (45.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.003ns (routing 0.356ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.863     0.974    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_clk
    SLICE_X3Y60          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp1_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.013 r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp1_iter1_reg/Q
                         net (fo=5, routed)           0.057     1.070    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/ap_enable_reg_pp1_iter1
    SLICE_X3Y59          LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     1.120 r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/rs_wreq/ap_enable_reg_pp1_iter2_i_1/O
                         net (fo=1, routed)           0.016     1.136    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U_n_8
    SLICE_X3Y59          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp1_iter2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.003     1.141    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_clk
    SLICE_X3Y59          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp1_iter2_reg/C
                         clock pessimism             -0.070     1.071    
    SLICE_X3Y59          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.117    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp1_iter2_reg
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/offset1_reg_269_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/offset_1_reg_733_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.069ns (38.547%)  route 0.110ns (61.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.520ns (routing 0.558ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.616ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.520     1.687    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_clk
    SLICE_X9Y35          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/offset1_reg_269_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.069     1.756 r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/offset1_reg_269_reg[1]/Q
                         net (fo=3, routed)           0.110     1.866    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/offset1_reg_269[1]
    SLICE_X8Y34          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/offset_1_reg_733_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.741     1.948    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_clk
    SLICE_X8Y34          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/offset_1_reg_733_reg[1]/C
                         clock pessimism             -0.157     1.791    
    SLICE_X8Y34          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     1.846    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/offset_1_reg_733_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.072ns (37.895%)  route 0.118ns (62.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.518ns (routing 0.558ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.748ns (routing 0.616ns, distribution 1.132ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.518     1.685    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X9Y42          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     1.757 r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq/q_reg[28]/Q
                         net (fo=1, routed)           0.118     1.875    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/fifo_wreq_n_28
    SLICE_X8Y44          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.748     1.955    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/ap_clk
    SLICE_X8Y44          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[31]/C
                         clock pessimism             -0.157     1.798    
    SLICE_X8Y44          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.055     1.853    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp1_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_CS_fsm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.089ns (54.938%)  route 0.073ns (45.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      0.863ns (routing 0.316ns, distribution 0.547ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.356ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.863     0.974    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_clk
    SLICE_X3Y60          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp1_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.013 f  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_enable_reg_pp1_iter1_reg/Q
                         net (fo=5, routed)           0.057     1.070    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp1_iter1
    SLICE_X3Y59          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.120 r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ap_CS_fsm[6]_i_1/O
                         net (fo=1, routed)           0.016     1.136    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_NS_fsm[6]
    SLICE_X3Y59          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_CS_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.999     1.137    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_clk
    SLICE_X3Y59          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_CS_fsm_reg[6]/C
                         clock pessimism             -0.070     1.067    
    SLICE_X3Y59          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.113    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_CS_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/dout_buf_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.071ns (36.979%)  route 0.121ns (63.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.519ns (routing 0.558ns, distribution 0.961ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.616ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.519     1.686    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X11Y63         FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/dout_buf_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.757 r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/dout_buf_reg[69]/Q
                         net (fo=1, routed)           0.121     1.878    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/tmp_strb[5]
    SLICE_X10Y64         FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.744     1.951    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/ap_clk
    SLICE_X10Y64         FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[5]/C
                         clock pessimism             -0.152     1.799    
    SLICE_X10Y64         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.854    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.strb_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_buf_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.072ns (37.895%)  route 0.118ns (62.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.678ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.511ns (routing 0.558ns, distribution 0.953ns)
  Clock Net Delay (Destination): 1.738ns (routing 0.616ns, distribution 1.122ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.511     1.678    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/ap_clk
    SLICE_X3Y46          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.750 r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg[31]/Q
                         net (fo=3, routed)           0.118     1.868    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_reg_n_2_[31]
    SLICE_X2Y45          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_buf_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.738     1.945    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/ap_clk
    SLICE_X2Y45          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_buf_reg[31]/C
                         clock pessimism             -0.157     1.788    
    SLICE_X2Y45          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.055     1.843    reset_3_i/VDMA/axis_to_ddr_writer_0/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/start_addr_buf_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/dout_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.073ns (31.739%)  route 0.157ns (68.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.526ns (routing 0.558ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.616ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.526     1.693    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X5Y59          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/dout_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     1.766 r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/dout_buf_reg[4]/Q
                         net (fo=1, routed)           0.157     1.923    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata_n_97
    SLICE_X6Y64          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.739     1.946    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/ap_clk
    SLICE_X6Y64          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[4]/C
                         clock pessimism             -0.103     1.843    
    SLICE_X6Y64          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.055     1.898    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_1_reg_694_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_reg_324_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.884ns (routing 0.316ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.356ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.884     0.995    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_clk
    SLICE_X8Y59          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_1_reg_694_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.034 r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_1_reg_694_reg[2]/Q
                         net (fo=4, routed)           0.057     1.091    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_1_reg_694[2]
    SLICE_X8Y58          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_reg_324_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.012     1.150    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/ap_clk
    SLICE_X8Y58          FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_reg_324_reg[2]/C
                         clock pessimism             -0.132     1.019    
    SLICE_X8Y58          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.066    reset_3_i/VDMA/axis_to_ddr_writer_LUMA/inst/i_reg_324_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_1_reg_669_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_reg_279_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.070ns (40.698%)  route 0.102ns (59.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.551ns (routing 0.558ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.616ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.551     1.718    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_clk
    SLICE_X21Y28         FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_1_reg_669_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.070     1.788 r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_1_reg_669_reg[1]/Q
                         net (fo=1, routed)           0.102     1.890    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_1_reg_669[1]
    SLICE_X22Y29         FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_reg_279_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.758     1.965    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_clk
    SLICE_X22Y29         FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_reg_279_reg[1]/C
                         clock pessimism             -0.157     1.808    
    SLICE_X22Y29         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     1.863    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_reg_279_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_1_reg_669_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_reg_279_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.070ns (38.251%)  route 0.113ns (61.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.540ns (routing 0.558ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.616ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.540     1.707    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_clk
    SLICE_X21Y30         FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_1_reg_669_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.777 r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_1_reg_669_reg[19]/Q
                         net (fo=1, routed)           0.113     1.890    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_1_reg_669[19]
    SLICE_X22Y30         FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_reg_279_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.758     1.965    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/ap_clk
    SLICE_X22Y30         FDRE                                         r  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_reg_279_reg[19]/C
                         clock pessimism             -0.157     1.808    
    SLICE_X22Y30         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.863    reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/idx_reg_279_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         10.000      6.997      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         10.000      6.997      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y13  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/buffer_U/axis_to_ddr_writebkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y13  reset_3_i/VDMA/axis_to_ddr_writer_0/inst/buffer_U/axis_to_ddr_writebkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y12  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y12  reset_3_i/VDMA/axis_to_ddr_writer_CHROMA/inst/axis_to_ddr_writer_base_ddr_addr_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X0Y4   reset_3_i/VDMA/ddr_to_axis_reader_0/inst/ddr_to_axis_reader_base_ddr_addr_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0      reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK



---------------------------------------------------------------------------------------------------
From Clock:  reset_3_i/clk_wiz_0/inst/clk_in1
  To Clock:  reset_3_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reset_3_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reset_3_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y2  reset_3_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  reset_3_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  reset_3_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  reset_3_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  reset_3_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_prova_gpio_clk_wiz_0_0
  To Clock:  clk_out1_prova_gpio_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_prova_gpio_clk_wiz_0_0
Waveform(ns):       { 0.000 20.832 }
Period(ns):         41.663
Sources:            { reset_3_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         41.663      40.164     BUFGCE_X0Y62  reset_3_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         41.663      40.413     MMCM_X0Y2     reset_3_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prova_gpio_clk_wiz_0_0
  To Clock:  clkfbout_prova_gpio_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       58.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prova_gpio_clk_wiz_0_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { reset_3_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         60.000      58.501     BUFGCE_X0Y68  reset_3_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         60.000      58.750     MMCM_X0Y2     reset_3_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         60.000      58.750     MMCM_X0Y2     reset_3_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack      999.558ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.558ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.469ns  (logic 0.096ns (20.469%)  route 0.373ns (79.531%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y58         FDRE                         0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X18Y58         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.373     0.469    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X18Y58         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X18Y58         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027  1000.027    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                999.558    

Slack (MET) :             999.569ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.458ns  (logic 0.096ns (20.961%)  route 0.362ns (79.039%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y74         FDRE                         0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X17Y74         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.096 r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.362     0.458    reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X17Y75         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y75         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027  1000.027    reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.458    
  -------------------------------------------------------------------
                         slack                                999.569    

Slack (MET) :             999.572ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.455ns  (logic 0.098ns (21.538%)  route 0.357ns (78.462%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y66         FDRE                         0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X20Y66         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.357     0.455    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X19Y66         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X19Y66         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027  1000.027    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                999.572    

Slack (MET) :             999.595ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.432ns  (logic 0.098ns (22.685%)  route 0.334ns (77.315%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE                         0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X19Y67         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.334     0.432    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X19Y66         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X19Y66         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027  1000.027    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                999.595    

Slack (MET) :             999.609ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.418ns  (logic 0.093ns (22.249%)  route 0.325ns (77.751%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y60         FDRE                         0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X19Y60         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.325     0.418    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X19Y60         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X19Y60         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027  1000.027    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                999.609    

Slack (MET) :             999.628ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.399ns  (logic 0.094ns (23.559%)  route 0.305ns (76.441%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y67         FDRE                         0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X19Y67         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.305     0.399    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X19Y67         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X19Y67         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027  1000.027    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                999.628    

Slack (MET) :             999.641ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.386ns  (logic 0.094ns (24.352%)  route 0.292ns (75.648%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y59         FDRE                         0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X19Y59         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.292     0.386    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X19Y59         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X19Y59         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027  1000.027    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                999.641    

Slack (MET) :             999.642ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.385ns  (logic 0.097ns (25.195%)  route 0.288ns (74.805%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y74         FDRE                         0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X17Y74         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.097 r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.288     0.385    reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X17Y74         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y74         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027  1000.027    reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                999.642    

Slack (MET) :             999.662ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.365ns  (logic 0.098ns (26.849%)  route 0.267ns (73.151%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDRE                         0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X18Y67         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.267     0.365    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X18Y67         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X18Y67         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027  1000.027    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                999.662    

Slack (MET) :             999.685ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.342ns  (logic 0.099ns (28.947%)  route 0.243ns (71.053%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y72         FDRE                         0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X17Y72         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.243     0.342    reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X17Y72         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X17Y72         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027  1000.027    reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.027    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                999.685    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.277ns (18.947%)  route 1.185ns (81.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.616ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.558ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.750     1.957    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.056 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.474     2.530    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.708 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.711     3.419    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y24          FDPE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.520    11.687    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y24          FDPE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.157    11.844    
                         clock uncertainty           -0.176    11.668    
    SLICE_X5Y24          FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.072    11.596    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -3.419    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.277ns (18.947%)  route 1.185ns (81.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.616ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.558ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.750     1.957    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.056 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.474     2.530    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.708 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.711     3.419    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y24          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.520    11.687    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y24          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.157    11.844    
                         clock uncertainty           -0.176    11.668    
    SLICE_X5Y24          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    11.596    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -3.419    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.277ns (18.947%)  route 1.185ns (81.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.616ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.558ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.750     1.957    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.056 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.474     2.530    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.708 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.711     3.419    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y24          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.520    11.687    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y24          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.157    11.844    
                         clock uncertainty           -0.176    11.668    
    SLICE_X5Y24          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072    11.596    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -3.419    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.177ns  (required time - arrival time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.277ns (18.947%)  route 1.185ns (81.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.616ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.558ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.750     1.957    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.056 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.474     2.530    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.708 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.711     3.419    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y24          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.520    11.687    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y24          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.157    11.844    
                         clock uncertainty           -0.176    11.668    
    SLICE_X5Y24          FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    11.596    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -3.419    
  -------------------------------------------------------------------
                         slack                                  8.177    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.277ns (18.973%)  route 1.183ns (81.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.616ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.558ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.750     1.957    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.056 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.474     2.530    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.708 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.709     3.417    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y24          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.520    11.687    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y24          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.157    11.844    
                         clock uncertainty           -0.176    11.668    
    SLICE_X5Y24          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    11.596    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.277ns (18.973%)  route 1.183ns (81.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.616ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.558ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.750     1.957    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.056 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.474     2.530    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.708 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.709     3.417    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y24          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.520    11.687    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y24          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.157    11.844    
                         clock uncertainty           -0.176    11.668    
    SLICE_X5Y24          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    11.596    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.277ns (18.973%)  route 1.183ns (81.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.616ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.558ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.750     1.957    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.056 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.474     2.530    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.708 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.709     3.417    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y24          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.520    11.687    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y24          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.157    11.844    
                         clock uncertainty           -0.176    11.668    
    SLICE_X5Y24          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    11.596    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.277ns (18.973%)  route 1.183ns (81.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.616ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.558ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.750     1.957    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.056 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.474     2.530    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.708 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.709     3.417    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y24          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.520    11.687    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y24          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.157    11.844    
                         clock uncertainty           -0.176    11.668    
    SLICE_X5Y24          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072    11.596    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.460ns  (logic 0.277ns (18.973%)  route 1.183ns (81.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.616ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.558ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.750     1.957    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.056 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.474     2.530    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.708 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.709     3.417    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X5Y24          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.520    11.687    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X5Y24          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.157    11.844    
                         clock uncertainty           -0.176    11.668    
    SLICE_X5Y24          FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    11.596    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.596    
                         arrival time                          -3.417    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.330ns  (required time - arrival time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.277ns (21.081%)  route 1.037ns (78.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.957ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.616ns, distribution 1.134ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.558ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.750     1.957    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.056 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.474     2.530    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.708 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.563     3.271    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X9Y24          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.525    11.692    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y24          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.157    11.849    
                         clock uncertainty           -0.176    11.673    
    SLICE_X9Y24          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    11.601    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -3.271    
  -------------------------------------------------------------------
                         slack                                  8.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.075ns (30.000%)  route 0.175ns (70.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.879ns (routing 0.316ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.356ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.879     0.990    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y4           FDPE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.030 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.082    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y3           LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.117 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.123     1.240    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y3           FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.014     1.152    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y3           FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.103     1.049    
    SLICE_X1Y3           FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.029    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.075ns (30.000%)  route 0.175ns (70.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.879ns (routing 0.316ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.356ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.879     0.990    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y4           FDPE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.030 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.082    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y3           LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.117 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.123     1.240    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y3           FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.014     1.152    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y3           FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.103     1.049    
    SLICE_X1Y3           FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     1.029    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.075ns (30.000%)  route 0.175ns (70.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.879ns (routing 0.316ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.356ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.879     0.990    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y4           FDPE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.030 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.082    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y3           LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.117 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.123     1.240    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y3           FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.014     1.152    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y3           FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.103     1.049    
    SLICE_X1Y3           FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     1.029    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.075ns (30.000%)  route 0.175ns (70.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.879ns (routing 0.316ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.014ns (routing 0.356ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.879     0.990    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y4           FDPE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.030 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.082    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y3           LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.117 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.123     1.240    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X1Y3           FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.014     1.152    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y3           FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.103     1.049    
    SLICE_X1Y3           FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.029    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.089ns (36.032%)  route 0.158ns (63.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.886ns (routing 0.316ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.356ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.886     0.997    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.036 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.066    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.116 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.128     1.244    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X6Y23          FDPE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.010     1.148    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y23          FDPE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.103     1.045    
    SLICE_X6Y23          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.025    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.089ns (36.032%)  route 0.158ns (63.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.886ns (routing 0.316ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.356ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.886     0.997    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.036 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.066    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.116 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.128     1.244    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X6Y23          FDPE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.010     1.148    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y23          FDPE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.103     1.045    
    SLICE_X6Y23          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.025    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.089ns (41.395%)  route 0.126ns (58.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.886ns (routing 0.316ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.356ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.886     0.997    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.036 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.066    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.116 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.212    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X8Y23          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.011     1.149    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y23          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.138     1.011    
    SLICE_X8Y23          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.991    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.089ns (41.395%)  route 0.126ns (58.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.886ns (routing 0.316ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.356ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.886     0.997    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.036 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.066    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.116 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.212    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X8Y23          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.011     1.149    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y23          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.138     1.011    
    SLICE_X8Y23          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     0.991    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.089ns (36.032%)  route 0.158ns (63.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.886ns (routing 0.316ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.356ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.886     0.997    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.036 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.066    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.116 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.128     1.244    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y23          FDPE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.006     1.144    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y23          FDPE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.103     1.041    
    SLICE_X6Y23          FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.021    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.089ns (36.032%)  route 0.158ns (63.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.997ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.886ns (routing 0.316ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.356ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        0.886     0.997    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y23          FDRE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.036 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.030     1.066    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y23          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     1.116 f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.128     1.244    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y23          FDCE                                         f  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  reset_3_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    reset_3_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  reset_3_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=6799, routed)        1.006     1.144    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y23          FDCE                                         r  reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.103     1.041    
    SLICE_X6Y23          FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     1.021    reset_3_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.223    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pl_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.567ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.567ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.460ns  (logic 0.098ns (21.304%)  route 0.362ns (78.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55                                      0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X19Y55         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.362     0.460    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X22Y55         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y55         FDRE (Setup_fdre_C_D)        0.027    10.027    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  9.567    

Slack (MET) :             9.579ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.448ns  (logic 0.095ns (21.205%)  route 0.353ns (78.795%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55                                      0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X19Y55         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.353     0.448    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X22Y55         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y55         FDRE (Setup_fdre_C_D)        0.027    10.027    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  9.579    

Slack (MET) :             9.592ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.435ns  (logic 0.096ns (22.069%)  route 0.339ns (77.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y68                                      0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X19Y68         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.339     0.435    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X21Y68         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y68         FDRE (Setup_fdre_C_D)        0.027    10.027    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  9.592    

Slack (MET) :             9.609ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.418ns  (logic 0.094ns (22.488%)  route 0.324ns (77.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55                                      0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X19Y55         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094     0.094 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.324     0.418    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X22Y55         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y55         FDRE (Setup_fdre_C_D)        0.027    10.027    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  9.609    

Slack (MET) :             9.610ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.417ns  (logic 0.096ns (23.022%)  route 0.321ns (76.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y66                                      0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X19Y66         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.321     0.417    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X20Y69         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y69         FDRE (Setup_fdre_C_D)        0.027    10.027    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.417    
  -------------------------------------------------------------------
                         slack                                  9.610    

Slack (MET) :             9.638ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.389ns  (logic 0.095ns (24.422%)  route 0.294ns (75.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y68                                      0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X19Y68         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.294     0.389    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X20Y68         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y68         FDRE (Setup_fdre_C_D)        0.027    10.027    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.643ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.384ns  (logic 0.095ns (24.740%)  route 0.289ns (75.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y68                                      0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X19Y68         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.095 r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.289     0.384    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X21Y68         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y68         FDRE (Setup_fdre_C_D)        0.027    10.027    reset_3_i/VDMA/axis_data_fifo_raw_CHROMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  9.643    

Slack (MET) :             9.644ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.383ns  (logic 0.096ns (25.065%)  route 0.287ns (74.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y56                                      0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X20Y56         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.287     0.383    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X22Y56         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y56         FDRE (Setup_fdre_C_D)        0.027    10.027    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  9.644    

Slack (MET) :             9.645ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.382ns  (logic 0.096ns (25.131%)  route 0.286ns (74.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58                                      0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X20Y58         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.286     0.382    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X22Y57         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X22Y57         FDRE (Setup_fdre_C_D)        0.027    10.027    reset_3_i/VDMA/axis_data_fifo_raw_LUMA/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  9.645    

Slack (MET) :             9.647ns  (required time - arrival time)
  Source:                 reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.380ns  (logic 0.099ns (26.053%)  route 0.281ns (73.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y74                                      0.000     0.000 r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X18Y74         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.281     0.380    reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X18Y74         FDRE                                         r  reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X18Y74         FDRE (Setup_fdre_C_D)        0.027    10.027    reset_3_i/VDMA/axis_data_fifo_pipeline_to_writer/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  9.647    





