#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb  9 16:23:42 2021
# Process ID: 55368
# Current directory: C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.runs/synth_1
# Command line: vivado.exe -log question_C.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source question_C.tcl
# Log file: C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.runs/synth_1/question_C.vds
# Journal file: C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source question_C.tcl -notrace
Command: synth_design -top question_C -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 56560 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 598.051 ; gain = 241.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'question_C' [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:42]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:51]
WARNING: [Synth 8-87] always_comb on 'ns_reg' did not result in combinational logic [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:43]
WARNING: [Synth 8-87] always_comb on 'ready_reg' did not result in combinational logic [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:52]
WARNING: [Synth 8-87] always_comb on 'set_reg' did not result in combinational logic [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:53]
WARNING: [Synth 8-87] always_comb on 'go_reg' did not result in combinational logic [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'question_C' (1#1) [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 671.148 ; gain = 314.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 671.148 ; gain = 314.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 671.148 ; gain = 314.434
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'question_C'
WARNING: [Synth 8-327] inferring latch for variable 'ready_reg' [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:52]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_ns_reg' [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:43]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ST_RESET |                             0001 |                              000
                ST_READY |                             0010 |                              001
                  ST_SET |                             0100 |                              011
                   ST_GO |                             1000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'question_C'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_ns_reg' [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:43]
WARNING: [Synth 8-327] inferring latch for variable 'set_reg' [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:53]
WARNING: [Synth 8-327] inferring latch for variable 'go_reg' [C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.srcs/sources_1/new/question_C.sv:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 671.148 ; gain = 314.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module question_C 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (go_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (set_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ready_reg)
WARNING: [Synth 8-3332] Sequential element (ready_reg) is unused and will be removed from module question_C.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cs_reg[3]) is unused and will be removed from module question_C.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cs_reg[2]) is unused and will be removed from module question_C.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cs_reg[1]) is unused and will be removed from module question_C.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cs_reg[0]) is unused and will be removed from module question_C.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_ns_reg[3]) is unused and will be removed from module question_C.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_ns_reg[2]) is unused and will be removed from module question_C.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_ns_reg[1]) is unused and will be removed from module question_C.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_ns_reg[0]) is unused and will be removed from module question_C.
WARNING: [Synth 8-3332] Sequential element (set_reg) is unused and will be removed from module question_C.
WARNING: [Synth 8-3332] Sequential element (go_reg) is unused and will be removed from module question_C.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 835.953 ; gain = 479.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 835.953 ; gain = 479.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 835.953 ; gain = 479.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.953 ; gain = 479.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.953 ; gain = 479.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.953 ; gain = 479.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.953 ; gain = 479.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.953 ; gain = 479.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.953 ; gain = 479.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     3|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.953 ; gain = 479.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.953 ; gain = 479.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 835.953 ; gain = 479.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 840.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 942.082 ; gain = 610.199
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 942.082 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sonal/Documents/GitHub/ECE540_Project2/Project_Midterm/Project_Midterm.runs/synth_1/question_C.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file question_C_utilization_synth.rpt -pb question_C_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  9 16:24:05 2021...
