`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03/21/2020 06:58:59 PM
// Design Name: 
// Module Name: CYX_RegFile
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module CYX_RegFile(
	input wire[4:0] ra, 
	input wire[4:0] rb, 
	input wire[4:0] rw,
	output wire[31:0] busA,
	output wire[31:0] busB,
	input wire[31:0] busW,
	input wire CLK,
	input wire RegWr
	);
	
	reg[31:0] regs[4:0];
	
	assign busA = regs[ra];
	assign busB = regs[rb];
	
	always @ (posedge CLK) begin
	
		if (RegWr) begin
			regs[rw] = busW;
		end
		
	end
	
endmodule




	