// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
// Date        : Tue Sep 22 18:53:19 2020
// Host        : seba-HP-ProBook-450-G6 running 64-bit Ubuntu 18.04.5 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/seba/Workspace/projects/rp_vv/dev_4/dev_4.srcs/sources_1/bd/system/ip/system_vv_model_2_0_0/system_vv_model_2_0_0_sim_netlist.v
// Design      : system_vv_model_2_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_vv_model_2_0_0,vv_model_2,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "sysgen" *) 
(* X_CORE_INFO = "vv_model_2,Vivado 2019.1.1" *) 
(* NotValidForBitStream *)
module system_vv_model_2_0_0
   (adc_tdata,
    adc_tvalid,
    control_data,
    twidd_tdata,
    twidd_tvalid,
    clk,
    corr_tdata,
    corr_tvalid,
    pow0_tdata,
    pow0_tvalid,
    pow1_tdata,
    pow1_tvalid);
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 adc TDATA" *) input [31:0]adc_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 adc TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME adc, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) input [0:0]adc_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 control_data DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME control_data, LAYERED_METADATA undef" *) input [31:0]control_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 twidd TDATA" *) input [31:0]twidd_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 twidd TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME twidd, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) input [0:0]twidd_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_BUSIF adc:corr:pow0:pow1:twidd:control_data, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 corr TDATA" *) output [127:0]corr_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 corr TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME corr, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 128} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 16, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) output [0:0]corr_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow0 TDATA" *) output [63:0]pow0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow0 TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pow0, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) output [0:0]pow0_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow1 TDATA" *) output [63:0]pow1_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 pow1 TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME pow1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN system_axis_red_pitaya_adc_0_0_adc_clk, INSERT_VIP 0" *) output [0:0]pow1_tvalid;

  wire [31:0]adc_tdata;
  wire [0:0]adc_tvalid;
  wire clk;
  wire [31:0]control_data;
  wire [127:0]corr_tdata;
  wire [0:0]corr_tvalid;
  wire [63:0]pow0_tdata;
  wire [0:0]pow0_tvalid;
  wire [63:0]pow1_tdata;
  wire [0:0]pow1_tvalid;
  wire [31:0]twidd_tdata;
  wire [0:0]twidd_tvalid;

  system_vv_model_2_0_0_vv_model_2 inst
       (.adc_tdata(adc_tdata),
        .adc_tvalid(adc_tvalid),
        .clk(clk),
        .control_data(control_data),
        .corr_tdata(corr_tdata),
        .corr_tvalid(corr_tvalid),
        .pow0_tdata(pow0_tdata),
        .pow0_tvalid(pow0_tvalid),
        .pow1_tdata(pow1_tdata),
        .pow1_tvalid(pow1_tvalid),
        .twidd_tdata(twidd_tdata),
        .twidd_tvalid(twidd_tvalid));
endmodule

(* ORIG_REF_NAME = "comb_filter" *) 
module system_vv_model_2_0_0_comb_filter
   (O,
    \din_re_V_read_reg_409_reg[7] ,
    \din_re_V_read_reg_409_reg[11] ,
    \din_re_V_read_reg_409_reg[12] ,
    \icmp_ln879_reg_425_reg[0] ,
    \icmp_ln879_reg_425_reg[0]_0 ,
    \icmp_ln879_reg_425_reg[0]_1 ,
    \icmp_ln879_reg_425_reg[0]_2 ,
    d1,
    \comb_re_V_int_reg_reg[3]__0 ,
    \comb_re_V_int_reg_reg[7]__0 ,
    \comb_re_V_int_reg_reg[11]__0 ,
    DI,
    S,
    \comb_im_V_int_reg_reg[3]__0 ,
    \comb_im_V_int_reg_reg[7]__0 ,
    \comb_im_V_int_reg_reg[11]__0 ,
    \comb_im_V_int_reg_reg[14]__0 );
  output [3:0]O;
  output [3:0]\din_re_V_read_reg_409_reg[7] ;
  output [3:0]\din_re_V_read_reg_409_reg[11] ;
  output [2:0]\din_re_V_read_reg_409_reg[12] ;
  output [3:0]\icmp_ln879_reg_425_reg[0] ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  output [2:0]\icmp_ln879_reg_425_reg[0]_2 ;
  input [12:0]d1;
  input [3:0]\comb_re_V_int_reg_reg[3]__0 ;
  input [3:0]\comb_re_V_int_reg_reg[7]__0 ;
  input [3:0]\comb_re_V_int_reg_reg[11]__0 ;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]\comb_im_V_int_reg_reg[3]__0 ;
  input [3:0]\comb_im_V_int_reg_reg[7]__0 ;
  input [3:0]\comb_im_V_int_reg_reg[11]__0 ;
  input [1:0]\comb_im_V_int_reg_reg[14]__0 ;

  wire [0:0]DI;
  wire [3:0]O;
  wire [1:0]S;
  wire [3:0]\comb_im_V_int_reg_reg[11]__0 ;
  wire [1:0]\comb_im_V_int_reg_reg[14]__0 ;
  wire [3:0]\comb_im_V_int_reg_reg[3]__0 ;
  wire [3:0]\comb_im_V_int_reg_reg[7]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[11]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[3]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[7]__0 ;
  wire [12:0]d1;
  wire [3:0]\din_re_V_read_reg_409_reg[11] ;
  wire [2:0]\din_re_V_read_reg_409_reg[12] ;
  wire [3:0]\din_re_V_read_reg_409_reg[7] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  wire [2:0]\icmp_ln879_reg_425_reg[0]_2 ;
  wire ret_V_2_fu_66_p2_carry__0_n_0;
  wire ret_V_2_fu_66_p2_carry__0_n_1;
  wire ret_V_2_fu_66_p2_carry__0_n_2;
  wire ret_V_2_fu_66_p2_carry__0_n_3;
  wire ret_V_2_fu_66_p2_carry__1_n_0;
  wire ret_V_2_fu_66_p2_carry__1_n_1;
  wire ret_V_2_fu_66_p2_carry__1_n_2;
  wire ret_V_2_fu_66_p2_carry__1_n_3;
  wire ret_V_2_fu_66_p2_carry__2_n_2;
  wire ret_V_2_fu_66_p2_carry__2_n_3;
  wire ret_V_2_fu_66_p2_carry_n_0;
  wire ret_V_2_fu_66_p2_carry_n_1;
  wire ret_V_2_fu_66_p2_carry_n_2;
  wire ret_V_2_fu_66_p2_carry_n_3;
  wire ret_V_fu_52_p2_carry__0_n_0;
  wire ret_V_fu_52_p2_carry__0_n_1;
  wire ret_V_fu_52_p2_carry__0_n_2;
  wire ret_V_fu_52_p2_carry__0_n_3;
  wire ret_V_fu_52_p2_carry__1_n_0;
  wire ret_V_fu_52_p2_carry__1_n_1;
  wire ret_V_fu_52_p2_carry__1_n_2;
  wire ret_V_fu_52_p2_carry__1_n_3;
  wire ret_V_fu_52_p2_carry__2_n_2;
  wire ret_V_fu_52_p2_carry__2_n_3;
  wire ret_V_fu_52_p2_carry_n_0;
  wire ret_V_fu_52_p2_carry_n_1;
  wire ret_V_fu_52_p2_carry_n_2;
  wire ret_V_fu_52_p2_carry_n_3;
  wire [3:2]NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED;

  CARRY4 ret_V_2_fu_66_p2_carry
       (.CI(1'b0),
        .CO({ret_V_2_fu_66_p2_carry_n_0,ret_V_2_fu_66_p2_carry_n_1,ret_V_2_fu_66_p2_carry_n_2,ret_V_2_fu_66_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln879_reg_425_reg[0] ),
        .S(\comb_im_V_int_reg_reg[3]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__0
       (.CI(ret_V_2_fu_66_p2_carry_n_0),
        .CO({ret_V_2_fu_66_p2_carry__0_n_0,ret_V_2_fu_66_p2_carry__0_n_1,ret_V_2_fu_66_p2_carry__0_n_2,ret_V_2_fu_66_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln879_reg_425_reg[0]_0 ),
        .S(\comb_im_V_int_reg_reg[7]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__1
       (.CI(ret_V_2_fu_66_p2_carry__0_n_0),
        .CO({ret_V_2_fu_66_p2_carry__1_n_0,ret_V_2_fu_66_p2_carry__1_n_1,ret_V_2_fu_66_p2_carry__1_n_2,ret_V_2_fu_66_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\icmp_ln879_reg_425_reg[0]_1 ),
        .S(\comb_im_V_int_reg_reg[11]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__2
       (.CI(ret_V_2_fu_66_p2_carry__1_n_0),
        .CO({NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED[3:2],ret_V_2_fu_66_p2_carry__2_n_2,ret_V_2_fu_66_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED[3],\icmp_ln879_reg_425_reg[0]_2 }),
        .S({1'b0,1'b1,\comb_im_V_int_reg_reg[14]__0 }));
  CARRY4 ret_V_fu_52_p2_carry
       (.CI(1'b0),
        .CO({ret_V_fu_52_p2_carry_n_0,ret_V_fu_52_p2_carry_n_1,ret_V_fu_52_p2_carry_n_2,ret_V_fu_52_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(d1[3:0]),
        .O(O),
        .S(\comb_re_V_int_reg_reg[3]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__0
       (.CI(ret_V_fu_52_p2_carry_n_0),
        .CO({ret_V_fu_52_p2_carry__0_n_0,ret_V_fu_52_p2_carry__0_n_1,ret_V_fu_52_p2_carry__0_n_2,ret_V_fu_52_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(d1[7:4]),
        .O(\din_re_V_read_reg_409_reg[7] ),
        .S(\comb_re_V_int_reg_reg[7]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__1
       (.CI(ret_V_fu_52_p2_carry__0_n_0),
        .CO({ret_V_fu_52_p2_carry__1_n_0,ret_V_fu_52_p2_carry__1_n_1,ret_V_fu_52_p2_carry__1_n_2,ret_V_fu_52_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(d1[11:8]),
        .O(\din_re_V_read_reg_409_reg[11] ),
        .S(\comb_re_V_int_reg_reg[11]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__2
       (.CI(ret_V_fu_52_p2_carry__1_n_0),
        .CO({NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED[3:2],ret_V_fu_52_p2_carry__2_n_2,ret_V_fu_52_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,d1[12]}),
        .O({NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED[3],\din_re_V_read_reg_409_reg[12] }),
        .S({1'b0,1'b1,S}));
endmodule

(* ORIG_REF_NAME = "comb_filter" *) 
module system_vv_model_2_0_0_comb_filter_11
   (ret_V_fu_52_p2,
    ret_V_2_fu_66_p2,
    d1,
    \comb_re_V_int_reg_reg[3]__0 ,
    \comb_re_V_int_reg_reg[7]__0 ,
    \comb_re_V_int_reg_reg[11]__0 ,
    DI,
    S,
    \comb_im_V_int_reg_reg[3]__0 ,
    \comb_im_V_int_reg_reg[7]__0 ,
    \comb_im_V_int_reg_reg[11]__0 ,
    \comb_im_V_int_reg_reg[14]__0 );
  output [14:0]ret_V_fu_52_p2;
  output [14:0]ret_V_2_fu_66_p2;
  input [12:0]d1;
  input [3:0]\comb_re_V_int_reg_reg[3]__0 ;
  input [3:0]\comb_re_V_int_reg_reg[7]__0 ;
  input [3:0]\comb_re_V_int_reg_reg[11]__0 ;
  input [0:0]DI;
  input [1:0]S;
  input [3:0]\comb_im_V_int_reg_reg[3]__0 ;
  input [3:0]\comb_im_V_int_reg_reg[7]__0 ;
  input [3:0]\comb_im_V_int_reg_reg[11]__0 ;
  input [1:0]\comb_im_V_int_reg_reg[14]__0 ;

  wire [0:0]DI;
  wire [1:0]S;
  wire [3:0]\comb_im_V_int_reg_reg[11]__0 ;
  wire [1:0]\comb_im_V_int_reg_reg[14]__0 ;
  wire [3:0]\comb_im_V_int_reg_reg[3]__0 ;
  wire [3:0]\comb_im_V_int_reg_reg[7]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[11]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[3]__0 ;
  wire [3:0]\comb_re_V_int_reg_reg[7]__0 ;
  wire [12:0]d1;
  wire [14:0]ret_V_2_fu_66_p2;
  wire ret_V_2_fu_66_p2_carry__0_n_0;
  wire ret_V_2_fu_66_p2_carry__0_n_1;
  wire ret_V_2_fu_66_p2_carry__0_n_2;
  wire ret_V_2_fu_66_p2_carry__0_n_3;
  wire ret_V_2_fu_66_p2_carry__1_n_0;
  wire ret_V_2_fu_66_p2_carry__1_n_1;
  wire ret_V_2_fu_66_p2_carry__1_n_2;
  wire ret_V_2_fu_66_p2_carry__1_n_3;
  wire ret_V_2_fu_66_p2_carry__2_n_2;
  wire ret_V_2_fu_66_p2_carry__2_n_3;
  wire ret_V_2_fu_66_p2_carry_n_0;
  wire ret_V_2_fu_66_p2_carry_n_1;
  wire ret_V_2_fu_66_p2_carry_n_2;
  wire ret_V_2_fu_66_p2_carry_n_3;
  wire [14:0]ret_V_fu_52_p2;
  wire ret_V_fu_52_p2_carry__0_n_0;
  wire ret_V_fu_52_p2_carry__0_n_1;
  wire ret_V_fu_52_p2_carry__0_n_2;
  wire ret_V_fu_52_p2_carry__0_n_3;
  wire ret_V_fu_52_p2_carry__1_n_0;
  wire ret_V_fu_52_p2_carry__1_n_1;
  wire ret_V_fu_52_p2_carry__1_n_2;
  wire ret_V_fu_52_p2_carry__1_n_3;
  wire ret_V_fu_52_p2_carry__2_n_2;
  wire ret_V_fu_52_p2_carry__2_n_3;
  wire ret_V_fu_52_p2_carry_n_0;
  wire ret_V_fu_52_p2_carry_n_1;
  wire ret_V_fu_52_p2_carry_n_2;
  wire ret_V_fu_52_p2_carry_n_3;
  wire [3:2]NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED;

  CARRY4 ret_V_2_fu_66_p2_carry
       (.CI(1'b0),
        .CO({ret_V_2_fu_66_p2_carry_n_0,ret_V_2_fu_66_p2_carry_n_1,ret_V_2_fu_66_p2_carry_n_2,ret_V_2_fu_66_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_2_fu_66_p2[3:0]),
        .S(\comb_im_V_int_reg_reg[3]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__0
       (.CI(ret_V_2_fu_66_p2_carry_n_0),
        .CO({ret_V_2_fu_66_p2_carry__0_n_0,ret_V_2_fu_66_p2_carry__0_n_1,ret_V_2_fu_66_p2_carry__0_n_2,ret_V_2_fu_66_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_2_fu_66_p2[7:4]),
        .S(\comb_im_V_int_reg_reg[7]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__1
       (.CI(ret_V_2_fu_66_p2_carry__0_n_0),
        .CO({ret_V_2_fu_66_p2_carry__1_n_0,ret_V_2_fu_66_p2_carry__1_n_1,ret_V_2_fu_66_p2_carry__1_n_2,ret_V_2_fu_66_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_2_fu_66_p2[11:8]),
        .S(\comb_im_V_int_reg_reg[11]__0 ));
  CARRY4 ret_V_2_fu_66_p2_carry__2
       (.CI(ret_V_2_fu_66_p2_carry__1_n_0),
        .CO({NLW_ret_V_2_fu_66_p2_carry__2_CO_UNCONNECTED[3:2],ret_V_2_fu_66_p2_carry__2_n_2,ret_V_2_fu_66_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({NLW_ret_V_2_fu_66_p2_carry__2_O_UNCONNECTED[3],ret_V_2_fu_66_p2[14:12]}),
        .S({1'b0,1'b1,\comb_im_V_int_reg_reg[14]__0 }));
  CARRY4 ret_V_fu_52_p2_carry
       (.CI(1'b0),
        .CO({ret_V_fu_52_p2_carry_n_0,ret_V_fu_52_p2_carry_n_1,ret_V_fu_52_p2_carry_n_2,ret_V_fu_52_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(d1[3:0]),
        .O(ret_V_fu_52_p2[3:0]),
        .S(\comb_re_V_int_reg_reg[3]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__0
       (.CI(ret_V_fu_52_p2_carry_n_0),
        .CO({ret_V_fu_52_p2_carry__0_n_0,ret_V_fu_52_p2_carry__0_n_1,ret_V_fu_52_p2_carry__0_n_2,ret_V_fu_52_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(d1[7:4]),
        .O(ret_V_fu_52_p2[7:4]),
        .S(\comb_re_V_int_reg_reg[7]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__1
       (.CI(ret_V_fu_52_p2_carry__0_n_0),
        .CO({ret_V_fu_52_p2_carry__1_n_0,ret_V_fu_52_p2_carry__1_n_1,ret_V_fu_52_p2_carry__1_n_2,ret_V_fu_52_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(d1[11:8]),
        .O(ret_V_fu_52_p2[11:8]),
        .S(\comb_re_V_int_reg_reg[11]__0 ));
  CARRY4 ret_V_fu_52_p2_carry__2
       (.CI(ret_V_fu_52_p2_carry__1_n_0),
        .CO({NLW_ret_V_fu_52_p2_carry__2_CO_UNCONNECTED[3:2],ret_V_fu_52_p2_carry__2_n_2,ret_V_fu_52_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,d1[12]}),
        .O({NLW_ret_V_fu_52_p2_carry__2_O_UNCONNECTED[3],ret_V_fu_52_p2[14:12]}),
        .S({1'b0,1'b1,S}));
endmodule

(* ORIG_REF_NAME = "modulation" *) 
module system_vv_model_2_0_0_modulation
   (\reg_resonator_re_V_reg[44] ,
    \reg_resonator_im_V_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    p_22,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    DI,
    clk,
    \comb_re_V_int_reg_reg[14]__0_0 ,
    \comb_re_V_int_reg_reg[11]__0_0 ,
    \comb_re_V_int_reg_reg[7]__0_0 ,
    O,
    \comb_im_V_int_reg_reg[14]__0_0 ,
    \comb_im_V_int_reg_reg[11]__0_0 ,
    \comb_im_V_int_reg_reg[7]__0_0 ,
    \comb_im_V_int_reg_reg[3]__0_0 ,
    r_V_6_reg_137_reg_0,
    res_input_im_V_reg_4440,
    p_23,
    A,
    p_24,
    reg_resonator_re_V_reg,
    reg_resonator_im_V_reg,
    d1);
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]p_11;
  output [3:0]p_12;
  output [3:0]p_13;
  output [3:0]p_14;
  output [3:0]p_15;
  output [3:0]p_16;
  output [3:0]p_17;
  output [3:0]p_18;
  output [3:0]p_19;
  output [3:0]p_20;
  output [3:0]p_21;
  output [0:0]p_22;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  output [0:0]DI;
  input clk;
  input [2:0]\comb_re_V_int_reg_reg[14]__0_0 ;
  input [3:0]\comb_re_V_int_reg_reg[11]__0_0 ;
  input [3:0]\comb_re_V_int_reg_reg[7]__0_0 ;
  input [3:0]O;
  input [2:0]\comb_im_V_int_reg_reg[14]__0_0 ;
  input [3:0]\comb_im_V_int_reg_reg[11]__0_0 ;
  input [3:0]\comb_im_V_int_reg_reg[7]__0_0 ;
  input [3:0]\comb_im_V_int_reg_reg[3]__0_0 ;
  input [15:0]r_V_6_reg_137_reg_0;
  input res_input_im_V_reg_4440;
  input [15:0]p_23;
  input [15:0]A;
  input [15:0]p_24;
  input [44:0]reg_resonator_re_V_reg;
  input [44:0]reg_resonator_im_V_reg;
  input [0:0]d1;

  wire [15:0]A;
  wire [0:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire clk;
  wire \comb_im_V_int_reg_reg[0]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[10]__0_n_0 ;
  wire [3:0]\comb_im_V_int_reg_reg[11]__0_0 ;
  wire \comb_im_V_int_reg_reg[11]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[12]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[13]__0_n_0 ;
  wire [2:0]\comb_im_V_int_reg_reg[14]__0_0 ;
  wire \comb_im_V_int_reg_reg[14]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[1]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[2]__0_n_0 ;
  wire [3:0]\comb_im_V_int_reg_reg[3]__0_0 ;
  wire \comb_im_V_int_reg_reg[3]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[4]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[5]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[6]__0_n_0 ;
  wire [3:0]\comb_im_V_int_reg_reg[7]__0_0 ;
  wire \comb_im_V_int_reg_reg[7]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[8]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[9]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[0]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[10]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[11]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[12]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[13]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[14]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[1]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[2]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[3]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[4]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[5]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[6]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[7]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[8]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter3_reg_reg[9]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[0]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[10]__0_n_0 ;
  wire [3:0]\comb_re_V_int_reg_reg[11]__0_0 ;
  wire \comb_re_V_int_reg_reg[11]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[12]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[13]__0_n_0 ;
  wire [2:0]\comb_re_V_int_reg_reg[14]__0_0 ;
  wire \comb_re_V_int_reg_reg[14]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[1]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[2]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[3]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[4]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[5]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[6]__0_n_0 ;
  wire [3:0]\comb_re_V_int_reg_reg[7]__0_0 ;
  wire \comb_re_V_int_reg_reg[7]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[8]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[9]__0_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ;
  wire [0:0]d1;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire [3:0]p_11;
  wire [3:0]p_12;
  wire [3:0]p_13;
  wire [3:0]p_14;
  wire [3:0]p_15;
  wire [3:0]p_16;
  wire [3:0]p_17;
  wire [3:0]p_18;
  wire [3:0]p_19;
  wire [3:0]p_2;
  wire [3:0]p_20;
  wire [3:0]p_21;
  wire [0:0]p_22;
  wire [15:0]p_23;
  wire [15:0]p_24;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [15:0]r_V_6_reg_137_reg_0;
  wire r_V_6_reg_137_reg_n_106;
  wire r_V_6_reg_137_reg_n_107;
  wire r_V_6_reg_137_reg_n_108;
  wire r_V_6_reg_137_reg_n_109;
  wire r_V_6_reg_137_reg_n_110;
  wire r_V_6_reg_137_reg_n_111;
  wire r_V_6_reg_137_reg_n_112;
  wire r_V_6_reg_137_reg_n_113;
  wire r_V_6_reg_137_reg_n_114;
  wire r_V_6_reg_137_reg_n_115;
  wire r_V_6_reg_137_reg_n_116;
  wire r_V_6_reg_137_reg_n_117;
  wire r_V_6_reg_137_reg_n_118;
  wire r_V_6_reg_137_reg_n_119;
  wire r_V_6_reg_137_reg_n_120;
  wire r_V_6_reg_137_reg_n_121;
  wire r_V_6_reg_137_reg_n_122;
  wire r_V_6_reg_137_reg_n_123;
  wire r_V_6_reg_137_reg_n_124;
  wire r_V_6_reg_137_reg_n_125;
  wire r_V_6_reg_137_reg_n_126;
  wire r_V_6_reg_137_reg_n_127;
  wire r_V_6_reg_137_reg_n_128;
  wire r_V_6_reg_137_reg_n_129;
  wire r_V_6_reg_137_reg_n_130;
  wire r_V_6_reg_137_reg_n_131;
  wire r_V_6_reg_137_reg_n_132;
  wire r_V_6_reg_137_reg_n_133;
  wire r_V_6_reg_137_reg_n_134;
  wire r_V_6_reg_137_reg_n_135;
  wire r_V_6_reg_137_reg_n_136;
  wire r_V_6_reg_137_reg_n_137;
  wire r_V_6_reg_137_reg_n_138;
  wire r_V_6_reg_137_reg_n_139;
  wire r_V_6_reg_137_reg_n_140;
  wire r_V_6_reg_137_reg_n_141;
  wire r_V_6_reg_137_reg_n_142;
  wire r_V_6_reg_137_reg_n_143;
  wire r_V_6_reg_137_reg_n_144;
  wire r_V_6_reg_137_reg_n_145;
  wire r_V_6_reg_137_reg_n_146;
  wire r_V_6_reg_137_reg_n_147;
  wire r_V_6_reg_137_reg_n_148;
  wire r_V_6_reg_137_reg_n_149;
  wire r_V_6_reg_137_reg_n_150;
  wire r_V_6_reg_137_reg_n_151;
  wire r_V_6_reg_137_reg_n_152;
  wire r_V_6_reg_137_reg_n_153;
  wire r_V_8_reg_147_reg_n_106;
  wire r_V_8_reg_147_reg_n_107;
  wire r_V_8_reg_147_reg_n_108;
  wire r_V_8_reg_147_reg_n_109;
  wire r_V_8_reg_147_reg_n_110;
  wire r_V_8_reg_147_reg_n_111;
  wire r_V_8_reg_147_reg_n_112;
  wire r_V_8_reg_147_reg_n_113;
  wire r_V_8_reg_147_reg_n_114;
  wire r_V_8_reg_147_reg_n_115;
  wire r_V_8_reg_147_reg_n_116;
  wire r_V_8_reg_147_reg_n_117;
  wire r_V_8_reg_147_reg_n_118;
  wire r_V_8_reg_147_reg_n_119;
  wire r_V_8_reg_147_reg_n_120;
  wire r_V_8_reg_147_reg_n_121;
  wire r_V_8_reg_147_reg_n_122;
  wire r_V_8_reg_147_reg_n_123;
  wire r_V_8_reg_147_reg_n_124;
  wire r_V_8_reg_147_reg_n_125;
  wire r_V_8_reg_147_reg_n_126;
  wire r_V_8_reg_147_reg_n_127;
  wire r_V_8_reg_147_reg_n_128;
  wire r_V_8_reg_147_reg_n_129;
  wire r_V_8_reg_147_reg_n_130;
  wire r_V_8_reg_147_reg_n_131;
  wire r_V_8_reg_147_reg_n_132;
  wire r_V_8_reg_147_reg_n_133;
  wire r_V_8_reg_147_reg_n_134;
  wire r_V_8_reg_147_reg_n_135;
  wire r_V_8_reg_147_reg_n_136;
  wire r_V_8_reg_147_reg_n_137;
  wire r_V_8_reg_147_reg_n_138;
  wire r_V_8_reg_147_reg_n_139;
  wire r_V_8_reg_147_reg_n_140;
  wire r_V_8_reg_147_reg_n_141;
  wire r_V_8_reg_147_reg_n_142;
  wire r_V_8_reg_147_reg_n_143;
  wire r_V_8_reg_147_reg_n_144;
  wire r_V_8_reg_147_reg_n_145;
  wire r_V_8_reg_147_reg_n_146;
  wire r_V_8_reg_147_reg_n_147;
  wire r_V_8_reg_147_reg_n_148;
  wire r_V_8_reg_147_reg_n_149;
  wire r_V_8_reg_147_reg_n_150;
  wire r_V_8_reg_147_reg_n_151;
  wire r_V_8_reg_147_reg_n_152;
  wire r_V_8_reg_147_reg_n_153;
  wire [44:0]reg_resonator_im_V_reg;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire [44:0]reg_resonator_re_V_reg;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire res_input_im_V_reg_4440;
  wire NLW_r_V_6_reg_137_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_6_reg_137_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_6_reg_137_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_6_reg_137_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_6_reg_137_reg_P_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_8_reg_147_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_8_reg_147_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_8_reg_147_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_8_reg_147_reg_P_UNCONNECTED;

  FDRE \comb_im_V_int_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[3]__0_0 [0]),
        .Q(\comb_im_V_int_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[11]__0_0 [2]),
        .Q(\comb_im_V_int_reg_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[11]__0_0 [3]),
        .Q(\comb_im_V_int_reg_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[14]__0_0 [0]),
        .Q(\comb_im_V_int_reg_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[14]__0_0 [1]),
        .Q(\comb_im_V_int_reg_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[14]__0_0 [2]),
        .Q(\comb_im_V_int_reg_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[3]__0_0 [1]),
        .Q(\comb_im_V_int_reg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[3]__0_0 [2]),
        .Q(\comb_im_V_int_reg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[3]__0_0 [3]),
        .Q(\comb_im_V_int_reg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[7]__0_0 [0]),
        .Q(\comb_im_V_int_reg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[7]__0_0 [1]),
        .Q(\comb_im_V_int_reg_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[7]__0_0 [2]),
        .Q(\comb_im_V_int_reg_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[7]__0_0 [3]),
        .Q(\comb_im_V_int_reg_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[11]__0_0 [0]),
        .Q(\comb_im_V_int_reg_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_int_reg_reg[11]__0_0 [1]),
        .Q(\comb_im_V_int_reg_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[0]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[10]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[11]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[12]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[13]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[14]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[1]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[2]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[3]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[4]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[5]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[6]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[7]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[8]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[9]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter3_reg_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(O[0]),
        .Q(\comb_re_V_int_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[11]__0_0 [2]),
        .Q(\comb_re_V_int_reg_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[11]__0_0 [3]),
        .Q(\comb_re_V_int_reg_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[14]__0_0 [0]),
        .Q(\comb_re_V_int_reg_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[14]__0_0 [1]),
        .Q(\comb_re_V_int_reg_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[14]__0_0 [2]),
        .Q(\comb_re_V_int_reg_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(O[1]),
        .Q(\comb_re_V_int_reg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(O[2]),
        .Q(\comb_re_V_int_reg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(O[3]),
        .Q(\comb_re_V_int_reg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[7]__0_0 [0]),
        .Q(\comb_re_V_int_reg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[7]__0_0 [1]),
        .Q(\comb_re_V_int_reg_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[7]__0_0 [2]),
        .Q(\comb_re_V_int_reg_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[7]__0_0 [3]),
        .Q(\comb_re_V_int_reg_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[11]__0_0 [0]),
        .Q(\comb_re_V_int_reg_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_re_V_int_reg_reg[11]__0_0 [1]),
        .Q(\comb_re_V_int_reg_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[0]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[10]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[11]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[12]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[13]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[14]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[1]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[2]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[3]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[4]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[5]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[6]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[7]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[8]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls2/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[9]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ));
  system_vv_model_2_0_0_msdft_mac_muladd_16s_15s_31s_32_1_0 msdft_mac_muladd_16s_15s_31s_32_1_0_U8
       (.B({\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 }),
        .PCOUT({r_V_8_reg_147_reg_n_106,r_V_8_reg_147_reg_n_107,r_V_8_reg_147_reg_n_108,r_V_8_reg_147_reg_n_109,r_V_8_reg_147_reg_n_110,r_V_8_reg_147_reg_n_111,r_V_8_reg_147_reg_n_112,r_V_8_reg_147_reg_n_113,r_V_8_reg_147_reg_n_114,r_V_8_reg_147_reg_n_115,r_V_8_reg_147_reg_n_116,r_V_8_reg_147_reg_n_117,r_V_8_reg_147_reg_n_118,r_V_8_reg_147_reg_n_119,r_V_8_reg_147_reg_n_120,r_V_8_reg_147_reg_n_121,r_V_8_reg_147_reg_n_122,r_V_8_reg_147_reg_n_123,r_V_8_reg_147_reg_n_124,r_V_8_reg_147_reg_n_125,r_V_8_reg_147_reg_n_126,r_V_8_reg_147_reg_n_127,r_V_8_reg_147_reg_n_128,r_V_8_reg_147_reg_n_129,r_V_8_reg_147_reg_n_130,r_V_8_reg_147_reg_n_131,r_V_8_reg_147_reg_n_132,r_V_8_reg_147_reg_n_133,r_V_8_reg_147_reg_n_134,r_V_8_reg_147_reg_n_135,r_V_8_reg_147_reg_n_136,r_V_8_reg_147_reg_n_137,r_V_8_reg_147_reg_n_138,r_V_8_reg_147_reg_n_139,r_V_8_reg_147_reg_n_140,r_V_8_reg_147_reg_n_141,r_V_8_reg_147_reg_n_142,r_V_8_reg_147_reg_n_143,r_V_8_reg_147_reg_n_144,r_V_8_reg_147_reg_n_145,r_V_8_reg_147_reg_n_146,r_V_8_reg_147_reg_n_147,r_V_8_reg_147_reg_n_148,r_V_8_reg_147_reg_n_149,r_V_8_reg_147_reg_n_150,r_V_8_reg_147_reg_n_151,r_V_8_reg_147_reg_n_152,r_V_8_reg_147_reg_n_153}),
        .clk(clk),
        .p(p_11),
        .p_0(p_12),
        .p_1(p_13),
        .p_10(p_22),
        .p_11(p_24),
        .p_2(p_14),
        .p_3(p_15),
        .p_4(p_16),
        .p_5(p_17),
        .p_6(p_18),
        .p_7(p_19),
        .p_8(p_20),
        .p_9(p_21),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] (\reg_resonator_im_V_reg[11] ),
        .\reg_resonator_im_V_reg[15] (\reg_resonator_im_V_reg[15] ),
        .\reg_resonator_im_V_reg[19] (\reg_resonator_im_V_reg[19] ),
        .\reg_resonator_im_V_reg[23] (\reg_resonator_im_V_reg[23] ),
        .\reg_resonator_im_V_reg[27] (\reg_resonator_im_V_reg[27] ),
        .\reg_resonator_im_V_reg[31] (\reg_resonator_im_V_reg[31] ),
        .\reg_resonator_im_V_reg[35] (\reg_resonator_im_V_reg[35] ),
        .\reg_resonator_im_V_reg[39] (\reg_resonator_im_V_reg[39] ),
        .\reg_resonator_im_V_reg[3] (\reg_resonator_im_V_reg[3] ),
        .\reg_resonator_im_V_reg[43] (\reg_resonator_im_V_reg[43] ),
        .\reg_resonator_im_V_reg[44] (\reg_resonator_im_V_reg[44] ),
        .\reg_resonator_im_V_reg[7] (\reg_resonator_im_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
  system_vv_model_2_0_0_msdft_mac_mulsub_16s_15s_31s_31_1_0 msdft_mac_mulsub_16s_15s_31s_31_1_0_U7
       (.B({\comb_im_V_read_reg_122_pp0_iter3_reg_reg[14]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[13]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[12]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[11]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[10]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[9]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[8]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[7]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[6]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[5]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[4]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[3]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[2]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[1]__0_n_0 ,\comb_im_V_read_reg_122_pp0_iter3_reg_reg[0]__0_n_0 }),
        .PCOUT({r_V_6_reg_137_reg_n_106,r_V_6_reg_137_reg_n_107,r_V_6_reg_137_reg_n_108,r_V_6_reg_137_reg_n_109,r_V_6_reg_137_reg_n_110,r_V_6_reg_137_reg_n_111,r_V_6_reg_137_reg_n_112,r_V_6_reg_137_reg_n_113,r_V_6_reg_137_reg_n_114,r_V_6_reg_137_reg_n_115,r_V_6_reg_137_reg_n_116,r_V_6_reg_137_reg_n_117,r_V_6_reg_137_reg_n_118,r_V_6_reg_137_reg_n_119,r_V_6_reg_137_reg_n_120,r_V_6_reg_137_reg_n_121,r_V_6_reg_137_reg_n_122,r_V_6_reg_137_reg_n_123,r_V_6_reg_137_reg_n_124,r_V_6_reg_137_reg_n_125,r_V_6_reg_137_reg_n_126,r_V_6_reg_137_reg_n_127,r_V_6_reg_137_reg_n_128,r_V_6_reg_137_reg_n_129,r_V_6_reg_137_reg_n_130,r_V_6_reg_137_reg_n_131,r_V_6_reg_137_reg_n_132,r_V_6_reg_137_reg_n_133,r_V_6_reg_137_reg_n_134,r_V_6_reg_137_reg_n_135,r_V_6_reg_137_reg_n_136,r_V_6_reg_137_reg_n_137,r_V_6_reg_137_reg_n_138,r_V_6_reg_137_reg_n_139,r_V_6_reg_137_reg_n_140,r_V_6_reg_137_reg_n_141,r_V_6_reg_137_reg_n_142,r_V_6_reg_137_reg_n_143,r_V_6_reg_137_reg_n_144,r_V_6_reg_137_reg_n_145,r_V_6_reg_137_reg_n_146,r_V_6_reg_137_reg_n_147,r_V_6_reg_137_reg_n_148,r_V_6_reg_137_reg_n_149,r_V_6_reg_137_reg_n_150,r_V_6_reg_137_reg_n_151,r_V_6_reg_137_reg_n_152,r_V_6_reg_137_reg_n_153}),
        .S(S),
        .clk(clk),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_10(p_10),
        .p_11(p_23),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] (\reg_resonator_re_V_reg[11] ),
        .\reg_resonator_re_V_reg[15] (\reg_resonator_re_V_reg[15] ),
        .\reg_resonator_re_V_reg[19] (\reg_resonator_re_V_reg[19] ),
        .\reg_resonator_re_V_reg[23] (\reg_resonator_re_V_reg[23] ),
        .\reg_resonator_re_V_reg[27] (\reg_resonator_re_V_reg[27] ),
        .\reg_resonator_re_V_reg[31] (\reg_resonator_re_V_reg[31] ),
        .\reg_resonator_re_V_reg[35] (\reg_resonator_re_V_reg[35] ),
        .\reg_resonator_re_V_reg[39] (\reg_resonator_re_V_reg[39] ),
        .\reg_resonator_re_V_reg[43] (\reg_resonator_re_V_reg[43] ),
        .\reg_resonator_re_V_reg[44] (\reg_resonator_re_V_reg[44] ),
        .\reg_resonator_re_V_reg[7] (\reg_resonator_re_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_6_reg_137_reg
       (.A({r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0[15],r_V_6_reg_137_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_6_reg_137_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_6_reg_137_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_6_reg_137_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_6_reg_137_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_6_reg_137_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_6_reg_137_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_6_reg_137_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_6_reg_137_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_6_reg_137_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_6_reg_137_reg_n_106,r_V_6_reg_137_reg_n_107,r_V_6_reg_137_reg_n_108,r_V_6_reg_137_reg_n_109,r_V_6_reg_137_reg_n_110,r_V_6_reg_137_reg_n_111,r_V_6_reg_137_reg_n_112,r_V_6_reg_137_reg_n_113,r_V_6_reg_137_reg_n_114,r_V_6_reg_137_reg_n_115,r_V_6_reg_137_reg_n_116,r_V_6_reg_137_reg_n_117,r_V_6_reg_137_reg_n_118,r_V_6_reg_137_reg_n_119,r_V_6_reg_137_reg_n_120,r_V_6_reg_137_reg_n_121,r_V_6_reg_137_reg_n_122,r_V_6_reg_137_reg_n_123,r_V_6_reg_137_reg_n_124,r_V_6_reg_137_reg_n_125,r_V_6_reg_137_reg_n_126,r_V_6_reg_137_reg_n_127,r_V_6_reg_137_reg_n_128,r_V_6_reg_137_reg_n_129,r_V_6_reg_137_reg_n_130,r_V_6_reg_137_reg_n_131,r_V_6_reg_137_reg_n_132,r_V_6_reg_137_reg_n_133,r_V_6_reg_137_reg_n_134,r_V_6_reg_137_reg_n_135,r_V_6_reg_137_reg_n_136,r_V_6_reg_137_reg_n_137,r_V_6_reg_137_reg_n_138,r_V_6_reg_137_reg_n_139,r_V_6_reg_137_reg_n_140,r_V_6_reg_137_reg_n_141,r_V_6_reg_137_reg_n_142,r_V_6_reg_137_reg_n_143,r_V_6_reg_137_reg_n_144,r_V_6_reg_137_reg_n_145,r_V_6_reg_137_reg_n_146,r_V_6_reg_137_reg_n_147,r_V_6_reg_137_reg_n_148,r_V_6_reg_137_reg_n_149,r_V_6_reg_137_reg_n_150,r_V_6_reg_137_reg_n_151,r_V_6_reg_137_reg_n_152,r_V_6_reg_137_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_6_reg_137_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_8_reg_147_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_8_reg_147_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_8_reg_147_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_8_reg_147_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_8_reg_147_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_8_reg_147_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_8_reg_147_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_8_reg_147_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_8_reg_147_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_8_reg_147_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_8_reg_147_reg_n_106,r_V_8_reg_147_reg_n_107,r_V_8_reg_147_reg_n_108,r_V_8_reg_147_reg_n_109,r_V_8_reg_147_reg_n_110,r_V_8_reg_147_reg_n_111,r_V_8_reg_147_reg_n_112,r_V_8_reg_147_reg_n_113,r_V_8_reg_147_reg_n_114,r_V_8_reg_147_reg_n_115,r_V_8_reg_147_reg_n_116,r_V_8_reg_147_reg_n_117,r_V_8_reg_147_reg_n_118,r_V_8_reg_147_reg_n_119,r_V_8_reg_147_reg_n_120,r_V_8_reg_147_reg_n_121,r_V_8_reg_147_reg_n_122,r_V_8_reg_147_reg_n_123,r_V_8_reg_147_reg_n_124,r_V_8_reg_147_reg_n_125,r_V_8_reg_147_reg_n_126,r_V_8_reg_147_reg_n_127,r_V_8_reg_147_reg_n_128,r_V_8_reg_147_reg_n_129,r_V_8_reg_147_reg_n_130,r_V_8_reg_147_reg_n_131,r_V_8_reg_147_reg_n_132,r_V_8_reg_147_reg_n_133,r_V_8_reg_147_reg_n_134,r_V_8_reg_147_reg_n_135,r_V_8_reg_147_reg_n_136,r_V_8_reg_147_reg_n_137,r_V_8_reg_147_reg_n_138,r_V_8_reg_147_reg_n_139,r_V_8_reg_147_reg_n_140,r_V_8_reg_147_reg_n_141,r_V_8_reg_147_reg_n_142,r_V_8_reg_147_reg_n_143,r_V_8_reg_147_reg_n_144,r_V_8_reg_147_reg_n_145,r_V_8_reg_147_reg_n_146,r_V_8_reg_147_reg_n_147,r_V_8_reg_147_reg_n_148,r_V_8_reg_147_reg_n_149,r_V_8_reg_147_reg_n_150,r_V_8_reg_147_reg_n_151,r_V_8_reg_147_reg_n_152,r_V_8_reg_147_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_8_reg_147_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_fu_52_p2_carry__2_i_1__0
       (.I0(d1),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "modulation" *) 
module system_vv_model_2_0_0_modulation_12
   (A,
    \twidd_re_V_read_reg_398_reg[15]__0 ,
    \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 ,
    res_input_im_V_reg_4440,
    \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 ,
    \reg_resonator_re_V_reg[44] ,
    \reg_resonator_im_V_reg[44] ,
    O,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    p_12,
    p_13,
    p_14,
    p_15,
    p_16,
    p_17,
    p_18,
    p_19,
    p_20,
    p_21,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    DI,
    clk,
    ret_V_fu_52_p2,
    ret_V_2_fu_66_p2,
    r_V_8_reg_147_reg_0,
    r_V_8_reg_147_reg_1,
    r_V_8_reg_147_reg_2,
    r_V_8_reg_147_reg_3,
    r_V_8_reg_147_reg_4,
    r_V_8_reg_147_reg_5,
    r_V_8_reg_147_reg_6,
    r_V_8_reg_147_reg_7,
    r_V_8_reg_147_reg_8,
    r_V_8_reg_147_reg_9,
    r_V_8_reg_147_reg_10,
    r_V_8_reg_147_reg_11,
    r_V_8_reg_147_reg_12,
    r_V_8_reg_147_reg_13,
    r_V_8_reg_147_reg_14,
    r_V_8_reg_147_reg_15,
    r_V_6_reg_137_reg_0,
    r_V_6_reg_137_reg_1,
    r_V_6_reg_137_reg_2,
    r_V_6_reg_137_reg_3,
    r_V_6_reg_137_reg_4,
    r_V_6_reg_137_reg_5,
    r_V_6_reg_137_reg_6,
    r_V_6_reg_137_reg_7,
    r_V_6_reg_137_reg_8,
    r_V_6_reg_137_reg_9,
    r_V_6_reg_137_reg_10,
    r_V_6_reg_137_reg_11,
    r_V_6_reg_137_reg_12,
    r_V_6_reg_137_reg_13,
    r_V_6_reg_137_reg_14,
    r_V_6_reg_137_reg_15,
    reg_resonator_re_V_reg,
    reg_resonator_im_V_reg,
    d1,
    rst_app_read_reg_389_pp0_iter7_reg);
  output [15:0]A;
  output [15:0]\twidd_re_V_read_reg_398_reg[15]__0 ;
  output [15:0]\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 ;
  output res_input_im_V_reg_4440;
  output [15:0]\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 ;
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [0:0]p_9;
  output [3:0]p_10;
  output [3:0]p_11;
  output [3:0]p_12;
  output [3:0]p_13;
  output [3:0]p_14;
  output [3:0]p_15;
  output [3:0]p_16;
  output [3:0]p_17;
  output [3:0]p_18;
  output [3:0]p_19;
  output [3:0]p_20;
  output [0:0]p_21;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  output [0:0]DI;
  input clk;
  input [14:0]ret_V_fu_52_p2;
  input [14:0]ret_V_2_fu_66_p2;
  input r_V_8_reg_147_reg_0;
  input r_V_8_reg_147_reg_1;
  input r_V_8_reg_147_reg_2;
  input r_V_8_reg_147_reg_3;
  input r_V_8_reg_147_reg_4;
  input r_V_8_reg_147_reg_5;
  input r_V_8_reg_147_reg_6;
  input r_V_8_reg_147_reg_7;
  input r_V_8_reg_147_reg_8;
  input r_V_8_reg_147_reg_9;
  input r_V_8_reg_147_reg_10;
  input r_V_8_reg_147_reg_11;
  input r_V_8_reg_147_reg_12;
  input r_V_8_reg_147_reg_13;
  input r_V_8_reg_147_reg_14;
  input r_V_8_reg_147_reg_15;
  input r_V_6_reg_137_reg_0;
  input r_V_6_reg_137_reg_1;
  input r_V_6_reg_137_reg_2;
  input r_V_6_reg_137_reg_3;
  input r_V_6_reg_137_reg_4;
  input r_V_6_reg_137_reg_5;
  input r_V_6_reg_137_reg_6;
  input r_V_6_reg_137_reg_7;
  input r_V_6_reg_137_reg_8;
  input r_V_6_reg_137_reg_9;
  input r_V_6_reg_137_reg_10;
  input r_V_6_reg_137_reg_11;
  input r_V_6_reg_137_reg_12;
  input r_V_6_reg_137_reg_13;
  input r_V_6_reg_137_reg_14;
  input r_V_6_reg_137_reg_15;
  input [44:0]reg_resonator_re_V_reg;
  input [44:0]reg_resonator_im_V_reg;
  input [0:0]d1;
  input rst_app_read_reg_389_pp0_iter7_reg;

  wire [15:0]A;
  wire [0:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire clk;
  wire \comb_im_V_int_reg_reg[0]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[10]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[11]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[12]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[13]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[14]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[1]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[2]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[3]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[4]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[5]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[6]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[7]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[8]__0_n_0 ;
  wire \comb_im_V_int_reg_reg[9]__0_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ;
  wire \comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ;
  wire [14:0]comb_im_V_read_reg_122_pp0_iter3_reg;
  wire \comb_re_V_int_reg_reg[0]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[10]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[11]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[12]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[13]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[14]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[1]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[2]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[3]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[4]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[5]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[6]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[7]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[8]__0_n_0 ;
  wire \comb_re_V_int_reg_reg[9]__0_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ;
  wire \comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ;
  wire [0:0]d1;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [3:0]p_11;
  wire [3:0]p_12;
  wire [3:0]p_13;
  wire [3:0]p_14;
  wire [3:0]p_15;
  wire [3:0]p_16;
  wire [3:0]p_17;
  wire [3:0]p_18;
  wire [3:0]p_19;
  wire [3:0]p_2;
  wire [3:0]p_20;
  wire [0:0]p_21;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [0:0]p_9;
  wire r_V_6_reg_137_reg_0;
  wire r_V_6_reg_137_reg_1;
  wire r_V_6_reg_137_reg_10;
  wire r_V_6_reg_137_reg_11;
  wire r_V_6_reg_137_reg_12;
  wire r_V_6_reg_137_reg_13;
  wire r_V_6_reg_137_reg_14;
  wire r_V_6_reg_137_reg_15;
  wire r_V_6_reg_137_reg_2;
  wire r_V_6_reg_137_reg_3;
  wire r_V_6_reg_137_reg_4;
  wire r_V_6_reg_137_reg_5;
  wire r_V_6_reg_137_reg_6;
  wire r_V_6_reg_137_reg_7;
  wire r_V_6_reg_137_reg_8;
  wire r_V_6_reg_137_reg_9;
  wire r_V_6_reg_137_reg_n_106;
  wire r_V_6_reg_137_reg_n_107;
  wire r_V_6_reg_137_reg_n_108;
  wire r_V_6_reg_137_reg_n_109;
  wire r_V_6_reg_137_reg_n_110;
  wire r_V_6_reg_137_reg_n_111;
  wire r_V_6_reg_137_reg_n_112;
  wire r_V_6_reg_137_reg_n_113;
  wire r_V_6_reg_137_reg_n_114;
  wire r_V_6_reg_137_reg_n_115;
  wire r_V_6_reg_137_reg_n_116;
  wire r_V_6_reg_137_reg_n_117;
  wire r_V_6_reg_137_reg_n_118;
  wire r_V_6_reg_137_reg_n_119;
  wire r_V_6_reg_137_reg_n_120;
  wire r_V_6_reg_137_reg_n_121;
  wire r_V_6_reg_137_reg_n_122;
  wire r_V_6_reg_137_reg_n_123;
  wire r_V_6_reg_137_reg_n_124;
  wire r_V_6_reg_137_reg_n_125;
  wire r_V_6_reg_137_reg_n_126;
  wire r_V_6_reg_137_reg_n_127;
  wire r_V_6_reg_137_reg_n_128;
  wire r_V_6_reg_137_reg_n_129;
  wire r_V_6_reg_137_reg_n_130;
  wire r_V_6_reg_137_reg_n_131;
  wire r_V_6_reg_137_reg_n_132;
  wire r_V_6_reg_137_reg_n_133;
  wire r_V_6_reg_137_reg_n_134;
  wire r_V_6_reg_137_reg_n_135;
  wire r_V_6_reg_137_reg_n_136;
  wire r_V_6_reg_137_reg_n_137;
  wire r_V_6_reg_137_reg_n_138;
  wire r_V_6_reg_137_reg_n_139;
  wire r_V_6_reg_137_reg_n_140;
  wire r_V_6_reg_137_reg_n_141;
  wire r_V_6_reg_137_reg_n_142;
  wire r_V_6_reg_137_reg_n_143;
  wire r_V_6_reg_137_reg_n_144;
  wire r_V_6_reg_137_reg_n_145;
  wire r_V_6_reg_137_reg_n_146;
  wire r_V_6_reg_137_reg_n_147;
  wire r_V_6_reg_137_reg_n_148;
  wire r_V_6_reg_137_reg_n_149;
  wire r_V_6_reg_137_reg_n_150;
  wire r_V_6_reg_137_reg_n_151;
  wire r_V_6_reg_137_reg_n_152;
  wire r_V_6_reg_137_reg_n_153;
  wire r_V_8_reg_147_reg_0;
  wire r_V_8_reg_147_reg_1;
  wire r_V_8_reg_147_reg_10;
  wire r_V_8_reg_147_reg_11;
  wire r_V_8_reg_147_reg_12;
  wire r_V_8_reg_147_reg_13;
  wire r_V_8_reg_147_reg_14;
  wire r_V_8_reg_147_reg_15;
  wire r_V_8_reg_147_reg_2;
  wire r_V_8_reg_147_reg_3;
  wire r_V_8_reg_147_reg_4;
  wire r_V_8_reg_147_reg_5;
  wire r_V_8_reg_147_reg_6;
  wire r_V_8_reg_147_reg_7;
  wire r_V_8_reg_147_reg_8;
  wire r_V_8_reg_147_reg_9;
  wire r_V_8_reg_147_reg_n_106;
  wire r_V_8_reg_147_reg_n_107;
  wire r_V_8_reg_147_reg_n_108;
  wire r_V_8_reg_147_reg_n_109;
  wire r_V_8_reg_147_reg_n_110;
  wire r_V_8_reg_147_reg_n_111;
  wire r_V_8_reg_147_reg_n_112;
  wire r_V_8_reg_147_reg_n_113;
  wire r_V_8_reg_147_reg_n_114;
  wire r_V_8_reg_147_reg_n_115;
  wire r_V_8_reg_147_reg_n_116;
  wire r_V_8_reg_147_reg_n_117;
  wire r_V_8_reg_147_reg_n_118;
  wire r_V_8_reg_147_reg_n_119;
  wire r_V_8_reg_147_reg_n_120;
  wire r_V_8_reg_147_reg_n_121;
  wire r_V_8_reg_147_reg_n_122;
  wire r_V_8_reg_147_reg_n_123;
  wire r_V_8_reg_147_reg_n_124;
  wire r_V_8_reg_147_reg_n_125;
  wire r_V_8_reg_147_reg_n_126;
  wire r_V_8_reg_147_reg_n_127;
  wire r_V_8_reg_147_reg_n_128;
  wire r_V_8_reg_147_reg_n_129;
  wire r_V_8_reg_147_reg_n_130;
  wire r_V_8_reg_147_reg_n_131;
  wire r_V_8_reg_147_reg_n_132;
  wire r_V_8_reg_147_reg_n_133;
  wire r_V_8_reg_147_reg_n_134;
  wire r_V_8_reg_147_reg_n_135;
  wire r_V_8_reg_147_reg_n_136;
  wire r_V_8_reg_147_reg_n_137;
  wire r_V_8_reg_147_reg_n_138;
  wire r_V_8_reg_147_reg_n_139;
  wire r_V_8_reg_147_reg_n_140;
  wire r_V_8_reg_147_reg_n_141;
  wire r_V_8_reg_147_reg_n_142;
  wire r_V_8_reg_147_reg_n_143;
  wire r_V_8_reg_147_reg_n_144;
  wire r_V_8_reg_147_reg_n_145;
  wire r_V_8_reg_147_reg_n_146;
  wire r_V_8_reg_147_reg_n_147;
  wire r_V_8_reg_147_reg_n_148;
  wire r_V_8_reg_147_reg_n_149;
  wire r_V_8_reg_147_reg_n_150;
  wire r_V_8_reg_147_reg_n_151;
  wire r_V_8_reg_147_reg_n_152;
  wire r_V_8_reg_147_reg_n_153;
  wire [44:0]reg_resonator_im_V_reg;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire [44:0]reg_resonator_re_V_reg;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire res_input_im_V_reg_4440;
  wire [14:0]ret_V_2_fu_66_p2;
  wire [14:0]ret_V_fu_52_p2;
  wire rst_app_read_reg_389_pp0_iter7_reg;
  wire [15:0]twidd_im_V_read_reg_112_pp0_iter2_reg;
  wire [15:0]\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 ;
  wire [15:0]\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 ;
  wire [15:0]\twidd_re_V_read_reg_398_reg[15]__0 ;
  wire NLW_r_V_6_reg_137_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_6_reg_137_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_6_reg_137_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_6_reg_137_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_6_reg_137_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_6_reg_137_reg_P_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_8_reg_147_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_8_reg_147_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_8_reg_147_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_8_reg_147_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_8_reg_147_reg_P_UNCONNECTED;

  FDRE \comb_im_V_int_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[0]),
        .Q(\comb_im_V_int_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[10]),
        .Q(\comb_im_V_int_reg_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[11]),
        .Q(\comb_im_V_int_reg_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[12]),
        .Q(\comb_im_V_int_reg_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[13]),
        .Q(\comb_im_V_int_reg_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[14]),
        .Q(\comb_im_V_int_reg_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[1]),
        .Q(\comb_im_V_int_reg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[2]),
        .Q(\comb_im_V_int_reg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[3]),
        .Q(\comb_im_V_int_reg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[4]),
        .Q(\comb_im_V_int_reg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[5]),
        .Q(\comb_im_V_int_reg_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[6]),
        .Q(\comb_im_V_int_reg_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[7]),
        .Q(\comb_im_V_int_reg_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[8]),
        .Q(\comb_im_V_int_reg_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_im_V_int_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_2_fu_66_p2[9]),
        .Q(\comb_im_V_int_reg_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[0]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[10]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[11]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[12]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[13]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[14]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[1]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[2]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[3]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[4]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[5]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[6]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[7]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[8]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3 " *) 
  SRL16E \comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_im_V_int_reg_reg[9]__0_n_0 ),
        .Q(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[12]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[13]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[14]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \comb_im_V_read_reg_122_pp0_iter3_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ),
        .Q(comb_im_V_read_reg_122_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[0]),
        .Q(\comb_re_V_int_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[10]),
        .Q(\comb_re_V_int_reg_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[11]),
        .Q(\comb_re_V_int_reg_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[12]),
        .Q(\comb_re_V_int_reg_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[13]),
        .Q(\comb_re_V_int_reg_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[14]),
        .Q(\comb_re_V_int_reg_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[1]),
        .Q(\comb_re_V_int_reg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[2]),
        .Q(\comb_re_V_int_reg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[3]),
        .Q(\comb_re_V_int_reg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[4]),
        .Q(\comb_re_V_int_reg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[5]),
        .Q(\comb_re_V_int_reg_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[6]),
        .Q(\comb_re_V_int_reg_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[7]),
        .Q(\comb_re_V_int_reg_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[8]),
        .Q(\comb_re_V_int_reg_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \comb_re_V_int_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(ret_V_fu_52_p2[9]),
        .Q(\comb_re_V_int_reg_reg[9]__0_n_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[0]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[10]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[11]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[12]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[13]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[14]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[1]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[2]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[3]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[4]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[5]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[6]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[7]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[8]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2 " *) 
  SRL16E \comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\comb_re_V_int_reg_reg[9]__0_n_0 ),
        .Q(\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ));
  system_vv_model_2_0_0_msdft_mac_muladd_16s_15s_31s_32_1_0_13 msdft_mac_muladd_16s_15s_31s_32_1_0_U8
       (.A(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 ),
        .B({\comb_im_V_read_reg_122_pp0_iter2_reg_reg[14]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[13]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[12]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[11]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[10]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[9]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[8]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[7]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[6]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[5]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[4]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[3]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[2]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[1]_srl3_n_0 ,\comb_im_V_read_reg_122_pp0_iter2_reg_reg[0]_srl3_n_0 }),
        .PCOUT({r_V_8_reg_147_reg_n_106,r_V_8_reg_147_reg_n_107,r_V_8_reg_147_reg_n_108,r_V_8_reg_147_reg_n_109,r_V_8_reg_147_reg_n_110,r_V_8_reg_147_reg_n_111,r_V_8_reg_147_reg_n_112,r_V_8_reg_147_reg_n_113,r_V_8_reg_147_reg_n_114,r_V_8_reg_147_reg_n_115,r_V_8_reg_147_reg_n_116,r_V_8_reg_147_reg_n_117,r_V_8_reg_147_reg_n_118,r_V_8_reg_147_reg_n_119,r_V_8_reg_147_reg_n_120,r_V_8_reg_147_reg_n_121,r_V_8_reg_147_reg_n_122,r_V_8_reg_147_reg_n_123,r_V_8_reg_147_reg_n_124,r_V_8_reg_147_reg_n_125,r_V_8_reg_147_reg_n_126,r_V_8_reg_147_reg_n_127,r_V_8_reg_147_reg_n_128,r_V_8_reg_147_reg_n_129,r_V_8_reg_147_reg_n_130,r_V_8_reg_147_reg_n_131,r_V_8_reg_147_reg_n_132,r_V_8_reg_147_reg_n_133,r_V_8_reg_147_reg_n_134,r_V_8_reg_147_reg_n_135,r_V_8_reg_147_reg_n_136,r_V_8_reg_147_reg_n_137,r_V_8_reg_147_reg_n_138,r_V_8_reg_147_reg_n_139,r_V_8_reg_147_reg_n_140,r_V_8_reg_147_reg_n_141,r_V_8_reg_147_reg_n_142,r_V_8_reg_147_reg_n_143,r_V_8_reg_147_reg_n_144,r_V_8_reg_147_reg_n_145,r_V_8_reg_147_reg_n_146,r_V_8_reg_147_reg_n_147,r_V_8_reg_147_reg_n_148,r_V_8_reg_147_reg_n_149,r_V_8_reg_147_reg_n_150,r_V_8_reg_147_reg_n_151,r_V_8_reg_147_reg_n_152,r_V_8_reg_147_reg_n_153}),
        .clk(clk),
        .p(p_10),
        .p_0(p_11),
        .p_1(p_12),
        .p_10(p_21),
        .p_2(p_13),
        .p_3(p_14),
        .p_4(p_15),
        .p_5(p_16),
        .p_6(p_17),
        .p_7(p_18),
        .p_8(p_19),
        .p_9(p_20),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] (\reg_resonator_im_V_reg[11] ),
        .\reg_resonator_im_V_reg[15] (\reg_resonator_im_V_reg[15] ),
        .\reg_resonator_im_V_reg[19] (\reg_resonator_im_V_reg[19] ),
        .\reg_resonator_im_V_reg[23] (\reg_resonator_im_V_reg[23] ),
        .\reg_resonator_im_V_reg[27] (\reg_resonator_im_V_reg[27] ),
        .\reg_resonator_im_V_reg[31] (\reg_resonator_im_V_reg[31] ),
        .\reg_resonator_im_V_reg[35] (\reg_resonator_im_V_reg[35] ),
        .\reg_resonator_im_V_reg[39] (\reg_resonator_im_V_reg[39] ),
        .\reg_resonator_im_V_reg[3] (\reg_resonator_im_V_reg[3] ),
        .\reg_resonator_im_V_reg[43] (\reg_resonator_im_V_reg[43] ),
        .\reg_resonator_im_V_reg[44] (\reg_resonator_im_V_reg[44] ),
        .\reg_resonator_im_V_reg[7] (\reg_resonator_im_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440),
        .rst_app_read_reg_389_pp0_iter7_reg(rst_app_read_reg_389_pp0_iter7_reg));
  system_vv_model_2_0_0_msdft_mac_mulsub_16s_15s_31s_31_1_0_14 msdft_mac_mulsub_16s_15s_31s_31_1_0_U7
       (.A(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 ),
        .B(comb_im_V_read_reg_122_pp0_iter3_reg),
        .O(O),
        .PCOUT({r_V_6_reg_137_reg_n_106,r_V_6_reg_137_reg_n_107,r_V_6_reg_137_reg_n_108,r_V_6_reg_137_reg_n_109,r_V_6_reg_137_reg_n_110,r_V_6_reg_137_reg_n_111,r_V_6_reg_137_reg_n_112,r_V_6_reg_137_reg_n_113,r_V_6_reg_137_reg_n_114,r_V_6_reg_137_reg_n_115,r_V_6_reg_137_reg_n_116,r_V_6_reg_137_reg_n_117,r_V_6_reg_137_reg_n_118,r_V_6_reg_137_reg_n_119,r_V_6_reg_137_reg_n_120,r_V_6_reg_137_reg_n_121,r_V_6_reg_137_reg_n_122,r_V_6_reg_137_reg_n_123,r_V_6_reg_137_reg_n_124,r_V_6_reg_137_reg_n_125,r_V_6_reg_137_reg_n_126,r_V_6_reg_137_reg_n_127,r_V_6_reg_137_reg_n_128,r_V_6_reg_137_reg_n_129,r_V_6_reg_137_reg_n_130,r_V_6_reg_137_reg_n_131,r_V_6_reg_137_reg_n_132,r_V_6_reg_137_reg_n_133,r_V_6_reg_137_reg_n_134,r_V_6_reg_137_reg_n_135,r_V_6_reg_137_reg_n_136,r_V_6_reg_137_reg_n_137,r_V_6_reg_137_reg_n_138,r_V_6_reg_137_reg_n_139,r_V_6_reg_137_reg_n_140,r_V_6_reg_137_reg_n_141,r_V_6_reg_137_reg_n_142,r_V_6_reg_137_reg_n_143,r_V_6_reg_137_reg_n_144,r_V_6_reg_137_reg_n_145,r_V_6_reg_137_reg_n_146,r_V_6_reg_137_reg_n_147,r_V_6_reg_137_reg_n_148,r_V_6_reg_137_reg_n_149,r_V_6_reg_137_reg_n_150,r_V_6_reg_137_reg_n_151,r_V_6_reg_137_reg_n_152,r_V_6_reg_137_reg_n_153}),
        .S(S),
        .clk(clk),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_2(p_2),
        .p_3(p_3),
        .p_4(p_4),
        .p_5(p_5),
        .p_6(p_6),
        .p_7(p_7),
        .p_8(p_8),
        .p_9(p_9),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] (\reg_resonator_re_V_reg[11] ),
        .\reg_resonator_re_V_reg[15] (\reg_resonator_re_V_reg[15] ),
        .\reg_resonator_re_V_reg[19] (\reg_resonator_re_V_reg[19] ),
        .\reg_resonator_re_V_reg[23] (\reg_resonator_re_V_reg[23] ),
        .\reg_resonator_re_V_reg[27] (\reg_resonator_re_V_reg[27] ),
        .\reg_resonator_re_V_reg[31] (\reg_resonator_re_V_reg[31] ),
        .\reg_resonator_re_V_reg[35] (\reg_resonator_re_V_reg[35] ),
        .\reg_resonator_re_V_reg[39] (\reg_resonator_re_V_reg[39] ),
        .\reg_resonator_re_V_reg[43] (\reg_resonator_re_V_reg[43] ),
        .\reg_resonator_re_V_reg[44] (\reg_resonator_re_V_reg[44] ),
        .\reg_resonator_re_V_reg[7] (\reg_resonator_re_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_6_reg_137_reg
       (.A({\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 [15],\twidd_re_V_read_reg_398_reg[15]__0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_6_reg_137_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_6_reg_137_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_6_reg_137_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_6_reg_137_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_6_reg_137_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_6_reg_137_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_6_reg_137_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_6_reg_137_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_6_reg_137_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_6_reg_137_reg_n_106,r_V_6_reg_137_reg_n_107,r_V_6_reg_137_reg_n_108,r_V_6_reg_137_reg_n_109,r_V_6_reg_137_reg_n_110,r_V_6_reg_137_reg_n_111,r_V_6_reg_137_reg_n_112,r_V_6_reg_137_reg_n_113,r_V_6_reg_137_reg_n_114,r_V_6_reg_137_reg_n_115,r_V_6_reg_137_reg_n_116,r_V_6_reg_137_reg_n_117,r_V_6_reg_137_reg_n_118,r_V_6_reg_137_reg_n_119,r_V_6_reg_137_reg_n_120,r_V_6_reg_137_reg_n_121,r_V_6_reg_137_reg_n_122,r_V_6_reg_137_reg_n_123,r_V_6_reg_137_reg_n_124,r_V_6_reg_137_reg_n_125,r_V_6_reg_137_reg_n_126,r_V_6_reg_137_reg_n_127,r_V_6_reg_137_reg_n_128,r_V_6_reg_137_reg_n_129,r_V_6_reg_137_reg_n_130,r_V_6_reg_137_reg_n_131,r_V_6_reg_137_reg_n_132,r_V_6_reg_137_reg_n_133,r_V_6_reg_137_reg_n_134,r_V_6_reg_137_reg_n_135,r_V_6_reg_137_reg_n_136,r_V_6_reg_137_reg_n_137,r_V_6_reg_137_reg_n_138,r_V_6_reg_137_reg_n_139,r_V_6_reg_137_reg_n_140,r_V_6_reg_137_reg_n_141,r_V_6_reg_137_reg_n_142,r_V_6_reg_137_reg_n_143,r_V_6_reg_137_reg_n_144,r_V_6_reg_137_reg_n_145,r_V_6_reg_137_reg_n_146,r_V_6_reg_137_reg_n_147,r_V_6_reg_137_reg_n_148,r_V_6_reg_137_reg_n_149,r_V_6_reg_137_reg_n_150,r_V_6_reg_137_reg_n_151,r_V_6_reg_137_reg_n_152,r_V_6_reg_137_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_6_reg_137_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_8_reg_147_reg
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_8_reg_147_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[14]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[13]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[12]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[11]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[10]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[9]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[8]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[7]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[6]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[5]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[4]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[3]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[2]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[1]_srl2_n_0 ,\comb_re_V_read_reg_127_pp0_iter1_reg_reg[0]_srl2_n_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_8_reg_147_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_8_reg_147_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_8_reg_147_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_8_reg_147_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_8_reg_147_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_8_reg_147_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_8_reg_147_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_8_reg_147_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_8_reg_147_reg_n_106,r_V_8_reg_147_reg_n_107,r_V_8_reg_147_reg_n_108,r_V_8_reg_147_reg_n_109,r_V_8_reg_147_reg_n_110,r_V_8_reg_147_reg_n_111,r_V_8_reg_147_reg_n_112,r_V_8_reg_147_reg_n_113,r_V_8_reg_147_reg_n_114,r_V_8_reg_147_reg_n_115,r_V_8_reg_147_reg_n_116,r_V_8_reg_147_reg_n_117,r_V_8_reg_147_reg_n_118,r_V_8_reg_147_reg_n_119,r_V_8_reg_147_reg_n_120,r_V_8_reg_147_reg_n_121,r_V_8_reg_147_reg_n_122,r_V_8_reg_147_reg_n_123,r_V_8_reg_147_reg_n_124,r_V_8_reg_147_reg_n_125,r_V_8_reg_147_reg_n_126,r_V_8_reg_147_reg_n_127,r_V_8_reg_147_reg_n_128,r_V_8_reg_147_reg_n_129,r_V_8_reg_147_reg_n_130,r_V_8_reg_147_reg_n_131,r_V_8_reg_147_reg_n_132,r_V_8_reg_147_reg_n_133,r_V_8_reg_147_reg_n_134,r_V_8_reg_147_reg_n_135,r_V_8_reg_147_reg_n_136,r_V_8_reg_147_reg_n_137,r_V_8_reg_147_reg_n_138,r_V_8_reg_147_reg_n_139,r_V_8_reg_147_reg_n_140,r_V_8_reg_147_reg_n_141,r_V_8_reg_147_reg_n_142,r_V_8_reg_147_reg_n_143,r_V_8_reg_147_reg_n_144,r_V_8_reg_147_reg_n_145,r_V_8_reg_147_reg_n_146,r_V_8_reg_147_reg_n_147,r_V_8_reg_147_reg_n_148,r_V_8_reg_147_reg_n_149,r_V_8_reg_147_reg_n_150,r_V_8_reg_147_reg_n_151,r_V_8_reg_147_reg_n_152,r_V_8_reg_147_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_8_reg_147_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    ret_V_fu_52_p2_carry__2_i_1
       (.I0(d1),
        .O(DI));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[0]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_0),
        .Q(A[0]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[10]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_10),
        .Q(A[10]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[11]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_11),
        .Q(A[11]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[12]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_12),
        .Q(A[12]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[13]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_13),
        .Q(A[13]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[14]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_14),
        .Q(A[14]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[15]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_15),
        .Q(A[15]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[1]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_1),
        .Q(A[1]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[2]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_2),
        .Q(A[2]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[3]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_3),
        .Q(A[3]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[4]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_4),
        .Q(A[4]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[5]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_5),
        .Q(A[5]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[6]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_6),
        .Q(A[6]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[7]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_7),
        .Q(A[7]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[8]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_8),
        .Q(A[8]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_im_V_read_reg_112_pp0_iter1_reg_reg[9]_srl3 " *) 
  SRL16E \twidd_im_V_read_reg_112_pp0_iter1_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_8_reg_147_reg_9),
        .Q(A[9]));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[0]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[10]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[10]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[11]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[11]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[12]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[12]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[13]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[13]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[14]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[14]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[15]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[15]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[1]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[2]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[3]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[4]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[4]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[5]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[5]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[6]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[6]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[7]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[7]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[8]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[8]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter2_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(A[9]),
        .Q(twidd_im_V_read_reg_112_pp0_iter2_reg[9]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[0]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[10]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[11]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[12]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [12]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[13]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [13]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[14]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [14]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[15]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [15]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[1]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[2]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[3]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[4]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[5]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[6]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[7]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[8]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_im_V_read_reg_112_pp0_iter2_reg[9]),
        .Q(\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[0]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_0),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [0]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[10]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[10]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_10),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [10]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[11]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[11]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_11),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [11]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[12]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[12]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_12),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [12]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[13]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[13]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_13),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [13]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[14]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[14]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_14),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [14]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[15]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_15),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [15]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[1]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_1),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [1]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[2]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_2),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [2]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[3]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_3),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [3]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[4]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_4),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [4]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[5]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_5),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [5]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[6]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_6),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [6]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[7]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_7),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [7]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[8]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[8]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_8),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [8]));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/grp_modulation_fu_217/twidd_re_V_read_reg_117_pp0_iter1_reg_reg[9]_srl3 " *) 
  SRL16E \twidd_re_V_read_reg_117_pp0_iter1_reg_reg[9]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(r_V_6_reg_137_reg_9),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0 [9]));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [0]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [0]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [10]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [10]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [11]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [11]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [12]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [12]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [13]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [13]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [14]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [14]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [15]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [15]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [1]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [1]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [2]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [2]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [3]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [3]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [4]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [4]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [5]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [5]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [6]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [6]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [7]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [7]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [8]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [8]),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\twidd_re_V_read_reg_398_reg[15]__0 [9]),
        .Q(\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "msdft" *) 
module system_vv_model_2_0_0_msdft
   (\rst_app_read_reg_389_reg[0]_0 ,
    rst_app_read_reg_389_pp0_iter7_reg,
    A,
    \twidd_re_V_read_reg_398_reg[15]__0_0 ,
    \twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 ,
    we1,
    WEA,
    res_input_im_V_reg_4440,
    \twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] ,
    O27,
    O28,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter1_reg_rep__0_0,
    ap_enable_reg_pp0_iter1_reg_rep__1_0,
    clk,
    twidd_tdata,
    q,
    flag,
    reg_resonator_im_V,
    ap_enable_reg_pp0_iter9,
    index_V0,
    control_data,
    \din_re_V_read_reg_409_reg[13]_0 ,
    E);
  output \rst_app_read_reg_389_reg[0]_0 ;
  output rst_app_read_reg_389_pp0_iter7_reg;
  output [15:0]A;
  output [15:0]\twidd_re_V_read_reg_398_reg[15]__0_0 ;
  output [15:0]\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 ;
  output we1;
  output [0:0]WEA;
  output res_input_im_V_reg_4440;
  output [15:0]\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] ;
  output [31:0]O27;
  output [31:0]O28;
  output ap_enable_reg_pp0_iter1;
  output [1:0]ap_enable_reg_pp0_iter1_reg_rep__0_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_rep__1_0;
  input clk;
  input [31:0]twidd_tdata;
  input [0:0]q;
  input flag;
  input reg_resonator_im_V;
  input ap_enable_reg_pp0_iter9;
  input index_V0;
  input [0:0]control_data;
  input [13:0]\din_re_V_read_reg_409_reg[13]_0 ;
  input [0:0]E;

  wire [15:0]A;
  wire [0:0]E;
  wire [31:0]O27;
  wire [31:0]O28;
  wire [0:0]WEA;
  wire ap_enable_reg_pp0_iter1;
  wire [1:0]ap_enable_reg_pp0_iter1_reg_rep__0_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_rep__1_0;
  wire ap_enable_reg_pp0_iter1_reg_rep__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep__4_n_0;
  wire ap_enable_reg_pp0_iter1_reg_rep__5_n_0;
  wire ap_enable_reg_pp0_iter9;
  wire clk;
  wire [0:0]control_data;
  wire \counter_V[0]_i_3_n_0 ;
  wire [13:0]counter_V_reg;
  wire \counter_V_reg[0]_i_2_n_0 ;
  wire \counter_V_reg[0]_i_2_n_1 ;
  wire \counter_V_reg[0]_i_2_n_2 ;
  wire \counter_V_reg[0]_i_2_n_3 ;
  wire \counter_V_reg[0]_i_2_n_4 ;
  wire \counter_V_reg[0]_i_2_n_5 ;
  wire \counter_V_reg[0]_i_2_n_6 ;
  wire \counter_V_reg[0]_i_2_n_7 ;
  wire \counter_V_reg[12]_i_1_n_3 ;
  wire \counter_V_reg[12]_i_1_n_6 ;
  wire \counter_V_reg[12]_i_1_n_7 ;
  wire \counter_V_reg[4]_i_1_n_0 ;
  wire \counter_V_reg[4]_i_1_n_1 ;
  wire \counter_V_reg[4]_i_1_n_2 ;
  wire \counter_V_reg[4]_i_1_n_3 ;
  wire \counter_V_reg[4]_i_1_n_4 ;
  wire \counter_V_reg[4]_i_1_n_5 ;
  wire \counter_V_reg[4]_i_1_n_6 ;
  wire \counter_V_reg[4]_i_1_n_7 ;
  wire \counter_V_reg[8]_i_1_n_0 ;
  wire \counter_V_reg[8]_i_1_n_1 ;
  wire \counter_V_reg[8]_i_1_n_2 ;
  wire \counter_V_reg[8]_i_1_n_3 ;
  wire \counter_V_reg[8]_i_1_n_4 ;
  wire \counter_V_reg[8]_i_1_n_5 ;
  wire \counter_V_reg[8]_i_1_n_6 ;
  wire \counter_V_reg[8]_i_1_n_7 ;
  wire delay_im_V_U_n_0;
  wire delay_im_V_U_n_1;
  wire delay_im_V_U_n_10;
  wire delay_im_V_U_n_11;
  wire delay_im_V_U_n_12;
  wire delay_im_V_U_n_13;
  wire delay_im_V_U_n_2;
  wire delay_im_V_U_n_3;
  wire delay_im_V_U_n_4;
  wire delay_im_V_U_n_5;
  wire delay_im_V_U_n_6;
  wire delay_im_V_U_n_7;
  wire delay_im_V_U_n_8;
  wire delay_im_V_U_n_9;
  wire delay_re_V_U_n_0;
  wire delay_re_V_U_n_1;
  wire delay_re_V_U_n_10;
  wire delay_re_V_U_n_11;
  wire delay_re_V_U_n_12;
  wire delay_re_V_U_n_13;
  wire delay_re_V_U_n_2;
  wire delay_re_V_U_n_3;
  wire delay_re_V_U_n_4;
  wire delay_re_V_U_n_5;
  wire delay_re_V_U_n_6;
  wire delay_re_V_U_n_7;
  wire delay_re_V_U_n_8;
  wire delay_re_V_U_n_9;
  wire [13:0]din_re_V_read_reg_409;
  wire [13:0]\din_re_V_read_reg_409_reg[13]_0 ;
  wire flag;
  wire \flag[0]_i_1_n_0 ;
  wire \flag[0]_i_3_n_0 ;
  wire \flag[0]_i_4_n_0 ;
  wire flag_load_reg_415;
  wire \flag_reg_n_0_[0] ;
  wire grp_modulation_fu_217_n_100;
  wire grp_modulation_fu_217_n_101;
  wire grp_modulation_fu_217_n_102;
  wire grp_modulation_fu_217_n_103;
  wire grp_modulation_fu_217_n_104;
  wire grp_modulation_fu_217_n_105;
  wire grp_modulation_fu_217_n_106;
  wire grp_modulation_fu_217_n_107;
  wire grp_modulation_fu_217_n_108;
  wire grp_modulation_fu_217_n_109;
  wire grp_modulation_fu_217_n_110;
  wire grp_modulation_fu_217_n_111;
  wire grp_modulation_fu_217_n_112;
  wire grp_modulation_fu_217_n_113;
  wire grp_modulation_fu_217_n_114;
  wire grp_modulation_fu_217_n_115;
  wire grp_modulation_fu_217_n_116;
  wire grp_modulation_fu_217_n_117;
  wire grp_modulation_fu_217_n_118;
  wire grp_modulation_fu_217_n_119;
  wire grp_modulation_fu_217_n_120;
  wire grp_modulation_fu_217_n_121;
  wire grp_modulation_fu_217_n_122;
  wire grp_modulation_fu_217_n_123;
  wire grp_modulation_fu_217_n_124;
  wire grp_modulation_fu_217_n_125;
  wire grp_modulation_fu_217_n_126;
  wire grp_modulation_fu_217_n_127;
  wire grp_modulation_fu_217_n_128;
  wire grp_modulation_fu_217_n_129;
  wire grp_modulation_fu_217_n_130;
  wire grp_modulation_fu_217_n_131;
  wire grp_modulation_fu_217_n_132;
  wire grp_modulation_fu_217_n_133;
  wire grp_modulation_fu_217_n_134;
  wire grp_modulation_fu_217_n_135;
  wire grp_modulation_fu_217_n_136;
  wire grp_modulation_fu_217_n_137;
  wire grp_modulation_fu_217_n_138;
  wire grp_modulation_fu_217_n_139;
  wire grp_modulation_fu_217_n_140;
  wire grp_modulation_fu_217_n_141;
  wire grp_modulation_fu_217_n_142;
  wire grp_modulation_fu_217_n_143;
  wire grp_modulation_fu_217_n_144;
  wire grp_modulation_fu_217_n_145;
  wire grp_modulation_fu_217_n_146;
  wire grp_modulation_fu_217_n_147;
  wire grp_modulation_fu_217_n_148;
  wire grp_modulation_fu_217_n_149;
  wire grp_modulation_fu_217_n_150;
  wire grp_modulation_fu_217_n_151;
  wire grp_modulation_fu_217_n_152;
  wire grp_modulation_fu_217_n_153;
  wire grp_modulation_fu_217_n_154;
  wire grp_modulation_fu_217_n_155;
  wire grp_modulation_fu_217_n_156;
  wire grp_modulation_fu_217_n_157;
  wire grp_modulation_fu_217_n_158;
  wire grp_modulation_fu_217_n_159;
  wire grp_modulation_fu_217_n_160;
  wire grp_modulation_fu_217_n_161;
  wire grp_modulation_fu_217_n_162;
  wire grp_modulation_fu_217_n_163;
  wire grp_modulation_fu_217_n_164;
  wire grp_modulation_fu_217_n_165;
  wire grp_modulation_fu_217_n_166;
  wire grp_modulation_fu_217_n_167;
  wire grp_modulation_fu_217_n_168;
  wire grp_modulation_fu_217_n_169;
  wire grp_modulation_fu_217_n_170;
  wire grp_modulation_fu_217_n_171;
  wire grp_modulation_fu_217_n_172;
  wire grp_modulation_fu_217_n_173;
  wire grp_modulation_fu_217_n_174;
  wire grp_modulation_fu_217_n_175;
  wire grp_modulation_fu_217_n_176;
  wire grp_modulation_fu_217_n_177;
  wire grp_modulation_fu_217_n_178;
  wire grp_modulation_fu_217_n_179;
  wire grp_modulation_fu_217_n_180;
  wire grp_modulation_fu_217_n_181;
  wire grp_modulation_fu_217_n_182;
  wire grp_modulation_fu_217_n_183;
  wire grp_modulation_fu_217_n_184;
  wire grp_modulation_fu_217_n_185;
  wire grp_modulation_fu_217_n_186;
  wire grp_modulation_fu_217_n_187;
  wire grp_modulation_fu_217_n_188;
  wire grp_modulation_fu_217_n_189;
  wire grp_modulation_fu_217_n_190;
  wire grp_modulation_fu_217_n_191;
  wire grp_modulation_fu_217_n_192;
  wire grp_modulation_fu_217_n_193;
  wire grp_modulation_fu_217_n_194;
  wire grp_modulation_fu_217_n_195;
  wire grp_modulation_fu_217_n_196;
  wire grp_modulation_fu_217_n_197;
  wire grp_modulation_fu_217_n_198;
  wire grp_modulation_fu_217_n_199;
  wire grp_modulation_fu_217_n_200;
  wire grp_modulation_fu_217_n_201;
  wire grp_modulation_fu_217_n_202;
  wire grp_modulation_fu_217_n_203;
  wire grp_modulation_fu_217_n_204;
  wire grp_modulation_fu_217_n_205;
  wire grp_modulation_fu_217_n_206;
  wire grp_modulation_fu_217_n_207;
  wire grp_modulation_fu_217_n_208;
  wire grp_modulation_fu_217_n_209;
  wire grp_modulation_fu_217_n_210;
  wire grp_modulation_fu_217_n_211;
  wire grp_modulation_fu_217_n_212;
  wire grp_modulation_fu_217_n_213;
  wire grp_modulation_fu_217_n_214;
  wire grp_modulation_fu_217_n_215;
  wire grp_modulation_fu_217_n_216;
  wire grp_modulation_fu_217_n_217;
  wire grp_modulation_fu_217_n_218;
  wire grp_modulation_fu_217_n_219;
  wire grp_modulation_fu_217_n_220;
  wire grp_modulation_fu_217_n_221;
  wire grp_modulation_fu_217_n_222;
  wire grp_modulation_fu_217_n_223;
  wire grp_modulation_fu_217_n_224;
  wire grp_modulation_fu_217_n_225;
  wire grp_modulation_fu_217_n_226;
  wire grp_modulation_fu_217_n_227;
  wire grp_modulation_fu_217_n_228;
  wire grp_modulation_fu_217_n_229;
  wire grp_modulation_fu_217_n_230;
  wire grp_modulation_fu_217_n_231;
  wire grp_modulation_fu_217_n_232;
  wire grp_modulation_fu_217_n_233;
  wire grp_modulation_fu_217_n_234;
  wire grp_modulation_fu_217_n_235;
  wire grp_modulation_fu_217_n_236;
  wire grp_modulation_fu_217_n_237;
  wire grp_modulation_fu_217_n_238;
  wire grp_modulation_fu_217_n_239;
  wire grp_modulation_fu_217_n_240;
  wire grp_modulation_fu_217_n_241;
  wire grp_modulation_fu_217_n_242;
  wire grp_modulation_fu_217_n_243;
  wire grp_modulation_fu_217_n_244;
  wire grp_modulation_fu_217_n_245;
  wire grp_modulation_fu_217_n_65;
  wire grp_modulation_fu_217_n_66;
  wire grp_modulation_fu_217_n_67;
  wire grp_modulation_fu_217_n_68;
  wire grp_modulation_fu_217_n_69;
  wire grp_modulation_fu_217_n_70;
  wire grp_modulation_fu_217_n_71;
  wire grp_modulation_fu_217_n_72;
  wire grp_modulation_fu_217_n_73;
  wire grp_modulation_fu_217_n_74;
  wire grp_modulation_fu_217_n_75;
  wire grp_modulation_fu_217_n_76;
  wire grp_modulation_fu_217_n_77;
  wire grp_modulation_fu_217_n_78;
  wire grp_modulation_fu_217_n_79;
  wire grp_modulation_fu_217_n_80;
  wire grp_modulation_fu_217_n_81;
  wire grp_modulation_fu_217_n_82;
  wire grp_modulation_fu_217_n_83;
  wire grp_modulation_fu_217_n_84;
  wire grp_modulation_fu_217_n_85;
  wire grp_modulation_fu_217_n_86;
  wire grp_modulation_fu_217_n_87;
  wire grp_modulation_fu_217_n_88;
  wire grp_modulation_fu_217_n_89;
  wire grp_modulation_fu_217_n_90;
  wire grp_modulation_fu_217_n_91;
  wire grp_modulation_fu_217_n_92;
  wire grp_modulation_fu_217_n_93;
  wire grp_modulation_fu_217_n_94;
  wire grp_modulation_fu_217_n_95;
  wire grp_modulation_fu_217_n_96;
  wire grp_modulation_fu_217_n_97;
  wire grp_modulation_fu_217_n_98;
  wire grp_modulation_fu_217_n_99;
  wire icmp_ln879_fu_271_p2;
  wire icmp_ln879_reg_425;
  wire \icmp_ln879_reg_425[0]_i_1_n_0 ;
  wire index_V0;
  wire \index_V[0]_i_3_n_0 ;
  wire [13:0]index_V_load_reg_420;
  wire [13:0]index_V_reg;
  wire \index_V_reg[0]_i_2_n_0 ;
  wire \index_V_reg[0]_i_2_n_1 ;
  wire \index_V_reg[0]_i_2_n_2 ;
  wire \index_V_reg[0]_i_2_n_3 ;
  wire \index_V_reg[0]_i_2_n_4 ;
  wire \index_V_reg[0]_i_2_n_5 ;
  wire \index_V_reg[0]_i_2_n_6 ;
  wire \index_V_reg[0]_i_2_n_7 ;
  wire \index_V_reg[12]_i_1_n_3 ;
  wire \index_V_reg[12]_i_1_n_6 ;
  wire \index_V_reg[12]_i_1_n_7 ;
  wire \index_V_reg[4]_i_1_n_0 ;
  wire \index_V_reg[4]_i_1_n_1 ;
  wire \index_V_reg[4]_i_1_n_2 ;
  wire \index_V_reg[4]_i_1_n_3 ;
  wire \index_V_reg[4]_i_1_n_4 ;
  wire \index_V_reg[4]_i_1_n_5 ;
  wire \index_V_reg[4]_i_1_n_6 ;
  wire \index_V_reg[4]_i_1_n_7 ;
  wire \index_V_reg[8]_i_1_n_0 ;
  wire \index_V_reg[8]_i_1_n_1 ;
  wire \index_V_reg[8]_i_1_n_2 ;
  wire \index_V_reg[8]_i_1_n_3 ;
  wire \index_V_reg[8]_i_1_n_4 ;
  wire \index_V_reg[8]_i_1_n_5 ;
  wire \index_V_reg[8]_i_1_n_6 ;
  wire \index_V_reg[8]_i_1_n_7 ;
  wire [0:0]q;
  wire reg_resonator_im_V;
  wire [44:0]reg_resonator_im_V_reg;
  wire [44:0]reg_resonator_re_V_reg;
  wire res_input_im_V_reg_4440;
  wire [14:0]ret_V_2_fu_66_p2;
  wire [14:0]ret_V_fu_52_p2;
  wire \rst_app_read_reg_389_pp0_iter6_reg_reg[0]_srl6_n_0 ;
  wire rst_app_read_reg_389_pp0_iter7_reg;
  wire \rst_app_read_reg_389_reg[0]_0 ;
  wire [15:0]\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] ;
  wire \twidd_im_V_read_reg_393_reg[0]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[10]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[11]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[12]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[13]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[14]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[15]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[1]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[2]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[3]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[4]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[5]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[6]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[7]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[8]__0_n_0 ;
  wire \twidd_im_V_read_reg_393_reg[9]__0_n_0 ;
  wire [15:0]\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 ;
  wire \twidd_re_V_read_reg_398_reg[0]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[10]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[11]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[12]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[13]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[14]__0_n_0 ;
  wire [15:0]\twidd_re_V_read_reg_398_reg[15]__0_0 ;
  wire \twidd_re_V_read_reg_398_reg[15]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[1]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[2]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[3]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[4]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[5]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[6]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[7]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[8]__0_n_0 ;
  wire \twidd_re_V_read_reg_398_reg[9]__0_n_0 ;
  wire [31:0]twidd_tdata;
  wire we1;
  wire [3:1]\NLW_counter_V_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_counter_V_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_index_V_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_index_V_reg[12]_i_1_O_UNCONNECTED ;

  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__0_0[0]),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__0
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__0_0[1]),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__1
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__1_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__2
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(WEA),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__3
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__3_n_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__4
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__4_n_0),
        .R(control_data));
  (* ORIG_CELL_NAME = "ap_enable_reg_pp0_iter1_reg" *) 
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg_rep__5
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(ap_enable_reg_pp0_iter1_reg_rep__5_n_0),
        .R(control_data));
  system_vv_model_2_0_0_resonator_8 call_ret_resonator_fu_227
       (.O27(O27),
        .O28(O28),
        .S({grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158,grp_modulation_fu_217_n_159,grp_modulation_fu_217_n_160}),
        .add_ln703_1_fu_50_p2_carry__0_0({grp_modulation_fu_217_n_201,grp_modulation_fu_217_n_202,grp_modulation_fu_217_n_203,grp_modulation_fu_217_n_204}),
        .add_ln703_1_fu_50_p2_carry__1_0({grp_modulation_fu_217_n_205,grp_modulation_fu_217_n_206,grp_modulation_fu_217_n_207,grp_modulation_fu_217_n_208}),
        .add_ln703_fu_44_p2_carry__1_0({grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162,grp_modulation_fu_217_n_163,grp_modulation_fu_217_n_164}),
        .\reg_array[10].has_latency.u2 ({grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178,grp_modulation_fu_217_n_179,grp_modulation_fu_217_n_180}),
        .\reg_array[10].has_latency.u2_0 ({grp_modulation_fu_217_n_221,grp_modulation_fu_217_n_222,grp_modulation_fu_217_n_223,grp_modulation_fu_217_n_224}),
        .\reg_array[14].has_latency.u2 ({grp_modulation_fu_217_n_181,grp_modulation_fu_217_n_182,grp_modulation_fu_217_n_183,grp_modulation_fu_217_n_184}),
        .\reg_array[14].has_latency.u2_0 ({grp_modulation_fu_217_n_225,grp_modulation_fu_217_n_226,grp_modulation_fu_217_n_227,grp_modulation_fu_217_n_228}),
        .\reg_array[18].has_latency.u2 ({grp_modulation_fu_217_n_185,grp_modulation_fu_217_n_186,grp_modulation_fu_217_n_187,grp_modulation_fu_217_n_188}),
        .\reg_array[18].has_latency.u2_0 ({grp_modulation_fu_217_n_229,grp_modulation_fu_217_n_230,grp_modulation_fu_217_n_231,grp_modulation_fu_217_n_232}),
        .\reg_array[22].has_latency.u2 ({grp_modulation_fu_217_n_189,grp_modulation_fu_217_n_190,grp_modulation_fu_217_n_191,grp_modulation_fu_217_n_192}),
        .\reg_array[22].has_latency.u2_0 ({grp_modulation_fu_217_n_233,grp_modulation_fu_217_n_234,grp_modulation_fu_217_n_235,grp_modulation_fu_217_n_236}),
        .\reg_array[26].has_latency.u2 ({grp_modulation_fu_217_n_193,grp_modulation_fu_217_n_194,grp_modulation_fu_217_n_195,grp_modulation_fu_217_n_196}),
        .\reg_array[26].has_latency.u2_0 ({grp_modulation_fu_217_n_237,grp_modulation_fu_217_n_238,grp_modulation_fu_217_n_239,grp_modulation_fu_217_n_240}),
        .\reg_array[2].has_latency.u2 ({grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166,grp_modulation_fu_217_n_167,grp_modulation_fu_217_n_168}),
        .\reg_array[2].has_latency.u2_0 ({grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170,grp_modulation_fu_217_n_171,grp_modulation_fu_217_n_172}),
        .\reg_array[2].has_latency.u2_1 ({grp_modulation_fu_217_n_209,grp_modulation_fu_217_n_210,grp_modulation_fu_217_n_211,grp_modulation_fu_217_n_212}),
        .\reg_array[2].has_latency.u2_2 ({grp_modulation_fu_217_n_213,grp_modulation_fu_217_n_214,grp_modulation_fu_217_n_215,grp_modulation_fu_217_n_216}),
        .\reg_array[30].has_latency.u2 ({grp_modulation_fu_217_n_197,grp_modulation_fu_217_n_198,grp_modulation_fu_217_n_199,grp_modulation_fu_217_n_200}),
        .\reg_array[30].has_latency.u2_0 ({grp_modulation_fu_217_n_241,grp_modulation_fu_217_n_242,grp_modulation_fu_217_n_243,grp_modulation_fu_217_n_244}),
        .\reg_array[31].has_latency.u2 (grp_modulation_fu_217_n_65),
        .\reg_array[31].has_latency.u2_0 (grp_modulation_fu_217_n_66),
        .\reg_array[6].has_latency.u2 ({grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174,grp_modulation_fu_217_n_175,grp_modulation_fu_217_n_176}),
        .\reg_array[6].has_latency.u2_0 ({grp_modulation_fu_217_n_217,grp_modulation_fu_217_n_218,grp_modulation_fu_217_n_219,grp_modulation_fu_217_n_220}),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg[43:0]),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg[43:0]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter_V[0]_i_3 
       (.I0(counter_V_reg[0]),
        .O(\counter_V[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[0] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_7 ),
        .Q(counter_V_reg[0]),
        .R(flag));
  CARRY4 \counter_V_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\counter_V_reg[0]_i_2_n_0 ,\counter_V_reg[0]_i_2_n_1 ,\counter_V_reg[0]_i_2_n_2 ,\counter_V_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_V_reg[0]_i_2_n_4 ,\counter_V_reg[0]_i_2_n_5 ,\counter_V_reg[0]_i_2_n_6 ,\counter_V_reg[0]_i_2_n_7 }),
        .S({counter_V_reg[3:1],\counter_V[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[10] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_5 ),
        .Q(counter_V_reg[10]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[11] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_4 ),
        .Q(counter_V_reg[11]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[12] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1_n_7 ),
        .Q(counter_V_reg[12]),
        .R(flag));
  CARRY4 \counter_V_reg[12]_i_1 
       (.CI(\counter_V_reg[8]_i_1_n_0 ),
        .CO({\NLW_counter_V_reg[12]_i_1_CO_UNCONNECTED [3:1],\counter_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_counter_V_reg[12]_i_1_O_UNCONNECTED [3:2],\counter_V_reg[12]_i_1_n_6 ,\counter_V_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,counter_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[13] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1_n_6 ),
        .Q(counter_V_reg[13]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[1] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_6 ),
        .Q(counter_V_reg[1]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[2] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_5 ),
        .Q(counter_V_reg[2]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[3] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_2_n_4 ),
        .Q(counter_V_reg[3]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[4] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_7 ),
        .Q(counter_V_reg[4]),
        .R(flag));
  CARRY4 \counter_V_reg[4]_i_1 
       (.CI(\counter_V_reg[0]_i_2_n_0 ),
        .CO({\counter_V_reg[4]_i_1_n_0 ,\counter_V_reg[4]_i_1_n_1 ,\counter_V_reg[4]_i_1_n_2 ,\counter_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[4]_i_1_n_4 ,\counter_V_reg[4]_i_1_n_5 ,\counter_V_reg[4]_i_1_n_6 ,\counter_V_reg[4]_i_1_n_7 }),
        .S(counter_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[5] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_6 ),
        .Q(counter_V_reg[5]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[6] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_5 ),
        .Q(counter_V_reg[6]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[7] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1_n_4 ),
        .Q(counter_V_reg[7]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[8] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_7 ),
        .Q(counter_V_reg[8]),
        .R(flag));
  CARRY4 \counter_V_reg[8]_i_1 
       (.CI(\counter_V_reg[4]_i_1_n_0 ),
        .CO({\counter_V_reg[8]_i_1_n_0 ,\counter_V_reg[8]_i_1_n_1 ,\counter_V_reg[8]_i_1_n_2 ,\counter_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[8]_i_1_n_4 ,\counter_V_reg[8]_i_1_n_5 ,\counter_V_reg[8]_i_1_n_6 ,\counter_V_reg[8]_i_1_n_7 }),
        .S(counter_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[9] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1_n_6 ),
        .Q(counter_V_reg[9]),
        .R(flag));
  system_vv_model_2_0_0_msdft_delay_re_V_9 delay_im_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_load_reg_420),
        .S({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .WEA(WEA),
        .clk(clk),
        .\comb_im_V_int_reg_reg[14]__0 (\rst_app_read_reg_389_reg[0]_0 ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .\icmp_ln879_reg_425_reg[0] ({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .\icmp_ln879_reg_425_reg[0]_0 ({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .\icmp_ln879_reg_425_reg[0]_1 ({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .q(q),
        .ram_reg_0(we1));
  system_vv_model_2_0_0_msdft_delay_re_V_10 delay_re_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_load_reg_420),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .WEA(WEA),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(we1),
        .ce1(ap_enable_reg_pp0_iter1_reg_rep__5_n_0),
        .clk(clk),
        .d1(din_re_V_read_reg_409),
        .\din_re_V_read_reg_409_reg[11] ({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}),
        .\din_re_V_read_reg_409_reg[3] ({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .\din_re_V_read_reg_409_reg[7] ({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .q(q),
        .ram_reg_0(\rst_app_read_reg_389_reg[0]_0 ),
        .ram_reg_5({ap_enable_reg_pp0_iter1_reg_rep__4_n_0,ap_enable_reg_pp0_iter1_reg_rep__3_n_0}));
  FDRE \din_re_V_read_reg_409_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [0]),
        .Q(din_re_V_read_reg_409[0]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [10]),
        .Q(din_re_V_read_reg_409[10]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [11]),
        .Q(din_re_V_read_reg_409[11]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [12]),
        .Q(din_re_V_read_reg_409[12]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [13]),
        .Q(din_re_V_read_reg_409[13]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [1]),
        .Q(din_re_V_read_reg_409[1]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [2]),
        .Q(din_re_V_read_reg_409[2]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [3]),
        .Q(din_re_V_read_reg_409[3]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [4]),
        .Q(din_re_V_read_reg_409[4]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [5]),
        .Q(din_re_V_read_reg_409[5]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [6]),
        .Q(din_re_V_read_reg_409[6]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [7]),
        .Q(din_re_V_read_reg_409[7]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [8]),
        .Q(din_re_V_read_reg_409[8]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [9]),
        .Q(din_re_V_read_reg_409[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF4CC)) 
    \flag[0]_i_1 
       (.I0(icmp_ln879_fu_271_p2),
        .I1(\flag_reg_n_0_[0] ),
        .I2(control_data),
        .I3(q),
        .O(\flag[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \flag[0]_i_2 
       (.I0(\flag[0]_i_3_n_0 ),
        .I1(\flag[0]_i_4_n_0 ),
        .I2(counter_V_reg[8]),
        .I3(counter_V_reg[5]),
        .I4(counter_V_reg[10]),
        .I5(counter_V_reg[4]),
        .O(icmp_ln879_fu_271_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \flag[0]_i_3 
       (.I0(counter_V_reg[9]),
        .I1(counter_V_reg[11]),
        .I2(counter_V_reg[2]),
        .I3(counter_V_reg[6]),
        .I4(counter_V_reg[0]),
        .I5(counter_V_reg[13]),
        .O(\flag[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \flag[0]_i_4 
       (.I0(counter_V_reg[12]),
        .I1(counter_V_reg[7]),
        .I2(counter_V_reg[3]),
        .I3(counter_V_reg[1]),
        .O(\flag[0]_i_4_n_0 ));
  FDRE \flag_load_reg_415_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag_reg_n_0_[0] ),
        .Q(flag_load_reg_415),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \flag_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag[0]_i_1_n_0 ),
        .Q(\flag_reg_n_0_[0] ),
        .R(1'b0));
  system_vv_model_2_0_0_comb_filter_11 grp_comb_filter_fu_235
       (.DI(grp_modulation_fu_217_n_245),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .\comb_im_V_int_reg_reg[11]__0 ({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .\comb_im_V_int_reg_reg[14]__0 ({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .\comb_im_V_int_reg_reg[3]__0 ({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .\comb_im_V_int_reg_reg[7]__0 ({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .\comb_re_V_int_reg_reg[11]__0 ({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}),
        .\comb_re_V_int_reg_reg[3]__0 ({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .\comb_re_V_int_reg_reg[7]__0 ({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .d1(din_re_V_read_reg_409[12:0]),
        .ret_V_2_fu_66_p2(ret_V_2_fu_66_p2),
        .ret_V_fu_52_p2(ret_V_fu_52_p2));
  system_vv_model_2_0_0_modulation_12 grp_modulation_fu_217
       (.A(A),
        .DI(grp_modulation_fu_217_n_245),
        .O({grp_modulation_fu_217_n_67,grp_modulation_fu_217_n_68,grp_modulation_fu_217_n_69,grp_modulation_fu_217_n_70}),
        .S({grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158,grp_modulation_fu_217_n_159,grp_modulation_fu_217_n_160}),
        .clk(clk),
        .d1(din_re_V_read_reg_409[13]),
        .p({grp_modulation_fu_217_n_71,grp_modulation_fu_217_n_72,grp_modulation_fu_217_n_73,grp_modulation_fu_217_n_74}),
        .p_0({grp_modulation_fu_217_n_75,grp_modulation_fu_217_n_76,grp_modulation_fu_217_n_77,grp_modulation_fu_217_n_78}),
        .p_1({grp_modulation_fu_217_n_79,grp_modulation_fu_217_n_80,grp_modulation_fu_217_n_81,grp_modulation_fu_217_n_82}),
        .p_10({grp_modulation_fu_217_n_112,grp_modulation_fu_217_n_113,grp_modulation_fu_217_n_114,grp_modulation_fu_217_n_115}),
        .p_11({grp_modulation_fu_217_n_116,grp_modulation_fu_217_n_117,grp_modulation_fu_217_n_118,grp_modulation_fu_217_n_119}),
        .p_12({grp_modulation_fu_217_n_120,grp_modulation_fu_217_n_121,grp_modulation_fu_217_n_122,grp_modulation_fu_217_n_123}),
        .p_13({grp_modulation_fu_217_n_124,grp_modulation_fu_217_n_125,grp_modulation_fu_217_n_126,grp_modulation_fu_217_n_127}),
        .p_14({grp_modulation_fu_217_n_128,grp_modulation_fu_217_n_129,grp_modulation_fu_217_n_130,grp_modulation_fu_217_n_131}),
        .p_15({grp_modulation_fu_217_n_132,grp_modulation_fu_217_n_133,grp_modulation_fu_217_n_134,grp_modulation_fu_217_n_135}),
        .p_16({grp_modulation_fu_217_n_136,grp_modulation_fu_217_n_137,grp_modulation_fu_217_n_138,grp_modulation_fu_217_n_139}),
        .p_17({grp_modulation_fu_217_n_140,grp_modulation_fu_217_n_141,grp_modulation_fu_217_n_142,grp_modulation_fu_217_n_143}),
        .p_18({grp_modulation_fu_217_n_144,grp_modulation_fu_217_n_145,grp_modulation_fu_217_n_146,grp_modulation_fu_217_n_147}),
        .p_19({grp_modulation_fu_217_n_148,grp_modulation_fu_217_n_149,grp_modulation_fu_217_n_150,grp_modulation_fu_217_n_151}),
        .p_2({grp_modulation_fu_217_n_83,grp_modulation_fu_217_n_84,grp_modulation_fu_217_n_85,grp_modulation_fu_217_n_86}),
        .p_20({grp_modulation_fu_217_n_152,grp_modulation_fu_217_n_153,grp_modulation_fu_217_n_154,grp_modulation_fu_217_n_155}),
        .p_21(grp_modulation_fu_217_n_156),
        .p_3({grp_modulation_fu_217_n_87,grp_modulation_fu_217_n_88,grp_modulation_fu_217_n_89,grp_modulation_fu_217_n_90}),
        .p_4({grp_modulation_fu_217_n_91,grp_modulation_fu_217_n_92,grp_modulation_fu_217_n_93,grp_modulation_fu_217_n_94}),
        .p_5({grp_modulation_fu_217_n_95,grp_modulation_fu_217_n_96,grp_modulation_fu_217_n_97,grp_modulation_fu_217_n_98}),
        .p_6({grp_modulation_fu_217_n_99,grp_modulation_fu_217_n_100,grp_modulation_fu_217_n_101,grp_modulation_fu_217_n_102}),
        .p_7({grp_modulation_fu_217_n_103,grp_modulation_fu_217_n_104,grp_modulation_fu_217_n_105,grp_modulation_fu_217_n_106}),
        .p_8({grp_modulation_fu_217_n_107,grp_modulation_fu_217_n_108,grp_modulation_fu_217_n_109,grp_modulation_fu_217_n_110}),
        .p_9(grp_modulation_fu_217_n_111),
        .r_V_6_reg_137_reg_0(\twidd_re_V_read_reg_398_reg[0]__0_n_0 ),
        .r_V_6_reg_137_reg_1(\twidd_re_V_read_reg_398_reg[1]__0_n_0 ),
        .r_V_6_reg_137_reg_10(\twidd_re_V_read_reg_398_reg[10]__0_n_0 ),
        .r_V_6_reg_137_reg_11(\twidd_re_V_read_reg_398_reg[11]__0_n_0 ),
        .r_V_6_reg_137_reg_12(\twidd_re_V_read_reg_398_reg[12]__0_n_0 ),
        .r_V_6_reg_137_reg_13(\twidd_re_V_read_reg_398_reg[13]__0_n_0 ),
        .r_V_6_reg_137_reg_14(\twidd_re_V_read_reg_398_reg[14]__0_n_0 ),
        .r_V_6_reg_137_reg_15(\twidd_re_V_read_reg_398_reg[15]__0_n_0 ),
        .r_V_6_reg_137_reg_2(\twidd_re_V_read_reg_398_reg[2]__0_n_0 ),
        .r_V_6_reg_137_reg_3(\twidd_re_V_read_reg_398_reg[3]__0_n_0 ),
        .r_V_6_reg_137_reg_4(\twidd_re_V_read_reg_398_reg[4]__0_n_0 ),
        .r_V_6_reg_137_reg_5(\twidd_re_V_read_reg_398_reg[5]__0_n_0 ),
        .r_V_6_reg_137_reg_6(\twidd_re_V_read_reg_398_reg[6]__0_n_0 ),
        .r_V_6_reg_137_reg_7(\twidd_re_V_read_reg_398_reg[7]__0_n_0 ),
        .r_V_6_reg_137_reg_8(\twidd_re_V_read_reg_398_reg[8]__0_n_0 ),
        .r_V_6_reg_137_reg_9(\twidd_re_V_read_reg_398_reg[9]__0_n_0 ),
        .r_V_8_reg_147_reg_0(\twidd_im_V_read_reg_393_reg[0]__0_n_0 ),
        .r_V_8_reg_147_reg_1(\twidd_im_V_read_reg_393_reg[1]__0_n_0 ),
        .r_V_8_reg_147_reg_10(\twidd_im_V_read_reg_393_reg[10]__0_n_0 ),
        .r_V_8_reg_147_reg_11(\twidd_im_V_read_reg_393_reg[11]__0_n_0 ),
        .r_V_8_reg_147_reg_12(\twidd_im_V_read_reg_393_reg[12]__0_n_0 ),
        .r_V_8_reg_147_reg_13(\twidd_im_V_read_reg_393_reg[13]__0_n_0 ),
        .r_V_8_reg_147_reg_14(\twidd_im_V_read_reg_393_reg[14]__0_n_0 ),
        .r_V_8_reg_147_reg_15(\twidd_im_V_read_reg_393_reg[15]__0_n_0 ),
        .r_V_8_reg_147_reg_2(\twidd_im_V_read_reg_393_reg[2]__0_n_0 ),
        .r_V_8_reg_147_reg_3(\twidd_im_V_read_reg_393_reg[3]__0_n_0 ),
        .r_V_8_reg_147_reg_4(\twidd_im_V_read_reg_393_reg[4]__0_n_0 ),
        .r_V_8_reg_147_reg_5(\twidd_im_V_read_reg_393_reg[5]__0_n_0 ),
        .r_V_8_reg_147_reg_6(\twidd_im_V_read_reg_393_reg[6]__0_n_0 ),
        .r_V_8_reg_147_reg_7(\twidd_im_V_read_reg_393_reg[7]__0_n_0 ),
        .r_V_8_reg_147_reg_8(\twidd_im_V_read_reg_393_reg[8]__0_n_0 ),
        .r_V_8_reg_147_reg_9(\twidd_im_V_read_reg_393_reg[9]__0_n_0 ),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] ({grp_modulation_fu_217_n_209,grp_modulation_fu_217_n_210,grp_modulation_fu_217_n_211,grp_modulation_fu_217_n_212}),
        .\reg_resonator_im_V_reg[15] ({grp_modulation_fu_217_n_213,grp_modulation_fu_217_n_214,grp_modulation_fu_217_n_215,grp_modulation_fu_217_n_216}),
        .\reg_resonator_im_V_reg[19] ({grp_modulation_fu_217_n_217,grp_modulation_fu_217_n_218,grp_modulation_fu_217_n_219,grp_modulation_fu_217_n_220}),
        .\reg_resonator_im_V_reg[23] ({grp_modulation_fu_217_n_221,grp_modulation_fu_217_n_222,grp_modulation_fu_217_n_223,grp_modulation_fu_217_n_224}),
        .\reg_resonator_im_V_reg[27] ({grp_modulation_fu_217_n_225,grp_modulation_fu_217_n_226,grp_modulation_fu_217_n_227,grp_modulation_fu_217_n_228}),
        .\reg_resonator_im_V_reg[31] ({grp_modulation_fu_217_n_229,grp_modulation_fu_217_n_230,grp_modulation_fu_217_n_231,grp_modulation_fu_217_n_232}),
        .\reg_resonator_im_V_reg[35] ({grp_modulation_fu_217_n_233,grp_modulation_fu_217_n_234,grp_modulation_fu_217_n_235,grp_modulation_fu_217_n_236}),
        .\reg_resonator_im_V_reg[39] ({grp_modulation_fu_217_n_237,grp_modulation_fu_217_n_238,grp_modulation_fu_217_n_239,grp_modulation_fu_217_n_240}),
        .\reg_resonator_im_V_reg[3] ({grp_modulation_fu_217_n_201,grp_modulation_fu_217_n_202,grp_modulation_fu_217_n_203,grp_modulation_fu_217_n_204}),
        .\reg_resonator_im_V_reg[43] ({grp_modulation_fu_217_n_241,grp_modulation_fu_217_n_242,grp_modulation_fu_217_n_243,grp_modulation_fu_217_n_244}),
        .\reg_resonator_im_V_reg[44] (grp_modulation_fu_217_n_66),
        .\reg_resonator_im_V_reg[7] ({grp_modulation_fu_217_n_205,grp_modulation_fu_217_n_206,grp_modulation_fu_217_n_207,grp_modulation_fu_217_n_208}),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] ({grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166,grp_modulation_fu_217_n_167,grp_modulation_fu_217_n_168}),
        .\reg_resonator_re_V_reg[15] ({grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170,grp_modulation_fu_217_n_171,grp_modulation_fu_217_n_172}),
        .\reg_resonator_re_V_reg[19] ({grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174,grp_modulation_fu_217_n_175,grp_modulation_fu_217_n_176}),
        .\reg_resonator_re_V_reg[23] ({grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178,grp_modulation_fu_217_n_179,grp_modulation_fu_217_n_180}),
        .\reg_resonator_re_V_reg[27] ({grp_modulation_fu_217_n_181,grp_modulation_fu_217_n_182,grp_modulation_fu_217_n_183,grp_modulation_fu_217_n_184}),
        .\reg_resonator_re_V_reg[31] ({grp_modulation_fu_217_n_185,grp_modulation_fu_217_n_186,grp_modulation_fu_217_n_187,grp_modulation_fu_217_n_188}),
        .\reg_resonator_re_V_reg[35] ({grp_modulation_fu_217_n_189,grp_modulation_fu_217_n_190,grp_modulation_fu_217_n_191,grp_modulation_fu_217_n_192}),
        .\reg_resonator_re_V_reg[39] ({grp_modulation_fu_217_n_193,grp_modulation_fu_217_n_194,grp_modulation_fu_217_n_195,grp_modulation_fu_217_n_196}),
        .\reg_resonator_re_V_reg[43] ({grp_modulation_fu_217_n_197,grp_modulation_fu_217_n_198,grp_modulation_fu_217_n_199,grp_modulation_fu_217_n_200}),
        .\reg_resonator_re_V_reg[44] (grp_modulation_fu_217_n_65),
        .\reg_resonator_re_V_reg[7] ({grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162,grp_modulation_fu_217_n_163,grp_modulation_fu_217_n_164}),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440),
        .ret_V_2_fu_66_p2(ret_V_2_fu_66_p2),
        .ret_V_fu_52_p2(ret_V_fu_52_p2),
        .rst_app_read_reg_389_pp0_iter7_reg(rst_app_read_reg_389_pp0_iter7_reg),
        .\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15]_0 (\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] ),
        .\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0_0 (\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 ),
        .\twidd_re_V_read_reg_398_reg[15]__0 (\twidd_re_V_read_reg_398_reg[15]__0_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln879_reg_425[0]_i_1 
       (.I0(icmp_ln879_reg_425),
        .I1(control_data),
        .I2(\flag_reg_n_0_[0] ),
        .I3(icmp_ln879_fu_271_p2),
        .O(\icmp_ln879_reg_425[0]_i_1_n_0 ));
  FDRE \icmp_ln879_reg_425_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_425[0]_i_1_n_0 ),
        .Q(icmp_ln879_reg_425),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \index_V[0]_i_3 
       (.I0(index_V_reg[0]),
        .O(\index_V[0]_i_3_n_0 ));
  FDRE \index_V_load_reg_420_reg[0] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[0]),
        .Q(index_V_load_reg_420[0]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[10] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[10]),
        .Q(index_V_load_reg_420[10]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[11] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[11]),
        .Q(index_V_load_reg_420[11]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[12] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[12]),
        .Q(index_V_load_reg_420[12]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[13] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[13]),
        .Q(index_V_load_reg_420[13]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[1] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[1]),
        .Q(index_V_load_reg_420[1]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[2] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[2]),
        .Q(index_V_load_reg_420[2]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[3] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[3]),
        .Q(index_V_load_reg_420[3]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[4] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[4]),
        .Q(index_V_load_reg_420[4]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[5] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[5]),
        .Q(index_V_load_reg_420[5]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[6] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[6]),
        .Q(index_V_load_reg_420[6]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[7] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[7]),
        .Q(index_V_load_reg_420[7]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[8] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[8]),
        .Q(index_V_load_reg_420[8]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[9] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[9]),
        .Q(index_V_load_reg_420[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[0] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_7 ),
        .Q(index_V_reg[0]),
        .R(1'b0));
  CARRY4 \index_V_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\index_V_reg[0]_i_2_n_0 ,\index_V_reg[0]_i_2_n_1 ,\index_V_reg[0]_i_2_n_2 ,\index_V_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\index_V_reg[0]_i_2_n_4 ,\index_V_reg[0]_i_2_n_5 ,\index_V_reg[0]_i_2_n_6 ,\index_V_reg[0]_i_2_n_7 }),
        .S({index_V_reg[3:1],\index_V[0]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[10] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_5 ),
        .Q(index_V_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[11] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_4 ),
        .Q(index_V_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[12] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1_n_7 ),
        .Q(index_V_reg[12]),
        .R(1'b0));
  CARRY4 \index_V_reg[12]_i_1 
       (.CI(\index_V_reg[8]_i_1_n_0 ),
        .CO({\NLW_index_V_reg[12]_i_1_CO_UNCONNECTED [3:1],\index_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_index_V_reg[12]_i_1_O_UNCONNECTED [3:2],\index_V_reg[12]_i_1_n_6 ,\index_V_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,index_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[13] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1_n_6 ),
        .Q(index_V_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[1] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_6 ),
        .Q(index_V_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[2] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_5 ),
        .Q(index_V_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[3] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_2_n_4 ),
        .Q(index_V_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[4] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_7 ),
        .Q(index_V_reg[4]),
        .R(1'b0));
  CARRY4 \index_V_reg[4]_i_1 
       (.CI(\index_V_reg[0]_i_2_n_0 ),
        .CO({\index_V_reg[4]_i_1_n_0 ,\index_V_reg[4]_i_1_n_1 ,\index_V_reg[4]_i_1_n_2 ,\index_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[4]_i_1_n_4 ,\index_V_reg[4]_i_1_n_5 ,\index_V_reg[4]_i_1_n_6 ,\index_V_reg[4]_i_1_n_7 }),
        .S(index_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[5] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_6 ),
        .Q(index_V_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[6] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_5 ),
        .Q(index_V_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[7] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1_n_4 ),
        .Q(index_V_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[8] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_7 ),
        .Q(index_V_reg[8]),
        .R(1'b0));
  CARRY4 \index_V_reg[8]_i_1 
       (.CI(\index_V_reg[4]_i_1_n_0 ),
        .CO({\index_V_reg[8]_i_1_n_0 ,\index_V_reg[8]_i_1_n_1 ,\index_V_reg[8]_i_1_n_2 ,\index_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[8]_i_1_n_4 ,\index_V_reg[8]_i_1_n_5 ,\index_V_reg[8]_i_1_n_6 ,\index_V_reg[8]_i_1_n_7 }),
        .S(index_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[9] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1_n_6 ),
        .Q(index_V_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_115),
        .Q(reg_resonator_im_V_reg[0]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_121),
        .Q(reg_resonator_im_V_reg[10]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_120),
        .Q(reg_resonator_im_V_reg[11]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_127),
        .Q(reg_resonator_im_V_reg[12]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_126),
        .Q(reg_resonator_im_V_reg[13]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_125),
        .Q(reg_resonator_im_V_reg[14]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_124),
        .Q(reg_resonator_im_V_reg[15]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_131),
        .Q(reg_resonator_im_V_reg[16]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_130),
        .Q(reg_resonator_im_V_reg[17]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_129),
        .Q(reg_resonator_im_V_reg[18]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_128),
        .Q(reg_resonator_im_V_reg[19]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_114),
        .Q(reg_resonator_im_V_reg[1]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_135),
        .Q(reg_resonator_im_V_reg[20]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_134),
        .Q(reg_resonator_im_V_reg[21]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_133),
        .Q(reg_resonator_im_V_reg[22]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_132),
        .Q(reg_resonator_im_V_reg[23]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_139),
        .Q(reg_resonator_im_V_reg[24]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_138),
        .Q(reg_resonator_im_V_reg[25]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_137),
        .Q(reg_resonator_im_V_reg[26]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_136),
        .Q(reg_resonator_im_V_reg[27]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_143),
        .Q(reg_resonator_im_V_reg[28]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_142),
        .Q(reg_resonator_im_V_reg[29]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_113),
        .Q(reg_resonator_im_V_reg[2]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_141),
        .Q(reg_resonator_im_V_reg[30]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_140),
        .Q(reg_resonator_im_V_reg[31]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_147),
        .Q(reg_resonator_im_V_reg[32]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_146),
        .Q(reg_resonator_im_V_reg[33]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_145),
        .Q(reg_resonator_im_V_reg[34]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_144),
        .Q(reg_resonator_im_V_reg[35]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_151),
        .Q(reg_resonator_im_V_reg[36]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_150),
        .Q(reg_resonator_im_V_reg[37]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_149),
        .Q(reg_resonator_im_V_reg[38]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_148),
        .Q(reg_resonator_im_V_reg[39]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_112),
        .Q(reg_resonator_im_V_reg[3]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_155),
        .Q(reg_resonator_im_V_reg[40]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_154),
        .Q(reg_resonator_im_V_reg[41]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_153),
        .Q(reg_resonator_im_V_reg[42]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_152),
        .Q(reg_resonator_im_V_reg[43]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_156),
        .Q(reg_resonator_im_V_reg[44]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_119),
        .Q(reg_resonator_im_V_reg[4]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_118),
        .Q(reg_resonator_im_V_reg[5]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_117),
        .Q(reg_resonator_im_V_reg[6]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_116),
        .Q(reg_resonator_im_V_reg[7]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_123),
        .Q(reg_resonator_im_V_reg[8]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_122),
        .Q(reg_resonator_im_V_reg[9]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_70),
        .Q(reg_resonator_re_V_reg[0]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_76),
        .Q(reg_resonator_re_V_reg[10]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_75),
        .Q(reg_resonator_re_V_reg[11]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_82),
        .Q(reg_resonator_re_V_reg[12]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_81),
        .Q(reg_resonator_re_V_reg[13]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_80),
        .Q(reg_resonator_re_V_reg[14]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_79),
        .Q(reg_resonator_re_V_reg[15]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_86),
        .Q(reg_resonator_re_V_reg[16]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_85),
        .Q(reg_resonator_re_V_reg[17]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_84),
        .Q(reg_resonator_re_V_reg[18]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_83),
        .Q(reg_resonator_re_V_reg[19]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_69),
        .Q(reg_resonator_re_V_reg[1]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_90),
        .Q(reg_resonator_re_V_reg[20]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_89),
        .Q(reg_resonator_re_V_reg[21]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_88),
        .Q(reg_resonator_re_V_reg[22]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_87),
        .Q(reg_resonator_re_V_reg[23]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_94),
        .Q(reg_resonator_re_V_reg[24]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_93),
        .Q(reg_resonator_re_V_reg[25]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_92),
        .Q(reg_resonator_re_V_reg[26]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_91),
        .Q(reg_resonator_re_V_reg[27]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_98),
        .Q(reg_resonator_re_V_reg[28]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_97),
        .Q(reg_resonator_re_V_reg[29]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_68),
        .Q(reg_resonator_re_V_reg[2]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_96),
        .Q(reg_resonator_re_V_reg[30]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_95),
        .Q(reg_resonator_re_V_reg[31]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_102),
        .Q(reg_resonator_re_V_reg[32]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_101),
        .Q(reg_resonator_re_V_reg[33]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_100),
        .Q(reg_resonator_re_V_reg[34]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_99),
        .Q(reg_resonator_re_V_reg[35]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_106),
        .Q(reg_resonator_re_V_reg[36]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_105),
        .Q(reg_resonator_re_V_reg[37]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_104),
        .Q(reg_resonator_re_V_reg[38]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_103),
        .Q(reg_resonator_re_V_reg[39]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_67),
        .Q(reg_resonator_re_V_reg[3]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_110),
        .Q(reg_resonator_re_V_reg[40]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_109),
        .Q(reg_resonator_re_V_reg[41]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_108),
        .Q(reg_resonator_re_V_reg[42]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_107),
        .Q(reg_resonator_re_V_reg[43]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_111),
        .Q(reg_resonator_re_V_reg[44]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_74),
        .Q(reg_resonator_re_V_reg[4]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_73),
        .Q(reg_resonator_re_V_reg[5]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_72),
        .Q(reg_resonator_re_V_reg[6]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_71),
        .Q(reg_resonator_re_V_reg[7]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_78),
        .Q(reg_resonator_re_V_reg[8]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_77),
        .Q(reg_resonator_re_V_reg[9]),
        .R(reg_resonator_im_V));
  (* srl_bus_name = "inst/\vv_model_2_struct/vivado_hls1/rst_app_read_reg_389_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\vv_model_2_struct/vivado_hls1/rst_app_read_reg_389_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \rst_app_read_reg_389_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\rst_app_read_reg_389_reg[0]_0 ),
        .Q(\rst_app_read_reg_389_pp0_iter6_reg_reg[0]_srl6_n_0 ));
  FDRE \rst_app_read_reg_389_pp0_iter7_reg_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(\rst_app_read_reg_389_pp0_iter6_reg_reg[0]_srl6_n_0 ),
        .Q(rst_app_read_reg_389_pp0_iter7_reg),
        .R(1'b0));
  FDRE \rst_app_read_reg_389_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(control_data),
        .Q(\rst_app_read_reg_389_reg[0]_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[16]),
        .Q(\twidd_im_V_read_reg_393_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[26]),
        .Q(\twidd_im_V_read_reg_393_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[27]),
        .Q(\twidd_im_V_read_reg_393_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[28]),
        .Q(\twidd_im_V_read_reg_393_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[29]),
        .Q(\twidd_im_V_read_reg_393_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[30]),
        .Q(\twidd_im_V_read_reg_393_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[31]),
        .Q(\twidd_im_V_read_reg_393_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[17]),
        .Q(\twidd_im_V_read_reg_393_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[18]),
        .Q(\twidd_im_V_read_reg_393_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[19]),
        .Q(\twidd_im_V_read_reg_393_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[20]),
        .Q(\twidd_im_V_read_reg_393_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[21]),
        .Q(\twidd_im_V_read_reg_393_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[22]),
        .Q(\twidd_im_V_read_reg_393_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[23]),
        .Q(\twidd_im_V_read_reg_393_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[24]),
        .Q(\twidd_im_V_read_reg_393_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_im_V_read_reg_393_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[25]),
        .Q(\twidd_im_V_read_reg_393_reg[9]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[0]),
        .Q(\twidd_re_V_read_reg_398_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[10]),
        .Q(\twidd_re_V_read_reg_398_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[11]),
        .Q(\twidd_re_V_read_reg_398_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[12]),
        .Q(\twidd_re_V_read_reg_398_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[13]),
        .Q(\twidd_re_V_read_reg_398_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[14]),
        .Q(\twidd_re_V_read_reg_398_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[15]),
        .Q(\twidd_re_V_read_reg_398_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[1]),
        .Q(\twidd_re_V_read_reg_398_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[2]),
        .Q(\twidd_re_V_read_reg_398_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[3]),
        .Q(\twidd_re_V_read_reg_398_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[4]),
        .Q(\twidd_re_V_read_reg_398_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[5]),
        .Q(\twidd_re_V_read_reg_398_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[6]),
        .Q(\twidd_re_V_read_reg_398_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[7]),
        .Q(\twidd_re_V_read_reg_398_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[8]),
        .Q(\twidd_re_V_read_reg_398_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \twidd_re_V_read_reg_398_reg[9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(twidd_tdata[9]),
        .Q(\twidd_re_V_read_reg_398_reg[9]__0_n_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "msdft" *) 
module system_vv_model_2_0_0_msdft_5
   (reg_resonator_im_V,
    ap_enable_reg_pp0_iter9,
    O29,
    O30,
    d,
    E,
    clk,
    we1,
    q,
    ram_reg_1,
    r_V_6_reg_137_reg,
    res_input_im_V_reg_4440,
    p,
    A,
    p_0,
    flag,
    index_V0,
    control_data,
    ap_enable_reg_pp0_iter1,
    rst_app_read_reg_389_pp0_iter7_reg,
    \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ,
    WEA,
    \din_re_V_read_reg_409_reg[13]_0 );
  output reg_resonator_im_V;
  output ap_enable_reg_pp0_iter9;
  output [31:0]O29;
  output [31:0]O30;
  output [0:0]d;
  output [0:0]E;
  input clk;
  input we1;
  input [0:0]q;
  input [1:0]ram_reg_1;
  input [15:0]r_V_6_reg_137_reg;
  input res_input_im_V_reg_4440;
  input [15:0]p;
  input [15:0]A;
  input [15:0]p_0;
  input flag;
  input index_V0;
  input [0:0]control_data;
  input ap_enable_reg_pp0_iter1;
  input rst_app_read_reg_389_pp0_iter7_reg;
  input \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ;
  input [1:0]WEA;
  input [13:0]\din_re_V_read_reg_409_reg[13]_0 ;

  wire [15:0]A;
  wire [0:0]E;
  wire [31:0]O29;
  wire [31:0]O30;
  wire [1:0]WEA;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ;
  wire \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ;
  wire \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ;
  wire ap_phi_reg_pp0_iter3_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter4_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter5_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter5_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter6_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter6_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter7_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter7_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter8_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter8_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire ap_phi_reg_pp0_iter9_flag_loc_1_reg_205;
  wire \ap_phi_reg_pp0_iter9_flag_loc_1_reg_205[0]_i_1_n_0 ;
  wire clk;
  wire [0:0]control_data;
  wire \counter_V[0]_i_2_n_0 ;
  wire [13:0]counter_V_reg;
  wire \counter_V_reg[0]_i_1_n_0 ;
  wire \counter_V_reg[0]_i_1_n_1 ;
  wire \counter_V_reg[0]_i_1_n_2 ;
  wire \counter_V_reg[0]_i_1_n_3 ;
  wire \counter_V_reg[0]_i_1_n_4 ;
  wire \counter_V_reg[0]_i_1_n_5 ;
  wire \counter_V_reg[0]_i_1_n_6 ;
  wire \counter_V_reg[0]_i_1_n_7 ;
  wire \counter_V_reg[12]_i_1__0_n_3 ;
  wire \counter_V_reg[12]_i_1__0_n_6 ;
  wire \counter_V_reg[12]_i_1__0_n_7 ;
  wire \counter_V_reg[4]_i_1__0_n_0 ;
  wire \counter_V_reg[4]_i_1__0_n_1 ;
  wire \counter_V_reg[4]_i_1__0_n_2 ;
  wire \counter_V_reg[4]_i_1__0_n_3 ;
  wire \counter_V_reg[4]_i_1__0_n_4 ;
  wire \counter_V_reg[4]_i_1__0_n_5 ;
  wire \counter_V_reg[4]_i_1__0_n_6 ;
  wire \counter_V_reg[4]_i_1__0_n_7 ;
  wire \counter_V_reg[8]_i_1__0_n_0 ;
  wire \counter_V_reg[8]_i_1__0_n_1 ;
  wire \counter_V_reg[8]_i_1__0_n_2 ;
  wire \counter_V_reg[8]_i_1__0_n_3 ;
  wire \counter_V_reg[8]_i_1__0_n_4 ;
  wire \counter_V_reg[8]_i_1__0_n_5 ;
  wire \counter_V_reg[8]_i_1__0_n_6 ;
  wire \counter_V_reg[8]_i_1__0_n_7 ;
  wire [0:0]d;
  wire delay_im_V_U_n_0;
  wire delay_im_V_U_n_1;
  wire delay_im_V_U_n_10;
  wire delay_im_V_U_n_11;
  wire delay_im_V_U_n_12;
  wire delay_im_V_U_n_13;
  wire delay_im_V_U_n_2;
  wire delay_im_V_U_n_3;
  wire delay_im_V_U_n_4;
  wire delay_im_V_U_n_5;
  wire delay_im_V_U_n_6;
  wire delay_im_V_U_n_7;
  wire delay_im_V_U_n_8;
  wire delay_im_V_U_n_9;
  wire delay_re_V_U_n_0;
  wire delay_re_V_U_n_1;
  wire delay_re_V_U_n_10;
  wire delay_re_V_U_n_11;
  wire delay_re_V_U_n_12;
  wire delay_re_V_U_n_13;
  wire delay_re_V_U_n_2;
  wire delay_re_V_U_n_3;
  wire delay_re_V_U_n_4;
  wire delay_re_V_U_n_5;
  wire delay_re_V_U_n_6;
  wire delay_re_V_U_n_7;
  wire delay_re_V_U_n_8;
  wire delay_re_V_U_n_9;
  wire [13:0]din_re_V_read_reg_409;
  wire [13:0]\din_re_V_read_reg_409_reg[13]_0 ;
  wire flag;
  wire \flag[0]_i_1__0_n_0 ;
  wire \flag[0]_i_3__0_n_0 ;
  wire \flag[0]_i_4__0_n_0 ;
  wire flag_load_reg_415;
  wire \flag_reg_n_0_[0] ;
  wire grp_comb_filter_fu_235_n_0;
  wire grp_comb_filter_fu_235_n_1;
  wire grp_comb_filter_fu_235_n_10;
  wire grp_comb_filter_fu_235_n_11;
  wire grp_comb_filter_fu_235_n_12;
  wire grp_comb_filter_fu_235_n_13;
  wire grp_comb_filter_fu_235_n_14;
  wire grp_comb_filter_fu_235_n_15;
  wire grp_comb_filter_fu_235_n_16;
  wire grp_comb_filter_fu_235_n_17;
  wire grp_comb_filter_fu_235_n_18;
  wire grp_comb_filter_fu_235_n_19;
  wire grp_comb_filter_fu_235_n_2;
  wire grp_comb_filter_fu_235_n_20;
  wire grp_comb_filter_fu_235_n_21;
  wire grp_comb_filter_fu_235_n_22;
  wire grp_comb_filter_fu_235_n_23;
  wire grp_comb_filter_fu_235_n_24;
  wire grp_comb_filter_fu_235_n_25;
  wire grp_comb_filter_fu_235_n_26;
  wire grp_comb_filter_fu_235_n_27;
  wire grp_comb_filter_fu_235_n_28;
  wire grp_comb_filter_fu_235_n_29;
  wire grp_comb_filter_fu_235_n_3;
  wire grp_comb_filter_fu_235_n_4;
  wire grp_comb_filter_fu_235_n_5;
  wire grp_comb_filter_fu_235_n_6;
  wire grp_comb_filter_fu_235_n_7;
  wire grp_comb_filter_fu_235_n_8;
  wire grp_comb_filter_fu_235_n_9;
  wire grp_modulation_fu_217_n_0;
  wire grp_modulation_fu_217_n_1;
  wire grp_modulation_fu_217_n_10;
  wire grp_modulation_fu_217_n_100;
  wire grp_modulation_fu_217_n_101;
  wire grp_modulation_fu_217_n_102;
  wire grp_modulation_fu_217_n_103;
  wire grp_modulation_fu_217_n_104;
  wire grp_modulation_fu_217_n_105;
  wire grp_modulation_fu_217_n_106;
  wire grp_modulation_fu_217_n_107;
  wire grp_modulation_fu_217_n_108;
  wire grp_modulation_fu_217_n_109;
  wire grp_modulation_fu_217_n_11;
  wire grp_modulation_fu_217_n_110;
  wire grp_modulation_fu_217_n_111;
  wire grp_modulation_fu_217_n_112;
  wire grp_modulation_fu_217_n_113;
  wire grp_modulation_fu_217_n_114;
  wire grp_modulation_fu_217_n_115;
  wire grp_modulation_fu_217_n_116;
  wire grp_modulation_fu_217_n_117;
  wire grp_modulation_fu_217_n_118;
  wire grp_modulation_fu_217_n_119;
  wire grp_modulation_fu_217_n_12;
  wire grp_modulation_fu_217_n_120;
  wire grp_modulation_fu_217_n_121;
  wire grp_modulation_fu_217_n_122;
  wire grp_modulation_fu_217_n_123;
  wire grp_modulation_fu_217_n_124;
  wire grp_modulation_fu_217_n_125;
  wire grp_modulation_fu_217_n_126;
  wire grp_modulation_fu_217_n_127;
  wire grp_modulation_fu_217_n_128;
  wire grp_modulation_fu_217_n_129;
  wire grp_modulation_fu_217_n_13;
  wire grp_modulation_fu_217_n_130;
  wire grp_modulation_fu_217_n_131;
  wire grp_modulation_fu_217_n_132;
  wire grp_modulation_fu_217_n_133;
  wire grp_modulation_fu_217_n_134;
  wire grp_modulation_fu_217_n_135;
  wire grp_modulation_fu_217_n_136;
  wire grp_modulation_fu_217_n_137;
  wire grp_modulation_fu_217_n_138;
  wire grp_modulation_fu_217_n_139;
  wire grp_modulation_fu_217_n_14;
  wire grp_modulation_fu_217_n_140;
  wire grp_modulation_fu_217_n_141;
  wire grp_modulation_fu_217_n_142;
  wire grp_modulation_fu_217_n_143;
  wire grp_modulation_fu_217_n_144;
  wire grp_modulation_fu_217_n_145;
  wire grp_modulation_fu_217_n_146;
  wire grp_modulation_fu_217_n_147;
  wire grp_modulation_fu_217_n_148;
  wire grp_modulation_fu_217_n_149;
  wire grp_modulation_fu_217_n_15;
  wire grp_modulation_fu_217_n_150;
  wire grp_modulation_fu_217_n_151;
  wire grp_modulation_fu_217_n_152;
  wire grp_modulation_fu_217_n_153;
  wire grp_modulation_fu_217_n_154;
  wire grp_modulation_fu_217_n_155;
  wire grp_modulation_fu_217_n_156;
  wire grp_modulation_fu_217_n_157;
  wire grp_modulation_fu_217_n_158;
  wire grp_modulation_fu_217_n_159;
  wire grp_modulation_fu_217_n_16;
  wire grp_modulation_fu_217_n_160;
  wire grp_modulation_fu_217_n_161;
  wire grp_modulation_fu_217_n_162;
  wire grp_modulation_fu_217_n_163;
  wire grp_modulation_fu_217_n_164;
  wire grp_modulation_fu_217_n_165;
  wire grp_modulation_fu_217_n_166;
  wire grp_modulation_fu_217_n_167;
  wire grp_modulation_fu_217_n_168;
  wire grp_modulation_fu_217_n_169;
  wire grp_modulation_fu_217_n_17;
  wire grp_modulation_fu_217_n_170;
  wire grp_modulation_fu_217_n_171;
  wire grp_modulation_fu_217_n_172;
  wire grp_modulation_fu_217_n_173;
  wire grp_modulation_fu_217_n_174;
  wire grp_modulation_fu_217_n_175;
  wire grp_modulation_fu_217_n_176;
  wire grp_modulation_fu_217_n_177;
  wire grp_modulation_fu_217_n_178;
  wire grp_modulation_fu_217_n_179;
  wire grp_modulation_fu_217_n_18;
  wire grp_modulation_fu_217_n_180;
  wire grp_modulation_fu_217_n_19;
  wire grp_modulation_fu_217_n_2;
  wire grp_modulation_fu_217_n_20;
  wire grp_modulation_fu_217_n_21;
  wire grp_modulation_fu_217_n_22;
  wire grp_modulation_fu_217_n_23;
  wire grp_modulation_fu_217_n_24;
  wire grp_modulation_fu_217_n_25;
  wire grp_modulation_fu_217_n_26;
  wire grp_modulation_fu_217_n_27;
  wire grp_modulation_fu_217_n_28;
  wire grp_modulation_fu_217_n_29;
  wire grp_modulation_fu_217_n_3;
  wire grp_modulation_fu_217_n_30;
  wire grp_modulation_fu_217_n_31;
  wire grp_modulation_fu_217_n_32;
  wire grp_modulation_fu_217_n_33;
  wire grp_modulation_fu_217_n_34;
  wire grp_modulation_fu_217_n_35;
  wire grp_modulation_fu_217_n_36;
  wire grp_modulation_fu_217_n_37;
  wire grp_modulation_fu_217_n_38;
  wire grp_modulation_fu_217_n_39;
  wire grp_modulation_fu_217_n_4;
  wire grp_modulation_fu_217_n_40;
  wire grp_modulation_fu_217_n_41;
  wire grp_modulation_fu_217_n_42;
  wire grp_modulation_fu_217_n_43;
  wire grp_modulation_fu_217_n_44;
  wire grp_modulation_fu_217_n_45;
  wire grp_modulation_fu_217_n_46;
  wire grp_modulation_fu_217_n_47;
  wire grp_modulation_fu_217_n_48;
  wire grp_modulation_fu_217_n_49;
  wire grp_modulation_fu_217_n_5;
  wire grp_modulation_fu_217_n_50;
  wire grp_modulation_fu_217_n_51;
  wire grp_modulation_fu_217_n_52;
  wire grp_modulation_fu_217_n_53;
  wire grp_modulation_fu_217_n_54;
  wire grp_modulation_fu_217_n_55;
  wire grp_modulation_fu_217_n_56;
  wire grp_modulation_fu_217_n_57;
  wire grp_modulation_fu_217_n_58;
  wire grp_modulation_fu_217_n_59;
  wire grp_modulation_fu_217_n_6;
  wire grp_modulation_fu_217_n_60;
  wire grp_modulation_fu_217_n_61;
  wire grp_modulation_fu_217_n_62;
  wire grp_modulation_fu_217_n_63;
  wire grp_modulation_fu_217_n_64;
  wire grp_modulation_fu_217_n_65;
  wire grp_modulation_fu_217_n_66;
  wire grp_modulation_fu_217_n_67;
  wire grp_modulation_fu_217_n_68;
  wire grp_modulation_fu_217_n_69;
  wire grp_modulation_fu_217_n_7;
  wire grp_modulation_fu_217_n_70;
  wire grp_modulation_fu_217_n_71;
  wire grp_modulation_fu_217_n_72;
  wire grp_modulation_fu_217_n_73;
  wire grp_modulation_fu_217_n_74;
  wire grp_modulation_fu_217_n_75;
  wire grp_modulation_fu_217_n_76;
  wire grp_modulation_fu_217_n_77;
  wire grp_modulation_fu_217_n_78;
  wire grp_modulation_fu_217_n_79;
  wire grp_modulation_fu_217_n_8;
  wire grp_modulation_fu_217_n_80;
  wire grp_modulation_fu_217_n_81;
  wire grp_modulation_fu_217_n_82;
  wire grp_modulation_fu_217_n_83;
  wire grp_modulation_fu_217_n_84;
  wire grp_modulation_fu_217_n_85;
  wire grp_modulation_fu_217_n_86;
  wire grp_modulation_fu_217_n_87;
  wire grp_modulation_fu_217_n_88;
  wire grp_modulation_fu_217_n_89;
  wire grp_modulation_fu_217_n_9;
  wire grp_modulation_fu_217_n_90;
  wire grp_modulation_fu_217_n_91;
  wire grp_modulation_fu_217_n_92;
  wire grp_modulation_fu_217_n_93;
  wire grp_modulation_fu_217_n_94;
  wire grp_modulation_fu_217_n_95;
  wire grp_modulation_fu_217_n_96;
  wire grp_modulation_fu_217_n_97;
  wire grp_modulation_fu_217_n_98;
  wire grp_modulation_fu_217_n_99;
  wire icmp_ln879_fu_271_p2;
  wire icmp_ln879_reg_425;
  wire \icmp_ln879_reg_425[0]_i_1__0_n_0 ;
  wire index_V0;
  wire \index_V[0]_i_2_n_0 ;
  wire [13:0]index_V_load_reg_420;
  wire [13:0]index_V_reg;
  wire \index_V_reg[0]_i_1_n_0 ;
  wire \index_V_reg[0]_i_1_n_1 ;
  wire \index_V_reg[0]_i_1_n_2 ;
  wire \index_V_reg[0]_i_1_n_3 ;
  wire \index_V_reg[0]_i_1_n_4 ;
  wire \index_V_reg[0]_i_1_n_5 ;
  wire \index_V_reg[0]_i_1_n_6 ;
  wire \index_V_reg[0]_i_1_n_7 ;
  wire \index_V_reg[12]_i_1__0_n_3 ;
  wire \index_V_reg[12]_i_1__0_n_6 ;
  wire \index_V_reg[12]_i_1__0_n_7 ;
  wire \index_V_reg[4]_i_1__0_n_0 ;
  wire \index_V_reg[4]_i_1__0_n_1 ;
  wire \index_V_reg[4]_i_1__0_n_2 ;
  wire \index_V_reg[4]_i_1__0_n_3 ;
  wire \index_V_reg[4]_i_1__0_n_4 ;
  wire \index_V_reg[4]_i_1__0_n_5 ;
  wire \index_V_reg[4]_i_1__0_n_6 ;
  wire \index_V_reg[4]_i_1__0_n_7 ;
  wire \index_V_reg[8]_i_1__0_n_0 ;
  wire \index_V_reg[8]_i_1__0_n_1 ;
  wire \index_V_reg[8]_i_1__0_n_2 ;
  wire \index_V_reg[8]_i_1__0_n_3 ;
  wire \index_V_reg[8]_i_1__0_n_4 ;
  wire \index_V_reg[8]_i_1__0_n_5 ;
  wire \index_V_reg[8]_i_1__0_n_6 ;
  wire \index_V_reg[8]_i_1__0_n_7 ;
  wire [15:0]p;
  wire [15:0]p_0;
  wire [0:0]q;
  wire [15:0]r_V_6_reg_137_reg;
  wire [1:0]ram_reg_1;
  wire reg_resonator_im_V;
  wire [44:0]reg_resonator_im_V_reg;
  wire [44:0]reg_resonator_re_V_reg;
  wire res_input_im_V_reg_4440;
  wire rst_app_read_reg_389_pp0_iter7_reg;
  wire rst_app_read_reg_389_pp0_iter8_reg;
  wire we1;
  wire [3:1]\NLW_counter_V_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_counter_V_reg[12]_i_1__0_O_UNCONNECTED ;
  wire [3:1]\NLW_index_V_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_index_V_reg[12]_i_1__0_O_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(control_data));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(control_data));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hC0AACCAA)) 
    \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ),
        .I1(\flag_reg_n_0_[0] ),
        .I2(control_data),
        .I3(q),
        .I4(icmp_ln879_fu_271_p2),
        .O(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173[0]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00CFAAAA00CCAAAA)) 
    \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ),
        .I1(\ap_phi_reg_pp0_iter1_flag_loc_0_reg_173_reg_n_0_[0] ),
        .I2(icmp_ln879_reg_425),
        .I3(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(flag_load_reg_415),
        .O(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_phi_reg_pp0_iter3_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter3_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter3_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter3_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter3_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_phi_reg_pp0_iter4_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter4_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter5_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter4_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_phi_reg_pp0_iter5_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter5_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter5_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter5_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter5_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter6_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter5_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(ap_phi_reg_pp0_iter6_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter6_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter6_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter6_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter6_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter7_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter6_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_phi_reg_pp0_iter7_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter7_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter7_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter7_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter7_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter8_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter7_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(ap_phi_reg_pp0_iter8_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter8_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter8_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter8_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter8_flag_loc_1_reg_205),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter9_flag_loc_1_reg_205[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter8_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter8),
        .I2(ap_phi_reg_pp0_iter9_flag_loc_1_reg_205),
        .O(\ap_phi_reg_pp0_iter9_flag_loc_1_reg_205[0]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter9_flag_loc_1_reg_205_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ap_phi_reg_pp0_iter9_flag_loc_1_reg_205[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter9_flag_loc_1_reg_205),
        .R(1'b0));
  system_vv_model_2_0_0_resonator call_ret_resonator_fu_227
       (.O29(O29),
        .O30(O30),
        .S({grp_modulation_fu_217_n_92,grp_modulation_fu_217_n_93,grp_modulation_fu_217_n_94,grp_modulation_fu_217_n_95}),
        .add_ln703_1_fu_50_p2_carry__0_0({grp_modulation_fu_217_n_136,grp_modulation_fu_217_n_137,grp_modulation_fu_217_n_138,grp_modulation_fu_217_n_139}),
        .add_ln703_1_fu_50_p2_carry__1_0({grp_modulation_fu_217_n_140,grp_modulation_fu_217_n_141,grp_modulation_fu_217_n_142,grp_modulation_fu_217_n_143}),
        .add_ln703_fu_44_p2_carry__1_0({grp_modulation_fu_217_n_96,grp_modulation_fu_217_n_97,grp_modulation_fu_217_n_98,grp_modulation_fu_217_n_99}),
        .\reg_array[10].has_latency.u2 ({grp_modulation_fu_217_n_112,grp_modulation_fu_217_n_113,grp_modulation_fu_217_n_114,grp_modulation_fu_217_n_115}),
        .\reg_array[10].has_latency.u2_0 ({grp_modulation_fu_217_n_156,grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158,grp_modulation_fu_217_n_159}),
        .\reg_array[14].has_latency.u2 ({grp_modulation_fu_217_n_116,grp_modulation_fu_217_n_117,grp_modulation_fu_217_n_118,grp_modulation_fu_217_n_119}),
        .\reg_array[14].has_latency.u2_0 ({grp_modulation_fu_217_n_160,grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162,grp_modulation_fu_217_n_163}),
        .\reg_array[18].has_latency.u2 ({grp_modulation_fu_217_n_120,grp_modulation_fu_217_n_121,grp_modulation_fu_217_n_122,grp_modulation_fu_217_n_123}),
        .\reg_array[18].has_latency.u2_0 ({grp_modulation_fu_217_n_164,grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166,grp_modulation_fu_217_n_167}),
        .\reg_array[22].has_latency.u2 ({grp_modulation_fu_217_n_124,grp_modulation_fu_217_n_125,grp_modulation_fu_217_n_126,grp_modulation_fu_217_n_127}),
        .\reg_array[22].has_latency.u2_0 ({grp_modulation_fu_217_n_168,grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170,grp_modulation_fu_217_n_171}),
        .\reg_array[26].has_latency.u2 ({grp_modulation_fu_217_n_128,grp_modulation_fu_217_n_129,grp_modulation_fu_217_n_130,grp_modulation_fu_217_n_131}),
        .\reg_array[26].has_latency.u2_0 ({grp_modulation_fu_217_n_172,grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174,grp_modulation_fu_217_n_175}),
        .\reg_array[2].has_latency.u2 ({grp_modulation_fu_217_n_100,grp_modulation_fu_217_n_101,grp_modulation_fu_217_n_102,grp_modulation_fu_217_n_103}),
        .\reg_array[2].has_latency.u2_0 ({grp_modulation_fu_217_n_104,grp_modulation_fu_217_n_105,grp_modulation_fu_217_n_106,grp_modulation_fu_217_n_107}),
        .\reg_array[2].has_latency.u2_1 ({grp_modulation_fu_217_n_144,grp_modulation_fu_217_n_145,grp_modulation_fu_217_n_146,grp_modulation_fu_217_n_147}),
        .\reg_array[2].has_latency.u2_2 ({grp_modulation_fu_217_n_148,grp_modulation_fu_217_n_149,grp_modulation_fu_217_n_150,grp_modulation_fu_217_n_151}),
        .\reg_array[30].has_latency.u2 ({grp_modulation_fu_217_n_132,grp_modulation_fu_217_n_133,grp_modulation_fu_217_n_134,grp_modulation_fu_217_n_135}),
        .\reg_array[30].has_latency.u2_0 ({grp_modulation_fu_217_n_176,grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178,grp_modulation_fu_217_n_179}),
        .\reg_array[31].has_latency.u2 (grp_modulation_fu_217_n_0),
        .\reg_array[31].has_latency.u2_0 (grp_modulation_fu_217_n_1),
        .\reg_array[6].has_latency.u2 ({grp_modulation_fu_217_n_108,grp_modulation_fu_217_n_109,grp_modulation_fu_217_n_110,grp_modulation_fu_217_n_111}),
        .\reg_array[6].has_latency.u2_0 ({grp_modulation_fu_217_n_152,grp_modulation_fu_217_n_153,grp_modulation_fu_217_n_154,grp_modulation_fu_217_n_155}),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg[43:0]),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg[43:0]));
  LUT1 #(
    .INIT(2'h1)) 
    \counter_V[0]_i_2 
       (.I0(counter_V_reg[0]),
        .O(\counter_V[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[0] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_7 ),
        .Q(counter_V_reg[0]),
        .R(flag));
  CARRY4 \counter_V_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\counter_V_reg[0]_i_1_n_0 ,\counter_V_reg[0]_i_1_n_1 ,\counter_V_reg[0]_i_1_n_2 ,\counter_V_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\counter_V_reg[0]_i_1_n_4 ,\counter_V_reg[0]_i_1_n_5 ,\counter_V_reg[0]_i_1_n_6 ,\counter_V_reg[0]_i_1_n_7 }),
        .S({counter_V_reg[3:1],\counter_V[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[10] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_5 ),
        .Q(counter_V_reg[10]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[11] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_4 ),
        .Q(counter_V_reg[11]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[12] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1__0_n_7 ),
        .Q(counter_V_reg[12]),
        .R(flag));
  CARRY4 \counter_V_reg[12]_i_1__0 
       (.CI(\counter_V_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_counter_V_reg[12]_i_1__0_CO_UNCONNECTED [3:1],\counter_V_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_counter_V_reg[12]_i_1__0_O_UNCONNECTED [3:2],\counter_V_reg[12]_i_1__0_n_6 ,\counter_V_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,counter_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[13] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[12]_i_1__0_n_6 ),
        .Q(counter_V_reg[13]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[1] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_6 ),
        .Q(counter_V_reg[1]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[2] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_5 ),
        .Q(counter_V_reg[2]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[3] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[0]_i_1_n_4 ),
        .Q(counter_V_reg[3]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[4] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_7 ),
        .Q(counter_V_reg[4]),
        .R(flag));
  CARRY4 \counter_V_reg[4]_i_1__0 
       (.CI(\counter_V_reg[0]_i_1_n_0 ),
        .CO({\counter_V_reg[4]_i_1__0_n_0 ,\counter_V_reg[4]_i_1__0_n_1 ,\counter_V_reg[4]_i_1__0_n_2 ,\counter_V_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[4]_i_1__0_n_4 ,\counter_V_reg[4]_i_1__0_n_5 ,\counter_V_reg[4]_i_1__0_n_6 ,\counter_V_reg[4]_i_1__0_n_7 }),
        .S(counter_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[5] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_6 ),
        .Q(counter_V_reg[5]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[6] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_5 ),
        .Q(counter_V_reg[6]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[7] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[4]_i_1__0_n_4 ),
        .Q(counter_V_reg[7]),
        .R(flag));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[8] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_7 ),
        .Q(counter_V_reg[8]),
        .R(flag));
  CARRY4 \counter_V_reg[8]_i_1__0 
       (.CI(\counter_V_reg[4]_i_1__0_n_0 ),
        .CO({\counter_V_reg[8]_i_1__0_n_0 ,\counter_V_reg[8]_i_1__0_n_1 ,\counter_V_reg[8]_i_1__0_n_2 ,\counter_V_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\counter_V_reg[8]_i_1__0_n_4 ,\counter_V_reg[8]_i_1__0_n_5 ,\counter_V_reg[8]_i_1__0_n_6 ,\counter_V_reg[8]_i_1__0_n_7 }),
        .S(counter_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \counter_V_reg[9] 
       (.C(clk),
        .CE(q),
        .D(\counter_V_reg[8]_i_1__0_n_6 ),
        .Q(counter_V_reg[9]),
        .R(flag));
  system_vv_model_2_0_0_msdft_delay_re_V delay_im_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_load_reg_420),
        .S({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .clk(clk),
        .\comb_im_V_int_reg_reg[14]__0 (\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .\icmp_ln879_reg_425_reg[0] ({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .\icmp_ln879_reg_425_reg[0]_0 ({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .\icmp_ln879_reg_425_reg[0]_1 ({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .q(q),
        .ram_reg_0(ram_reg_1[0]),
        .we1(we1));
  system_vv_model_2_0_0_msdft_delay_re_V_6 delay_re_V_U
       (.ADDRBWRADDR(index_V_reg),
        .Q(index_V_load_reg_420),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .WEA(WEA),
        .clk(clk),
        .\comb_re_V_int_reg_reg[14]__0 (\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 ),
        .d1(din_re_V_read_reg_409),
        .\din_re_V_read_reg_409_reg[11] ({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}),
        .\din_re_V_read_reg_409_reg[3] ({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .\din_re_V_read_reg_409_reg[7] ({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .q(q),
        .ram_reg_1(ram_reg_1),
        .we1(we1));
  FDRE \din_re_V_read_reg_409_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [0]),
        .Q(din_re_V_read_reg_409[0]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [10]),
        .Q(din_re_V_read_reg_409[10]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [11]),
        .Q(din_re_V_read_reg_409[11]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [12]),
        .Q(din_re_V_read_reg_409[12]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [13]),
        .Q(din_re_V_read_reg_409[13]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [1]),
        .Q(din_re_V_read_reg_409[1]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [2]),
        .Q(din_re_V_read_reg_409[2]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [3]),
        .Q(din_re_V_read_reg_409[3]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [4]),
        .Q(din_re_V_read_reg_409[4]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [5]),
        .Q(din_re_V_read_reg_409[5]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [6]),
        .Q(din_re_V_read_reg_409[6]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [7]),
        .Q(din_re_V_read_reg_409[7]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [8]),
        .Q(din_re_V_read_reg_409[8]),
        .R(1'b0));
  FDRE \din_re_V_read_reg_409_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\din_re_V_read_reg_409_reg[13]_0 [9]),
        .Q(din_re_V_read_reg_409[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \fd_prim_array[0].rst_comp.fdre_comp_i_1 
       (.I0(ap_phi_reg_pp0_iter9_flag_loc_1_reg_205),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(rst_app_read_reg_389_pp0_iter8_reg),
        .O(d));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF4CC)) 
    \flag[0]_i_1__0 
       (.I0(icmp_ln879_fu_271_p2),
        .I1(\flag_reg_n_0_[0] ),
        .I2(control_data),
        .I3(q),
        .O(\flag[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \flag[0]_i_2__0 
       (.I0(\flag[0]_i_3__0_n_0 ),
        .I1(\flag[0]_i_4__0_n_0 ),
        .I2(counter_V_reg[12]),
        .I3(counter_V_reg[2]),
        .I4(counter_V_reg[10]),
        .I5(counter_V_reg[6]),
        .O(icmp_ln879_fu_271_p2));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \flag[0]_i_3__0 
       (.I0(counter_V_reg[8]),
        .I1(counter_V_reg[4]),
        .I2(counter_V_reg[0]),
        .I3(counter_V_reg[11]),
        .I4(counter_V_reg[3]),
        .I5(counter_V_reg[7]),
        .O(\flag[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \flag[0]_i_4__0 
       (.I0(counter_V_reg[13]),
        .I1(counter_V_reg[5]),
        .I2(counter_V_reg[9]),
        .I3(counter_V_reg[1]),
        .O(\flag[0]_i_4__0_n_0 ));
  FDRE \flag_load_reg_415_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag_reg_n_0_[0] ),
        .Q(flag_load_reg_415),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \flag_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\flag[0]_i_1__0_n_0 ),
        .Q(\flag_reg_n_0_[0] ),
        .R(1'b0));
  system_vv_model_2_0_0_comb_filter grp_comb_filter_fu_235
       (.DI(grp_modulation_fu_217_n_180),
        .O({grp_comb_filter_fu_235_n_0,grp_comb_filter_fu_235_n_1,grp_comb_filter_fu_235_n_2,grp_comb_filter_fu_235_n_3}),
        .S({delay_re_V_U_n_0,delay_re_V_U_n_1}),
        .\comb_im_V_int_reg_reg[11]__0 ({delay_im_V_U_n_10,delay_im_V_U_n_11,delay_im_V_U_n_12,delay_im_V_U_n_13}),
        .\comb_im_V_int_reg_reg[14]__0 ({delay_im_V_U_n_0,delay_im_V_U_n_1}),
        .\comb_im_V_int_reg_reg[3]__0 ({delay_im_V_U_n_2,delay_im_V_U_n_3,delay_im_V_U_n_4,delay_im_V_U_n_5}),
        .\comb_im_V_int_reg_reg[7]__0 ({delay_im_V_U_n_6,delay_im_V_U_n_7,delay_im_V_U_n_8,delay_im_V_U_n_9}),
        .\comb_re_V_int_reg_reg[11]__0 ({delay_re_V_U_n_2,delay_re_V_U_n_3,delay_re_V_U_n_4,delay_re_V_U_n_5}),
        .\comb_re_V_int_reg_reg[3]__0 ({delay_re_V_U_n_10,delay_re_V_U_n_11,delay_re_V_U_n_12,delay_re_V_U_n_13}),
        .\comb_re_V_int_reg_reg[7]__0 ({delay_re_V_U_n_6,delay_re_V_U_n_7,delay_re_V_U_n_8,delay_re_V_U_n_9}),
        .d1(din_re_V_read_reg_409[12:0]),
        .\din_re_V_read_reg_409_reg[11] ({grp_comb_filter_fu_235_n_8,grp_comb_filter_fu_235_n_9,grp_comb_filter_fu_235_n_10,grp_comb_filter_fu_235_n_11}),
        .\din_re_V_read_reg_409_reg[12] ({grp_comb_filter_fu_235_n_12,grp_comb_filter_fu_235_n_13,grp_comb_filter_fu_235_n_14}),
        .\din_re_V_read_reg_409_reg[7] ({grp_comb_filter_fu_235_n_4,grp_comb_filter_fu_235_n_5,grp_comb_filter_fu_235_n_6,grp_comb_filter_fu_235_n_7}),
        .\icmp_ln879_reg_425_reg[0] ({grp_comb_filter_fu_235_n_15,grp_comb_filter_fu_235_n_16,grp_comb_filter_fu_235_n_17,grp_comb_filter_fu_235_n_18}),
        .\icmp_ln879_reg_425_reg[0]_0 ({grp_comb_filter_fu_235_n_19,grp_comb_filter_fu_235_n_20,grp_comb_filter_fu_235_n_21,grp_comb_filter_fu_235_n_22}),
        .\icmp_ln879_reg_425_reg[0]_1 ({grp_comb_filter_fu_235_n_23,grp_comb_filter_fu_235_n_24,grp_comb_filter_fu_235_n_25,grp_comb_filter_fu_235_n_26}),
        .\icmp_ln879_reg_425_reg[0]_2 ({grp_comb_filter_fu_235_n_27,grp_comb_filter_fu_235_n_28,grp_comb_filter_fu_235_n_29}));
  system_vv_model_2_0_0_modulation grp_modulation_fu_217
       (.A(A),
        .DI(grp_modulation_fu_217_n_180),
        .O({grp_comb_filter_fu_235_n_0,grp_comb_filter_fu_235_n_1,grp_comb_filter_fu_235_n_2,grp_comb_filter_fu_235_n_3}),
        .S({grp_modulation_fu_217_n_92,grp_modulation_fu_217_n_93,grp_modulation_fu_217_n_94,grp_modulation_fu_217_n_95}),
        .clk(clk),
        .\comb_im_V_int_reg_reg[11]__0_0 ({grp_comb_filter_fu_235_n_23,grp_comb_filter_fu_235_n_24,grp_comb_filter_fu_235_n_25,grp_comb_filter_fu_235_n_26}),
        .\comb_im_V_int_reg_reg[14]__0_0 ({grp_comb_filter_fu_235_n_27,grp_comb_filter_fu_235_n_28,grp_comb_filter_fu_235_n_29}),
        .\comb_im_V_int_reg_reg[3]__0_0 ({grp_comb_filter_fu_235_n_15,grp_comb_filter_fu_235_n_16,grp_comb_filter_fu_235_n_17,grp_comb_filter_fu_235_n_18}),
        .\comb_im_V_int_reg_reg[7]__0_0 ({grp_comb_filter_fu_235_n_19,grp_comb_filter_fu_235_n_20,grp_comb_filter_fu_235_n_21,grp_comb_filter_fu_235_n_22}),
        .\comb_re_V_int_reg_reg[11]__0_0 ({grp_comb_filter_fu_235_n_8,grp_comb_filter_fu_235_n_9,grp_comb_filter_fu_235_n_10,grp_comb_filter_fu_235_n_11}),
        .\comb_re_V_int_reg_reg[14]__0_0 ({grp_comb_filter_fu_235_n_12,grp_comb_filter_fu_235_n_13,grp_comb_filter_fu_235_n_14}),
        .\comb_re_V_int_reg_reg[7]__0_0 ({grp_comb_filter_fu_235_n_4,grp_comb_filter_fu_235_n_5,grp_comb_filter_fu_235_n_6,grp_comb_filter_fu_235_n_7}),
        .d1(din_re_V_read_reg_409[13]),
        .p({grp_modulation_fu_217_n_2,grp_modulation_fu_217_n_3,grp_modulation_fu_217_n_4,grp_modulation_fu_217_n_5}),
        .p_0({grp_modulation_fu_217_n_6,grp_modulation_fu_217_n_7,grp_modulation_fu_217_n_8,grp_modulation_fu_217_n_9}),
        .p_1({grp_modulation_fu_217_n_10,grp_modulation_fu_217_n_11,grp_modulation_fu_217_n_12,grp_modulation_fu_217_n_13}),
        .p_10(grp_modulation_fu_217_n_46),
        .p_11({grp_modulation_fu_217_n_47,grp_modulation_fu_217_n_48,grp_modulation_fu_217_n_49,grp_modulation_fu_217_n_50}),
        .p_12({grp_modulation_fu_217_n_51,grp_modulation_fu_217_n_52,grp_modulation_fu_217_n_53,grp_modulation_fu_217_n_54}),
        .p_13({grp_modulation_fu_217_n_55,grp_modulation_fu_217_n_56,grp_modulation_fu_217_n_57,grp_modulation_fu_217_n_58}),
        .p_14({grp_modulation_fu_217_n_59,grp_modulation_fu_217_n_60,grp_modulation_fu_217_n_61,grp_modulation_fu_217_n_62}),
        .p_15({grp_modulation_fu_217_n_63,grp_modulation_fu_217_n_64,grp_modulation_fu_217_n_65,grp_modulation_fu_217_n_66}),
        .p_16({grp_modulation_fu_217_n_67,grp_modulation_fu_217_n_68,grp_modulation_fu_217_n_69,grp_modulation_fu_217_n_70}),
        .p_17({grp_modulation_fu_217_n_71,grp_modulation_fu_217_n_72,grp_modulation_fu_217_n_73,grp_modulation_fu_217_n_74}),
        .p_18({grp_modulation_fu_217_n_75,grp_modulation_fu_217_n_76,grp_modulation_fu_217_n_77,grp_modulation_fu_217_n_78}),
        .p_19({grp_modulation_fu_217_n_79,grp_modulation_fu_217_n_80,grp_modulation_fu_217_n_81,grp_modulation_fu_217_n_82}),
        .p_2({grp_modulation_fu_217_n_14,grp_modulation_fu_217_n_15,grp_modulation_fu_217_n_16,grp_modulation_fu_217_n_17}),
        .p_20({grp_modulation_fu_217_n_83,grp_modulation_fu_217_n_84,grp_modulation_fu_217_n_85,grp_modulation_fu_217_n_86}),
        .p_21({grp_modulation_fu_217_n_87,grp_modulation_fu_217_n_88,grp_modulation_fu_217_n_89,grp_modulation_fu_217_n_90}),
        .p_22(grp_modulation_fu_217_n_91),
        .p_23(p),
        .p_24(p_0),
        .p_3({grp_modulation_fu_217_n_18,grp_modulation_fu_217_n_19,grp_modulation_fu_217_n_20,grp_modulation_fu_217_n_21}),
        .p_4({grp_modulation_fu_217_n_22,grp_modulation_fu_217_n_23,grp_modulation_fu_217_n_24,grp_modulation_fu_217_n_25}),
        .p_5({grp_modulation_fu_217_n_26,grp_modulation_fu_217_n_27,grp_modulation_fu_217_n_28,grp_modulation_fu_217_n_29}),
        .p_6({grp_modulation_fu_217_n_30,grp_modulation_fu_217_n_31,grp_modulation_fu_217_n_32,grp_modulation_fu_217_n_33}),
        .p_7({grp_modulation_fu_217_n_34,grp_modulation_fu_217_n_35,grp_modulation_fu_217_n_36,grp_modulation_fu_217_n_37}),
        .p_8({grp_modulation_fu_217_n_38,grp_modulation_fu_217_n_39,grp_modulation_fu_217_n_40,grp_modulation_fu_217_n_41}),
        .p_9({grp_modulation_fu_217_n_42,grp_modulation_fu_217_n_43,grp_modulation_fu_217_n_44,grp_modulation_fu_217_n_45}),
        .r_V_6_reg_137_reg_0(r_V_6_reg_137_reg),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] ({grp_modulation_fu_217_n_144,grp_modulation_fu_217_n_145,grp_modulation_fu_217_n_146,grp_modulation_fu_217_n_147}),
        .\reg_resonator_im_V_reg[15] ({grp_modulation_fu_217_n_148,grp_modulation_fu_217_n_149,grp_modulation_fu_217_n_150,grp_modulation_fu_217_n_151}),
        .\reg_resonator_im_V_reg[19] ({grp_modulation_fu_217_n_152,grp_modulation_fu_217_n_153,grp_modulation_fu_217_n_154,grp_modulation_fu_217_n_155}),
        .\reg_resonator_im_V_reg[23] ({grp_modulation_fu_217_n_156,grp_modulation_fu_217_n_157,grp_modulation_fu_217_n_158,grp_modulation_fu_217_n_159}),
        .\reg_resonator_im_V_reg[27] ({grp_modulation_fu_217_n_160,grp_modulation_fu_217_n_161,grp_modulation_fu_217_n_162,grp_modulation_fu_217_n_163}),
        .\reg_resonator_im_V_reg[31] ({grp_modulation_fu_217_n_164,grp_modulation_fu_217_n_165,grp_modulation_fu_217_n_166,grp_modulation_fu_217_n_167}),
        .\reg_resonator_im_V_reg[35] ({grp_modulation_fu_217_n_168,grp_modulation_fu_217_n_169,grp_modulation_fu_217_n_170,grp_modulation_fu_217_n_171}),
        .\reg_resonator_im_V_reg[39] ({grp_modulation_fu_217_n_172,grp_modulation_fu_217_n_173,grp_modulation_fu_217_n_174,grp_modulation_fu_217_n_175}),
        .\reg_resonator_im_V_reg[3] ({grp_modulation_fu_217_n_136,grp_modulation_fu_217_n_137,grp_modulation_fu_217_n_138,grp_modulation_fu_217_n_139}),
        .\reg_resonator_im_V_reg[43] ({grp_modulation_fu_217_n_176,grp_modulation_fu_217_n_177,grp_modulation_fu_217_n_178,grp_modulation_fu_217_n_179}),
        .\reg_resonator_im_V_reg[44] (grp_modulation_fu_217_n_1),
        .\reg_resonator_im_V_reg[7] ({grp_modulation_fu_217_n_140,grp_modulation_fu_217_n_141,grp_modulation_fu_217_n_142,grp_modulation_fu_217_n_143}),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] ({grp_modulation_fu_217_n_100,grp_modulation_fu_217_n_101,grp_modulation_fu_217_n_102,grp_modulation_fu_217_n_103}),
        .\reg_resonator_re_V_reg[15] ({grp_modulation_fu_217_n_104,grp_modulation_fu_217_n_105,grp_modulation_fu_217_n_106,grp_modulation_fu_217_n_107}),
        .\reg_resonator_re_V_reg[19] ({grp_modulation_fu_217_n_108,grp_modulation_fu_217_n_109,grp_modulation_fu_217_n_110,grp_modulation_fu_217_n_111}),
        .\reg_resonator_re_V_reg[23] ({grp_modulation_fu_217_n_112,grp_modulation_fu_217_n_113,grp_modulation_fu_217_n_114,grp_modulation_fu_217_n_115}),
        .\reg_resonator_re_V_reg[27] ({grp_modulation_fu_217_n_116,grp_modulation_fu_217_n_117,grp_modulation_fu_217_n_118,grp_modulation_fu_217_n_119}),
        .\reg_resonator_re_V_reg[31] ({grp_modulation_fu_217_n_120,grp_modulation_fu_217_n_121,grp_modulation_fu_217_n_122,grp_modulation_fu_217_n_123}),
        .\reg_resonator_re_V_reg[35] ({grp_modulation_fu_217_n_124,grp_modulation_fu_217_n_125,grp_modulation_fu_217_n_126,grp_modulation_fu_217_n_127}),
        .\reg_resonator_re_V_reg[39] ({grp_modulation_fu_217_n_128,grp_modulation_fu_217_n_129,grp_modulation_fu_217_n_130,grp_modulation_fu_217_n_131}),
        .\reg_resonator_re_V_reg[43] ({grp_modulation_fu_217_n_132,grp_modulation_fu_217_n_133,grp_modulation_fu_217_n_134,grp_modulation_fu_217_n_135}),
        .\reg_resonator_re_V_reg[44] (grp_modulation_fu_217_n_0),
        .\reg_resonator_re_V_reg[7] ({grp_modulation_fu_217_n_96,grp_modulation_fu_217_n_97,grp_modulation_fu_217_n_98,grp_modulation_fu_217_n_99}),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln879_reg_425[0]_i_1__0 
       (.I0(icmp_ln879_reg_425),
        .I1(control_data),
        .I2(\flag_reg_n_0_[0] ),
        .I3(icmp_ln879_fu_271_p2),
        .O(\icmp_ln879_reg_425[0]_i_1__0_n_0 ));
  FDRE \icmp_ln879_reg_425_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\icmp_ln879_reg_425[0]_i_1__0_n_0 ),
        .Q(icmp_ln879_reg_425),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \index_V[0]_i_2 
       (.I0(index_V_reg[0]),
        .O(\index_V[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \index_V_load_reg_420[13]_i_1 
       (.I0(control_data),
        .O(E));
  FDRE \index_V_load_reg_420_reg[0] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[0]),
        .Q(index_V_load_reg_420[0]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[10] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[10]),
        .Q(index_V_load_reg_420[10]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[11] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[11]),
        .Q(index_V_load_reg_420[11]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[12] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[12]),
        .Q(index_V_load_reg_420[12]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[13] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[13]),
        .Q(index_V_load_reg_420[13]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[1] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[1]),
        .Q(index_V_load_reg_420[1]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[2] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[2]),
        .Q(index_V_load_reg_420[2]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[3] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[3]),
        .Q(index_V_load_reg_420[3]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[4] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[4]),
        .Q(index_V_load_reg_420[4]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[5] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[5]),
        .Q(index_V_load_reg_420[5]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[6] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[6]),
        .Q(index_V_load_reg_420[6]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[7] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[7]),
        .Q(index_V_load_reg_420[7]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[8] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[8]),
        .Q(index_V_load_reg_420[8]),
        .R(1'b0));
  FDRE \index_V_load_reg_420_reg[9] 
       (.C(clk),
        .CE(E),
        .D(index_V_reg[9]),
        .Q(index_V_load_reg_420[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[0] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_7 ),
        .Q(index_V_reg[0]),
        .R(1'b0));
  CARRY4 \index_V_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\index_V_reg[0]_i_1_n_0 ,\index_V_reg[0]_i_1_n_1 ,\index_V_reg[0]_i_1_n_2 ,\index_V_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\index_V_reg[0]_i_1_n_4 ,\index_V_reg[0]_i_1_n_5 ,\index_V_reg[0]_i_1_n_6 ,\index_V_reg[0]_i_1_n_7 }),
        .S({index_V_reg[3:1],\index_V[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[10] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_5 ),
        .Q(index_V_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[11] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_4 ),
        .Q(index_V_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[12] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1__0_n_7 ),
        .Q(index_V_reg[12]),
        .R(1'b0));
  CARRY4 \index_V_reg[12]_i_1__0 
       (.CI(\index_V_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_index_V_reg[12]_i_1__0_CO_UNCONNECTED [3:1],\index_V_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_index_V_reg[12]_i_1__0_O_UNCONNECTED [3:2],\index_V_reg[12]_i_1__0_n_6 ,\index_V_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,index_V_reg[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[13] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[12]_i_1__0_n_6 ),
        .Q(index_V_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[1] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_6 ),
        .Q(index_V_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[2] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_5 ),
        .Q(index_V_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[3] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[0]_i_1_n_4 ),
        .Q(index_V_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[4] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_7 ),
        .Q(index_V_reg[4]),
        .R(1'b0));
  CARRY4 \index_V_reg[4]_i_1__0 
       (.CI(\index_V_reg[0]_i_1_n_0 ),
        .CO({\index_V_reg[4]_i_1__0_n_0 ,\index_V_reg[4]_i_1__0_n_1 ,\index_V_reg[4]_i_1__0_n_2 ,\index_V_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[4]_i_1__0_n_4 ,\index_V_reg[4]_i_1__0_n_5 ,\index_V_reg[4]_i_1__0_n_6 ,\index_V_reg[4]_i_1__0_n_7 }),
        .S(index_V_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[5] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_6 ),
        .Q(index_V_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[6] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_5 ),
        .Q(index_V_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[7] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[4]_i_1__0_n_4 ),
        .Q(index_V_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[8] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_7 ),
        .Q(index_V_reg[8]),
        .R(1'b0));
  CARRY4 \index_V_reg[8]_i_1__0 
       (.CI(\index_V_reg[4]_i_1__0_n_0 ),
        .CO({\index_V_reg[8]_i_1__0_n_0 ,\index_V_reg[8]_i_1__0_n_1 ,\index_V_reg[8]_i_1__0_n_2 ,\index_V_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\index_V_reg[8]_i_1__0_n_4 ,\index_V_reg[8]_i_1__0_n_5 ,\index_V_reg[8]_i_1__0_n_6 ,\index_V_reg[8]_i_1__0_n_7 }),
        .S(index_V_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \index_V_reg[9] 
       (.C(clk),
        .CE(index_V0),
        .D(\index_V_reg[8]_i_1__0_n_6 ),
        .Q(index_V_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_50),
        .Q(reg_resonator_im_V_reg[0]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_56),
        .Q(reg_resonator_im_V_reg[10]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_55),
        .Q(reg_resonator_im_V_reg[11]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_62),
        .Q(reg_resonator_im_V_reg[12]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_61),
        .Q(reg_resonator_im_V_reg[13]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_60),
        .Q(reg_resonator_im_V_reg[14]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_59),
        .Q(reg_resonator_im_V_reg[15]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_66),
        .Q(reg_resonator_im_V_reg[16]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_65),
        .Q(reg_resonator_im_V_reg[17]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_64),
        .Q(reg_resonator_im_V_reg[18]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_63),
        .Q(reg_resonator_im_V_reg[19]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_49),
        .Q(reg_resonator_im_V_reg[1]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_70),
        .Q(reg_resonator_im_V_reg[20]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_69),
        .Q(reg_resonator_im_V_reg[21]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_68),
        .Q(reg_resonator_im_V_reg[22]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_67),
        .Q(reg_resonator_im_V_reg[23]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_74),
        .Q(reg_resonator_im_V_reg[24]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_73),
        .Q(reg_resonator_im_V_reg[25]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_72),
        .Q(reg_resonator_im_V_reg[26]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_71),
        .Q(reg_resonator_im_V_reg[27]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_78),
        .Q(reg_resonator_im_V_reg[28]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_77),
        .Q(reg_resonator_im_V_reg[29]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_48),
        .Q(reg_resonator_im_V_reg[2]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_76),
        .Q(reg_resonator_im_V_reg[30]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_75),
        .Q(reg_resonator_im_V_reg[31]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_82),
        .Q(reg_resonator_im_V_reg[32]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_81),
        .Q(reg_resonator_im_V_reg[33]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_80),
        .Q(reg_resonator_im_V_reg[34]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_79),
        .Q(reg_resonator_im_V_reg[35]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_86),
        .Q(reg_resonator_im_V_reg[36]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_85),
        .Q(reg_resonator_im_V_reg[37]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_84),
        .Q(reg_resonator_im_V_reg[38]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_83),
        .Q(reg_resonator_im_V_reg[39]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_47),
        .Q(reg_resonator_im_V_reg[3]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_90),
        .Q(reg_resonator_im_V_reg[40]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_89),
        .Q(reg_resonator_im_V_reg[41]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_88),
        .Q(reg_resonator_im_V_reg[42]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_87),
        .Q(reg_resonator_im_V_reg[43]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_91),
        .Q(reg_resonator_im_V_reg[44]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_54),
        .Q(reg_resonator_im_V_reg[4]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_53),
        .Q(reg_resonator_im_V_reg[5]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_52),
        .Q(reg_resonator_im_V_reg[6]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_51),
        .Q(reg_resonator_im_V_reg[7]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_58),
        .Q(reg_resonator_im_V_reg[8]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_im_V_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_57),
        .Q(reg_resonator_im_V_reg[9]),
        .R(reg_resonator_im_V));
  LUT2 #(
    .INIT(4'h8)) 
    \reg_resonator_re_V[0]_i_1 
       (.I0(rst_app_read_reg_389_pp0_iter8_reg),
        .I1(ap_enable_reg_pp0_iter9),
        .O(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[0] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_5),
        .Q(reg_resonator_re_V_reg[0]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[10] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_11),
        .Q(reg_resonator_re_V_reg[10]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[11] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_10),
        .Q(reg_resonator_re_V_reg[11]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[12] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_17),
        .Q(reg_resonator_re_V_reg[12]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[13] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_16),
        .Q(reg_resonator_re_V_reg[13]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[14] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_15),
        .Q(reg_resonator_re_V_reg[14]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[15] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_14),
        .Q(reg_resonator_re_V_reg[15]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[16] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_21),
        .Q(reg_resonator_re_V_reg[16]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[17] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_20),
        .Q(reg_resonator_re_V_reg[17]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[18] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_19),
        .Q(reg_resonator_re_V_reg[18]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[19] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_18),
        .Q(reg_resonator_re_V_reg[19]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[1] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_4),
        .Q(reg_resonator_re_V_reg[1]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[20] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_25),
        .Q(reg_resonator_re_V_reg[20]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[21] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_24),
        .Q(reg_resonator_re_V_reg[21]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[22] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_23),
        .Q(reg_resonator_re_V_reg[22]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[23] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_22),
        .Q(reg_resonator_re_V_reg[23]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[24] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_29),
        .Q(reg_resonator_re_V_reg[24]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[25] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_28),
        .Q(reg_resonator_re_V_reg[25]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[26] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_27),
        .Q(reg_resonator_re_V_reg[26]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[27] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_26),
        .Q(reg_resonator_re_V_reg[27]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[28] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_33),
        .Q(reg_resonator_re_V_reg[28]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[29] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_32),
        .Q(reg_resonator_re_V_reg[29]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[2] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_3),
        .Q(reg_resonator_re_V_reg[2]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[30] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_31),
        .Q(reg_resonator_re_V_reg[30]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[31] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_30),
        .Q(reg_resonator_re_V_reg[31]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[32] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_37),
        .Q(reg_resonator_re_V_reg[32]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[33] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_36),
        .Q(reg_resonator_re_V_reg[33]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[34] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_35),
        .Q(reg_resonator_re_V_reg[34]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[35] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_34),
        .Q(reg_resonator_re_V_reg[35]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[36] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_41),
        .Q(reg_resonator_re_V_reg[36]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[37] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_40),
        .Q(reg_resonator_re_V_reg[37]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[38] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_39),
        .Q(reg_resonator_re_V_reg[38]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[39] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_38),
        .Q(reg_resonator_re_V_reg[39]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[3] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_2),
        .Q(reg_resonator_re_V_reg[3]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[40] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_45),
        .Q(reg_resonator_re_V_reg[40]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[41] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_44),
        .Q(reg_resonator_re_V_reg[41]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[42] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_43),
        .Q(reg_resonator_re_V_reg[42]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[43] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_42),
        .Q(reg_resonator_re_V_reg[43]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[44] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_46),
        .Q(reg_resonator_re_V_reg[44]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[4] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_9),
        .Q(reg_resonator_re_V_reg[4]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[5] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_8),
        .Q(reg_resonator_re_V_reg[5]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[6] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_7),
        .Q(reg_resonator_re_V_reg[6]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[7] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_6),
        .Q(reg_resonator_re_V_reg[7]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[8] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_13),
        .Q(reg_resonator_re_V_reg[8]),
        .R(reg_resonator_im_V));
  FDRE #(
    .INIT(1'b0)) 
    \reg_resonator_re_V_reg[9] 
       (.C(clk),
        .CE(ap_enable_reg_pp0_iter9),
        .D(grp_modulation_fu_217_n_12),
        .Q(reg_resonator_re_V_reg[9]),
        .R(reg_resonator_im_V));
  FDRE \rst_app_read_reg_389_pp0_iter8_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(rst_app_read_reg_389_pp0_iter7_reg),
        .Q(rst_app_read_reg_389_pp0_iter8_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V" *) 
module system_vv_model_2_0_0_msdft_delay_re_V
   (S,
    \icmp_ln879_reg_425_reg[0] ,
    \icmp_ln879_reg_425_reg[0]_0 ,
    \icmp_ln879_reg_425_reg[0]_1 ,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    icmp_ln879_reg_425,
    \comb_im_V_int_reg_reg[14]__0 ,
    flag_load_reg_415);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_425_reg[0] ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]ram_reg_0;
  input icmp_ln879_reg_425;
  input \comb_im_V_int_reg_reg[14]__0 ;
  input flag_load_reg_415;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire clk;
  wire \comb_im_V_int_reg_reg[14]__0 ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [3:0]\icmp_ln879_reg_425_reg[0] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  wire [0:0]q;
  wire [0:0]ram_reg_0;
  wire we1;

  system_vv_model_2_0_0_msdft_delay_re_V_ram_7 msdft_delay_re_V_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .clk(clk),
        .\comb_im_V_int_reg_reg[14]__0 (\comb_im_V_int_reg_reg[14]__0 ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .\icmp_ln879_reg_425_reg[0] (\icmp_ln879_reg_425_reg[0] ),
        .\icmp_ln879_reg_425_reg[0]_0 (\icmp_ln879_reg_425_reg[0]_0 ),
        .\icmp_ln879_reg_425_reg[0]_1 (\icmp_ln879_reg_425_reg[0]_1 ),
        .q(q),
        .ram_reg_0_0(ram_reg_0),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V" *) 
module system_vv_model_2_0_0_msdft_delay_re_V_10
   (S,
    \din_re_V_read_reg_409_reg[11] ,
    \din_re_V_read_reg_409_reg[7] ,
    \din_re_V_read_reg_409_reg[3] ,
    ap_enable_reg_pp0_iter1_reg,
    d1,
    flag_load_reg_415,
    ram_reg_0,
    icmp_ln879_reg_425,
    ap_enable_reg_pp0_iter1,
    clk,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    ram_reg_5,
    ce1);
  output [1:0]S;
  output [3:0]\din_re_V_read_reg_409_reg[11] ;
  output [3:0]\din_re_V_read_reg_409_reg[7] ;
  output [3:0]\din_re_V_read_reg_409_reg[3] ;
  output ap_enable_reg_pp0_iter1_reg;
  input [13:0]d1;
  input flag_load_reg_415;
  input ram_reg_0;
  input icmp_ln879_reg_425;
  input ap_enable_reg_pp0_iter1;
  input clk;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input [1:0]ram_reg_5;
  input ce1;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ce1;
  wire clk;
  wire [13:0]d1;
  wire [3:0]\din_re_V_read_reg_409_reg[11] ;
  wire [3:0]\din_re_V_read_reg_409_reg[3] ;
  wire [3:0]\din_re_V_read_reg_409_reg[7] ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [0:0]q;
  wire ram_reg_0;
  wire [1:0]ram_reg_5;

  system_vv_model_2_0_0_msdft_delay_re_V_ram_17 msdft_delay_re_V_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ce1(ce1),
        .clk(clk),
        .d1(d1),
        .\din_re_V_read_reg_409_reg[11] (\din_re_V_read_reg_409_reg[11] ),
        .\din_re_V_read_reg_409_reg[3] (\din_re_V_read_reg_409_reg[3] ),
        .\din_re_V_read_reg_409_reg[7] (\din_re_V_read_reg_409_reg[7] ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .q(q),
        .ram_reg_0_0(ram_reg_0),
        .ram_reg_5_0(ram_reg_5),
        .we1(ap_enable_reg_pp0_iter1_reg));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V" *) 
module system_vv_model_2_0_0_msdft_delay_re_V_6
   (S,
    \din_re_V_read_reg_409_reg[11] ,
    \din_re_V_read_reg_409_reg[7] ,
    \din_re_V_read_reg_409_reg[3] ,
    d1,
    flag_load_reg_415,
    \comb_re_V_int_reg_reg[14]__0 ,
    icmp_ln879_reg_425,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    ram_reg_1,
    WEA);
  output [1:0]S;
  output [3:0]\din_re_V_read_reg_409_reg[11] ;
  output [3:0]\din_re_V_read_reg_409_reg[7] ;
  output [3:0]\din_re_V_read_reg_409_reg[3] ;
  input [13:0]d1;
  input flag_load_reg_415;
  input \comb_re_V_int_reg_reg[14]__0 ;
  input icmp_ln879_reg_425;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [1:0]ram_reg_1;
  input [1:0]WEA;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [1:0]WEA;
  wire clk;
  wire \comb_re_V_int_reg_reg[14]__0 ;
  wire [13:0]d1;
  wire [3:0]\din_re_V_read_reg_409_reg[11] ;
  wire [3:0]\din_re_V_read_reg_409_reg[3] ;
  wire [3:0]\din_re_V_read_reg_409_reg[7] ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [0:0]q;
  wire [1:0]ram_reg_1;
  wire we1;

  system_vv_model_2_0_0_msdft_delay_re_V_ram msdft_delay_re_V_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .clk(clk),
        .\comb_re_V_int_reg_reg[14]__0 (\comb_re_V_int_reg_reg[14]__0 ),
        .d1(d1),
        .\din_re_V_read_reg_409_reg[11] (\din_re_V_read_reg_409_reg[11] ),
        .\din_re_V_read_reg_409_reg[3] (\din_re_V_read_reg_409_reg[3] ),
        .\din_re_V_read_reg_409_reg[7] (\din_re_V_read_reg_409_reg[7] ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .q(q),
        .ram_reg_1_0(ram_reg_1),
        .we1(we1));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V" *) 
module system_vv_model_2_0_0_msdft_delay_re_V_9
   (S,
    \icmp_ln879_reg_425_reg[0] ,
    \icmp_ln879_reg_425_reg[0]_0 ,
    \icmp_ln879_reg_425_reg[0]_1 ,
    clk,
    ram_reg_0,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    icmp_ln879_reg_425,
    \comb_im_V_int_reg_reg[14]__0 ,
    flag_load_reg_415);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_425_reg[0] ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  input clk;
  input ram_reg_0;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input icmp_ln879_reg_425;
  input \comb_im_V_int_reg_reg[14]__0 ;
  input flag_load_reg_415;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire clk;
  wire \comb_im_V_int_reg_reg[14]__0 ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [3:0]\icmp_ln879_reg_425_reg[0] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  wire [0:0]q;
  wire ram_reg_0;

  system_vv_model_2_0_0_msdft_delay_re_V_ram_18 msdft_delay_re_V_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .S(S),
        .WEA(WEA),
        .clk(clk),
        .\comb_im_V_int_reg_reg[14]__0 (\comb_im_V_int_reg_reg[14]__0 ),
        .flag_load_reg_415(flag_load_reg_415),
        .icmp_ln879_reg_425(icmp_ln879_reg_425),
        .\icmp_ln879_reg_425_reg[0] (\icmp_ln879_reg_425_reg[0] ),
        .\icmp_ln879_reg_425_reg[0]_0 (\icmp_ln879_reg_425_reg[0]_0 ),
        .\icmp_ln879_reg_425_reg[0]_1 (\icmp_ln879_reg_425_reg[0]_1 ),
        .q(q),
        .ram_reg_0_0(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V_ram" *) 
module system_vv_model_2_0_0_msdft_delay_re_V_ram
   (S,
    \din_re_V_read_reg_409_reg[11] ,
    \din_re_V_read_reg_409_reg[7] ,
    \din_re_V_read_reg_409_reg[3] ,
    d1,
    flag_load_reg_415,
    \comb_re_V_int_reg_reg[14]__0 ,
    icmp_ln879_reg_425,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    ram_reg_1_0,
    WEA);
  output [1:0]S;
  output [3:0]\din_re_V_read_reg_409_reg[11] ;
  output [3:0]\din_re_V_read_reg_409_reg[7] ;
  output [3:0]\din_re_V_read_reg_409_reg[3] ;
  input [13:0]d1;
  input flag_load_reg_415;
  input \comb_re_V_int_reg_reg[14]__0 ;
  input icmp_ln879_reg_425;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [1:0]ram_reg_1_0;
  input [1:0]WEA;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [1:0]WEA;
  wire clk;
  wire \comb_re_V_int_reg_reg[14]__0 ;
  wire [13:0]d1;
  wire [13:0]delay_re_V_q0;
  wire [3:0]\din_re_V_read_reg_409_reg[11] ;
  wire [3:0]\din_re_V_read_reg_409_reg[3] ;
  wire [3:0]\din_re_V_read_reg_409_reg[7] ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [0:0]q;
  wire [1:0]ram_reg_1_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_0[0],ram_reg_1_0[0],ram_reg_1_0[0],ram_reg_1_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_0[1],ram_reg_1_0,ram_reg_1_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_0[1],ram_reg_1_0[1],ram_reg_1_0[1],ram_reg_1_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_1_0[1],ram_reg_1_0[1],ram_reg_1_0[1],ram_reg_1_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({WEA[0],WEA[0],WEA[0],WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_1__0
       (.I0(d1[7]),
        .I1(delay_re_V_q0[7]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_2__0
       (.I0(d1[6]),
        .I1(delay_re_V_q0[6]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_3__0
       (.I0(d1[5]),
        .I1(delay_re_V_q0[5]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_4__0
       (.I0(d1[4]),
        .I1(delay_re_V_q0[4]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_1__0
       (.I0(d1[11]),
        .I1(delay_re_V_q0[11]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_2__0
       (.I0(d1[10]),
        .I1(delay_re_V_q0[10]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_3__0
       (.I0(d1[9]),
        .I1(delay_re_V_q0[9]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_4__0
       (.I0(d1[8]),
        .I1(delay_re_V_q0[8]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_2__0
       (.I0(d1[13]),
        .I1(delay_re_V_q0[13]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_3__0
       (.I0(d1[12]),
        .I1(delay_re_V_q0[12]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_1__0
       (.I0(d1[3]),
        .I1(delay_re_V_q0[3]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_2__0
       (.I0(d1[2]),
        .I1(delay_re_V_q0[2]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_3__0
       (.I0(d1[1]),
        .I1(delay_re_V_q0[1]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_4__0
       (.I0(d1[0]),
        .I1(delay_re_V_q0[0]),
        .I2(flag_load_reg_415),
        .I3(\comb_re_V_int_reg_reg[14]__0 ),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [0]));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V_ram" *) 
module system_vv_model_2_0_0_msdft_delay_re_V_ram_17
   (S,
    \din_re_V_read_reg_409_reg[11] ,
    \din_re_V_read_reg_409_reg[7] ,
    \din_re_V_read_reg_409_reg[3] ,
    we1,
    d1,
    flag_load_reg_415,
    ram_reg_0_0,
    icmp_ln879_reg_425,
    ap_enable_reg_pp0_iter1,
    clk,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    ram_reg_5_0,
    ce1);
  output [1:0]S;
  output [3:0]\din_re_V_read_reg_409_reg[11] ;
  output [3:0]\din_re_V_read_reg_409_reg[7] ;
  output [3:0]\din_re_V_read_reg_409_reg[3] ;
  output we1;
  input [13:0]d1;
  input flag_load_reg_415;
  input ram_reg_0_0;
  input icmp_ln879_reg_425;
  input ap_enable_reg_pp0_iter1;
  input clk;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input [1:0]ram_reg_5_0;
  input ce1;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire ap_enable_reg_pp0_iter1;
  wire ce1;
  wire clk;
  wire [13:0]d1;
  wire [13:0]delay_re_V_q0;
  wire [3:0]\din_re_V_read_reg_409_reg[11] ;
  wire [3:0]\din_re_V_read_reg_409_reg[3] ;
  wire [3:0]\din_re_V_read_reg_409_reg[7] ;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [0:0]q;
  wire ram_reg_0_0;
  wire [1:0]ram_reg_5_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_1_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_2_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_2_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_2_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_2_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_3_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_3_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_3_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_3_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_3_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_3_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_3_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_4_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_4_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_4_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_4_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_4_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_4_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_4_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_5_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_5_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_5_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_5_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_5_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_5_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_5_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_6_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_6_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_6_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_6_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_6_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_6_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_6_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[1:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[1:0]}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ram_reg_0_0),
        .O(we1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "2" *) 
  (* bram_slice_end = "3" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_1
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[3:2]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_1_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[3:2]}),
        .DOPADOP(NLW_ram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_1_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "4" *) 
  (* bram_slice_end = "5" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "5" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_2
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_2_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_2_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_2_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[5:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_2_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_2_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[5:4]}),
        .DOPADOP(NLW_ram_reg_2_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_2_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_2_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_2_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_2_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_2_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0],ram_reg_5_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "6" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_3
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_3_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_3_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_3_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[7:6]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_3_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_3_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[7:6]}),
        .DOPADOP(NLW_ram_reg_3_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_3_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_3_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_3_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_3_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_3_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_3_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0,ram_reg_5_0[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "8" *) 
  (* bram_slice_end = "9" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "9" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_4
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_4_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_4_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_4_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[9:8]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_4_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_4_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[9:8]}),
        .DOPADOP(NLW_ram_reg_4_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_4_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_4_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_4_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_4_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_4_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_4_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "10" *) 
  (* bram_slice_end = "11" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "11" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_5
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_5_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_5_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_5_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[11:10]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_5_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_5_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[11:10]}),
        .DOPADOP(NLW_ram_reg_5_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_5_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_5_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_5_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_5_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_5_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_5_SBITERR_UNCONNECTED),
        .WEA({ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1],ram_reg_5_0[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "12" *) 
  (* bram_slice_end = "13" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "13" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_6
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_6_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_6_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_6_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d1[13:12]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_6_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_6_DOBDO_UNCONNECTED[31:2],delay_re_V_q0[13:12]}),
        .DOPADOP(NLW_ram_reg_6_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_6_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_6_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_6_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_6_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_6_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_6_SBITERR_UNCONNECTED),
        .WEA({ce1,ce1,ce1,ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_1
       (.I0(d1[7]),
        .I1(delay_re_V_q0[7]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_2
       (.I0(d1[6]),
        .I1(delay_re_V_q0[6]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_3
       (.I0(d1[5]),
        .I1(delay_re_V_q0[5]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__0_i_4
       (.I0(d1[4]),
        .I1(delay_re_V_q0[4]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[7] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_1
       (.I0(d1[11]),
        .I1(delay_re_V_q0[11]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_2
       (.I0(d1[10]),
        .I1(delay_re_V_q0[10]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_3
       (.I0(d1[9]),
        .I1(delay_re_V_q0[9]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__1_i_4
       (.I0(d1[8]),
        .I1(delay_re_V_q0[8]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[11] [0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_2
       (.I0(d1[13]),
        .I1(delay_re_V_q0[13]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry__2_i_3
       (.I0(d1[12]),
        .I1(delay_re_V_q0[12]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_1
       (.I0(d1[3]),
        .I1(delay_re_V_q0[3]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [3]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_2
       (.I0(d1[2]),
        .I1(delay_re_V_q0[2]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [2]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_3
       (.I0(d1[1]),
        .I1(delay_re_V_q0[1]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [1]));
  LUT5 #(
    .INIT(32'h55995559)) 
    ret_V_fu_52_p2_carry_i_4
       (.I0(d1[0]),
        .I1(delay_re_V_q0[0]),
        .I2(flag_load_reg_415),
        .I3(ram_reg_0_0),
        .I4(icmp_ln879_reg_425),
        .O(\din_re_V_read_reg_409_reg[3] [0]));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V_ram" *) 
module system_vv_model_2_0_0_msdft_delay_re_V_ram_18
   (S,
    \icmp_ln879_reg_425_reg[0] ,
    \icmp_ln879_reg_425_reg[0]_0 ,
    \icmp_ln879_reg_425_reg[0]_1 ,
    clk,
    ram_reg_0_0,
    q,
    Q,
    ADDRBWRADDR,
    WEA,
    icmp_ln879_reg_425,
    \comb_im_V_int_reg_reg[14]__0 ,
    flag_load_reg_415);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_425_reg[0] ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  input clk;
  input ram_reg_0_0;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]WEA;
  input icmp_ln879_reg_425;
  input \comb_im_V_int_reg_reg[14]__0 ;
  input flag_load_reg_415;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire clk;
  wire \comb_im_V_int_reg_reg[14]__0 ;
  wire [1:0]delay_im_V_q0;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [3:0]\icmp_ln879_reg_425_reg[0] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  wire [0:0]q;
  wire ram_reg_0_0;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_im_V_q0}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram_reg_0_0),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_1
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_2
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_3
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_4
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_1
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_2
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_3
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_4
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_1
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_2
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_1
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0] [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_2
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0] [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_3
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0] [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_4
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0] [0]));
endmodule

(* ORIG_REF_NAME = "msdft_delay_re_V_ram" *) 
module system_vv_model_2_0_0_msdft_delay_re_V_ram_7
   (S,
    \icmp_ln879_reg_425_reg[0] ,
    \icmp_ln879_reg_425_reg[0]_0 ,
    \icmp_ln879_reg_425_reg[0]_1 ,
    clk,
    we1,
    q,
    Q,
    ADDRBWRADDR,
    ram_reg_0_0,
    icmp_ln879_reg_425,
    \comb_im_V_int_reg_reg[14]__0 ,
    flag_load_reg_415);
  output [1:0]S;
  output [3:0]\icmp_ln879_reg_425_reg[0] ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  output [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  input clk;
  input we1;
  input [0:0]q;
  input [13:0]Q;
  input [13:0]ADDRBWRADDR;
  input [0:0]ram_reg_0_0;
  input icmp_ln879_reg_425;
  input \comb_im_V_int_reg_reg[14]__0 ;
  input flag_load_reg_415;

  wire [13:0]ADDRBWRADDR;
  wire [13:0]Q;
  wire [1:0]S;
  wire clk;
  wire \comb_im_V_int_reg_reg[14]__0 ;
  wire [1:0]delay_im_V_q0;
  wire flag_load_reg_415;
  wire icmp_ln879_reg_425;
  wire [3:0]\icmp_ln879_reg_425_reg[0] ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_0 ;
  wire [3:0]\icmp_ln879_reg_425_reg[0]_1 ;
  wire [0:0]q;
  wire [0:0]ram_reg_0_0;
  wire we1;
  wire NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_0_DOADO_UNCONNECTED;
  wire [31:2]NLW_ram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "229376" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "16383" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "1" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "16383" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "1" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    ram_reg_0
       (.ADDRARDADDR({1'b1,Q,1'b0}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_ram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_0_DOBDO_UNCONNECTED[31:2],delay_im_V_q0}),
        .DOPADOP(NLW_ram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we1),
        .ENBWREN(q),
        .INJECTDBITERR(NLW_ram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_0_SBITERR_UNCONNECTED),
        .WEA({ram_reg_0_0,ram_reg_0_0,ram_reg_0_0,ram_reg_0_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_1__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_2__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_3__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__0_i_4__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_0 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_1__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_2__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_3__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__1_i_4__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0]_1 [0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_1__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry__2_i_2__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_1__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0] [3]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_2__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0] [2]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_3__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[1]),
        .O(\icmp_ln879_reg_425_reg[0] [1]));
  LUT4 #(
    .INIT(16'hDCFF)) 
    ret_V_2_fu_66_p2_carry_i_4__0
       (.I0(icmp_ln879_reg_425),
        .I1(\comb_im_V_int_reg_reg[14]__0 ),
        .I2(flag_load_reg_415),
        .I3(delay_im_V_q0[0]),
        .O(\icmp_ln879_reg_425_reg[0] [0]));
endmodule

(* ORIG_REF_NAME = "msdft_mac_muladd_16s_15s_31s_32_1_0" *) 
module system_vv_model_2_0_0_msdft_mac_muladd_16s_15s_31s_32_1_0
   (\reg_resonator_im_V_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    p_11,
    PCOUT,
    reg_resonator_im_V_reg);
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]p_11;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_im_V_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire [15:0]p_11;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [44:0]reg_resonator_im_V_reg;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire res_input_im_V_reg_4440;

  system_vv_model_2_0_0_msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2 msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2_U
       (.B(B),
        .PCOUT(PCOUT),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] (\reg_resonator_im_V_reg[11] ),
        .\reg_resonator_im_V_reg[15] (\reg_resonator_im_V_reg[15] ),
        .\reg_resonator_im_V_reg[19] (\reg_resonator_im_V_reg[19] ),
        .\reg_resonator_im_V_reg[23] (\reg_resonator_im_V_reg[23] ),
        .\reg_resonator_im_V_reg[27] (\reg_resonator_im_V_reg[27] ),
        .\reg_resonator_im_V_reg[31] (\reg_resonator_im_V_reg[31] ),
        .\reg_resonator_im_V_reg[35] (\reg_resonator_im_V_reg[35] ),
        .\reg_resonator_im_V_reg[39] (\reg_resonator_im_V_reg[39] ),
        .\reg_resonator_im_V_reg[3] (\reg_resonator_im_V_reg[3] ),
        .\reg_resonator_im_V_reg[43] (\reg_resonator_im_V_reg[43] ),
        .\reg_resonator_im_V_reg[44] (\reg_resonator_im_V_reg[44] ),
        .\reg_resonator_im_V_reg[7] (\reg_resonator_im_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
endmodule

(* ORIG_REF_NAME = "msdft_mac_muladd_16s_15s_31s_32_1_0" *) 
module system_vv_model_2_0_0_msdft_mac_muladd_16s_15s_31s_32_1_0_13
   (res_input_im_V_reg_4440,
    \reg_resonator_im_V_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    clk,
    B,
    A,
    PCOUT,
    reg_resonator_im_V_reg,
    rst_app_read_reg_389_pp0_iter7_reg);
  output res_input_im_V_reg_4440;
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_im_V_reg;
  input rst_app_read_reg_389_pp0_iter7_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [44:0]reg_resonator_im_V_reg;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire res_input_im_V_reg_4440;
  wire rst_app_read_reg_389_pp0_iter7_reg;

  system_vv_model_2_0_0_msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2_16 msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2_U
       (.A(A),
        .B(B),
        .PCOUT(PCOUT),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resonator_im_V_reg(reg_resonator_im_V_reg),
        .\reg_resonator_im_V_reg[11] (\reg_resonator_im_V_reg[11] ),
        .\reg_resonator_im_V_reg[15] (\reg_resonator_im_V_reg[15] ),
        .\reg_resonator_im_V_reg[19] (\reg_resonator_im_V_reg[19] ),
        .\reg_resonator_im_V_reg[23] (\reg_resonator_im_V_reg[23] ),
        .\reg_resonator_im_V_reg[27] (\reg_resonator_im_V_reg[27] ),
        .\reg_resonator_im_V_reg[31] (\reg_resonator_im_V_reg[31] ),
        .\reg_resonator_im_V_reg[35] (\reg_resonator_im_V_reg[35] ),
        .\reg_resonator_im_V_reg[39] (\reg_resonator_im_V_reg[39] ),
        .\reg_resonator_im_V_reg[3] (\reg_resonator_im_V_reg[3] ),
        .\reg_resonator_im_V_reg[43] (\reg_resonator_im_V_reg[43] ),
        .\reg_resonator_im_V_reg[44] (\reg_resonator_im_V_reg[44] ),
        .\reg_resonator_im_V_reg[7] (\reg_resonator_im_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440),
        .rst_app_read_reg_389_pp0_iter7_reg(rst_app_read_reg_389_pp0_iter7_reg));
endmodule

(* ORIG_REF_NAME = "msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2" *) 
module system_vv_model_2_0_0_msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2
   (\reg_resonator_im_V_reg[44] ,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    p_12,
    PCOUT,
    reg_resonator_im_V_reg);
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [3:0]p_10;
  output [0:0]p_11;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]p_12;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_im_V_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [0:0]p_11;
  wire [15:0]p_12;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_74;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \reg_resonator_im_V[0]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[0]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[0]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[0]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[12]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[12]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[12]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[12]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[16]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[16]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[16]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[16]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[20]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[20]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[20]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[20]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[24]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[24]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[24]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[24]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[28]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[28]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[28]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[28]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[32]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[32]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[32]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[32]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[36]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[36]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[36]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[36]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[40]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[40]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[40]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[40]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[44]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[4]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[4]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[4]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[4]_i_5__0_n_0 ;
  wire \reg_resonator_im_V[8]_i_2__0_n_0 ;
  wire \reg_resonator_im_V[8]_i_3__0_n_0 ;
  wire \reg_resonator_im_V[8]_i_4__0_n_0 ;
  wire \reg_resonator_im_V[8]_i_5__0_n_0 ;
  wire [44:0]reg_resonator_im_V_reg;
  wire \reg_resonator_im_V_reg[0]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[0]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[0]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[0]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire \reg_resonator_im_V_reg[12]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[12]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[12]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[12]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire \reg_resonator_im_V_reg[16]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[16]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[16]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[16]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire \reg_resonator_im_V_reg[20]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[20]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[20]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[20]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire \reg_resonator_im_V_reg[24]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[24]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[24]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[24]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire \reg_resonator_im_V_reg[28]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[28]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[28]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[28]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire \reg_resonator_im_V_reg[32]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[32]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[32]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[32]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire \reg_resonator_im_V_reg[36]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[36]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[36]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[36]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire \reg_resonator_im_V_reg[40]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[40]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[40]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[40]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire \reg_resonator_im_V_reg[4]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[4]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[4]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[4]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire \reg_resonator_im_V_reg[8]_i_1__0_n_0 ;
  wire \reg_resonator_im_V_reg[8]_i_1__0_n_1 ;
  wire \reg_resonator_im_V_reg[8]_i_1__0_n_2 ;
  wire \reg_resonator_im_V_reg[8]_i_1__0_n_3 ;
  wire res_input_im_V_reg_4440;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resonator_im_V_reg[44]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resonator_im_V_reg[44]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_1__0
       (.I0(reg_resonator_im_V_reg[7]),
        .I1(p_n_98),
        .O(\reg_resonator_im_V_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_2__0
       (.I0(reg_resonator_im_V_reg[6]),
        .I1(p_n_99),
        .O(\reg_resonator_im_V_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_3__0
       (.I0(reg_resonator_im_V_reg[5]),
        .I1(p_n_100),
        .O(\reg_resonator_im_V_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_4__0
       (.I0(reg_resonator_im_V_reg[4]),
        .I1(p_n_101),
        .O(\reg_resonator_im_V_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__10_i_1__0
       (.I0(reg_resonator_im_V_reg[44]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_1__0
       (.I0(reg_resonator_im_V_reg[11]),
        .I1(p_n_94),
        .O(\reg_resonator_im_V_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_2__0
       (.I0(reg_resonator_im_V_reg[10]),
        .I1(p_n_95),
        .O(\reg_resonator_im_V_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_3__0
       (.I0(reg_resonator_im_V_reg[9]),
        .I1(p_n_96),
        .O(\reg_resonator_im_V_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_4__0
       (.I0(reg_resonator_im_V_reg[8]),
        .I1(p_n_97),
        .O(\reg_resonator_im_V_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_1__0
       (.I0(reg_resonator_im_V_reg[15]),
        .I1(p_n_90),
        .O(\reg_resonator_im_V_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_2__0
       (.I0(reg_resonator_im_V_reg[14]),
        .I1(p_n_91),
        .O(\reg_resonator_im_V_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_3__0
       (.I0(reg_resonator_im_V_reg[13]),
        .I1(p_n_92),
        .O(\reg_resonator_im_V_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_4__0
       (.I0(reg_resonator_im_V_reg[12]),
        .I1(p_n_93),
        .O(\reg_resonator_im_V_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_1__0
       (.I0(reg_resonator_im_V_reg[19]),
        .I1(p_n_86),
        .O(\reg_resonator_im_V_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_2__0
       (.I0(reg_resonator_im_V_reg[18]),
        .I1(p_n_87),
        .O(\reg_resonator_im_V_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_3__0
       (.I0(reg_resonator_im_V_reg[17]),
        .I1(p_n_88),
        .O(\reg_resonator_im_V_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_4__0
       (.I0(reg_resonator_im_V_reg[16]),
        .I1(p_n_89),
        .O(\reg_resonator_im_V_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_1__0
       (.I0(reg_resonator_im_V_reg[23]),
        .I1(p_n_82),
        .O(\reg_resonator_im_V_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_2__0
       (.I0(reg_resonator_im_V_reg[22]),
        .I1(p_n_83),
        .O(\reg_resonator_im_V_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_3__0
       (.I0(reg_resonator_im_V_reg[21]),
        .I1(p_n_84),
        .O(\reg_resonator_im_V_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_4__0
       (.I0(reg_resonator_im_V_reg[20]),
        .I1(p_n_85),
        .O(\reg_resonator_im_V_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_1__0
       (.I0(reg_resonator_im_V_reg[27]),
        .I1(p_n_78),
        .O(\reg_resonator_im_V_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_2__0
       (.I0(reg_resonator_im_V_reg[26]),
        .I1(p_n_79),
        .O(\reg_resonator_im_V_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_3__0
       (.I0(reg_resonator_im_V_reg[25]),
        .I1(p_n_80),
        .O(\reg_resonator_im_V_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_4__0
       (.I0(reg_resonator_im_V_reg[24]),
        .I1(p_n_81),
        .O(\reg_resonator_im_V_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_1__0
       (.I0(reg_resonator_im_V_reg[31]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_2__0
       (.I0(reg_resonator_im_V_reg[30]),
        .I1(p_n_75),
        .O(\reg_resonator_im_V_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_3__0
       (.I0(reg_resonator_im_V_reg[29]),
        .I1(p_n_76),
        .O(\reg_resonator_im_V_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_4__0
       (.I0(reg_resonator_im_V_reg[28]),
        .I1(p_n_77),
        .O(\reg_resonator_im_V_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_1__0
       (.I0(reg_resonator_im_V_reg[35]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_2__0
       (.I0(reg_resonator_im_V_reg[34]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_3__0
       (.I0(reg_resonator_im_V_reg[33]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_4__0
       (.I0(reg_resonator_im_V_reg[32]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_1__0
       (.I0(reg_resonator_im_V_reg[39]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_2__0
       (.I0(reg_resonator_im_V_reg[38]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_3__0
       (.I0(reg_resonator_im_V_reg[37]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_4__0
       (.I0(reg_resonator_im_V_reg[36]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_1__0
       (.I0(reg_resonator_im_V_reg[43]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_2__0
       (.I0(reg_resonator_im_V_reg[42]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_3__0
       (.I0(reg_resonator_im_V_reg[41]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_4__0
       (.I0(reg_resonator_im_V_reg[40]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_1__0
       (.I0(reg_resonator_im_V_reg[3]),
        .I1(p_n_102),
        .O(\reg_resonator_im_V_reg[3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_2__0
       (.I0(reg_resonator_im_V_reg[2]),
        .I1(p_n_103),
        .O(\reg_resonator_im_V_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_3__0
       (.I0(reg_resonator_im_V_reg[1]),
        .I1(p_n_104),
        .O(\reg_resonator_im_V_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_4__0
       (.I0(reg_resonator_im_V_reg[0]),
        .I1(p_n_105),
        .O(\reg_resonator_im_V_reg[3] [0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(res_input_im_V_reg_4440),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],p_n_74,p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_2__0 
       (.I0(p_n_102),
        .I1(reg_resonator_im_V_reg[3]),
        .O(\reg_resonator_im_V[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_3__0 
       (.I0(p_n_103),
        .I1(reg_resonator_im_V_reg[2]),
        .O(\reg_resonator_im_V[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_4__0 
       (.I0(p_n_104),
        .I1(reg_resonator_im_V_reg[1]),
        .O(\reg_resonator_im_V[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_5__0 
       (.I0(p_n_105),
        .I1(reg_resonator_im_V_reg[0]),
        .O(\reg_resonator_im_V[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_2__0 
       (.I0(p_n_90),
        .I1(reg_resonator_im_V_reg[15]),
        .O(\reg_resonator_im_V[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_3__0 
       (.I0(p_n_91),
        .I1(reg_resonator_im_V_reg[14]),
        .O(\reg_resonator_im_V[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_4__0 
       (.I0(p_n_92),
        .I1(reg_resonator_im_V_reg[13]),
        .O(\reg_resonator_im_V[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_5__0 
       (.I0(p_n_93),
        .I1(reg_resonator_im_V_reg[12]),
        .O(\reg_resonator_im_V[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_2__0 
       (.I0(p_n_86),
        .I1(reg_resonator_im_V_reg[19]),
        .O(\reg_resonator_im_V[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_3__0 
       (.I0(p_n_87),
        .I1(reg_resonator_im_V_reg[18]),
        .O(\reg_resonator_im_V[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_4__0 
       (.I0(p_n_88),
        .I1(reg_resonator_im_V_reg[17]),
        .O(\reg_resonator_im_V[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_5__0 
       (.I0(p_n_89),
        .I1(reg_resonator_im_V_reg[16]),
        .O(\reg_resonator_im_V[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_2__0 
       (.I0(p_n_82),
        .I1(reg_resonator_im_V_reg[23]),
        .O(\reg_resonator_im_V[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_3__0 
       (.I0(p_n_83),
        .I1(reg_resonator_im_V_reg[22]),
        .O(\reg_resonator_im_V[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_4__0 
       (.I0(p_n_84),
        .I1(reg_resonator_im_V_reg[21]),
        .O(\reg_resonator_im_V[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_5__0 
       (.I0(p_n_85),
        .I1(reg_resonator_im_V_reg[20]),
        .O(\reg_resonator_im_V[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_2__0 
       (.I0(p_n_78),
        .I1(reg_resonator_im_V_reg[27]),
        .O(\reg_resonator_im_V[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_3__0 
       (.I0(p_n_79),
        .I1(reg_resonator_im_V_reg[26]),
        .O(\reg_resonator_im_V[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_4__0 
       (.I0(p_n_80),
        .I1(reg_resonator_im_V_reg[25]),
        .O(\reg_resonator_im_V[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_5__0 
       (.I0(p_n_81),
        .I1(reg_resonator_im_V_reg[24]),
        .O(\reg_resonator_im_V[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[31]),
        .O(\reg_resonator_im_V[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resonator_im_V_reg[30]),
        .O(\reg_resonator_im_V[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_4__0 
       (.I0(p_n_76),
        .I1(reg_resonator_im_V_reg[29]),
        .O(\reg_resonator_im_V[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_5__0 
       (.I0(p_n_77),
        .I1(reg_resonator_im_V_reg[28]),
        .O(\reg_resonator_im_V[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[35]),
        .O(\reg_resonator_im_V[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_3__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[34]),
        .O(\reg_resonator_im_V[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_4__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[33]),
        .O(\reg_resonator_im_V[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_5__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[32]),
        .O(\reg_resonator_im_V[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[39]),
        .O(\reg_resonator_im_V[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_3__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[38]),
        .O(\reg_resonator_im_V[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_4__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[37]),
        .O(\reg_resonator_im_V[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_5__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[36]),
        .O(\reg_resonator_im_V[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_2__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[43]),
        .O(\reg_resonator_im_V[40]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_3__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[42]),
        .O(\reg_resonator_im_V[40]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_4__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[41]),
        .O(\reg_resonator_im_V[40]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_5__0 
       (.I0(p_n_74),
        .I1(reg_resonator_im_V_reg[40]),
        .O(\reg_resonator_im_V[40]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[44]_i_2__0 
       (.I0(reg_resonator_im_V_reg[44]),
        .I1(p_n_74),
        .O(\reg_resonator_im_V[44]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_2__0 
       (.I0(p_n_98),
        .I1(reg_resonator_im_V_reg[7]),
        .O(\reg_resonator_im_V[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_3__0 
       (.I0(p_n_99),
        .I1(reg_resonator_im_V_reg[6]),
        .O(\reg_resonator_im_V[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_4__0 
       (.I0(p_n_100),
        .I1(reg_resonator_im_V_reg[5]),
        .O(\reg_resonator_im_V[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_5__0 
       (.I0(p_n_101),
        .I1(reg_resonator_im_V_reg[4]),
        .O(\reg_resonator_im_V[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_2__0 
       (.I0(p_n_94),
        .I1(reg_resonator_im_V_reg[11]),
        .O(\reg_resonator_im_V[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_3__0 
       (.I0(p_n_95),
        .I1(reg_resonator_im_V_reg[10]),
        .O(\reg_resonator_im_V[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_4__0 
       (.I0(p_n_96),
        .I1(reg_resonator_im_V_reg[9]),
        .O(\reg_resonator_im_V[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_5__0 
       (.I0(p_n_97),
        .I1(reg_resonator_im_V_reg[8]),
        .O(\reg_resonator_im_V[8]_i_5__0_n_0 ));
  CARRY4 \reg_resonator_im_V_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\reg_resonator_im_V_reg[0]_i_1__0_n_0 ,\reg_resonator_im_V_reg[0]_i_1__0_n_1 ,\reg_resonator_im_V_reg[0]_i_1__0_n_2 ,\reg_resonator_im_V_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_102,p_n_103,p_n_104,p_n_105}),
        .O(p_0),
        .S({\reg_resonator_im_V[0]_i_2__0_n_0 ,\reg_resonator_im_V[0]_i_3__0_n_0 ,\reg_resonator_im_V[0]_i_4__0_n_0 ,\reg_resonator_im_V[0]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[12]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[8]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[12]_i_1__0_n_0 ,\reg_resonator_im_V_reg[12]_i_1__0_n_1 ,\reg_resonator_im_V_reg[12]_i_1__0_n_2 ,\reg_resonator_im_V_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_90,p_n_91,p_n_92,p_n_93}),
        .O(p_3),
        .S({\reg_resonator_im_V[12]_i_2__0_n_0 ,\reg_resonator_im_V[12]_i_3__0_n_0 ,\reg_resonator_im_V[12]_i_4__0_n_0 ,\reg_resonator_im_V[12]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[16]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[12]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[16]_i_1__0_n_0 ,\reg_resonator_im_V_reg[16]_i_1__0_n_1 ,\reg_resonator_im_V_reg[16]_i_1__0_n_2 ,\reg_resonator_im_V_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_86,p_n_87,p_n_88,p_n_89}),
        .O(p_4),
        .S({\reg_resonator_im_V[16]_i_2__0_n_0 ,\reg_resonator_im_V[16]_i_3__0_n_0 ,\reg_resonator_im_V[16]_i_4__0_n_0 ,\reg_resonator_im_V[16]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[20]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[16]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[20]_i_1__0_n_0 ,\reg_resonator_im_V_reg[20]_i_1__0_n_1 ,\reg_resonator_im_V_reg[20]_i_1__0_n_2 ,\reg_resonator_im_V_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_82,p_n_83,p_n_84,p_n_85}),
        .O(p_5),
        .S({\reg_resonator_im_V[20]_i_2__0_n_0 ,\reg_resonator_im_V[20]_i_3__0_n_0 ,\reg_resonator_im_V[20]_i_4__0_n_0 ,\reg_resonator_im_V[20]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[24]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[20]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[24]_i_1__0_n_0 ,\reg_resonator_im_V_reg[24]_i_1__0_n_1 ,\reg_resonator_im_V_reg[24]_i_1__0_n_2 ,\reg_resonator_im_V_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_78,p_n_79,p_n_80,p_n_81}),
        .O(p_6),
        .S({\reg_resonator_im_V[24]_i_2__0_n_0 ,\reg_resonator_im_V[24]_i_3__0_n_0 ,\reg_resonator_im_V[24]_i_4__0_n_0 ,\reg_resonator_im_V[24]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[28]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[24]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[28]_i_1__0_n_0 ,\reg_resonator_im_V_reg[28]_i_1__0_n_1 ,\reg_resonator_im_V_reg[28]_i_1__0_n_2 ,\reg_resonator_im_V_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_75,p_n_76,p_n_77}),
        .O(p_7),
        .S({\reg_resonator_im_V[28]_i_2__0_n_0 ,\reg_resonator_im_V[28]_i_3__0_n_0 ,\reg_resonator_im_V[28]_i_4__0_n_0 ,\reg_resonator_im_V[28]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[32]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[28]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[32]_i_1__0_n_0 ,\reg_resonator_im_V_reg[32]_i_1__0_n_1 ,\reg_resonator_im_V_reg[32]_i_1__0_n_2 ,\reg_resonator_im_V_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_74,p_n_74,p_n_74}),
        .O(p_8),
        .S({\reg_resonator_im_V[32]_i_2__0_n_0 ,\reg_resonator_im_V[32]_i_3__0_n_0 ,\reg_resonator_im_V[32]_i_4__0_n_0 ,\reg_resonator_im_V[32]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[36]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[32]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[36]_i_1__0_n_0 ,\reg_resonator_im_V_reg[36]_i_1__0_n_1 ,\reg_resonator_im_V_reg[36]_i_1__0_n_2 ,\reg_resonator_im_V_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_74,p_n_74,p_n_74}),
        .O(p_9),
        .S({\reg_resonator_im_V[36]_i_2__0_n_0 ,\reg_resonator_im_V[36]_i_3__0_n_0 ,\reg_resonator_im_V[36]_i_4__0_n_0 ,\reg_resonator_im_V[36]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[40]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[36]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[40]_i_1__0_n_0 ,\reg_resonator_im_V_reg[40]_i_1__0_n_1 ,\reg_resonator_im_V_reg[40]_i_1__0_n_2 ,\reg_resonator_im_V_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_74,p_n_74,p_n_74,p_n_74}),
        .O(p_10),
        .S({\reg_resonator_im_V[40]_i_2__0_n_0 ,\reg_resonator_im_V[40]_i_3__0_n_0 ,\reg_resonator_im_V[40]_i_4__0_n_0 ,\reg_resonator_im_V[40]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[44]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[40]_i_1__0_n_0 ),
        .CO(\NLW_reg_resonator_im_V_reg[44]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resonator_im_V_reg[44]_i_1__0_O_UNCONNECTED [3:1],p_11}),
        .S({1'b0,1'b0,1'b0,\reg_resonator_im_V[44]_i_2__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[4]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[0]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[4]_i_1__0_n_0 ,\reg_resonator_im_V_reg[4]_i_1__0_n_1 ,\reg_resonator_im_V_reg[4]_i_1__0_n_2 ,\reg_resonator_im_V_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_98,p_n_99,p_n_100,p_n_101}),
        .O(p_1),
        .S({\reg_resonator_im_V[4]_i_2__0_n_0 ,\reg_resonator_im_V[4]_i_3__0_n_0 ,\reg_resonator_im_V[4]_i_4__0_n_0 ,\reg_resonator_im_V[4]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[8]_i_1__0 
       (.CI(\reg_resonator_im_V_reg[4]_i_1__0_n_0 ),
        .CO({\reg_resonator_im_V_reg[8]_i_1__0_n_0 ,\reg_resonator_im_V_reg[8]_i_1__0_n_1 ,\reg_resonator_im_V_reg[8]_i_1__0_n_2 ,\reg_resonator_im_V_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_94,p_n_95,p_n_96,p_n_97}),
        .O(p_2),
        .S({\reg_resonator_im_V[8]_i_2__0_n_0 ,\reg_resonator_im_V[8]_i_3__0_n_0 ,\reg_resonator_im_V[8]_i_4__0_n_0 ,\reg_resonator_im_V[8]_i_5__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2" *) 
module system_vv_model_2_0_0_msdft_mac_muladd_16s_15s_31s_32_1_0_DSP48_2_16
   (res_input_im_V_reg_4440,
    \reg_resonator_im_V_reg[44] ,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    \reg_resonator_im_V_reg[3] ,
    \reg_resonator_im_V_reg[7] ,
    \reg_resonator_im_V_reg[11] ,
    \reg_resonator_im_V_reg[15] ,
    \reg_resonator_im_V_reg[19] ,
    \reg_resonator_im_V_reg[23] ,
    \reg_resonator_im_V_reg[27] ,
    \reg_resonator_im_V_reg[31] ,
    \reg_resonator_im_V_reg[35] ,
    \reg_resonator_im_V_reg[39] ,
    \reg_resonator_im_V_reg[43] ,
    clk,
    B,
    A,
    PCOUT,
    reg_resonator_im_V_reg,
    rst_app_read_reg_389_pp0_iter7_reg);
  output res_input_im_V_reg_4440;
  output [0:0]\reg_resonator_im_V_reg[44] ;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [3:0]p_10;
  output [0:0]p_11;
  output [3:0]\reg_resonator_im_V_reg[3] ;
  output [3:0]\reg_resonator_im_V_reg[7] ;
  output [3:0]\reg_resonator_im_V_reg[11] ;
  output [3:0]\reg_resonator_im_V_reg[15] ;
  output [3:0]\reg_resonator_im_V_reg[19] ;
  output [3:0]\reg_resonator_im_V_reg[23] ;
  output [3:0]\reg_resonator_im_V_reg[27] ;
  output [3:0]\reg_resonator_im_V_reg[31] ;
  output [3:0]\reg_resonator_im_V_reg[35] ;
  output [3:0]\reg_resonator_im_V_reg[39] ;
  output [3:0]\reg_resonator_im_V_reg[43] ;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_im_V_reg;
  input rst_app_read_reg_389_pp0_iter7_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [47:0]PCOUT;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [0:0]p_11;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire \reg_resonator_im_V[0]_i_2_n_0 ;
  wire \reg_resonator_im_V[0]_i_3_n_0 ;
  wire \reg_resonator_im_V[0]_i_4_n_0 ;
  wire \reg_resonator_im_V[0]_i_5_n_0 ;
  wire \reg_resonator_im_V[12]_i_2_n_0 ;
  wire \reg_resonator_im_V[12]_i_3_n_0 ;
  wire \reg_resonator_im_V[12]_i_4_n_0 ;
  wire \reg_resonator_im_V[12]_i_5_n_0 ;
  wire \reg_resonator_im_V[16]_i_2_n_0 ;
  wire \reg_resonator_im_V[16]_i_3_n_0 ;
  wire \reg_resonator_im_V[16]_i_4_n_0 ;
  wire \reg_resonator_im_V[16]_i_5_n_0 ;
  wire \reg_resonator_im_V[20]_i_2_n_0 ;
  wire \reg_resonator_im_V[20]_i_3_n_0 ;
  wire \reg_resonator_im_V[20]_i_4_n_0 ;
  wire \reg_resonator_im_V[20]_i_5_n_0 ;
  wire \reg_resonator_im_V[24]_i_2_n_0 ;
  wire \reg_resonator_im_V[24]_i_3_n_0 ;
  wire \reg_resonator_im_V[24]_i_4_n_0 ;
  wire \reg_resonator_im_V[24]_i_5_n_0 ;
  wire \reg_resonator_im_V[28]_i_2_n_0 ;
  wire \reg_resonator_im_V[28]_i_3_n_0 ;
  wire \reg_resonator_im_V[28]_i_4_n_0 ;
  wire \reg_resonator_im_V[28]_i_5_n_0 ;
  wire \reg_resonator_im_V[32]_i_2_n_0 ;
  wire \reg_resonator_im_V[32]_i_3_n_0 ;
  wire \reg_resonator_im_V[32]_i_4_n_0 ;
  wire \reg_resonator_im_V[32]_i_5_n_0 ;
  wire \reg_resonator_im_V[36]_i_2_n_0 ;
  wire \reg_resonator_im_V[36]_i_3_n_0 ;
  wire \reg_resonator_im_V[36]_i_4_n_0 ;
  wire \reg_resonator_im_V[36]_i_5_n_0 ;
  wire \reg_resonator_im_V[40]_i_2_n_0 ;
  wire \reg_resonator_im_V[40]_i_3_n_0 ;
  wire \reg_resonator_im_V[40]_i_4_n_0 ;
  wire \reg_resonator_im_V[40]_i_5_n_0 ;
  wire \reg_resonator_im_V[44]_i_2_n_0 ;
  wire \reg_resonator_im_V[4]_i_2_n_0 ;
  wire \reg_resonator_im_V[4]_i_3_n_0 ;
  wire \reg_resonator_im_V[4]_i_4_n_0 ;
  wire \reg_resonator_im_V[4]_i_5_n_0 ;
  wire \reg_resonator_im_V[8]_i_2_n_0 ;
  wire \reg_resonator_im_V[8]_i_3_n_0 ;
  wire \reg_resonator_im_V[8]_i_4_n_0 ;
  wire \reg_resonator_im_V[8]_i_5_n_0 ;
  wire [44:0]reg_resonator_im_V_reg;
  wire \reg_resonator_im_V_reg[0]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[0]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[0]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[0]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[11] ;
  wire \reg_resonator_im_V_reg[12]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[12]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[12]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[12]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[15] ;
  wire \reg_resonator_im_V_reg[16]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[16]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[16]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[16]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[19] ;
  wire \reg_resonator_im_V_reg[20]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[20]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[20]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[20]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[23] ;
  wire \reg_resonator_im_V_reg[24]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[24]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[24]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[24]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[27] ;
  wire \reg_resonator_im_V_reg[28]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[28]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[28]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[28]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[31] ;
  wire \reg_resonator_im_V_reg[32]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[32]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[32]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[32]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[35] ;
  wire \reg_resonator_im_V_reg[36]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[36]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[36]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[36]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[39] ;
  wire [3:0]\reg_resonator_im_V_reg[3] ;
  wire \reg_resonator_im_V_reg[40]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[40]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[40]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[40]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[43] ;
  wire [0:0]\reg_resonator_im_V_reg[44] ;
  wire \reg_resonator_im_V_reg[4]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[4]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[4]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[4]_i_1_n_3 ;
  wire [3:0]\reg_resonator_im_V_reg[7] ;
  wire \reg_resonator_im_V_reg[8]_i_1_n_0 ;
  wire \reg_resonator_im_V_reg[8]_i_1_n_1 ;
  wire \reg_resonator_im_V_reg[8]_i_1_n_2 ;
  wire \reg_resonator_im_V_reg[8]_i_1_n_3 ;
  wire [44:0]res_input_im_V_reg_444;
  wire res_input_im_V_reg_4440;
  wire rst_app_read_reg_389_pp0_iter7_reg;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resonator_im_V_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resonator_im_V_reg[44]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_1
       (.I0(reg_resonator_im_V_reg[7]),
        .I1(res_input_im_V_reg_444[7]),
        .O(\reg_resonator_im_V_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_2
       (.I0(reg_resonator_im_V_reg[6]),
        .I1(res_input_im_V_reg_444[6]),
        .O(\reg_resonator_im_V_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_3
       (.I0(reg_resonator_im_V_reg[5]),
        .I1(res_input_im_V_reg_444[5]),
        .O(\reg_resonator_im_V_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__0_i_4
       (.I0(reg_resonator_im_V_reg[4]),
        .I1(res_input_im_V_reg_444[4]),
        .O(\reg_resonator_im_V_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__10_i_1
       (.I0(reg_resonator_im_V_reg[44]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_1
       (.I0(reg_resonator_im_V_reg[11]),
        .I1(res_input_im_V_reg_444[11]),
        .O(\reg_resonator_im_V_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_2
       (.I0(reg_resonator_im_V_reg[10]),
        .I1(res_input_im_V_reg_444[10]),
        .O(\reg_resonator_im_V_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_3
       (.I0(reg_resonator_im_V_reg[9]),
        .I1(res_input_im_V_reg_444[9]),
        .O(\reg_resonator_im_V_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__1_i_4
       (.I0(reg_resonator_im_V_reg[8]),
        .I1(res_input_im_V_reg_444[8]),
        .O(\reg_resonator_im_V_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_1
       (.I0(reg_resonator_im_V_reg[15]),
        .I1(res_input_im_V_reg_444[15]),
        .O(\reg_resonator_im_V_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_2
       (.I0(reg_resonator_im_V_reg[14]),
        .I1(res_input_im_V_reg_444[14]),
        .O(\reg_resonator_im_V_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_3
       (.I0(reg_resonator_im_V_reg[13]),
        .I1(res_input_im_V_reg_444[13]),
        .O(\reg_resonator_im_V_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__2_i_4
       (.I0(reg_resonator_im_V_reg[12]),
        .I1(res_input_im_V_reg_444[12]),
        .O(\reg_resonator_im_V_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_1
       (.I0(reg_resonator_im_V_reg[19]),
        .I1(res_input_im_V_reg_444[19]),
        .O(\reg_resonator_im_V_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_2
       (.I0(reg_resonator_im_V_reg[18]),
        .I1(res_input_im_V_reg_444[18]),
        .O(\reg_resonator_im_V_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_3
       (.I0(reg_resonator_im_V_reg[17]),
        .I1(res_input_im_V_reg_444[17]),
        .O(\reg_resonator_im_V_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__3_i_4
       (.I0(reg_resonator_im_V_reg[16]),
        .I1(res_input_im_V_reg_444[16]),
        .O(\reg_resonator_im_V_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_1
       (.I0(reg_resonator_im_V_reg[23]),
        .I1(res_input_im_V_reg_444[23]),
        .O(\reg_resonator_im_V_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_2
       (.I0(reg_resonator_im_V_reg[22]),
        .I1(res_input_im_V_reg_444[22]),
        .O(\reg_resonator_im_V_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_3
       (.I0(reg_resonator_im_V_reg[21]),
        .I1(res_input_im_V_reg_444[21]),
        .O(\reg_resonator_im_V_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__4_i_4
       (.I0(reg_resonator_im_V_reg[20]),
        .I1(res_input_im_V_reg_444[20]),
        .O(\reg_resonator_im_V_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_1
       (.I0(reg_resonator_im_V_reg[27]),
        .I1(res_input_im_V_reg_444[27]),
        .O(\reg_resonator_im_V_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_2
       (.I0(reg_resonator_im_V_reg[26]),
        .I1(res_input_im_V_reg_444[26]),
        .O(\reg_resonator_im_V_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_3
       (.I0(reg_resonator_im_V_reg[25]),
        .I1(res_input_im_V_reg_444[25]),
        .O(\reg_resonator_im_V_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__5_i_4
       (.I0(reg_resonator_im_V_reg[24]),
        .I1(res_input_im_V_reg_444[24]),
        .O(\reg_resonator_im_V_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_1
       (.I0(reg_resonator_im_V_reg[31]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_2
       (.I0(reg_resonator_im_V_reg[30]),
        .I1(res_input_im_V_reg_444[30]),
        .O(\reg_resonator_im_V_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_3
       (.I0(reg_resonator_im_V_reg[29]),
        .I1(res_input_im_V_reg_444[29]),
        .O(\reg_resonator_im_V_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__6_i_4
       (.I0(reg_resonator_im_V_reg[28]),
        .I1(res_input_im_V_reg_444[28]),
        .O(\reg_resonator_im_V_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_1
       (.I0(reg_resonator_im_V_reg[35]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_2
       (.I0(reg_resonator_im_V_reg[34]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_3
       (.I0(reg_resonator_im_V_reg[33]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__7_i_4
       (.I0(reg_resonator_im_V_reg[32]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_1
       (.I0(reg_resonator_im_V_reg[39]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_2
       (.I0(reg_resonator_im_V_reg[38]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_3
       (.I0(reg_resonator_im_V_reg[37]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__8_i_4
       (.I0(reg_resonator_im_V_reg[36]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_1
       (.I0(reg_resonator_im_V_reg[43]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_2
       (.I0(reg_resonator_im_V_reg[42]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_3
       (.I0(reg_resonator_im_V_reg[41]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry__9_i_4
       (.I0(reg_resonator_im_V_reg[40]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_1
       (.I0(reg_resonator_im_V_reg[3]),
        .I1(res_input_im_V_reg_444[3]),
        .O(\reg_resonator_im_V_reg[3] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_2
       (.I0(reg_resonator_im_V_reg[2]),
        .I1(res_input_im_V_reg_444[2]),
        .O(\reg_resonator_im_V_reg[3] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_3
       (.I0(reg_resonator_im_V_reg[1]),
        .I1(res_input_im_V_reg_444[1]),
        .O(\reg_resonator_im_V_reg[3] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_1_fu_50_p2_carry_i_4
       (.I0(reg_resonator_im_V_reg[0]),
        .I1(res_input_im_V_reg_444[0]),
        .O(\reg_resonator_im_V_reg[3] [0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(res_input_im_V_reg_4440),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],res_input_im_V_reg_444[44],res_input_im_V_reg_444[30:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_1
       (.I0(rst_app_read_reg_389_pp0_iter7_reg),
        .O(res_input_im_V_reg_4440));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_2 
       (.I0(res_input_im_V_reg_444[3]),
        .I1(reg_resonator_im_V_reg[3]),
        .O(\reg_resonator_im_V[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_3 
       (.I0(res_input_im_V_reg_444[2]),
        .I1(reg_resonator_im_V_reg[2]),
        .O(\reg_resonator_im_V[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_4 
       (.I0(res_input_im_V_reg_444[1]),
        .I1(reg_resonator_im_V_reg[1]),
        .O(\reg_resonator_im_V[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[0]_i_5 
       (.I0(res_input_im_V_reg_444[0]),
        .I1(reg_resonator_im_V_reg[0]),
        .O(\reg_resonator_im_V[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_2 
       (.I0(res_input_im_V_reg_444[15]),
        .I1(reg_resonator_im_V_reg[15]),
        .O(\reg_resonator_im_V[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_3 
       (.I0(res_input_im_V_reg_444[14]),
        .I1(reg_resonator_im_V_reg[14]),
        .O(\reg_resonator_im_V[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_4 
       (.I0(res_input_im_V_reg_444[13]),
        .I1(reg_resonator_im_V_reg[13]),
        .O(\reg_resonator_im_V[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[12]_i_5 
       (.I0(res_input_im_V_reg_444[12]),
        .I1(reg_resonator_im_V_reg[12]),
        .O(\reg_resonator_im_V[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_2 
       (.I0(res_input_im_V_reg_444[19]),
        .I1(reg_resonator_im_V_reg[19]),
        .O(\reg_resonator_im_V[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_3 
       (.I0(res_input_im_V_reg_444[18]),
        .I1(reg_resonator_im_V_reg[18]),
        .O(\reg_resonator_im_V[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_4 
       (.I0(res_input_im_V_reg_444[17]),
        .I1(reg_resonator_im_V_reg[17]),
        .O(\reg_resonator_im_V[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[16]_i_5 
       (.I0(res_input_im_V_reg_444[16]),
        .I1(reg_resonator_im_V_reg[16]),
        .O(\reg_resonator_im_V[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_2 
       (.I0(res_input_im_V_reg_444[23]),
        .I1(reg_resonator_im_V_reg[23]),
        .O(\reg_resonator_im_V[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_3 
       (.I0(res_input_im_V_reg_444[22]),
        .I1(reg_resonator_im_V_reg[22]),
        .O(\reg_resonator_im_V[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_4 
       (.I0(res_input_im_V_reg_444[21]),
        .I1(reg_resonator_im_V_reg[21]),
        .O(\reg_resonator_im_V[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[20]_i_5 
       (.I0(res_input_im_V_reg_444[20]),
        .I1(reg_resonator_im_V_reg[20]),
        .O(\reg_resonator_im_V[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_2 
       (.I0(res_input_im_V_reg_444[27]),
        .I1(reg_resonator_im_V_reg[27]),
        .O(\reg_resonator_im_V[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_3 
       (.I0(res_input_im_V_reg_444[26]),
        .I1(reg_resonator_im_V_reg[26]),
        .O(\reg_resonator_im_V[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_4 
       (.I0(res_input_im_V_reg_444[25]),
        .I1(reg_resonator_im_V_reg[25]),
        .O(\reg_resonator_im_V[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[24]_i_5 
       (.I0(res_input_im_V_reg_444[24]),
        .I1(reg_resonator_im_V_reg[24]),
        .O(\reg_resonator_im_V[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_2 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[31]),
        .O(\reg_resonator_im_V[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_3 
       (.I0(res_input_im_V_reg_444[30]),
        .I1(reg_resonator_im_V_reg[30]),
        .O(\reg_resonator_im_V[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_4 
       (.I0(res_input_im_V_reg_444[29]),
        .I1(reg_resonator_im_V_reg[29]),
        .O(\reg_resonator_im_V[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[28]_i_5 
       (.I0(res_input_im_V_reg_444[28]),
        .I1(reg_resonator_im_V_reg[28]),
        .O(\reg_resonator_im_V[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_2 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[35]),
        .O(\reg_resonator_im_V[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_3 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[34]),
        .O(\reg_resonator_im_V[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_4 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[33]),
        .O(\reg_resonator_im_V[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[32]_i_5 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[32]),
        .O(\reg_resonator_im_V[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_2 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[39]),
        .O(\reg_resonator_im_V[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_3 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[38]),
        .O(\reg_resonator_im_V[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_4 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[37]),
        .O(\reg_resonator_im_V[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[36]_i_5 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[36]),
        .O(\reg_resonator_im_V[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_2 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[43]),
        .O(\reg_resonator_im_V[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_3 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[42]),
        .O(\reg_resonator_im_V[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_4 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[41]),
        .O(\reg_resonator_im_V[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[40]_i_5 
       (.I0(res_input_im_V_reg_444[44]),
        .I1(reg_resonator_im_V_reg[40]),
        .O(\reg_resonator_im_V[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[44]_i_2 
       (.I0(reg_resonator_im_V_reg[44]),
        .I1(res_input_im_V_reg_444[44]),
        .O(\reg_resonator_im_V[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_2 
       (.I0(res_input_im_V_reg_444[7]),
        .I1(reg_resonator_im_V_reg[7]),
        .O(\reg_resonator_im_V[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_3 
       (.I0(res_input_im_V_reg_444[6]),
        .I1(reg_resonator_im_V_reg[6]),
        .O(\reg_resonator_im_V[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_4 
       (.I0(res_input_im_V_reg_444[5]),
        .I1(reg_resonator_im_V_reg[5]),
        .O(\reg_resonator_im_V[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[4]_i_5 
       (.I0(res_input_im_V_reg_444[4]),
        .I1(reg_resonator_im_V_reg[4]),
        .O(\reg_resonator_im_V[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_2 
       (.I0(res_input_im_V_reg_444[11]),
        .I1(reg_resonator_im_V_reg[11]),
        .O(\reg_resonator_im_V[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_3 
       (.I0(res_input_im_V_reg_444[10]),
        .I1(reg_resonator_im_V_reg[10]),
        .O(\reg_resonator_im_V[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_4 
       (.I0(res_input_im_V_reg_444[9]),
        .I1(reg_resonator_im_V_reg[9]),
        .O(\reg_resonator_im_V[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_im_V[8]_i_5 
       (.I0(res_input_im_V_reg_444[8]),
        .I1(reg_resonator_im_V_reg[8]),
        .O(\reg_resonator_im_V[8]_i_5_n_0 ));
  CARRY4 \reg_resonator_im_V_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\reg_resonator_im_V_reg[0]_i_1_n_0 ,\reg_resonator_im_V_reg[0]_i_1_n_1 ,\reg_resonator_im_V_reg[0]_i_1_n_2 ,\reg_resonator_im_V_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[3:0]),
        .O(p_0),
        .S({\reg_resonator_im_V[0]_i_2_n_0 ,\reg_resonator_im_V[0]_i_3_n_0 ,\reg_resonator_im_V[0]_i_4_n_0 ,\reg_resonator_im_V[0]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[12]_i_1 
       (.CI(\reg_resonator_im_V_reg[8]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[12]_i_1_n_0 ,\reg_resonator_im_V_reg[12]_i_1_n_1 ,\reg_resonator_im_V_reg[12]_i_1_n_2 ,\reg_resonator_im_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[15:12]),
        .O(p_3),
        .S({\reg_resonator_im_V[12]_i_2_n_0 ,\reg_resonator_im_V[12]_i_3_n_0 ,\reg_resonator_im_V[12]_i_4_n_0 ,\reg_resonator_im_V[12]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[16]_i_1 
       (.CI(\reg_resonator_im_V_reg[12]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[16]_i_1_n_0 ,\reg_resonator_im_V_reg[16]_i_1_n_1 ,\reg_resonator_im_V_reg[16]_i_1_n_2 ,\reg_resonator_im_V_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[19:16]),
        .O(p_4),
        .S({\reg_resonator_im_V[16]_i_2_n_0 ,\reg_resonator_im_V[16]_i_3_n_0 ,\reg_resonator_im_V[16]_i_4_n_0 ,\reg_resonator_im_V[16]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[20]_i_1 
       (.CI(\reg_resonator_im_V_reg[16]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[20]_i_1_n_0 ,\reg_resonator_im_V_reg[20]_i_1_n_1 ,\reg_resonator_im_V_reg[20]_i_1_n_2 ,\reg_resonator_im_V_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[23:20]),
        .O(p_5),
        .S({\reg_resonator_im_V[20]_i_2_n_0 ,\reg_resonator_im_V[20]_i_3_n_0 ,\reg_resonator_im_V[20]_i_4_n_0 ,\reg_resonator_im_V[20]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[24]_i_1 
       (.CI(\reg_resonator_im_V_reg[20]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[24]_i_1_n_0 ,\reg_resonator_im_V_reg[24]_i_1_n_1 ,\reg_resonator_im_V_reg[24]_i_1_n_2 ,\reg_resonator_im_V_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[27:24]),
        .O(p_6),
        .S({\reg_resonator_im_V[24]_i_2_n_0 ,\reg_resonator_im_V[24]_i_3_n_0 ,\reg_resonator_im_V[24]_i_4_n_0 ,\reg_resonator_im_V[24]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[28]_i_1 
       (.CI(\reg_resonator_im_V_reg[24]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[28]_i_1_n_0 ,\reg_resonator_im_V_reg[28]_i_1_n_1 ,\reg_resonator_im_V_reg[28]_i_1_n_2 ,\reg_resonator_im_V_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_im_V_reg_444[44],res_input_im_V_reg_444[30:28]}),
        .O(p_7),
        .S({\reg_resonator_im_V[28]_i_2_n_0 ,\reg_resonator_im_V[28]_i_3_n_0 ,\reg_resonator_im_V[28]_i_4_n_0 ,\reg_resonator_im_V[28]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[32]_i_1 
       (.CI(\reg_resonator_im_V_reg[28]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[32]_i_1_n_0 ,\reg_resonator_im_V_reg[32]_i_1_n_1 ,\reg_resonator_im_V_reg[32]_i_1_n_2 ,\reg_resonator_im_V_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44]}),
        .O(p_8),
        .S({\reg_resonator_im_V[32]_i_2_n_0 ,\reg_resonator_im_V[32]_i_3_n_0 ,\reg_resonator_im_V[32]_i_4_n_0 ,\reg_resonator_im_V[32]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[36]_i_1 
       (.CI(\reg_resonator_im_V_reg[32]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[36]_i_1_n_0 ,\reg_resonator_im_V_reg[36]_i_1_n_1 ,\reg_resonator_im_V_reg[36]_i_1_n_2 ,\reg_resonator_im_V_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44]}),
        .O(p_9),
        .S({\reg_resonator_im_V[36]_i_2_n_0 ,\reg_resonator_im_V[36]_i_3_n_0 ,\reg_resonator_im_V[36]_i_4_n_0 ,\reg_resonator_im_V[36]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[40]_i_1 
       (.CI(\reg_resonator_im_V_reg[36]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[40]_i_1_n_0 ,\reg_resonator_im_V_reg[40]_i_1_n_1 ,\reg_resonator_im_V_reg[40]_i_1_n_2 ,\reg_resonator_im_V_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44],res_input_im_V_reg_444[44]}),
        .O(p_10),
        .S({\reg_resonator_im_V[40]_i_2_n_0 ,\reg_resonator_im_V[40]_i_3_n_0 ,\reg_resonator_im_V[40]_i_4_n_0 ,\reg_resonator_im_V[40]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[44]_i_1 
       (.CI(\reg_resonator_im_V_reg[40]_i_1_n_0 ),
        .CO(\NLW_reg_resonator_im_V_reg[44]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resonator_im_V_reg[44]_i_1_O_UNCONNECTED [3:1],p_11}),
        .S({1'b0,1'b0,1'b0,\reg_resonator_im_V[44]_i_2_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[4]_i_1 
       (.CI(\reg_resonator_im_V_reg[0]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[4]_i_1_n_0 ,\reg_resonator_im_V_reg[4]_i_1_n_1 ,\reg_resonator_im_V_reg[4]_i_1_n_2 ,\reg_resonator_im_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[7:4]),
        .O(p_1),
        .S({\reg_resonator_im_V[4]_i_2_n_0 ,\reg_resonator_im_V[4]_i_3_n_0 ,\reg_resonator_im_V[4]_i_4_n_0 ,\reg_resonator_im_V[4]_i_5_n_0 }));
  CARRY4 \reg_resonator_im_V_reg[8]_i_1 
       (.CI(\reg_resonator_im_V_reg[4]_i_1_n_0 ),
        .CO({\reg_resonator_im_V_reg[8]_i_1_n_0 ,\reg_resonator_im_V_reg[8]_i_1_n_1 ,\reg_resonator_im_V_reg[8]_i_1_n_2 ,\reg_resonator_im_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_im_V_reg_444[11:8]),
        .O(p_2),
        .S({\reg_resonator_im_V[8]_i_2_n_0 ,\reg_resonator_im_V[8]_i_3_n_0 ,\reg_resonator_im_V[8]_i_4_n_0 ,\reg_resonator_im_V[8]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "msdft_mac_mulsub_16s_15s_31s_31_1_0" *) 
module system_vv_model_2_0_0_msdft_mac_mulsub_16s_15s_31s_31_1_0
   (\reg_resonator_re_V_reg[44] ,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    p_11,
    PCOUT,
    reg_resonator_re_V_reg);
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]p_11;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_re_V_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire [15:0]p_11;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire [44:0]reg_resonator_re_V_reg;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire res_input_im_V_reg_4440;

  system_vv_model_2_0_0_msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1 msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1_U
       (.B(B),
        .PCOUT(PCOUT),
        .S(S),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_11(p_10),
        .p_12(p_11),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] (\reg_resonator_re_V_reg[11] ),
        .\reg_resonator_re_V_reg[15] (\reg_resonator_re_V_reg[15] ),
        .\reg_resonator_re_V_reg[19] (\reg_resonator_re_V_reg[19] ),
        .\reg_resonator_re_V_reg[23] (\reg_resonator_re_V_reg[23] ),
        .\reg_resonator_re_V_reg[27] (\reg_resonator_re_V_reg[27] ),
        .\reg_resonator_re_V_reg[31] (\reg_resonator_re_V_reg[31] ),
        .\reg_resonator_re_V_reg[35] (\reg_resonator_re_V_reg[35] ),
        .\reg_resonator_re_V_reg[39] (\reg_resonator_re_V_reg[39] ),
        .\reg_resonator_re_V_reg[43] (\reg_resonator_re_V_reg[43] ),
        .\reg_resonator_re_V_reg[44] (\reg_resonator_re_V_reg[44] ),
        .\reg_resonator_re_V_reg[7] (\reg_resonator_re_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
endmodule

(* ORIG_REF_NAME = "msdft_mac_mulsub_16s_15s_31s_31_1_0" *) 
module system_vv_model_2_0_0_msdft_mac_mulsub_16s_15s_31s_31_1_0_14
   (\reg_resonator_re_V_reg[44] ,
    O,
    p,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    A,
    PCOUT,
    reg_resonator_re_V_reg);
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [3:0]O;
  output [3:0]p;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [0:0]p_9;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_re_V_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [3:0]O;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire clk;
  wire [3:0]p;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [0:0]p_9;
  wire [44:0]reg_resonator_re_V_reg;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire res_input_im_V_reg_4440;

  system_vv_model_2_0_0_msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1_15 msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1_U
       (.A(A),
        .B(B),
        .O(O),
        .PCOUT(PCOUT),
        .S(S),
        .clk(clk),
        .p_0(p),
        .p_1(p_0),
        .p_10(p_9),
        .p_2(p_1),
        .p_3(p_2),
        .p_4(p_3),
        .p_5(p_4),
        .p_6(p_5),
        .p_7(p_6),
        .p_8(p_7),
        .p_9(p_8),
        .reg_resonator_re_V_reg(reg_resonator_re_V_reg),
        .\reg_resonator_re_V_reg[11] (\reg_resonator_re_V_reg[11] ),
        .\reg_resonator_re_V_reg[15] (\reg_resonator_re_V_reg[15] ),
        .\reg_resonator_re_V_reg[19] (\reg_resonator_re_V_reg[19] ),
        .\reg_resonator_re_V_reg[23] (\reg_resonator_re_V_reg[23] ),
        .\reg_resonator_re_V_reg[27] (\reg_resonator_re_V_reg[27] ),
        .\reg_resonator_re_V_reg[31] (\reg_resonator_re_V_reg[31] ),
        .\reg_resonator_re_V_reg[35] (\reg_resonator_re_V_reg[35] ),
        .\reg_resonator_re_V_reg[39] (\reg_resonator_re_V_reg[39] ),
        .\reg_resonator_re_V_reg[43] (\reg_resonator_re_V_reg[43] ),
        .\reg_resonator_re_V_reg[44] (\reg_resonator_re_V_reg[44] ),
        .\reg_resonator_re_V_reg[7] (\reg_resonator_re_V_reg[7] ),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440));
endmodule

(* ORIG_REF_NAME = "msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1" *) 
module system_vv_model_2_0_0_msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1
   (\reg_resonator_re_V_reg[44] ,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    p_11,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    p_12,
    PCOUT,
    reg_resonator_re_V_reg);
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [3:0]p_10;
  output [0:0]p_11;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]p_12;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_re_V_reg;

  wire [14:0]B;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [3:0]p_10;
  wire [0:0]p_11;
  wire [15:0]p_12;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_75;
  wire p_n_76;
  wire p_n_77;
  wire p_n_78;
  wire p_n_79;
  wire p_n_80;
  wire p_n_81;
  wire p_n_82;
  wire p_n_83;
  wire p_n_84;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \reg_resonator_re_V[0]_i_2_n_0 ;
  wire \reg_resonator_re_V[0]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[0]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[0]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[12]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[12]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[12]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[12]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[16]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[16]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[16]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[16]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[20]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[20]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[20]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[20]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[24]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[24]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[24]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[24]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[28]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[28]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[28]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[28]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[32]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[32]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[32]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[32]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[36]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[36]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[36]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[36]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[40]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[40]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[40]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[40]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[44]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[4]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[4]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[4]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[4]_i_5__0_n_0 ;
  wire \reg_resonator_re_V[8]_i_2__0_n_0 ;
  wire \reg_resonator_re_V[8]_i_3__0_n_0 ;
  wire \reg_resonator_re_V[8]_i_4__0_n_0 ;
  wire \reg_resonator_re_V[8]_i_5__0_n_0 ;
  wire [44:0]reg_resonator_re_V_reg;
  wire \reg_resonator_re_V_reg[0]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[0]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[0]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[0]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire \reg_resonator_re_V_reg[12]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[12]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[12]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[12]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire \reg_resonator_re_V_reg[16]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[16]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[16]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[16]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire \reg_resonator_re_V_reg[20]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[20]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[20]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[20]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire \reg_resonator_re_V_reg[24]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[24]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[24]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[24]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire \reg_resonator_re_V_reg[28]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[28]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[28]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[28]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire \reg_resonator_re_V_reg[32]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[32]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[32]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[32]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire \reg_resonator_re_V_reg[36]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[36]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[36]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[36]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire \reg_resonator_re_V_reg[40]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[40]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[40]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[40]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire \reg_resonator_re_V_reg[4]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[4]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[4]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[4]_i_1__0_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire \reg_resonator_re_V_reg[8]_i_1__0_n_0 ;
  wire \reg_resonator_re_V_reg[8]_i_1__0_n_1 ;
  wire \reg_resonator_re_V_reg[8]_i_1__0_n_2 ;
  wire \reg_resonator_re_V_reg[8]_i_1__0_n_3 ;
  wire res_input_im_V_reg_4440;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resonator_re_V_reg[44]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resonator_re_V_reg[44]_i_1__0_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_1__0
       (.I0(reg_resonator_re_V_reg[7]),
        .I1(p_n_98),
        .O(\reg_resonator_re_V_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_2__0
       (.I0(reg_resonator_re_V_reg[6]),
        .I1(p_n_99),
        .O(\reg_resonator_re_V_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_3__0
       (.I0(reg_resonator_re_V_reg[5]),
        .I1(p_n_100),
        .O(\reg_resonator_re_V_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_4__0
       (.I0(reg_resonator_re_V_reg[4]),
        .I1(p_n_101),
        .O(\reg_resonator_re_V_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__10_i_1__0
       (.I0(reg_resonator_re_V_reg[44]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_1__0
       (.I0(reg_resonator_re_V_reg[11]),
        .I1(p_n_94),
        .O(\reg_resonator_re_V_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_2__0
       (.I0(reg_resonator_re_V_reg[10]),
        .I1(p_n_95),
        .O(\reg_resonator_re_V_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_3__0
       (.I0(reg_resonator_re_V_reg[9]),
        .I1(p_n_96),
        .O(\reg_resonator_re_V_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_4__0
       (.I0(reg_resonator_re_V_reg[8]),
        .I1(p_n_97),
        .O(\reg_resonator_re_V_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_1__0
       (.I0(reg_resonator_re_V_reg[15]),
        .I1(p_n_90),
        .O(\reg_resonator_re_V_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_2__0
       (.I0(reg_resonator_re_V_reg[14]),
        .I1(p_n_91),
        .O(\reg_resonator_re_V_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_3__0
       (.I0(reg_resonator_re_V_reg[13]),
        .I1(p_n_92),
        .O(\reg_resonator_re_V_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_4__0
       (.I0(reg_resonator_re_V_reg[12]),
        .I1(p_n_93),
        .O(\reg_resonator_re_V_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_1__0
       (.I0(reg_resonator_re_V_reg[19]),
        .I1(p_n_86),
        .O(\reg_resonator_re_V_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_2__0
       (.I0(reg_resonator_re_V_reg[18]),
        .I1(p_n_87),
        .O(\reg_resonator_re_V_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_3__0
       (.I0(reg_resonator_re_V_reg[17]),
        .I1(p_n_88),
        .O(\reg_resonator_re_V_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_4__0
       (.I0(reg_resonator_re_V_reg[16]),
        .I1(p_n_89),
        .O(\reg_resonator_re_V_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_1__0
       (.I0(reg_resonator_re_V_reg[23]),
        .I1(p_n_82),
        .O(\reg_resonator_re_V_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_2__0
       (.I0(reg_resonator_re_V_reg[22]),
        .I1(p_n_83),
        .O(\reg_resonator_re_V_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_3__0
       (.I0(reg_resonator_re_V_reg[21]),
        .I1(p_n_84),
        .O(\reg_resonator_re_V_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_4__0
       (.I0(reg_resonator_re_V_reg[20]),
        .I1(p_n_85),
        .O(\reg_resonator_re_V_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_1__0
       (.I0(reg_resonator_re_V_reg[27]),
        .I1(p_n_78),
        .O(\reg_resonator_re_V_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_2__0
       (.I0(reg_resonator_re_V_reg[26]),
        .I1(p_n_79),
        .O(\reg_resonator_re_V_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_3__0
       (.I0(reg_resonator_re_V_reg[25]),
        .I1(p_n_80),
        .O(\reg_resonator_re_V_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_4__0
       (.I0(reg_resonator_re_V_reg[24]),
        .I1(p_n_81),
        .O(\reg_resonator_re_V_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_1__0
       (.I0(reg_resonator_re_V_reg[31]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_2__0
       (.I0(reg_resonator_re_V_reg[30]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_3__0
       (.I0(reg_resonator_re_V_reg[29]),
        .I1(p_n_76),
        .O(\reg_resonator_re_V_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_4__0
       (.I0(reg_resonator_re_V_reg[28]),
        .I1(p_n_77),
        .O(\reg_resonator_re_V_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_1__0
       (.I0(reg_resonator_re_V_reg[35]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_2__0
       (.I0(reg_resonator_re_V_reg[34]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_3__0
       (.I0(reg_resonator_re_V_reg[33]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_4__0
       (.I0(reg_resonator_re_V_reg[32]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_1__0
       (.I0(reg_resonator_re_V_reg[39]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_2__0
       (.I0(reg_resonator_re_V_reg[38]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_3__0
       (.I0(reg_resonator_re_V_reg[37]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_4__0
       (.I0(reg_resonator_re_V_reg[36]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_1__0
       (.I0(reg_resonator_re_V_reg[43]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_2__0
       (.I0(reg_resonator_re_V_reg[42]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_3__0
       (.I0(reg_resonator_re_V_reg[41]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_4__0
       (.I0(reg_resonator_re_V_reg[40]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_1__0
       (.I0(reg_resonator_re_V_reg[3]),
        .I1(p_n_102),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_2__0
       (.I0(reg_resonator_re_V_reg[2]),
        .I1(p_n_103),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_3__0
       (.I0(reg_resonator_re_V_reg[1]),
        .I1(p_n_104),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_4__0
       (.I0(reg_resonator_re_V_reg[0]),
        .I1(p_n_105),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12[15],p_12}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(res_input_im_V_reg_4440),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],p_n_75,p_n_76,p_n_77,p_n_78,p_n_79,p_n_80,p_n_81,p_n_82,p_n_83,p_n_84,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_2 
       (.I0(p_n_102),
        .I1(reg_resonator_re_V_reg[3]),
        .O(\reg_resonator_re_V[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_3__0 
       (.I0(p_n_103),
        .I1(reg_resonator_re_V_reg[2]),
        .O(\reg_resonator_re_V[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_4__0 
       (.I0(p_n_104),
        .I1(reg_resonator_re_V_reg[1]),
        .O(\reg_resonator_re_V[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_5__0 
       (.I0(p_n_105),
        .I1(reg_resonator_re_V_reg[0]),
        .O(\reg_resonator_re_V[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_2__0 
       (.I0(p_n_90),
        .I1(reg_resonator_re_V_reg[15]),
        .O(\reg_resonator_re_V[12]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_3__0 
       (.I0(p_n_91),
        .I1(reg_resonator_re_V_reg[14]),
        .O(\reg_resonator_re_V[12]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_4__0 
       (.I0(p_n_92),
        .I1(reg_resonator_re_V_reg[13]),
        .O(\reg_resonator_re_V[12]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_5__0 
       (.I0(p_n_93),
        .I1(reg_resonator_re_V_reg[12]),
        .O(\reg_resonator_re_V[12]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_2__0 
       (.I0(p_n_86),
        .I1(reg_resonator_re_V_reg[19]),
        .O(\reg_resonator_re_V[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_3__0 
       (.I0(p_n_87),
        .I1(reg_resonator_re_V_reg[18]),
        .O(\reg_resonator_re_V[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_4__0 
       (.I0(p_n_88),
        .I1(reg_resonator_re_V_reg[17]),
        .O(\reg_resonator_re_V[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_5__0 
       (.I0(p_n_89),
        .I1(reg_resonator_re_V_reg[16]),
        .O(\reg_resonator_re_V[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_2__0 
       (.I0(p_n_82),
        .I1(reg_resonator_re_V_reg[23]),
        .O(\reg_resonator_re_V[20]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_3__0 
       (.I0(p_n_83),
        .I1(reg_resonator_re_V_reg[22]),
        .O(\reg_resonator_re_V[20]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_4__0 
       (.I0(p_n_84),
        .I1(reg_resonator_re_V_reg[21]),
        .O(\reg_resonator_re_V[20]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_5__0 
       (.I0(p_n_85),
        .I1(reg_resonator_re_V_reg[20]),
        .O(\reg_resonator_re_V[20]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_2__0 
       (.I0(p_n_78),
        .I1(reg_resonator_re_V_reg[27]),
        .O(\reg_resonator_re_V[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_3__0 
       (.I0(p_n_79),
        .I1(reg_resonator_re_V_reg[26]),
        .O(\reg_resonator_re_V[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_4__0 
       (.I0(p_n_80),
        .I1(reg_resonator_re_V_reg[25]),
        .O(\reg_resonator_re_V[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_5__0 
       (.I0(p_n_81),
        .I1(reg_resonator_re_V_reg[24]),
        .O(\reg_resonator_re_V[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[31]),
        .O(\reg_resonator_re_V[28]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[30]),
        .O(\reg_resonator_re_V[28]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_4__0 
       (.I0(p_n_76),
        .I1(reg_resonator_re_V_reg[29]),
        .O(\reg_resonator_re_V[28]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_5__0 
       (.I0(p_n_77),
        .I1(reg_resonator_re_V_reg[28]),
        .O(\reg_resonator_re_V[28]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[35]),
        .O(\reg_resonator_re_V[32]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[34]),
        .O(\reg_resonator_re_V[32]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_4__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[33]),
        .O(\reg_resonator_re_V[32]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_5__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[32]),
        .O(\reg_resonator_re_V[32]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[39]),
        .O(\reg_resonator_re_V[36]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[38]),
        .O(\reg_resonator_re_V[36]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_4__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[37]),
        .O(\reg_resonator_re_V[36]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_5__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[36]),
        .O(\reg_resonator_re_V[36]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_2__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[43]),
        .O(\reg_resonator_re_V[40]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_3__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[42]),
        .O(\reg_resonator_re_V[40]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_4__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[41]),
        .O(\reg_resonator_re_V[40]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_5__0 
       (.I0(p_n_75),
        .I1(reg_resonator_re_V_reg[40]),
        .O(\reg_resonator_re_V[40]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[44]_i_2__0 
       (.I0(reg_resonator_re_V_reg[44]),
        .I1(p_n_75),
        .O(\reg_resonator_re_V[44]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_2__0 
       (.I0(p_n_98),
        .I1(reg_resonator_re_V_reg[7]),
        .O(\reg_resonator_re_V[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_3__0 
       (.I0(p_n_99),
        .I1(reg_resonator_re_V_reg[6]),
        .O(\reg_resonator_re_V[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_4__0 
       (.I0(p_n_100),
        .I1(reg_resonator_re_V_reg[5]),
        .O(\reg_resonator_re_V[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_5__0 
       (.I0(p_n_101),
        .I1(reg_resonator_re_V_reg[4]),
        .O(\reg_resonator_re_V[4]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_2__0 
       (.I0(p_n_94),
        .I1(reg_resonator_re_V_reg[11]),
        .O(\reg_resonator_re_V[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_3__0 
       (.I0(p_n_95),
        .I1(reg_resonator_re_V_reg[10]),
        .O(\reg_resonator_re_V[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_4__0 
       (.I0(p_n_96),
        .I1(reg_resonator_re_V_reg[9]),
        .O(\reg_resonator_re_V[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_5__0 
       (.I0(p_n_97),
        .I1(reg_resonator_re_V_reg[8]),
        .O(\reg_resonator_re_V[8]_i_5__0_n_0 ));
  CARRY4 \reg_resonator_re_V_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\reg_resonator_re_V_reg[0]_i_1_n_0 ,\reg_resonator_re_V_reg[0]_i_1_n_1 ,\reg_resonator_re_V_reg[0]_i_1_n_2 ,\reg_resonator_re_V_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_102,p_n_103,p_n_104,p_n_105}),
        .O(p_0),
        .S({\reg_resonator_re_V[0]_i_2_n_0 ,\reg_resonator_re_V[0]_i_3__0_n_0 ,\reg_resonator_re_V[0]_i_4__0_n_0 ,\reg_resonator_re_V[0]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[12]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[8]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[12]_i_1__0_n_0 ,\reg_resonator_re_V_reg[12]_i_1__0_n_1 ,\reg_resonator_re_V_reg[12]_i_1__0_n_2 ,\reg_resonator_re_V_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_90,p_n_91,p_n_92,p_n_93}),
        .O(p_3),
        .S({\reg_resonator_re_V[12]_i_2__0_n_0 ,\reg_resonator_re_V[12]_i_3__0_n_0 ,\reg_resonator_re_V[12]_i_4__0_n_0 ,\reg_resonator_re_V[12]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[16]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[12]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[16]_i_1__0_n_0 ,\reg_resonator_re_V_reg[16]_i_1__0_n_1 ,\reg_resonator_re_V_reg[16]_i_1__0_n_2 ,\reg_resonator_re_V_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_86,p_n_87,p_n_88,p_n_89}),
        .O(p_4),
        .S({\reg_resonator_re_V[16]_i_2__0_n_0 ,\reg_resonator_re_V[16]_i_3__0_n_0 ,\reg_resonator_re_V[16]_i_4__0_n_0 ,\reg_resonator_re_V[16]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[20]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[16]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[20]_i_1__0_n_0 ,\reg_resonator_re_V_reg[20]_i_1__0_n_1 ,\reg_resonator_re_V_reg[20]_i_1__0_n_2 ,\reg_resonator_re_V_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_82,p_n_83,p_n_84,p_n_85}),
        .O(p_5),
        .S({\reg_resonator_re_V[20]_i_2__0_n_0 ,\reg_resonator_re_V[20]_i_3__0_n_0 ,\reg_resonator_re_V[20]_i_4__0_n_0 ,\reg_resonator_re_V[20]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[24]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[20]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[24]_i_1__0_n_0 ,\reg_resonator_re_V_reg[24]_i_1__0_n_1 ,\reg_resonator_re_V_reg[24]_i_1__0_n_2 ,\reg_resonator_re_V_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_78,p_n_79,p_n_80,p_n_81}),
        .O(p_6),
        .S({\reg_resonator_re_V[24]_i_2__0_n_0 ,\reg_resonator_re_V[24]_i_3__0_n_0 ,\reg_resonator_re_V[24]_i_4__0_n_0 ,\reg_resonator_re_V[24]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[28]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[24]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[28]_i_1__0_n_0 ,\reg_resonator_re_V_reg[28]_i_1__0_n_1 ,\reg_resonator_re_V_reg[28]_i_1__0_n_2 ,\reg_resonator_re_V_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_76,p_n_77}),
        .O(p_7),
        .S({\reg_resonator_re_V[28]_i_2__0_n_0 ,\reg_resonator_re_V[28]_i_3__0_n_0 ,\reg_resonator_re_V[28]_i_4__0_n_0 ,\reg_resonator_re_V[28]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[32]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[28]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[32]_i_1__0_n_0 ,\reg_resonator_re_V_reg[32]_i_1__0_n_1 ,\reg_resonator_re_V_reg[32]_i_1__0_n_2 ,\reg_resonator_re_V_reg[32]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_75,p_n_75}),
        .O(p_8),
        .S({\reg_resonator_re_V[32]_i_2__0_n_0 ,\reg_resonator_re_V[32]_i_3__0_n_0 ,\reg_resonator_re_V[32]_i_4__0_n_0 ,\reg_resonator_re_V[32]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[36]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[32]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[36]_i_1__0_n_0 ,\reg_resonator_re_V_reg[36]_i_1__0_n_1 ,\reg_resonator_re_V_reg[36]_i_1__0_n_2 ,\reg_resonator_re_V_reg[36]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_75,p_n_75}),
        .O(p_9),
        .S({\reg_resonator_re_V[36]_i_2__0_n_0 ,\reg_resonator_re_V[36]_i_3__0_n_0 ,\reg_resonator_re_V[36]_i_4__0_n_0 ,\reg_resonator_re_V[36]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[40]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[36]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[40]_i_1__0_n_0 ,\reg_resonator_re_V_reg[40]_i_1__0_n_1 ,\reg_resonator_re_V_reg[40]_i_1__0_n_2 ,\reg_resonator_re_V_reg[40]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_75,p_n_75,p_n_75,p_n_75}),
        .O(p_10),
        .S({\reg_resonator_re_V[40]_i_2__0_n_0 ,\reg_resonator_re_V[40]_i_3__0_n_0 ,\reg_resonator_re_V[40]_i_4__0_n_0 ,\reg_resonator_re_V[40]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[44]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[40]_i_1__0_n_0 ),
        .CO(\NLW_reg_resonator_re_V_reg[44]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resonator_re_V_reg[44]_i_1__0_O_UNCONNECTED [3:1],p_11}),
        .S({1'b0,1'b0,1'b0,\reg_resonator_re_V[44]_i_2__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[4]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[0]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[4]_i_1__0_n_0 ,\reg_resonator_re_V_reg[4]_i_1__0_n_1 ,\reg_resonator_re_V_reg[4]_i_1__0_n_2 ,\reg_resonator_re_V_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_98,p_n_99,p_n_100,p_n_101}),
        .O(p_1),
        .S({\reg_resonator_re_V[4]_i_2__0_n_0 ,\reg_resonator_re_V[4]_i_3__0_n_0 ,\reg_resonator_re_V[4]_i_4__0_n_0 ,\reg_resonator_re_V[4]_i_5__0_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[8]_i_1__0 
       (.CI(\reg_resonator_re_V_reg[4]_i_1__0_n_0 ),
        .CO({\reg_resonator_re_V_reg[8]_i_1__0_n_0 ,\reg_resonator_re_V_reg[8]_i_1__0_n_1 ,\reg_resonator_re_V_reg[8]_i_1__0_n_2 ,\reg_resonator_re_V_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_n_94,p_n_95,p_n_96,p_n_97}),
        .O(p_2),
        .S({\reg_resonator_re_V[8]_i_2__0_n_0 ,\reg_resonator_re_V[8]_i_3__0_n_0 ,\reg_resonator_re_V[8]_i_4__0_n_0 ,\reg_resonator_re_V[8]_i_5__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1" *) 
module system_vv_model_2_0_0_msdft_mac_mulsub_16s_15s_31s_31_1_0_DSP48_1_15
   (\reg_resonator_re_V_reg[44] ,
    O,
    p_0,
    p_1,
    p_2,
    p_3,
    p_4,
    p_5,
    p_6,
    p_7,
    p_8,
    p_9,
    p_10,
    S,
    \reg_resonator_re_V_reg[7] ,
    \reg_resonator_re_V_reg[11] ,
    \reg_resonator_re_V_reg[15] ,
    \reg_resonator_re_V_reg[19] ,
    \reg_resonator_re_V_reg[23] ,
    \reg_resonator_re_V_reg[27] ,
    \reg_resonator_re_V_reg[31] ,
    \reg_resonator_re_V_reg[35] ,
    \reg_resonator_re_V_reg[39] ,
    \reg_resonator_re_V_reg[43] ,
    res_input_im_V_reg_4440,
    clk,
    B,
    A,
    PCOUT,
    reg_resonator_re_V_reg);
  output [0:0]\reg_resonator_re_V_reg[44] ;
  output [3:0]O;
  output [3:0]p_0;
  output [3:0]p_1;
  output [3:0]p_2;
  output [3:0]p_3;
  output [3:0]p_4;
  output [3:0]p_5;
  output [3:0]p_6;
  output [3:0]p_7;
  output [3:0]p_8;
  output [3:0]p_9;
  output [0:0]p_10;
  output [3:0]S;
  output [3:0]\reg_resonator_re_V_reg[7] ;
  output [3:0]\reg_resonator_re_V_reg[11] ;
  output [3:0]\reg_resonator_re_V_reg[15] ;
  output [3:0]\reg_resonator_re_V_reg[19] ;
  output [3:0]\reg_resonator_re_V_reg[23] ;
  output [3:0]\reg_resonator_re_V_reg[27] ;
  output [3:0]\reg_resonator_re_V_reg[31] ;
  output [3:0]\reg_resonator_re_V_reg[35] ;
  output [3:0]\reg_resonator_re_V_reg[39] ;
  output [3:0]\reg_resonator_re_V_reg[43] ;
  input res_input_im_V_reg_4440;
  input clk;
  input [14:0]B;
  input [15:0]A;
  input [47:0]PCOUT;
  input [44:0]reg_resonator_re_V_reg;

  wire [15:0]A;
  wire [14:0]B;
  wire [3:0]O;
  wire [47:0]PCOUT;
  wire [3:0]S;
  wire clk;
  wire [3:0]p_0;
  wire [3:0]p_1;
  wire [0:0]p_10;
  wire [3:0]p_2;
  wire [3:0]p_3;
  wire [3:0]p_4;
  wire [3:0]p_5;
  wire [3:0]p_6;
  wire [3:0]p_7;
  wire [3:0]p_8;
  wire [3:0]p_9;
  wire \reg_resonator_re_V[0]_i_3_n_0 ;
  wire \reg_resonator_re_V[0]_i_4_n_0 ;
  wire \reg_resonator_re_V[0]_i_5_n_0 ;
  wire \reg_resonator_re_V[0]_i_6_n_0 ;
  wire \reg_resonator_re_V[12]_i_2_n_0 ;
  wire \reg_resonator_re_V[12]_i_3_n_0 ;
  wire \reg_resonator_re_V[12]_i_4_n_0 ;
  wire \reg_resonator_re_V[12]_i_5_n_0 ;
  wire \reg_resonator_re_V[16]_i_2_n_0 ;
  wire \reg_resonator_re_V[16]_i_3_n_0 ;
  wire \reg_resonator_re_V[16]_i_4_n_0 ;
  wire \reg_resonator_re_V[16]_i_5_n_0 ;
  wire \reg_resonator_re_V[20]_i_2_n_0 ;
  wire \reg_resonator_re_V[20]_i_3_n_0 ;
  wire \reg_resonator_re_V[20]_i_4_n_0 ;
  wire \reg_resonator_re_V[20]_i_5_n_0 ;
  wire \reg_resonator_re_V[24]_i_2_n_0 ;
  wire \reg_resonator_re_V[24]_i_3_n_0 ;
  wire \reg_resonator_re_V[24]_i_4_n_0 ;
  wire \reg_resonator_re_V[24]_i_5_n_0 ;
  wire \reg_resonator_re_V[28]_i_2_n_0 ;
  wire \reg_resonator_re_V[28]_i_3_n_0 ;
  wire \reg_resonator_re_V[28]_i_4_n_0 ;
  wire \reg_resonator_re_V[28]_i_5_n_0 ;
  wire \reg_resonator_re_V[32]_i_2_n_0 ;
  wire \reg_resonator_re_V[32]_i_3_n_0 ;
  wire \reg_resonator_re_V[32]_i_4_n_0 ;
  wire \reg_resonator_re_V[32]_i_5_n_0 ;
  wire \reg_resonator_re_V[36]_i_2_n_0 ;
  wire \reg_resonator_re_V[36]_i_3_n_0 ;
  wire \reg_resonator_re_V[36]_i_4_n_0 ;
  wire \reg_resonator_re_V[36]_i_5_n_0 ;
  wire \reg_resonator_re_V[40]_i_2_n_0 ;
  wire \reg_resonator_re_V[40]_i_3_n_0 ;
  wire \reg_resonator_re_V[40]_i_4_n_0 ;
  wire \reg_resonator_re_V[40]_i_5_n_0 ;
  wire \reg_resonator_re_V[44]_i_2_n_0 ;
  wire \reg_resonator_re_V[4]_i_2_n_0 ;
  wire \reg_resonator_re_V[4]_i_3_n_0 ;
  wire \reg_resonator_re_V[4]_i_4_n_0 ;
  wire \reg_resonator_re_V[4]_i_5_n_0 ;
  wire \reg_resonator_re_V[8]_i_2_n_0 ;
  wire \reg_resonator_re_V[8]_i_3_n_0 ;
  wire \reg_resonator_re_V[8]_i_4_n_0 ;
  wire \reg_resonator_re_V[8]_i_5_n_0 ;
  wire [44:0]reg_resonator_re_V_reg;
  wire \reg_resonator_re_V_reg[0]_i_2_n_0 ;
  wire \reg_resonator_re_V_reg[0]_i_2_n_1 ;
  wire \reg_resonator_re_V_reg[0]_i_2_n_2 ;
  wire \reg_resonator_re_V_reg[0]_i_2_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[11] ;
  wire \reg_resonator_re_V_reg[12]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[12]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[12]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[12]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[15] ;
  wire \reg_resonator_re_V_reg[16]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[16]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[16]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[16]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[19] ;
  wire \reg_resonator_re_V_reg[20]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[20]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[20]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[20]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[23] ;
  wire \reg_resonator_re_V_reg[24]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[24]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[24]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[24]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[27] ;
  wire \reg_resonator_re_V_reg[28]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[28]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[28]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[28]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[31] ;
  wire \reg_resonator_re_V_reg[32]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[32]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[32]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[32]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[35] ;
  wire \reg_resonator_re_V_reg[36]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[36]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[36]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[36]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[39] ;
  wire \reg_resonator_re_V_reg[40]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[40]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[40]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[40]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[43] ;
  wire [0:0]\reg_resonator_re_V_reg[44] ;
  wire \reg_resonator_re_V_reg[4]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[4]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[4]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[4]_i_1_n_3 ;
  wire [3:0]\reg_resonator_re_V_reg[7] ;
  wire \reg_resonator_re_V_reg[8]_i_1_n_0 ;
  wire \reg_resonator_re_V_reg[8]_i_1_n_1 ;
  wire \reg_resonator_re_V_reg[8]_i_1_n_2 ;
  wire \reg_resonator_re_V_reg[8]_i_1_n_3 ;
  wire res_input_im_V_reg_4440;
  wire [44:0]res_input_re_V_reg_439;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:31]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_reg_resonator_re_V_reg[44]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_reg_resonator_re_V_reg[44]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_1
       (.I0(reg_resonator_re_V_reg[7]),
        .I1(res_input_re_V_reg_439[7]),
        .O(\reg_resonator_re_V_reg[7] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_2
       (.I0(reg_resonator_re_V_reg[6]),
        .I1(res_input_re_V_reg_439[6]),
        .O(\reg_resonator_re_V_reg[7] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_3
       (.I0(reg_resonator_re_V_reg[5]),
        .I1(res_input_re_V_reg_439[5]),
        .O(\reg_resonator_re_V_reg[7] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__0_i_4
       (.I0(reg_resonator_re_V_reg[4]),
        .I1(res_input_re_V_reg_439[4]),
        .O(\reg_resonator_re_V_reg[7] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__10_i_1
       (.I0(reg_resonator_re_V_reg[44]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[44] ));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_1
       (.I0(reg_resonator_re_V_reg[11]),
        .I1(res_input_re_V_reg_439[11]),
        .O(\reg_resonator_re_V_reg[11] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_2
       (.I0(reg_resonator_re_V_reg[10]),
        .I1(res_input_re_V_reg_439[10]),
        .O(\reg_resonator_re_V_reg[11] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_3
       (.I0(reg_resonator_re_V_reg[9]),
        .I1(res_input_re_V_reg_439[9]),
        .O(\reg_resonator_re_V_reg[11] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__1_i_4
       (.I0(reg_resonator_re_V_reg[8]),
        .I1(res_input_re_V_reg_439[8]),
        .O(\reg_resonator_re_V_reg[11] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_1
       (.I0(reg_resonator_re_V_reg[15]),
        .I1(res_input_re_V_reg_439[15]),
        .O(\reg_resonator_re_V_reg[15] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_2
       (.I0(reg_resonator_re_V_reg[14]),
        .I1(res_input_re_V_reg_439[14]),
        .O(\reg_resonator_re_V_reg[15] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_3
       (.I0(reg_resonator_re_V_reg[13]),
        .I1(res_input_re_V_reg_439[13]),
        .O(\reg_resonator_re_V_reg[15] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__2_i_4
       (.I0(reg_resonator_re_V_reg[12]),
        .I1(res_input_re_V_reg_439[12]),
        .O(\reg_resonator_re_V_reg[15] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_1
       (.I0(reg_resonator_re_V_reg[19]),
        .I1(res_input_re_V_reg_439[19]),
        .O(\reg_resonator_re_V_reg[19] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_2
       (.I0(reg_resonator_re_V_reg[18]),
        .I1(res_input_re_V_reg_439[18]),
        .O(\reg_resonator_re_V_reg[19] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_3
       (.I0(reg_resonator_re_V_reg[17]),
        .I1(res_input_re_V_reg_439[17]),
        .O(\reg_resonator_re_V_reg[19] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__3_i_4
       (.I0(reg_resonator_re_V_reg[16]),
        .I1(res_input_re_V_reg_439[16]),
        .O(\reg_resonator_re_V_reg[19] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_1
       (.I0(reg_resonator_re_V_reg[23]),
        .I1(res_input_re_V_reg_439[23]),
        .O(\reg_resonator_re_V_reg[23] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_2
       (.I0(reg_resonator_re_V_reg[22]),
        .I1(res_input_re_V_reg_439[22]),
        .O(\reg_resonator_re_V_reg[23] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_3
       (.I0(reg_resonator_re_V_reg[21]),
        .I1(res_input_re_V_reg_439[21]),
        .O(\reg_resonator_re_V_reg[23] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__4_i_4
       (.I0(reg_resonator_re_V_reg[20]),
        .I1(res_input_re_V_reg_439[20]),
        .O(\reg_resonator_re_V_reg[23] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_1
       (.I0(reg_resonator_re_V_reg[27]),
        .I1(res_input_re_V_reg_439[27]),
        .O(\reg_resonator_re_V_reg[27] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_2
       (.I0(reg_resonator_re_V_reg[26]),
        .I1(res_input_re_V_reg_439[26]),
        .O(\reg_resonator_re_V_reg[27] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_3
       (.I0(reg_resonator_re_V_reg[25]),
        .I1(res_input_re_V_reg_439[25]),
        .O(\reg_resonator_re_V_reg[27] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__5_i_4
       (.I0(reg_resonator_re_V_reg[24]),
        .I1(res_input_re_V_reg_439[24]),
        .O(\reg_resonator_re_V_reg[27] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_1
       (.I0(reg_resonator_re_V_reg[31]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[31] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_2
       (.I0(reg_resonator_re_V_reg[30]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[31] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_3
       (.I0(reg_resonator_re_V_reg[29]),
        .I1(res_input_re_V_reg_439[29]),
        .O(\reg_resonator_re_V_reg[31] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__6_i_4
       (.I0(reg_resonator_re_V_reg[28]),
        .I1(res_input_re_V_reg_439[28]),
        .O(\reg_resonator_re_V_reg[31] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_1
       (.I0(reg_resonator_re_V_reg[35]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[35] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_2
       (.I0(reg_resonator_re_V_reg[34]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[35] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_3
       (.I0(reg_resonator_re_V_reg[33]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[35] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__7_i_4
       (.I0(reg_resonator_re_V_reg[32]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[35] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_1
       (.I0(reg_resonator_re_V_reg[39]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[39] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_2
       (.I0(reg_resonator_re_V_reg[38]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[39] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_3
       (.I0(reg_resonator_re_V_reg[37]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[39] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__8_i_4
       (.I0(reg_resonator_re_V_reg[36]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[39] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_1
       (.I0(reg_resonator_re_V_reg[43]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[43] [3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_2
       (.I0(reg_resonator_re_V_reg[42]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[43] [2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_3
       (.I0(reg_resonator_re_V_reg[41]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[43] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry__9_i_4
       (.I0(reg_resonator_re_V_reg[40]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V_reg[43] [0]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_1
       (.I0(reg_resonator_re_V_reg[3]),
        .I1(res_input_re_V_reg_439[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_2
       (.I0(reg_resonator_re_V_reg[2]),
        .I1(res_input_re_V_reg_439[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_3
       (.I0(reg_resonator_re_V_reg[1]),
        .I1(res_input_re_V_reg_439[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln703_fu_44_p2_carry_i_4
       (.I0(reg_resonator_re_V_reg[0]),
        .I1(res_input_re_V_reg_439[0]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A[15],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b1,1'b1}),
        .B({B[14],B[14],B[14],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(res_input_im_V_reg_4440),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:31],res_input_re_V_reg_439[44],res_input_re_V_reg_439[29:0]}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_3 
       (.I0(res_input_re_V_reg_439[3]),
        .I1(reg_resonator_re_V_reg[3]),
        .O(\reg_resonator_re_V[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_4 
       (.I0(res_input_re_V_reg_439[2]),
        .I1(reg_resonator_re_V_reg[2]),
        .O(\reg_resonator_re_V[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_5 
       (.I0(res_input_re_V_reg_439[1]),
        .I1(reg_resonator_re_V_reg[1]),
        .O(\reg_resonator_re_V[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[0]_i_6 
       (.I0(res_input_re_V_reg_439[0]),
        .I1(reg_resonator_re_V_reg[0]),
        .O(\reg_resonator_re_V[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_2 
       (.I0(res_input_re_V_reg_439[15]),
        .I1(reg_resonator_re_V_reg[15]),
        .O(\reg_resonator_re_V[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_3 
       (.I0(res_input_re_V_reg_439[14]),
        .I1(reg_resonator_re_V_reg[14]),
        .O(\reg_resonator_re_V[12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_4 
       (.I0(res_input_re_V_reg_439[13]),
        .I1(reg_resonator_re_V_reg[13]),
        .O(\reg_resonator_re_V[12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[12]_i_5 
       (.I0(res_input_re_V_reg_439[12]),
        .I1(reg_resonator_re_V_reg[12]),
        .O(\reg_resonator_re_V[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_2 
       (.I0(res_input_re_V_reg_439[19]),
        .I1(reg_resonator_re_V_reg[19]),
        .O(\reg_resonator_re_V[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_3 
       (.I0(res_input_re_V_reg_439[18]),
        .I1(reg_resonator_re_V_reg[18]),
        .O(\reg_resonator_re_V[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_4 
       (.I0(res_input_re_V_reg_439[17]),
        .I1(reg_resonator_re_V_reg[17]),
        .O(\reg_resonator_re_V[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[16]_i_5 
       (.I0(res_input_re_V_reg_439[16]),
        .I1(reg_resonator_re_V_reg[16]),
        .O(\reg_resonator_re_V[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_2 
       (.I0(res_input_re_V_reg_439[23]),
        .I1(reg_resonator_re_V_reg[23]),
        .O(\reg_resonator_re_V[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_3 
       (.I0(res_input_re_V_reg_439[22]),
        .I1(reg_resonator_re_V_reg[22]),
        .O(\reg_resonator_re_V[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_4 
       (.I0(res_input_re_V_reg_439[21]),
        .I1(reg_resonator_re_V_reg[21]),
        .O(\reg_resonator_re_V[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[20]_i_5 
       (.I0(res_input_re_V_reg_439[20]),
        .I1(reg_resonator_re_V_reg[20]),
        .O(\reg_resonator_re_V[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_2 
       (.I0(res_input_re_V_reg_439[27]),
        .I1(reg_resonator_re_V_reg[27]),
        .O(\reg_resonator_re_V[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_3 
       (.I0(res_input_re_V_reg_439[26]),
        .I1(reg_resonator_re_V_reg[26]),
        .O(\reg_resonator_re_V[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_4 
       (.I0(res_input_re_V_reg_439[25]),
        .I1(reg_resonator_re_V_reg[25]),
        .O(\reg_resonator_re_V[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[24]_i_5 
       (.I0(res_input_re_V_reg_439[24]),
        .I1(reg_resonator_re_V_reg[24]),
        .O(\reg_resonator_re_V[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_2 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[31]),
        .O(\reg_resonator_re_V[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_3 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[30]),
        .O(\reg_resonator_re_V[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_4 
       (.I0(res_input_re_V_reg_439[29]),
        .I1(reg_resonator_re_V_reg[29]),
        .O(\reg_resonator_re_V[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[28]_i_5 
       (.I0(res_input_re_V_reg_439[28]),
        .I1(reg_resonator_re_V_reg[28]),
        .O(\reg_resonator_re_V[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_2 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[35]),
        .O(\reg_resonator_re_V[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_3 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[34]),
        .O(\reg_resonator_re_V[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_4 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[33]),
        .O(\reg_resonator_re_V[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[32]_i_5 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[32]),
        .O(\reg_resonator_re_V[32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_2 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[39]),
        .O(\reg_resonator_re_V[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_3 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[38]),
        .O(\reg_resonator_re_V[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_4 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[37]),
        .O(\reg_resonator_re_V[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[36]_i_5 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[36]),
        .O(\reg_resonator_re_V[36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_2 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[43]),
        .O(\reg_resonator_re_V[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_3 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[42]),
        .O(\reg_resonator_re_V[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_4 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[41]),
        .O(\reg_resonator_re_V[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[40]_i_5 
       (.I0(res_input_re_V_reg_439[44]),
        .I1(reg_resonator_re_V_reg[40]),
        .O(\reg_resonator_re_V[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[44]_i_2 
       (.I0(reg_resonator_re_V_reg[44]),
        .I1(res_input_re_V_reg_439[44]),
        .O(\reg_resonator_re_V[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_2 
       (.I0(res_input_re_V_reg_439[7]),
        .I1(reg_resonator_re_V_reg[7]),
        .O(\reg_resonator_re_V[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_3 
       (.I0(res_input_re_V_reg_439[6]),
        .I1(reg_resonator_re_V_reg[6]),
        .O(\reg_resonator_re_V[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_4 
       (.I0(res_input_re_V_reg_439[5]),
        .I1(reg_resonator_re_V_reg[5]),
        .O(\reg_resonator_re_V[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[4]_i_5 
       (.I0(res_input_re_V_reg_439[4]),
        .I1(reg_resonator_re_V_reg[4]),
        .O(\reg_resonator_re_V[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_2 
       (.I0(res_input_re_V_reg_439[11]),
        .I1(reg_resonator_re_V_reg[11]),
        .O(\reg_resonator_re_V[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_3 
       (.I0(res_input_re_V_reg_439[10]),
        .I1(reg_resonator_re_V_reg[10]),
        .O(\reg_resonator_re_V[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_4 
       (.I0(res_input_re_V_reg_439[9]),
        .I1(reg_resonator_re_V_reg[9]),
        .O(\reg_resonator_re_V[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \reg_resonator_re_V[8]_i_5 
       (.I0(res_input_re_V_reg_439[8]),
        .I1(reg_resonator_re_V_reg[8]),
        .O(\reg_resonator_re_V[8]_i_5_n_0 ));
  CARRY4 \reg_resonator_re_V_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\reg_resonator_re_V_reg[0]_i_2_n_0 ,\reg_resonator_re_V_reg[0]_i_2_n_1 ,\reg_resonator_re_V_reg[0]_i_2_n_2 ,\reg_resonator_re_V_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[3:0]),
        .O(O),
        .S({\reg_resonator_re_V[0]_i_3_n_0 ,\reg_resonator_re_V[0]_i_4_n_0 ,\reg_resonator_re_V[0]_i_5_n_0 ,\reg_resonator_re_V[0]_i_6_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[12]_i_1 
       (.CI(\reg_resonator_re_V_reg[8]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[12]_i_1_n_0 ,\reg_resonator_re_V_reg[12]_i_1_n_1 ,\reg_resonator_re_V_reg[12]_i_1_n_2 ,\reg_resonator_re_V_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[15:12]),
        .O(p_2),
        .S({\reg_resonator_re_V[12]_i_2_n_0 ,\reg_resonator_re_V[12]_i_3_n_0 ,\reg_resonator_re_V[12]_i_4_n_0 ,\reg_resonator_re_V[12]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[16]_i_1 
       (.CI(\reg_resonator_re_V_reg[12]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[16]_i_1_n_0 ,\reg_resonator_re_V_reg[16]_i_1_n_1 ,\reg_resonator_re_V_reg[16]_i_1_n_2 ,\reg_resonator_re_V_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[19:16]),
        .O(p_3),
        .S({\reg_resonator_re_V[16]_i_2_n_0 ,\reg_resonator_re_V[16]_i_3_n_0 ,\reg_resonator_re_V[16]_i_4_n_0 ,\reg_resonator_re_V[16]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[20]_i_1 
       (.CI(\reg_resonator_re_V_reg[16]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[20]_i_1_n_0 ,\reg_resonator_re_V_reg[20]_i_1_n_1 ,\reg_resonator_re_V_reg[20]_i_1_n_2 ,\reg_resonator_re_V_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[23:20]),
        .O(p_4),
        .S({\reg_resonator_re_V[20]_i_2_n_0 ,\reg_resonator_re_V[20]_i_3_n_0 ,\reg_resonator_re_V[20]_i_4_n_0 ,\reg_resonator_re_V[20]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[24]_i_1 
       (.CI(\reg_resonator_re_V_reg[20]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[24]_i_1_n_0 ,\reg_resonator_re_V_reg[24]_i_1_n_1 ,\reg_resonator_re_V_reg[24]_i_1_n_2 ,\reg_resonator_re_V_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[27:24]),
        .O(p_5),
        .S({\reg_resonator_re_V[24]_i_2_n_0 ,\reg_resonator_re_V[24]_i_3_n_0 ,\reg_resonator_re_V[24]_i_4_n_0 ,\reg_resonator_re_V[24]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[28]_i_1 
       (.CI(\reg_resonator_re_V_reg[24]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[28]_i_1_n_0 ,\reg_resonator_re_V_reg[28]_i_1_n_1 ,\reg_resonator_re_V_reg[28]_i_1_n_2 ,\reg_resonator_re_V_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[29:28]}),
        .O(p_6),
        .S({\reg_resonator_re_V[28]_i_2_n_0 ,\reg_resonator_re_V[28]_i_3_n_0 ,\reg_resonator_re_V[28]_i_4_n_0 ,\reg_resonator_re_V[28]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[32]_i_1 
       (.CI(\reg_resonator_re_V_reg[28]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[32]_i_1_n_0 ,\reg_resonator_re_V_reg[32]_i_1_n_1 ,\reg_resonator_re_V_reg[32]_i_1_n_2 ,\reg_resonator_re_V_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44]}),
        .O(p_7),
        .S({\reg_resonator_re_V[32]_i_2_n_0 ,\reg_resonator_re_V[32]_i_3_n_0 ,\reg_resonator_re_V[32]_i_4_n_0 ,\reg_resonator_re_V[32]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[36]_i_1 
       (.CI(\reg_resonator_re_V_reg[32]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[36]_i_1_n_0 ,\reg_resonator_re_V_reg[36]_i_1_n_1 ,\reg_resonator_re_V_reg[36]_i_1_n_2 ,\reg_resonator_re_V_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44]}),
        .O(p_8),
        .S({\reg_resonator_re_V[36]_i_2_n_0 ,\reg_resonator_re_V[36]_i_3_n_0 ,\reg_resonator_re_V[36]_i_4_n_0 ,\reg_resonator_re_V[36]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[40]_i_1 
       (.CI(\reg_resonator_re_V_reg[36]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[40]_i_1_n_0 ,\reg_resonator_re_V_reg[40]_i_1_n_1 ,\reg_resonator_re_V_reg[40]_i_1_n_2 ,\reg_resonator_re_V_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44],res_input_re_V_reg_439[44]}),
        .O(p_9),
        .S({\reg_resonator_re_V[40]_i_2_n_0 ,\reg_resonator_re_V[40]_i_3_n_0 ,\reg_resonator_re_V[40]_i_4_n_0 ,\reg_resonator_re_V[40]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[44]_i_1 
       (.CI(\reg_resonator_re_V_reg[40]_i_1_n_0 ),
        .CO(\NLW_reg_resonator_re_V_reg[44]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_reg_resonator_re_V_reg[44]_i_1_O_UNCONNECTED [3:1],p_10}),
        .S({1'b0,1'b0,1'b0,\reg_resonator_re_V[44]_i_2_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[4]_i_1 
       (.CI(\reg_resonator_re_V_reg[0]_i_2_n_0 ),
        .CO({\reg_resonator_re_V_reg[4]_i_1_n_0 ,\reg_resonator_re_V_reg[4]_i_1_n_1 ,\reg_resonator_re_V_reg[4]_i_1_n_2 ,\reg_resonator_re_V_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[7:4]),
        .O(p_0),
        .S({\reg_resonator_re_V[4]_i_2_n_0 ,\reg_resonator_re_V[4]_i_3_n_0 ,\reg_resonator_re_V[4]_i_4_n_0 ,\reg_resonator_re_V[4]_i_5_n_0 }));
  CARRY4 \reg_resonator_re_V_reg[8]_i_1 
       (.CI(\reg_resonator_re_V_reg[4]_i_1_n_0 ),
        .CO({\reg_resonator_re_V_reg[8]_i_1_n_0 ,\reg_resonator_re_V_reg[8]_i_1_n_1 ,\reg_resonator_re_V_reg[8]_i_1_n_2 ,\reg_resonator_re_V_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(res_input_re_V_reg_439[11:8]),
        .O(p_1),
        .S({\reg_resonator_re_V[8]_i_2_n_0 ,\reg_resonator_re_V[8]_i_3_n_0 ,\reg_resonator_re_V[8]_i_4_n_0 ,\reg_resonator_re_V[8]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "resonator" *) 
module system_vv_model_2_0_0_resonator
   (O29,
    O30,
    reg_resonator_re_V_reg,
    S,
    add_ln703_fu_44_p2_carry__1_0,
    \reg_array[2].has_latency.u2 ,
    \reg_array[2].has_latency.u2_0 ,
    \reg_array[6].has_latency.u2 ,
    \reg_array[10].has_latency.u2 ,
    \reg_array[14].has_latency.u2 ,
    \reg_array[18].has_latency.u2 ,
    \reg_array[22].has_latency.u2 ,
    \reg_array[26].has_latency.u2 ,
    \reg_array[30].has_latency.u2 ,
    \reg_array[31].has_latency.u2 ,
    reg_resonator_im_V_reg,
    add_ln703_1_fu_50_p2_carry__0_0,
    add_ln703_1_fu_50_p2_carry__1_0,
    \reg_array[2].has_latency.u2_1 ,
    \reg_array[2].has_latency.u2_2 ,
    \reg_array[6].has_latency.u2_0 ,
    \reg_array[10].has_latency.u2_0 ,
    \reg_array[14].has_latency.u2_0 ,
    \reg_array[18].has_latency.u2_0 ,
    \reg_array[22].has_latency.u2_0 ,
    \reg_array[26].has_latency.u2_0 ,
    \reg_array[30].has_latency.u2_0 ,
    \reg_array[31].has_latency.u2_0 );
  output [31:0]O29;
  output [31:0]O30;
  input [43:0]reg_resonator_re_V_reg;
  input [3:0]S;
  input [3:0]add_ln703_fu_44_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2 ;
  input [3:0]\reg_array[2].has_latency.u2_0 ;
  input [3:0]\reg_array[6].has_latency.u2 ;
  input [3:0]\reg_array[10].has_latency.u2 ;
  input [3:0]\reg_array[14].has_latency.u2 ;
  input [3:0]\reg_array[18].has_latency.u2 ;
  input [3:0]\reg_array[22].has_latency.u2 ;
  input [3:0]\reg_array[26].has_latency.u2 ;
  input [3:0]\reg_array[30].has_latency.u2 ;
  input [0:0]\reg_array[31].has_latency.u2 ;
  input [43:0]reg_resonator_im_V_reg;
  input [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  input [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2_1 ;
  input [3:0]\reg_array[2].has_latency.u2_2 ;
  input [3:0]\reg_array[6].has_latency.u2_0 ;
  input [3:0]\reg_array[10].has_latency.u2_0 ;
  input [3:0]\reg_array[14].has_latency.u2_0 ;
  input [3:0]\reg_array[18].has_latency.u2_0 ;
  input [3:0]\reg_array[22].has_latency.u2_0 ;
  input [3:0]\reg_array[26].has_latency.u2_0 ;
  input [3:0]\reg_array[30].has_latency.u2_0 ;
  input [0:0]\reg_array[31].has_latency.u2_0 ;

  wire [31:0]O29;
  wire [31:0]O30;
  wire [3:0]S;
  wire [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_1;
  wire add_ln703_1_fu_50_p2_carry__0_n_2;
  wire add_ln703_1_fu_50_p2_carry__0_n_3;
  wire [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_1;
  wire add_ln703_1_fu_50_p2_carry__1_n_2;
  wire add_ln703_1_fu_50_p2_carry__1_n_3;
  wire add_ln703_1_fu_50_p2_carry__2_n_0;
  wire add_ln703_1_fu_50_p2_carry__2_n_1;
  wire add_ln703_1_fu_50_p2_carry__2_n_2;
  wire add_ln703_1_fu_50_p2_carry__2_n_3;
  wire add_ln703_1_fu_50_p2_carry__3_n_0;
  wire add_ln703_1_fu_50_p2_carry__3_n_1;
  wire add_ln703_1_fu_50_p2_carry__3_n_2;
  wire add_ln703_1_fu_50_p2_carry__3_n_3;
  wire add_ln703_1_fu_50_p2_carry__4_n_0;
  wire add_ln703_1_fu_50_p2_carry__4_n_1;
  wire add_ln703_1_fu_50_p2_carry__4_n_2;
  wire add_ln703_1_fu_50_p2_carry__4_n_3;
  wire add_ln703_1_fu_50_p2_carry__5_n_0;
  wire add_ln703_1_fu_50_p2_carry__5_n_1;
  wire add_ln703_1_fu_50_p2_carry__5_n_2;
  wire add_ln703_1_fu_50_p2_carry__5_n_3;
  wire add_ln703_1_fu_50_p2_carry__6_n_0;
  wire add_ln703_1_fu_50_p2_carry__6_n_1;
  wire add_ln703_1_fu_50_p2_carry__6_n_2;
  wire add_ln703_1_fu_50_p2_carry__6_n_3;
  wire add_ln703_1_fu_50_p2_carry__7_n_0;
  wire add_ln703_1_fu_50_p2_carry__7_n_1;
  wire add_ln703_1_fu_50_p2_carry__7_n_2;
  wire add_ln703_1_fu_50_p2_carry__7_n_3;
  wire add_ln703_1_fu_50_p2_carry__8_n_0;
  wire add_ln703_1_fu_50_p2_carry__8_n_1;
  wire add_ln703_1_fu_50_p2_carry__8_n_2;
  wire add_ln703_1_fu_50_p2_carry__8_n_3;
  wire add_ln703_1_fu_50_p2_carry__9_n_0;
  wire add_ln703_1_fu_50_p2_carry__9_n_1;
  wire add_ln703_1_fu_50_p2_carry__9_n_2;
  wire add_ln703_1_fu_50_p2_carry__9_n_3;
  wire add_ln703_1_fu_50_p2_carry_n_0;
  wire add_ln703_1_fu_50_p2_carry_n_1;
  wire add_ln703_1_fu_50_p2_carry_n_2;
  wire add_ln703_1_fu_50_p2_carry_n_3;
  wire add_ln703_fu_44_p2_carry__0_n_0;
  wire add_ln703_fu_44_p2_carry__0_n_1;
  wire add_ln703_fu_44_p2_carry__0_n_2;
  wire add_ln703_fu_44_p2_carry__0_n_3;
  wire [3:0]add_ln703_fu_44_p2_carry__1_0;
  wire add_ln703_fu_44_p2_carry__1_n_0;
  wire add_ln703_fu_44_p2_carry__1_n_1;
  wire add_ln703_fu_44_p2_carry__1_n_2;
  wire add_ln703_fu_44_p2_carry__1_n_3;
  wire add_ln703_fu_44_p2_carry__2_n_0;
  wire add_ln703_fu_44_p2_carry__2_n_1;
  wire add_ln703_fu_44_p2_carry__2_n_2;
  wire add_ln703_fu_44_p2_carry__2_n_3;
  wire add_ln703_fu_44_p2_carry__3_n_0;
  wire add_ln703_fu_44_p2_carry__3_n_1;
  wire add_ln703_fu_44_p2_carry__3_n_2;
  wire add_ln703_fu_44_p2_carry__3_n_3;
  wire add_ln703_fu_44_p2_carry__4_n_0;
  wire add_ln703_fu_44_p2_carry__4_n_1;
  wire add_ln703_fu_44_p2_carry__4_n_2;
  wire add_ln703_fu_44_p2_carry__4_n_3;
  wire add_ln703_fu_44_p2_carry__5_n_0;
  wire add_ln703_fu_44_p2_carry__5_n_1;
  wire add_ln703_fu_44_p2_carry__5_n_2;
  wire add_ln703_fu_44_p2_carry__5_n_3;
  wire add_ln703_fu_44_p2_carry__6_n_0;
  wire add_ln703_fu_44_p2_carry__6_n_1;
  wire add_ln703_fu_44_p2_carry__6_n_2;
  wire add_ln703_fu_44_p2_carry__6_n_3;
  wire add_ln703_fu_44_p2_carry__7_n_0;
  wire add_ln703_fu_44_p2_carry__7_n_1;
  wire add_ln703_fu_44_p2_carry__7_n_2;
  wire add_ln703_fu_44_p2_carry__7_n_3;
  wire add_ln703_fu_44_p2_carry__8_n_0;
  wire add_ln703_fu_44_p2_carry__8_n_1;
  wire add_ln703_fu_44_p2_carry__8_n_2;
  wire add_ln703_fu_44_p2_carry__8_n_3;
  wire add_ln703_fu_44_p2_carry__9_n_0;
  wire add_ln703_fu_44_p2_carry__9_n_1;
  wire add_ln703_fu_44_p2_carry__9_n_2;
  wire add_ln703_fu_44_p2_carry__9_n_3;
  wire add_ln703_fu_44_p2_carry_n_0;
  wire add_ln703_fu_44_p2_carry_n_1;
  wire add_ln703_fu_44_p2_carry_n_2;
  wire add_ln703_fu_44_p2_carry_n_3;
  wire [3:0]\reg_array[10].has_latency.u2 ;
  wire [3:0]\reg_array[10].has_latency.u2_0 ;
  wire [3:0]\reg_array[14].has_latency.u2 ;
  wire [3:0]\reg_array[14].has_latency.u2_0 ;
  wire [3:0]\reg_array[18].has_latency.u2 ;
  wire [3:0]\reg_array[18].has_latency.u2_0 ;
  wire [3:0]\reg_array[22].has_latency.u2 ;
  wire [3:0]\reg_array[22].has_latency.u2_0 ;
  wire [3:0]\reg_array[26].has_latency.u2 ;
  wire [3:0]\reg_array[26].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2 ;
  wire [3:0]\reg_array[2].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2_1 ;
  wire [3:0]\reg_array[2].has_latency.u2_2 ;
  wire [3:0]\reg_array[30].has_latency.u2 ;
  wire [3:0]\reg_array[30].has_latency.u2_0 ;
  wire [0:0]\reg_array[31].has_latency.u2 ;
  wire [0:0]\reg_array[31].has_latency.u2_0 ;
  wire [3:0]\reg_array[6].has_latency.u2 ;
  wire [3:0]\reg_array[6].has_latency.u2_0 ;
  wire [43:0]reg_resonator_im_V_reg;
  wire [43:0]reg_resonator_re_V_reg;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED;

  CARRY4 add_ln703_1_fu_50_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_1_fu_50_p2_carry_n_0,add_ln703_1_fu_50_p2_carry_n_1,add_ln703_1_fu_50_p2_carry_n_2,add_ln703_1_fu_50_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[3:0]),
        .O(NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__0_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__0
       (.CI(add_ln703_1_fu_50_p2_carry_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__0_n_0,add_ln703_1_fu_50_p2_carry__0_n_1,add_ln703_1_fu_50_p2_carry__0_n_2,add_ln703_1_fu_50_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[7:4]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__1_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__1
       (.CI(add_ln703_1_fu_50_p2_carry__0_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__1_n_0,add_ln703_1_fu_50_p2_carry__1_n_1,add_ln703_1_fu_50_p2_carry__1_n_2,add_ln703_1_fu_50_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[11:8]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2_1 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__10
       (.CI(add_ln703_1_fu_50_p2_carry__9_n_0),
        .CO(NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED[3:1],O30[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2_0 }));
  CARRY4 add_ln703_1_fu_50_p2_carry__2
       (.CI(add_ln703_1_fu_50_p2_carry__1_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__2_n_0,add_ln703_1_fu_50_p2_carry__2_n_1,add_ln703_1_fu_50_p2_carry__2_n_2,add_ln703_1_fu_50_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[15:12]),
        .O({O30[2:0],NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_2 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__3
       (.CI(add_ln703_1_fu_50_p2_carry__2_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__3_n_0,add_ln703_1_fu_50_p2_carry__3_n_1,add_ln703_1_fu_50_p2_carry__3_n_2,add_ln703_1_fu_50_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[19:16]),
        .O(O30[6:3]),
        .S(\reg_array[6].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__4
       (.CI(add_ln703_1_fu_50_p2_carry__3_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__4_n_0,add_ln703_1_fu_50_p2_carry__4_n_1,add_ln703_1_fu_50_p2_carry__4_n_2,add_ln703_1_fu_50_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[23:20]),
        .O(O30[10:7]),
        .S(\reg_array[10].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__5
       (.CI(add_ln703_1_fu_50_p2_carry__4_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__5_n_0,add_ln703_1_fu_50_p2_carry__5_n_1,add_ln703_1_fu_50_p2_carry__5_n_2,add_ln703_1_fu_50_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[27:24]),
        .O(O30[14:11]),
        .S(\reg_array[14].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__6
       (.CI(add_ln703_1_fu_50_p2_carry__5_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__6_n_0,add_ln703_1_fu_50_p2_carry__6_n_1,add_ln703_1_fu_50_p2_carry__6_n_2,add_ln703_1_fu_50_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[31:28]),
        .O(O30[18:15]),
        .S(\reg_array[18].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__7
       (.CI(add_ln703_1_fu_50_p2_carry__6_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__7_n_0,add_ln703_1_fu_50_p2_carry__7_n_1,add_ln703_1_fu_50_p2_carry__7_n_2,add_ln703_1_fu_50_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[35:32]),
        .O(O30[22:19]),
        .S(\reg_array[22].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__8
       (.CI(add_ln703_1_fu_50_p2_carry__7_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__8_n_0,add_ln703_1_fu_50_p2_carry__8_n_1,add_ln703_1_fu_50_p2_carry__8_n_2,add_ln703_1_fu_50_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[39:36]),
        .O(O30[26:23]),
        .S(\reg_array[26].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__9
       (.CI(add_ln703_1_fu_50_p2_carry__8_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__9_n_0,add_ln703_1_fu_50_p2_carry__9_n_1,add_ln703_1_fu_50_p2_carry__9_n_2,add_ln703_1_fu_50_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[43:40]),
        .O(O30[30:27]),
        .S(\reg_array[30].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_fu_44_p2_carry_n_0,add_ln703_fu_44_p2_carry_n_1,add_ln703_fu_44_p2_carry_n_2,add_ln703_fu_44_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[3:0]),
        .O(NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 add_ln703_fu_44_p2_carry__0
       (.CI(add_ln703_fu_44_p2_carry_n_0),
        .CO({add_ln703_fu_44_p2_carry__0_n_0,add_ln703_fu_44_p2_carry__0_n_1,add_ln703_fu_44_p2_carry__0_n_2,add_ln703_fu_44_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[7:4]),
        .O(NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_fu_44_p2_carry__1_0));
  CARRY4 add_ln703_fu_44_p2_carry__1
       (.CI(add_ln703_fu_44_p2_carry__0_n_0),
        .CO({add_ln703_fu_44_p2_carry__1_n_0,add_ln703_fu_44_p2_carry__1_n_1,add_ln703_fu_44_p2_carry__1_n_2,add_ln703_fu_44_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[11:8]),
        .O(NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__10
       (.CI(add_ln703_fu_44_p2_carry__9_n_0),
        .CO(NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED[3:1],O29[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2 }));
  CARRY4 add_ln703_fu_44_p2_carry__2
       (.CI(add_ln703_fu_44_p2_carry__1_n_0),
        .CO({add_ln703_fu_44_p2_carry__2_n_0,add_ln703_fu_44_p2_carry__2_n_1,add_ln703_fu_44_p2_carry__2_n_2,add_ln703_fu_44_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[15:12]),
        .O({O29[2:0],NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry__3
       (.CI(add_ln703_fu_44_p2_carry__2_n_0),
        .CO({add_ln703_fu_44_p2_carry__3_n_0,add_ln703_fu_44_p2_carry__3_n_1,add_ln703_fu_44_p2_carry__3_n_2,add_ln703_fu_44_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[19:16]),
        .O(O29[6:3]),
        .S(\reg_array[6].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__4
       (.CI(add_ln703_fu_44_p2_carry__3_n_0),
        .CO({add_ln703_fu_44_p2_carry__4_n_0,add_ln703_fu_44_p2_carry__4_n_1,add_ln703_fu_44_p2_carry__4_n_2,add_ln703_fu_44_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[23:20]),
        .O(O29[10:7]),
        .S(\reg_array[10].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__5
       (.CI(add_ln703_fu_44_p2_carry__4_n_0),
        .CO({add_ln703_fu_44_p2_carry__5_n_0,add_ln703_fu_44_p2_carry__5_n_1,add_ln703_fu_44_p2_carry__5_n_2,add_ln703_fu_44_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[27:24]),
        .O(O29[14:11]),
        .S(\reg_array[14].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__6
       (.CI(add_ln703_fu_44_p2_carry__5_n_0),
        .CO({add_ln703_fu_44_p2_carry__6_n_0,add_ln703_fu_44_p2_carry__6_n_1,add_ln703_fu_44_p2_carry__6_n_2,add_ln703_fu_44_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[31:28]),
        .O(O29[18:15]),
        .S(\reg_array[18].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__7
       (.CI(add_ln703_fu_44_p2_carry__6_n_0),
        .CO({add_ln703_fu_44_p2_carry__7_n_0,add_ln703_fu_44_p2_carry__7_n_1,add_ln703_fu_44_p2_carry__7_n_2,add_ln703_fu_44_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[35:32]),
        .O(O29[22:19]),
        .S(\reg_array[22].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__8
       (.CI(add_ln703_fu_44_p2_carry__7_n_0),
        .CO({add_ln703_fu_44_p2_carry__8_n_0,add_ln703_fu_44_p2_carry__8_n_1,add_ln703_fu_44_p2_carry__8_n_2,add_ln703_fu_44_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[39:36]),
        .O(O29[26:23]),
        .S(\reg_array[26].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__9
       (.CI(add_ln703_fu_44_p2_carry__8_n_0),
        .CO({add_ln703_fu_44_p2_carry__9_n_0,add_ln703_fu_44_p2_carry__9_n_1,add_ln703_fu_44_p2_carry__9_n_2,add_ln703_fu_44_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[43:40]),
        .O(O29[30:27]),
        .S(\reg_array[30].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "resonator" *) 
module system_vv_model_2_0_0_resonator_8
   (O27,
    O28,
    reg_resonator_re_V_reg,
    S,
    add_ln703_fu_44_p2_carry__1_0,
    \reg_array[2].has_latency.u2 ,
    \reg_array[2].has_latency.u2_0 ,
    \reg_array[6].has_latency.u2 ,
    \reg_array[10].has_latency.u2 ,
    \reg_array[14].has_latency.u2 ,
    \reg_array[18].has_latency.u2 ,
    \reg_array[22].has_latency.u2 ,
    \reg_array[26].has_latency.u2 ,
    \reg_array[30].has_latency.u2 ,
    \reg_array[31].has_latency.u2 ,
    reg_resonator_im_V_reg,
    add_ln703_1_fu_50_p2_carry__0_0,
    add_ln703_1_fu_50_p2_carry__1_0,
    \reg_array[2].has_latency.u2_1 ,
    \reg_array[2].has_latency.u2_2 ,
    \reg_array[6].has_latency.u2_0 ,
    \reg_array[10].has_latency.u2_0 ,
    \reg_array[14].has_latency.u2_0 ,
    \reg_array[18].has_latency.u2_0 ,
    \reg_array[22].has_latency.u2_0 ,
    \reg_array[26].has_latency.u2_0 ,
    \reg_array[30].has_latency.u2_0 ,
    \reg_array[31].has_latency.u2_0 );
  output [31:0]O27;
  output [31:0]O28;
  input [43:0]reg_resonator_re_V_reg;
  input [3:0]S;
  input [3:0]add_ln703_fu_44_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2 ;
  input [3:0]\reg_array[2].has_latency.u2_0 ;
  input [3:0]\reg_array[6].has_latency.u2 ;
  input [3:0]\reg_array[10].has_latency.u2 ;
  input [3:0]\reg_array[14].has_latency.u2 ;
  input [3:0]\reg_array[18].has_latency.u2 ;
  input [3:0]\reg_array[22].has_latency.u2 ;
  input [3:0]\reg_array[26].has_latency.u2 ;
  input [3:0]\reg_array[30].has_latency.u2 ;
  input [0:0]\reg_array[31].has_latency.u2 ;
  input [43:0]reg_resonator_im_V_reg;
  input [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  input [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  input [3:0]\reg_array[2].has_latency.u2_1 ;
  input [3:0]\reg_array[2].has_latency.u2_2 ;
  input [3:0]\reg_array[6].has_latency.u2_0 ;
  input [3:0]\reg_array[10].has_latency.u2_0 ;
  input [3:0]\reg_array[14].has_latency.u2_0 ;
  input [3:0]\reg_array[18].has_latency.u2_0 ;
  input [3:0]\reg_array[22].has_latency.u2_0 ;
  input [3:0]\reg_array[26].has_latency.u2_0 ;
  input [3:0]\reg_array[30].has_latency.u2_0 ;
  input [0:0]\reg_array[31].has_latency.u2_0 ;

  wire [31:0]O27;
  wire [31:0]O28;
  wire [3:0]S;
  wire [3:0]add_ln703_1_fu_50_p2_carry__0_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_0;
  wire add_ln703_1_fu_50_p2_carry__0_n_1;
  wire add_ln703_1_fu_50_p2_carry__0_n_2;
  wire add_ln703_1_fu_50_p2_carry__0_n_3;
  wire [3:0]add_ln703_1_fu_50_p2_carry__1_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_0;
  wire add_ln703_1_fu_50_p2_carry__1_n_1;
  wire add_ln703_1_fu_50_p2_carry__1_n_2;
  wire add_ln703_1_fu_50_p2_carry__1_n_3;
  wire add_ln703_1_fu_50_p2_carry__2_n_0;
  wire add_ln703_1_fu_50_p2_carry__2_n_1;
  wire add_ln703_1_fu_50_p2_carry__2_n_2;
  wire add_ln703_1_fu_50_p2_carry__2_n_3;
  wire add_ln703_1_fu_50_p2_carry__3_n_0;
  wire add_ln703_1_fu_50_p2_carry__3_n_1;
  wire add_ln703_1_fu_50_p2_carry__3_n_2;
  wire add_ln703_1_fu_50_p2_carry__3_n_3;
  wire add_ln703_1_fu_50_p2_carry__4_n_0;
  wire add_ln703_1_fu_50_p2_carry__4_n_1;
  wire add_ln703_1_fu_50_p2_carry__4_n_2;
  wire add_ln703_1_fu_50_p2_carry__4_n_3;
  wire add_ln703_1_fu_50_p2_carry__5_n_0;
  wire add_ln703_1_fu_50_p2_carry__5_n_1;
  wire add_ln703_1_fu_50_p2_carry__5_n_2;
  wire add_ln703_1_fu_50_p2_carry__5_n_3;
  wire add_ln703_1_fu_50_p2_carry__6_n_0;
  wire add_ln703_1_fu_50_p2_carry__6_n_1;
  wire add_ln703_1_fu_50_p2_carry__6_n_2;
  wire add_ln703_1_fu_50_p2_carry__6_n_3;
  wire add_ln703_1_fu_50_p2_carry__7_n_0;
  wire add_ln703_1_fu_50_p2_carry__7_n_1;
  wire add_ln703_1_fu_50_p2_carry__7_n_2;
  wire add_ln703_1_fu_50_p2_carry__7_n_3;
  wire add_ln703_1_fu_50_p2_carry__8_n_0;
  wire add_ln703_1_fu_50_p2_carry__8_n_1;
  wire add_ln703_1_fu_50_p2_carry__8_n_2;
  wire add_ln703_1_fu_50_p2_carry__8_n_3;
  wire add_ln703_1_fu_50_p2_carry__9_n_0;
  wire add_ln703_1_fu_50_p2_carry__9_n_1;
  wire add_ln703_1_fu_50_p2_carry__9_n_2;
  wire add_ln703_1_fu_50_p2_carry__9_n_3;
  wire add_ln703_1_fu_50_p2_carry_n_0;
  wire add_ln703_1_fu_50_p2_carry_n_1;
  wire add_ln703_1_fu_50_p2_carry_n_2;
  wire add_ln703_1_fu_50_p2_carry_n_3;
  wire add_ln703_fu_44_p2_carry__0_n_0;
  wire add_ln703_fu_44_p2_carry__0_n_1;
  wire add_ln703_fu_44_p2_carry__0_n_2;
  wire add_ln703_fu_44_p2_carry__0_n_3;
  wire [3:0]add_ln703_fu_44_p2_carry__1_0;
  wire add_ln703_fu_44_p2_carry__1_n_0;
  wire add_ln703_fu_44_p2_carry__1_n_1;
  wire add_ln703_fu_44_p2_carry__1_n_2;
  wire add_ln703_fu_44_p2_carry__1_n_3;
  wire add_ln703_fu_44_p2_carry__2_n_0;
  wire add_ln703_fu_44_p2_carry__2_n_1;
  wire add_ln703_fu_44_p2_carry__2_n_2;
  wire add_ln703_fu_44_p2_carry__2_n_3;
  wire add_ln703_fu_44_p2_carry__3_n_0;
  wire add_ln703_fu_44_p2_carry__3_n_1;
  wire add_ln703_fu_44_p2_carry__3_n_2;
  wire add_ln703_fu_44_p2_carry__3_n_3;
  wire add_ln703_fu_44_p2_carry__4_n_0;
  wire add_ln703_fu_44_p2_carry__4_n_1;
  wire add_ln703_fu_44_p2_carry__4_n_2;
  wire add_ln703_fu_44_p2_carry__4_n_3;
  wire add_ln703_fu_44_p2_carry__5_n_0;
  wire add_ln703_fu_44_p2_carry__5_n_1;
  wire add_ln703_fu_44_p2_carry__5_n_2;
  wire add_ln703_fu_44_p2_carry__5_n_3;
  wire add_ln703_fu_44_p2_carry__6_n_0;
  wire add_ln703_fu_44_p2_carry__6_n_1;
  wire add_ln703_fu_44_p2_carry__6_n_2;
  wire add_ln703_fu_44_p2_carry__6_n_3;
  wire add_ln703_fu_44_p2_carry__7_n_0;
  wire add_ln703_fu_44_p2_carry__7_n_1;
  wire add_ln703_fu_44_p2_carry__7_n_2;
  wire add_ln703_fu_44_p2_carry__7_n_3;
  wire add_ln703_fu_44_p2_carry__8_n_0;
  wire add_ln703_fu_44_p2_carry__8_n_1;
  wire add_ln703_fu_44_p2_carry__8_n_2;
  wire add_ln703_fu_44_p2_carry__8_n_3;
  wire add_ln703_fu_44_p2_carry__9_n_0;
  wire add_ln703_fu_44_p2_carry__9_n_1;
  wire add_ln703_fu_44_p2_carry__9_n_2;
  wire add_ln703_fu_44_p2_carry__9_n_3;
  wire add_ln703_fu_44_p2_carry_n_0;
  wire add_ln703_fu_44_p2_carry_n_1;
  wire add_ln703_fu_44_p2_carry_n_2;
  wire add_ln703_fu_44_p2_carry_n_3;
  wire [3:0]\reg_array[10].has_latency.u2 ;
  wire [3:0]\reg_array[10].has_latency.u2_0 ;
  wire [3:0]\reg_array[14].has_latency.u2 ;
  wire [3:0]\reg_array[14].has_latency.u2_0 ;
  wire [3:0]\reg_array[18].has_latency.u2 ;
  wire [3:0]\reg_array[18].has_latency.u2_0 ;
  wire [3:0]\reg_array[22].has_latency.u2 ;
  wire [3:0]\reg_array[22].has_latency.u2_0 ;
  wire [3:0]\reg_array[26].has_latency.u2 ;
  wire [3:0]\reg_array[26].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2 ;
  wire [3:0]\reg_array[2].has_latency.u2_0 ;
  wire [3:0]\reg_array[2].has_latency.u2_1 ;
  wire [3:0]\reg_array[2].has_latency.u2_2 ;
  wire [3:0]\reg_array[30].has_latency.u2 ;
  wire [3:0]\reg_array[30].has_latency.u2_0 ;
  wire [0:0]\reg_array[31].has_latency.u2 ;
  wire [0:0]\reg_array[31].has_latency.u2_0 ;
  wire [3:0]\reg_array[6].has_latency.u2 ;
  wire [3:0]\reg_array[6].has_latency.u2_0 ;
  wire [43:0]reg_resonator_im_V_reg;
  wire [43:0]reg_resonator_re_V_reg;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED;
  wire [3:1]NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED;
  wire [0:0]NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED;

  CARRY4 add_ln703_1_fu_50_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_1_fu_50_p2_carry_n_0,add_ln703_1_fu_50_p2_carry_n_1,add_ln703_1_fu_50_p2_carry_n_2,add_ln703_1_fu_50_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[3:0]),
        .O(NLW_add_ln703_1_fu_50_p2_carry_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__0_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__0
       (.CI(add_ln703_1_fu_50_p2_carry_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__0_n_0,add_ln703_1_fu_50_p2_carry__0_n_1,add_ln703_1_fu_50_p2_carry__0_n_2,add_ln703_1_fu_50_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[7:4]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_1_fu_50_p2_carry__1_0));
  CARRY4 add_ln703_1_fu_50_p2_carry__1
       (.CI(add_ln703_1_fu_50_p2_carry__0_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__1_n_0,add_ln703_1_fu_50_p2_carry__1_n_1,add_ln703_1_fu_50_p2_carry__1_n_2,add_ln703_1_fu_50_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[11:8]),
        .O(NLW_add_ln703_1_fu_50_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2_1 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__10
       (.CI(add_ln703_1_fu_50_p2_carry__9_n_0),
        .CO(NLW_add_ln703_1_fu_50_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_1_fu_50_p2_carry__10_O_UNCONNECTED[3:1],O28[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2_0 }));
  CARRY4 add_ln703_1_fu_50_p2_carry__2
       (.CI(add_ln703_1_fu_50_p2_carry__1_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__2_n_0,add_ln703_1_fu_50_p2_carry__2_n_1,add_ln703_1_fu_50_p2_carry__2_n_2,add_ln703_1_fu_50_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[15:12]),
        .O({O28[2:0],NLW_add_ln703_1_fu_50_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_2 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__3
       (.CI(add_ln703_1_fu_50_p2_carry__2_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__3_n_0,add_ln703_1_fu_50_p2_carry__3_n_1,add_ln703_1_fu_50_p2_carry__3_n_2,add_ln703_1_fu_50_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[19:16]),
        .O(O28[6:3]),
        .S(\reg_array[6].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__4
       (.CI(add_ln703_1_fu_50_p2_carry__3_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__4_n_0,add_ln703_1_fu_50_p2_carry__4_n_1,add_ln703_1_fu_50_p2_carry__4_n_2,add_ln703_1_fu_50_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[23:20]),
        .O(O28[10:7]),
        .S(\reg_array[10].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__5
       (.CI(add_ln703_1_fu_50_p2_carry__4_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__5_n_0,add_ln703_1_fu_50_p2_carry__5_n_1,add_ln703_1_fu_50_p2_carry__5_n_2,add_ln703_1_fu_50_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[27:24]),
        .O(O28[14:11]),
        .S(\reg_array[14].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__6
       (.CI(add_ln703_1_fu_50_p2_carry__5_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__6_n_0,add_ln703_1_fu_50_p2_carry__6_n_1,add_ln703_1_fu_50_p2_carry__6_n_2,add_ln703_1_fu_50_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[31:28]),
        .O(O28[18:15]),
        .S(\reg_array[18].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__7
       (.CI(add_ln703_1_fu_50_p2_carry__6_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__7_n_0,add_ln703_1_fu_50_p2_carry__7_n_1,add_ln703_1_fu_50_p2_carry__7_n_2,add_ln703_1_fu_50_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[35:32]),
        .O(O28[22:19]),
        .S(\reg_array[22].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__8
       (.CI(add_ln703_1_fu_50_p2_carry__7_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__8_n_0,add_ln703_1_fu_50_p2_carry__8_n_1,add_ln703_1_fu_50_p2_carry__8_n_2,add_ln703_1_fu_50_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[39:36]),
        .O(O28[26:23]),
        .S(\reg_array[26].has_latency.u2_0 ));
  CARRY4 add_ln703_1_fu_50_p2_carry__9
       (.CI(add_ln703_1_fu_50_p2_carry__8_n_0),
        .CO({add_ln703_1_fu_50_p2_carry__9_n_0,add_ln703_1_fu_50_p2_carry__9_n_1,add_ln703_1_fu_50_p2_carry__9_n_2,add_ln703_1_fu_50_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_im_V_reg[43:40]),
        .O(O28[30:27]),
        .S(\reg_array[30].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry
       (.CI(1'b0),
        .CO({add_ln703_fu_44_p2_carry_n_0,add_ln703_fu_44_p2_carry_n_1,add_ln703_fu_44_p2_carry_n_2,add_ln703_fu_44_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[3:0]),
        .O(NLW_add_ln703_fu_44_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  CARRY4 add_ln703_fu_44_p2_carry__0
       (.CI(add_ln703_fu_44_p2_carry_n_0),
        .CO({add_ln703_fu_44_p2_carry__0_n_0,add_ln703_fu_44_p2_carry__0_n_1,add_ln703_fu_44_p2_carry__0_n_2,add_ln703_fu_44_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[7:4]),
        .O(NLW_add_ln703_fu_44_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(add_ln703_fu_44_p2_carry__1_0));
  CARRY4 add_ln703_fu_44_p2_carry__1
       (.CI(add_ln703_fu_44_p2_carry__0_n_0),
        .CO({add_ln703_fu_44_p2_carry__1_n_0,add_ln703_fu_44_p2_carry__1_n_1,add_ln703_fu_44_p2_carry__1_n_2,add_ln703_fu_44_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[11:8]),
        .O(NLW_add_ln703_fu_44_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(\reg_array[2].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__10
       (.CI(add_ln703_fu_44_p2_carry__9_n_0),
        .CO(NLW_add_ln703_fu_44_p2_carry__10_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln703_fu_44_p2_carry__10_O_UNCONNECTED[3:1],O27[31]}),
        .S({1'b0,1'b0,1'b0,\reg_array[31].has_latency.u2 }));
  CARRY4 add_ln703_fu_44_p2_carry__2
       (.CI(add_ln703_fu_44_p2_carry__1_n_0),
        .CO({add_ln703_fu_44_p2_carry__2_n_0,add_ln703_fu_44_p2_carry__2_n_1,add_ln703_fu_44_p2_carry__2_n_2,add_ln703_fu_44_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[15:12]),
        .O({O27[2:0],NLW_add_ln703_fu_44_p2_carry__2_O_UNCONNECTED[0]}),
        .S(\reg_array[2].has_latency.u2_0 ));
  CARRY4 add_ln703_fu_44_p2_carry__3
       (.CI(add_ln703_fu_44_p2_carry__2_n_0),
        .CO({add_ln703_fu_44_p2_carry__3_n_0,add_ln703_fu_44_p2_carry__3_n_1,add_ln703_fu_44_p2_carry__3_n_2,add_ln703_fu_44_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[19:16]),
        .O(O27[6:3]),
        .S(\reg_array[6].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__4
       (.CI(add_ln703_fu_44_p2_carry__3_n_0),
        .CO({add_ln703_fu_44_p2_carry__4_n_0,add_ln703_fu_44_p2_carry__4_n_1,add_ln703_fu_44_p2_carry__4_n_2,add_ln703_fu_44_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[23:20]),
        .O(O27[10:7]),
        .S(\reg_array[10].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__5
       (.CI(add_ln703_fu_44_p2_carry__4_n_0),
        .CO({add_ln703_fu_44_p2_carry__5_n_0,add_ln703_fu_44_p2_carry__5_n_1,add_ln703_fu_44_p2_carry__5_n_2,add_ln703_fu_44_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[27:24]),
        .O(O27[14:11]),
        .S(\reg_array[14].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__6
       (.CI(add_ln703_fu_44_p2_carry__5_n_0),
        .CO({add_ln703_fu_44_p2_carry__6_n_0,add_ln703_fu_44_p2_carry__6_n_1,add_ln703_fu_44_p2_carry__6_n_2,add_ln703_fu_44_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[31:28]),
        .O(O27[18:15]),
        .S(\reg_array[18].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__7
       (.CI(add_ln703_fu_44_p2_carry__6_n_0),
        .CO({add_ln703_fu_44_p2_carry__7_n_0,add_ln703_fu_44_p2_carry__7_n_1,add_ln703_fu_44_p2_carry__7_n_2,add_ln703_fu_44_p2_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[35:32]),
        .O(O27[22:19]),
        .S(\reg_array[22].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__8
       (.CI(add_ln703_fu_44_p2_carry__7_n_0),
        .CO({add_ln703_fu_44_p2_carry__8_n_0,add_ln703_fu_44_p2_carry__8_n_1,add_ln703_fu_44_p2_carry__8_n_2,add_ln703_fu_44_p2_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[39:36]),
        .O(O27[26:23]),
        .S(\reg_array[26].has_latency.u2 ));
  CARRY4 add_ln703_fu_44_p2_carry__9
       (.CI(add_ln703_fu_44_p2_carry__8_n_0),
        .CO({add_ln703_fu_44_p2_carry__9_n_0,add_ln703_fu_44_p2_carry__9_n_1,add_ln703_fu_44_p2_carry__9_n_2,add_ln703_fu_44_p2_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(reg_resonator_re_V_reg[43:40]),
        .O(O27[30:27]),
        .S(\reg_array[30].has_latency.u2 ));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register2_q_net),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1_124
   (pow1_tvalid,
    register1_q_net,
    clk);
  output [0:0]pow1_tvalid;
  input register1_q_net;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register1_q_net),
        .Q(pow1_tvalid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1_126
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register0_q_net),
        .Q(register1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1_128
   (register0_q_net,
    q,
    clk);
  output register0_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register0_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(register0_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1_34
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register1_q_net),
        .Q(register2_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1_36
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register0_q_net),
        .Q(register1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1_38
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(d),
        .Q(register0_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1_60
   (q,
    register3_q_net,
    clk);
  output [0:0]q;
  input register3_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register3_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register3_q_net),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1_62
   (register3_q_net,
    register2_q_net,
    clk);
  output register3_q_net;
  input register2_q_net;
  input clk;

  wire clk;
  wire register2_q_net;
  wire register3_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register2_q_net),
        .Q(register3_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1_64
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register1_q_net),
        .Q(register2_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1_66
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(register0_q_net),
        .Q(register1_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized1_68
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(d),
        .Q(register0_q_net),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2
   (\fd_prim_array[31].rst_comp.fdre_comp_0 ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  wire [31:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2_106
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2_108
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2_110
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2_115
   (\fd_prim_array[31].rst_comp.fdre_comp_0 ,
    o,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  input [31:0]o;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[0]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[10]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[11]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[12]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[13]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[14]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[15]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[16]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[17]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[18]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[19]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[1]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[20]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[21]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[22]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[23]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[24]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[25]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[26]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[27]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[28]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[29]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[2]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[30]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[31]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[3]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[4]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[5]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[6]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[7]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[8]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(o[9]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2_117
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2_119
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2_42
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2_44
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2_49
   (\fd_prim_array[31].rst_comp.fdre_comp_0 ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp_0 ;
  wire [31:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(\fd_prim_array[31].rst_comp.fdre_comp_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2_51
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized2_53
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[0].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3
   (pow1_tdata,
    i,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow1_tdata;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(pow1_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(pow1_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(pow1_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(pow1_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(pow1_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(pow1_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(pow1_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(pow1_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(pow1_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(pow1_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(pow1_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(pow1_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(pow1_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(pow1_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(pow1_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(pow1_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(pow1_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(pow1_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(pow1_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(pow1_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(pow1_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(pow1_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(pow1_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(pow1_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(pow1_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(pow1_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(pow1_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(pow1_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(pow1_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(pow1_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(pow1_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(pow1_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(pow1_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(pow1_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(pow1_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(pow1_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(pow1_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(pow1_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(pow1_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(pow1_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(pow1_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(pow1_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(pow1_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(pow1_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(pow1_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(pow1_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(pow1_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(pow1_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(pow1_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(pow1_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(pow1_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(pow1_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(pow1_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(pow1_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(pow1_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(pow1_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(pow1_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(pow1_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(pow1_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(pow1_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(pow1_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(pow1_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(pow1_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3_101
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3_72
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3_74
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3_79
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(corr_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(corr_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(corr_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(corr_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(corr_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(corr_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(corr_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(corr_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(corr_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(corr_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(corr_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(corr_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(corr_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(corr_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(corr_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(corr_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(corr_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(corr_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(corr_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(corr_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(corr_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(corr_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(corr_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(corr_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(corr_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(corr_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(corr_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(corr_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(corr_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(corr_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(corr_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(corr_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(corr_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(corr_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(corr_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(corr_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(corr_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(corr_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(corr_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(corr_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(corr_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(corr_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(corr_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(corr_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(corr_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(corr_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(corr_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(corr_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(corr_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(corr_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(corr_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(corr_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(corr_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(corr_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(corr_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(corr_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(corr_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(corr_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(corr_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(corr_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(corr_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(corr_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(corr_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3_81
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3_83
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3_88
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(corr_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(corr_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(corr_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(corr_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(corr_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(corr_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(corr_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(corr_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(corr_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(corr_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(corr_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(corr_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(corr_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(corr_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(corr_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(corr_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(corr_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(corr_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(corr_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(corr_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(corr_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(corr_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(corr_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(corr_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(corr_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(corr_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(corr_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(corr_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(corr_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(corr_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(corr_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(corr_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(corr_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(corr_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(corr_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(corr_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(corr_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(corr_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(corr_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(corr_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(corr_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(corr_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(corr_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(corr_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(corr_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(corr_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(corr_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(corr_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(corr_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(corr_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(corr_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(corr_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(corr_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(corr_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(corr_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(corr_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(corr_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(corr_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(corr_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(corr_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(corr_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(corr_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(corr_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3_90
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3_92
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3_97
   (pow0_tdata,
    i,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow0_tdata;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(pow0_tdata[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(pow0_tdata[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(pow0_tdata[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(pow0_tdata[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(pow0_tdata[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(pow0_tdata[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(pow0_tdata[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(pow0_tdata[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(pow0_tdata[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(pow0_tdata[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(pow0_tdata[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(pow0_tdata[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(pow0_tdata[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(pow0_tdata[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(pow0_tdata[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(pow0_tdata[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(pow0_tdata[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(pow0_tdata[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(pow0_tdata[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(pow0_tdata[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(pow0_tdata[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(pow0_tdata[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(pow0_tdata[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(pow0_tdata[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(pow0_tdata[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(pow0_tdata[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(pow0_tdata[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(pow0_tdata[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(pow0_tdata[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(pow0_tdata[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(pow0_tdata[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(pow0_tdata[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(pow0_tdata[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(pow0_tdata[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(pow0_tdata[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(pow0_tdata[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(pow0_tdata[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(pow0_tdata[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(pow0_tdata[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(pow0_tdata[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(pow0_tdata[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(pow0_tdata[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(pow0_tdata[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(pow0_tdata[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(pow0_tdata[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(pow0_tdata[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(pow0_tdata[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(pow0_tdata[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(pow0_tdata[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(pow0_tdata[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(pow0_tdata[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(pow0_tdata[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(pow0_tdata[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(pow0_tdata[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(pow0_tdata[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(pow0_tdata[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(pow0_tdata[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(pow0_tdata[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(pow0_tdata[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(pow0_tdata[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(pow0_tdata[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(pow0_tdata[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(pow0_tdata[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "single_reg_w_init" *) 
module system_vv_model_2_0_0_single_reg_w_init__parameterized3_99
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[10].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[9]),
        .Q(o[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[11].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[10]),
        .Q(o[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[12].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[11]),
        .Q(o[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[13].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[12]),
        .Q(o[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[14].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[13]),
        .Q(o[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[15].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[14]),
        .Q(o[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[16].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[15]),
        .Q(o[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[17].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[16]),
        .Q(o[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[18].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[17]),
        .Q(o[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[19].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[18]),
        .Q(o[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[1].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[0]),
        .Q(o[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[20].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[19]),
        .Q(o[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[21].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[20]),
        .Q(o[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[22].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[21]),
        .Q(o[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[23].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[22]),
        .Q(o[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[24].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[23]),
        .Q(o[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[25].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[24]),
        .Q(o[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[26].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[25]),
        .Q(o[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[27].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[26]),
        .Q(o[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[28].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[27]),
        .Q(o[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[29].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[28]),
        .Q(o[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[2].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[1]),
        .Q(o[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[30].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[29]),
        .Q(o[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[31].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[30]),
        .Q(o[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[32].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[31]),
        .Q(o[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[33].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[32]),
        .Q(o[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[34].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[33]),
        .Q(o[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[35].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[34]),
        .Q(o[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[36].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[35]),
        .Q(o[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[37].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[36]),
        .Q(o[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[38].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[37]),
        .Q(o[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[39].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[38]),
        .Q(o[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[3].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[2]),
        .Q(o[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[40].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[39]),
        .Q(o[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[41].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[40]),
        .Q(o[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[42].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[41]),
        .Q(o[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[43].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[42]),
        .Q(o[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[44].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[43]),
        .Q(o[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[45].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[44]),
        .Q(o[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[46].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[45]),
        .Q(o[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[47].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[46]),
        .Q(o[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[48].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[47]),
        .Q(o[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[49].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[48]),
        .Q(o[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[4].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[3]),
        .Q(o[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[50].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[49]),
        .Q(o[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[51].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[50]),
        .Q(o[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[52].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[51]),
        .Q(o[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[53].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[52]),
        .Q(o[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[54].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[53]),
        .Q(o[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[55].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[54]),
        .Q(o[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[56].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[55]),
        .Q(o[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[57].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[56]),
        .Q(o[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[58].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[57]),
        .Q(o[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[59].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[58]),
        .Q(o[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[5].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[4]),
        .Q(o[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[60].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[59]),
        .Q(o[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[61].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[60]),
        .Q(o[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[62].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[61]),
        .Q(o[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[63].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[62]),
        .Q(o[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[6].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[5]),
        .Q(o[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[7].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[6]),
        .Q(o[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[8].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[7]),
        .Q(o[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \fd_prim_array[9].rst_comp.fdre_comp 
       (.C(clk),
        .CE(1'b1),
        .D(i[8]),
        .Q(o[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(q[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(q[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(q[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(q[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(q[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(q[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(q[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(q[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(q[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(q[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(q[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(q[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(q[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(q[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(q[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(q[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(q[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(q[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(q[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(q[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(q[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(q[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(q[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(q[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(q[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(q[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(q[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(q[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(q[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(q[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(q[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[63]),
        .Q(q[63]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e_130
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(q[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(q[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(q[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(q[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(q[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(q[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(q[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(q[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(q[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(q[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(q[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(q[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(q[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(q[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(q[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(q[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(q[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(q[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(q[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(q[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(q[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(q[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(q[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(q[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(q[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(q[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(q[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(q[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(q[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(q[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(q[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[63]),
        .Q(q[63]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e_144
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(concat_y_net[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(concat_y_net[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(concat_y_net[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(concat_y_net[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(concat_y_net[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(concat_y_net[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(concat_y_net[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(concat_y_net[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(concat_y_net[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(concat_y_net[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(concat_y_net[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(concat_y_net[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(concat_y_net[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(concat_y_net[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(concat_y_net[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(concat_y_net[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(concat_y_net[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(concat_y_net[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(concat_y_net[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(concat_y_net[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(concat_y_net[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(concat_y_net[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(concat_y_net[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(concat_y_net[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(concat_y_net[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(concat_y_net[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(concat_y_net[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(concat_y_net[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(concat_y_net[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(concat_y_net[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(concat_y_net[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(concat_y_net[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(concat_y_net[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(concat_y_net[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(concat_y_net[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(concat_y_net[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(concat_y_net[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(concat_y_net[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(concat_y_net[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(concat_y_net[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(concat_y_net[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(concat_y_net[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(concat_y_net[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(concat_y_net[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(concat_y_net[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(concat_y_net[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(concat_y_net[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(concat_y_net[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(concat_y_net[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(concat_y_net[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(concat_y_net[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(concat_y_net[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(concat_y_net[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(concat_y_net[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(concat_y_net[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(concat_y_net[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(concat_y_net[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(concat_y_net[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(concat_y_net[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(concat_y_net[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(concat_y_net[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(concat_y_net[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(concat_y_net[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e_147
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[9]),
        .Q(concat_y_net[9]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[10]),
        .Q(concat_y_net[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[11]),
        .Q(concat_y_net[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[12]),
        .Q(concat_y_net[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[13]),
        .Q(concat_y_net[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[14]),
        .Q(concat_y_net[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[15]),
        .Q(concat_y_net[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[16]),
        .Q(concat_y_net[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[17]),
        .Q(concat_y_net[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[18]),
        .Q(concat_y_net[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[0]),
        .Q(concat_y_net[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[19]),
        .Q(concat_y_net[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[20]),
        .Q(concat_y_net[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[21]),
        .Q(concat_y_net[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[22]),
        .Q(concat_y_net[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[23]),
        .Q(concat_y_net[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[24]),
        .Q(concat_y_net[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[25]),
        .Q(concat_y_net[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[26]),
        .Q(concat_y_net[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[27]),
        .Q(concat_y_net[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[28]),
        .Q(concat_y_net[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[1]),
        .Q(concat_y_net[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[29]),
        .Q(concat_y_net[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[30]),
        .Q(concat_y_net[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[32].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[31]),
        .Q(concat_y_net[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[33].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[32]),
        .Q(concat_y_net[32]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[34].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[33]),
        .Q(concat_y_net[33]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[35].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[34]),
        .Q(concat_y_net[34]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[36].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[35]),
        .Q(concat_y_net[35]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[37].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[36]),
        .Q(concat_y_net[36]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[38].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[37]),
        .Q(concat_y_net[37]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[39].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[38]),
        .Q(concat_y_net[38]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[2]),
        .Q(concat_y_net[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[40].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[39]),
        .Q(concat_y_net[39]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[41].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[40]),
        .Q(concat_y_net[40]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[42].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[41]),
        .Q(concat_y_net[41]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[43].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[42]),
        .Q(concat_y_net[42]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[44].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[43]),
        .Q(concat_y_net[43]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[45].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[44]),
        .Q(concat_y_net[44]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[46].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[45]),
        .Q(concat_y_net[45]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[47].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[46]),
        .Q(concat_y_net[46]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[48].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[47]),
        .Q(concat_y_net[47]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[49].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[48]),
        .Q(concat_y_net[48]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[3]),
        .Q(concat_y_net[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[50].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[49]),
        .Q(concat_y_net[49]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[51].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[50]),
        .Q(concat_y_net[50]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[52].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[51]),
        .Q(concat_y_net[51]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[53].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[52]),
        .Q(concat_y_net[52]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[54].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[53]),
        .Q(concat_y_net[53]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[55].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[54]),
        .Q(concat_y_net[54]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[56].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[55]),
        .Q(concat_y_net[55]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[57].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[56]),
        .Q(concat_y_net[56]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[58].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[57]),
        .Q(concat_y_net[57]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[59].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[58]),
        .Q(concat_y_net[58]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[4]),
        .Q(concat_y_net[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[60].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[59]),
        .Q(concat_y_net[59]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[61].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[60]),
        .Q(concat_y_net[60]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[62].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[61]),
        .Q(concat_y_net[61]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[63].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[62]),
        .Q(concat_y_net[62]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[5]),
        .Q(concat_y_net[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[6]),
        .Q(concat_y_net[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[7]),
        .Q(concat_y_net[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(d[8]),
        .Q(concat_y_net[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e__parameterized0
   (q,
    O28,
    clk);
  output [31:0]q;
  input [31:0]O28;
  input clk;

  wire [31:0]O28;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O28[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e__parameterized0_134
   (q,
    O27,
    clk);
  output [31:0]q;
  input [31:0]O27;
  input clk;

  wire [31:0]O27;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O27[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e__parameterized0_136
   (q,
    O30,
    clk);
  output [31:0]q;
  input [31:0]O30;
  input clk;

  wire [31:0]O30;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O30[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e__parameterized0_138
   (q,
    O29,
    clk);
  output [31:0]q;
  input [31:0]O29;
  input clk;

  wire [31:0]O29;
  wire clk;
  wire [31:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[14].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[14]),
        .Q(q[14]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[15].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[15]),
        .Q(q[15]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[16].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[16]),
        .Q(q[16]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[17].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[17]),
        .Q(q[17]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[18].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[18]),
        .Q(q[18]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[19].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[19]),
        .Q(q[19]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[20].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[20]),
        .Q(q[20]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[21].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[21]),
        .Q(q[21]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[22].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[22]),
        .Q(q[22]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[23].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[23]),
        .Q(q[23]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[24].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[24]),
        .Q(q[24]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[25].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[25]),
        .Q(q[25]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[26].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[26]),
        .Q(q[26]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[27].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[27]),
        .Q(q[27]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[28].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[28]),
        .Q(q[28]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[29].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[29]),
        .Q(q[29]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[30].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[30]),
        .Q(q[30]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[31].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[31]),
        .Q(q[31]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(O29[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e__parameterized1
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;
  wire [13:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[10].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[10]),
        .Q(srlc32_out[10]),
        .Q31(\NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[11].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[11]),
        .Q(srlc32_out[11]),
        .Q31(\NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[12].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[12]),
        .Q(srlc32_out[12]),
        .Q31(\NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[13].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[13]),
        .Q(srlc32_out[13]),
        .Q31(\NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay23/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e__parameterized1_132
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;
  wire [13:0]srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ;
  wire \NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[0]),
        .Q(srlc32_out[0]),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[0]),
        .Q(q[0]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[10].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[10].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[10]),
        .Q(srlc32_out[10]),
        .Q31(\NLW_reg_array[10].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[10].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[10]),
        .Q(q[10]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[11].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[11].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[11]),
        .Q(srlc32_out[11]),
        .Q31(\NLW_reg_array[11].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[11].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[11]),
        .Q(q[11]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[12].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[12].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[12]),
        .Q(srlc32_out[12]),
        .Q31(\NLW_reg_array[12].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[12].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[12]),
        .Q(q[12]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[13].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[13].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[13]),
        .Q(srlc32_out[13]),
        .Q31(\NLW_reg_array[13].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[13].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[13]),
        .Q(q[13]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[1].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[1].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[1]),
        .Q(srlc32_out[1]),
        .Q31(\NLW_reg_array[1].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[1].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[1]),
        .Q(q[1]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[2].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[2].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[2]),
        .Q(srlc32_out[2]),
        .Q31(\NLW_reg_array[2].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[2].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[2]),
        .Q(q[2]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[3].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[3].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[3]),
        .Q(srlc32_out[3]),
        .Q31(\NLW_reg_array[3].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[3].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[3]),
        .Q(q[3]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[4].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[4].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[4]),
        .Q(srlc32_out[4]),
        .Q31(\NLW_reg_array[4].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[4].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[4]),
        .Q(q[4]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[5].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[5].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[5]),
        .Q(srlc32_out[5]),
        .Q31(\NLW_reg_array[5].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[5].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[5]),
        .Q(q[5]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[6].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[6].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[6]),
        .Q(srlc32_out[6]),
        .Q31(\NLW_reg_array[6].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[6].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[6]),
        .Q(q[6]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[7].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[7].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[7]),
        .Q(srlc32_out[7]),
        .Q31(\NLW_reg_array[7].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[7].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[7]),
        .Q(q[7]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[8].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[8].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[8]),
        .Q(srlc32_out[8]),
        .Q31(\NLW_reg_array[8].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[8].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[8]),
        .Q(q[8]),
        .R(1'b0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay20/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[9].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[9].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(adc_tdata[9]),
        .Q(srlc32_out[9]),
        .Q31(\NLW_reg_array[9].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[9].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out[9]),
        .Q(q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e__parameterized2
   (flag,
    q,
    index_V0,
    control_data,
    d,
    clk);
  output flag;
  output [0:0]q;
  output index_V0;
  input [0:0]control_data;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]control_data;
  wire [0:0]d;
  wire flag;
  wire index_V0;
  wire [0:0]q;
  wire srlc32_out;
  wire \NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter_V[0]_i_1 
       (.I0(q),
        .I1(control_data),
        .O(flag));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \index_V[0]_i_1 
       (.I0(q),
        .I1(control_data),
        .O(index_V0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* srl_bus_name = "inst/\vv_model_2_struct/delay22/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array " *) 
  (* srl_name = "inst/\vv_model_2_struct/delay22/srl_delay.reg1/has_only_1.srlc33e_array0/reg_array[0].has_2_latency.u1 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \reg_array[0].has_2_latency.u1 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(clk),
        .D(d),
        .Q(srlc32_out),
        .Q31(\NLW_reg_array[0].has_2_latency.u1_Q31_UNCONNECTED ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(srlc32_out),
        .Q(q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "srlc33e" *) 
module system_vv_model_2_0_0_srlc33e__parameterized3
   (d,
    q,
    clk);
  output [0:0]d;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_array[0].has_latency.u2 
       (.C(clk),
        .CE(1'b1),
        .D(q),
        .Q(d),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sub_module_vv_model_2_xlconvert_pipeline" *) 
module system_vv_model_2_0_0_sub_module_vv_model_2_xlconvert_pipeline
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_2_0_0_synth_reg_143 \no_latency_lt_t.reg_out 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "sub_module_vv_model_2_xlconvert_pipeline" *) 
module system_vv_model_2_0_0_sub_module_vv_model_2_xlconvert_pipeline_145
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_2_0_0_synth_reg_146 \no_latency_lt_t.reg_out 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  system_vv_model_2_0_0_srlc33e \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg_129
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  system_vv_model_2_0_0_srlc33e_130 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg_143
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_2_0_0_srlc33e_144 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg_146
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_2_0_0_srlc33e_147 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg__parameterized0
   (q,
    O28,
    clk);
  output [31:0]q;
  input [31:0]O28;
  input clk;

  wire [31:0]O28;
  wire clk;
  wire [31:0]q;

  system_vv_model_2_0_0_srlc33e__parameterized0 \has_only_1.srlc33e_array0 
       (.O28(O28),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg__parameterized0_133
   (q,
    O27,
    clk);
  output [31:0]q;
  input [31:0]O27;
  input clk;

  wire [31:0]O27;
  wire clk;
  wire [31:0]q;

  system_vv_model_2_0_0_srlc33e__parameterized0_134 \has_only_1.srlc33e_array0 
       (.O27(O27),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg__parameterized0_135
   (q,
    O30,
    clk);
  output [31:0]q;
  input [31:0]O30;
  input clk;

  wire [31:0]O30;
  wire clk;
  wire [31:0]q;

  system_vv_model_2_0_0_srlc33e__parameterized0_136 \has_only_1.srlc33e_array0 
       (.O30(O30),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg__parameterized0_137
   (q,
    O29,
    clk);
  output [31:0]q;
  input [31:0]O29;
  input clk;

  wire [31:0]O29;
  wire clk;
  wire [31:0]q;

  system_vv_model_2_0_0_srlc33e__parameterized0_138 \has_only_1.srlc33e_array0 
       (.O29(O29),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg__parameterized1
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  system_vv_model_2_0_0_srlc33e__parameterized1 \has_only_1.srlc33e_array0 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg__parameterized1_131
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  system_vv_model_2_0_0_srlc33e__parameterized1_132 \has_only_1.srlc33e_array0 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg__parameterized2
   (flag,
    q,
    index_V0,
    control_data,
    d,
    clk);
  output flag;
  output [0:0]q;
  output index_V0;
  input [0:0]control_data;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]control_data;
  wire [0:0]d;
  wire flag;
  wire index_V0;
  wire [0:0]q;

  system_vv_model_2_0_0_srlc33e__parameterized2 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .control_data(control_data),
        .d(d),
        .flag(flag),
        .index_V0(index_V0),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg" *) 
module system_vv_model_2_0_0_synth_reg__parameterized3
   (d,
    q,
    clk);
  output [0:0]d;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  system_vv_model_2_0_0_srlc33e__parameterized3 \has_only_1.srlc33e_array0 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1_123
   (pow1_tvalid,
    register1_q_net,
    clk);
  output [0:0]pow1_tvalid;
  input register1_q_net;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire register1_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1_124 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1_125
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1_126 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1_127
   (register0_q_net,
    q,
    clk);
  output register0_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register0_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1_128 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .q(q),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1_33
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1_34 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1_35
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1_36 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1_37
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1_38 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1_59
   (q,
    register3_q_net,
    clk);
  output [0:0]q;
  input register3_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register3_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1_60 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .q(q),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1_61
   (register3_q_net,
    register2_q_net,
    clk);
  output register3_q_net;
  input register2_q_net;
  input clk;

  wire clk;
  wire register2_q_net;
  wire register3_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1_62 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register2_q_net(register2_q_net),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1_63
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1_64 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1_65
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1_66 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized1_67
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  system_vv_model_2_0_0_single_reg_w_init__parameterized1_68 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp_0 (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2_105
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2_106 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2_107
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2_108 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2_109
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2_110 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2_114
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    o,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]o;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2_115 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp_0 (\fd_prim_array[31].rst_comp.fdre_comp ),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2_116
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2_117 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2_118
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2_119 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2_41
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2_42 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2_43
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2_44 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2_48
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2_49 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp_0 (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2_50
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2_51 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized2_52
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized2_53 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3
   (pow1_tdata,
    i,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow1_tdata;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .pow1_tdata(pow1_tdata));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3_100
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3_101 \has_latency.fd_array[1].reg_comp_1 
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3_71
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3_72 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3_73
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3_74 \has_latency.fd_array[1].reg_comp_1 
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3_78
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3_79 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3_80
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3_81 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3_82
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3_83 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3_87
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3_88 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3_89
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3_90 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3_91
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3_92 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3_96
   (pow0_tdata,
    i,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow0_tdata;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3_97 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .pow0_tdata(pow0_tdata));
endmodule

(* ORIG_REF_NAME = "synth_reg_w_init" *) 
module system_vv_model_2_0_0_synth_reg_w_init__parameterized3_98
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_single_reg_w_init__parameterized3_99 \has_latency.fd_array[1].reg_comp_1 
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_56ffe7ce6b" *) 
module system_vv_model_2_0_0_sysgen_addsub_56ffe7ce6b
   (Q,
    P,
    \op_mem_91_20_reg[0][63]_0 ,
    clk);
  output [62:0]Q;
  input [62:0]P;
  input [62:0]\op_mem_91_20_reg[0][63]_0 ;
  input clk;

  wire [62:0]P;
  wire [62:0]Q;
  wire clk;
  wire \op_mem_91_20[0][12]_i_2_n_0 ;
  wire \op_mem_91_20[0][12]_i_3_n_0 ;
  wire \op_mem_91_20[0][12]_i_4_n_0 ;
  wire \op_mem_91_20[0][12]_i_5_n_0 ;
  wire \op_mem_91_20[0][16]_i_2_n_0 ;
  wire \op_mem_91_20[0][16]_i_3_n_0 ;
  wire \op_mem_91_20[0][16]_i_4_n_0 ;
  wire \op_mem_91_20[0][16]_i_5_n_0 ;
  wire \op_mem_91_20[0][20]_i_2_n_0 ;
  wire \op_mem_91_20[0][20]_i_3_n_0 ;
  wire \op_mem_91_20[0][20]_i_4_n_0 ;
  wire \op_mem_91_20[0][20]_i_5_n_0 ;
  wire \op_mem_91_20[0][24]_i_2_n_0 ;
  wire \op_mem_91_20[0][24]_i_3_n_0 ;
  wire \op_mem_91_20[0][24]_i_4_n_0 ;
  wire \op_mem_91_20[0][24]_i_5_n_0 ;
  wire \op_mem_91_20[0][28]_i_2_n_0 ;
  wire \op_mem_91_20[0][28]_i_3_n_0 ;
  wire \op_mem_91_20[0][28]_i_4_n_0 ;
  wire \op_mem_91_20[0][28]_i_5_n_0 ;
  wire \op_mem_91_20[0][32]_i_2_n_0 ;
  wire \op_mem_91_20[0][32]_i_3_n_0 ;
  wire \op_mem_91_20[0][32]_i_4_n_0 ;
  wire \op_mem_91_20[0][32]_i_5_n_0 ;
  wire \op_mem_91_20[0][36]_i_2_n_0 ;
  wire \op_mem_91_20[0][36]_i_3_n_0 ;
  wire \op_mem_91_20[0][36]_i_4_n_0 ;
  wire \op_mem_91_20[0][36]_i_5_n_0 ;
  wire \op_mem_91_20[0][40]_i_2_n_0 ;
  wire \op_mem_91_20[0][40]_i_3_n_0 ;
  wire \op_mem_91_20[0][40]_i_4_n_0 ;
  wire \op_mem_91_20[0][40]_i_5_n_0 ;
  wire \op_mem_91_20[0][44]_i_2_n_0 ;
  wire \op_mem_91_20[0][44]_i_3_n_0 ;
  wire \op_mem_91_20[0][44]_i_4_n_0 ;
  wire \op_mem_91_20[0][44]_i_5_n_0 ;
  wire \op_mem_91_20[0][48]_i_2_n_0 ;
  wire \op_mem_91_20[0][48]_i_3_n_0 ;
  wire \op_mem_91_20[0][48]_i_4_n_0 ;
  wire \op_mem_91_20[0][48]_i_5_n_0 ;
  wire \op_mem_91_20[0][4]_i_2_n_0 ;
  wire \op_mem_91_20[0][4]_i_3_n_0 ;
  wire \op_mem_91_20[0][4]_i_4_n_0 ;
  wire \op_mem_91_20[0][4]_i_5_n_0 ;
  wire \op_mem_91_20[0][52]_i_2_n_0 ;
  wire \op_mem_91_20[0][52]_i_3_n_0 ;
  wire \op_mem_91_20[0][52]_i_4_n_0 ;
  wire \op_mem_91_20[0][52]_i_5_n_0 ;
  wire \op_mem_91_20[0][56]_i_2_n_0 ;
  wire \op_mem_91_20[0][56]_i_3_n_0 ;
  wire \op_mem_91_20[0][56]_i_4_n_0 ;
  wire \op_mem_91_20[0][56]_i_5_n_0 ;
  wire \op_mem_91_20[0][60]_i_2_n_0 ;
  wire \op_mem_91_20[0][60]_i_3_n_0 ;
  wire \op_mem_91_20[0][60]_i_4_n_0 ;
  wire \op_mem_91_20[0][60]_i_5_n_0 ;
  wire \op_mem_91_20[0][63]_i_2_n_0 ;
  wire \op_mem_91_20[0][63]_i_3_n_0 ;
  wire \op_mem_91_20[0][63]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_2_n_0 ;
  wire \op_mem_91_20[0][8]_i_3_n_0 ;
  wire \op_mem_91_20[0][8]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_5_n_0 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_7 ;
  wire [62:0]\op_mem_91_20_reg[0][63]_0 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_7 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_4 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_5 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_6 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_7 ;
  wire \op_mem_91_20_reg_n_0_[0][10] ;
  wire \op_mem_91_20_reg_n_0_[0][11] ;
  wire \op_mem_91_20_reg_n_0_[0][12] ;
  wire \op_mem_91_20_reg_n_0_[0][13] ;
  wire \op_mem_91_20_reg_n_0_[0][14] ;
  wire \op_mem_91_20_reg_n_0_[0][15] ;
  wire \op_mem_91_20_reg_n_0_[0][16] ;
  wire \op_mem_91_20_reg_n_0_[0][17] ;
  wire \op_mem_91_20_reg_n_0_[0][18] ;
  wire \op_mem_91_20_reg_n_0_[0][19] ;
  wire \op_mem_91_20_reg_n_0_[0][1] ;
  wire \op_mem_91_20_reg_n_0_[0][20] ;
  wire \op_mem_91_20_reg_n_0_[0][21] ;
  wire \op_mem_91_20_reg_n_0_[0][22] ;
  wire \op_mem_91_20_reg_n_0_[0][23] ;
  wire \op_mem_91_20_reg_n_0_[0][24] ;
  wire \op_mem_91_20_reg_n_0_[0][25] ;
  wire \op_mem_91_20_reg_n_0_[0][26] ;
  wire \op_mem_91_20_reg_n_0_[0][27] ;
  wire \op_mem_91_20_reg_n_0_[0][28] ;
  wire \op_mem_91_20_reg_n_0_[0][29] ;
  wire \op_mem_91_20_reg_n_0_[0][2] ;
  wire \op_mem_91_20_reg_n_0_[0][30] ;
  wire \op_mem_91_20_reg_n_0_[0][31] ;
  wire \op_mem_91_20_reg_n_0_[0][32] ;
  wire \op_mem_91_20_reg_n_0_[0][33] ;
  wire \op_mem_91_20_reg_n_0_[0][34] ;
  wire \op_mem_91_20_reg_n_0_[0][35] ;
  wire \op_mem_91_20_reg_n_0_[0][36] ;
  wire \op_mem_91_20_reg_n_0_[0][37] ;
  wire \op_mem_91_20_reg_n_0_[0][38] ;
  wire \op_mem_91_20_reg_n_0_[0][39] ;
  wire \op_mem_91_20_reg_n_0_[0][3] ;
  wire \op_mem_91_20_reg_n_0_[0][40] ;
  wire \op_mem_91_20_reg_n_0_[0][41] ;
  wire \op_mem_91_20_reg_n_0_[0][42] ;
  wire \op_mem_91_20_reg_n_0_[0][43] ;
  wire \op_mem_91_20_reg_n_0_[0][44] ;
  wire \op_mem_91_20_reg_n_0_[0][45] ;
  wire \op_mem_91_20_reg_n_0_[0][46] ;
  wire \op_mem_91_20_reg_n_0_[0][47] ;
  wire \op_mem_91_20_reg_n_0_[0][48] ;
  wire \op_mem_91_20_reg_n_0_[0][49] ;
  wire \op_mem_91_20_reg_n_0_[0][4] ;
  wire \op_mem_91_20_reg_n_0_[0][50] ;
  wire \op_mem_91_20_reg_n_0_[0][51] ;
  wire \op_mem_91_20_reg_n_0_[0][52] ;
  wire \op_mem_91_20_reg_n_0_[0][53] ;
  wire \op_mem_91_20_reg_n_0_[0][54] ;
  wire \op_mem_91_20_reg_n_0_[0][55] ;
  wire \op_mem_91_20_reg_n_0_[0][56] ;
  wire \op_mem_91_20_reg_n_0_[0][57] ;
  wire \op_mem_91_20_reg_n_0_[0][58] ;
  wire \op_mem_91_20_reg_n_0_[0][59] ;
  wire \op_mem_91_20_reg_n_0_[0][5] ;
  wire \op_mem_91_20_reg_n_0_[0][60] ;
  wire \op_mem_91_20_reg_n_0_[0][61] ;
  wire \op_mem_91_20_reg_n_0_[0][62] ;
  wire \op_mem_91_20_reg_n_0_[0][63] ;
  wire \op_mem_91_20_reg_n_0_[0][6] ;
  wire \op_mem_91_20_reg_n_0_[0][7] ;
  wire \op_mem_91_20_reg_n_0_[0][8] ;
  wire \op_mem_91_20_reg_n_0_[0][9] ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_2 
       (.I0(P[11]),
        .I1(\op_mem_91_20_reg[0][63]_0 [11]),
        .O(\op_mem_91_20[0][12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_3 
       (.I0(P[10]),
        .I1(\op_mem_91_20_reg[0][63]_0 [10]),
        .O(\op_mem_91_20[0][12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_4 
       (.I0(P[9]),
        .I1(\op_mem_91_20_reg[0][63]_0 [9]),
        .O(\op_mem_91_20[0][12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_5 
       (.I0(P[8]),
        .I1(\op_mem_91_20_reg[0][63]_0 [8]),
        .O(\op_mem_91_20[0][12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_2 
       (.I0(P[15]),
        .I1(\op_mem_91_20_reg[0][63]_0 [15]),
        .O(\op_mem_91_20[0][16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_3 
       (.I0(P[14]),
        .I1(\op_mem_91_20_reg[0][63]_0 [14]),
        .O(\op_mem_91_20[0][16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_4 
       (.I0(P[13]),
        .I1(\op_mem_91_20_reg[0][63]_0 [13]),
        .O(\op_mem_91_20[0][16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_5 
       (.I0(P[12]),
        .I1(\op_mem_91_20_reg[0][63]_0 [12]),
        .O(\op_mem_91_20[0][16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_2 
       (.I0(P[19]),
        .I1(\op_mem_91_20_reg[0][63]_0 [19]),
        .O(\op_mem_91_20[0][20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_3 
       (.I0(P[18]),
        .I1(\op_mem_91_20_reg[0][63]_0 [18]),
        .O(\op_mem_91_20[0][20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_4 
       (.I0(P[17]),
        .I1(\op_mem_91_20_reg[0][63]_0 [17]),
        .O(\op_mem_91_20[0][20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_5 
       (.I0(P[16]),
        .I1(\op_mem_91_20_reg[0][63]_0 [16]),
        .O(\op_mem_91_20[0][20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_2 
       (.I0(P[23]),
        .I1(\op_mem_91_20_reg[0][63]_0 [23]),
        .O(\op_mem_91_20[0][24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_3 
       (.I0(P[22]),
        .I1(\op_mem_91_20_reg[0][63]_0 [22]),
        .O(\op_mem_91_20[0][24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_4 
       (.I0(P[21]),
        .I1(\op_mem_91_20_reg[0][63]_0 [21]),
        .O(\op_mem_91_20[0][24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_5 
       (.I0(P[20]),
        .I1(\op_mem_91_20_reg[0][63]_0 [20]),
        .O(\op_mem_91_20[0][24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_2 
       (.I0(P[27]),
        .I1(\op_mem_91_20_reg[0][63]_0 [27]),
        .O(\op_mem_91_20[0][28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_3 
       (.I0(P[26]),
        .I1(\op_mem_91_20_reg[0][63]_0 [26]),
        .O(\op_mem_91_20[0][28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_4 
       (.I0(P[25]),
        .I1(\op_mem_91_20_reg[0][63]_0 [25]),
        .O(\op_mem_91_20[0][28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_5 
       (.I0(P[24]),
        .I1(\op_mem_91_20_reg[0][63]_0 [24]),
        .O(\op_mem_91_20[0][28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_2 
       (.I0(P[31]),
        .I1(\op_mem_91_20_reg[0][63]_0 [31]),
        .O(\op_mem_91_20[0][32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_3 
       (.I0(P[30]),
        .I1(\op_mem_91_20_reg[0][63]_0 [30]),
        .O(\op_mem_91_20[0][32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_4 
       (.I0(P[29]),
        .I1(\op_mem_91_20_reg[0][63]_0 [29]),
        .O(\op_mem_91_20[0][32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_5 
       (.I0(P[28]),
        .I1(\op_mem_91_20_reg[0][63]_0 [28]),
        .O(\op_mem_91_20[0][32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_2 
       (.I0(P[35]),
        .I1(\op_mem_91_20_reg[0][63]_0 [35]),
        .O(\op_mem_91_20[0][36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_3 
       (.I0(P[34]),
        .I1(\op_mem_91_20_reg[0][63]_0 [34]),
        .O(\op_mem_91_20[0][36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_4 
       (.I0(P[33]),
        .I1(\op_mem_91_20_reg[0][63]_0 [33]),
        .O(\op_mem_91_20[0][36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_5 
       (.I0(P[32]),
        .I1(\op_mem_91_20_reg[0][63]_0 [32]),
        .O(\op_mem_91_20[0][36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_2 
       (.I0(P[39]),
        .I1(\op_mem_91_20_reg[0][63]_0 [39]),
        .O(\op_mem_91_20[0][40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_3 
       (.I0(P[38]),
        .I1(\op_mem_91_20_reg[0][63]_0 [38]),
        .O(\op_mem_91_20[0][40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_4 
       (.I0(P[37]),
        .I1(\op_mem_91_20_reg[0][63]_0 [37]),
        .O(\op_mem_91_20[0][40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_5 
       (.I0(P[36]),
        .I1(\op_mem_91_20_reg[0][63]_0 [36]),
        .O(\op_mem_91_20[0][40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_2 
       (.I0(P[43]),
        .I1(\op_mem_91_20_reg[0][63]_0 [43]),
        .O(\op_mem_91_20[0][44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_3 
       (.I0(P[42]),
        .I1(\op_mem_91_20_reg[0][63]_0 [42]),
        .O(\op_mem_91_20[0][44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_4 
       (.I0(P[41]),
        .I1(\op_mem_91_20_reg[0][63]_0 [41]),
        .O(\op_mem_91_20[0][44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_5 
       (.I0(P[40]),
        .I1(\op_mem_91_20_reg[0][63]_0 [40]),
        .O(\op_mem_91_20[0][44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_2 
       (.I0(P[47]),
        .I1(\op_mem_91_20_reg[0][63]_0 [47]),
        .O(\op_mem_91_20[0][48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_3 
       (.I0(P[46]),
        .I1(\op_mem_91_20_reg[0][63]_0 [46]),
        .O(\op_mem_91_20[0][48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_4 
       (.I0(P[45]),
        .I1(\op_mem_91_20_reg[0][63]_0 [45]),
        .O(\op_mem_91_20[0][48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_5 
       (.I0(P[44]),
        .I1(\op_mem_91_20_reg[0][63]_0 [44]),
        .O(\op_mem_91_20[0][48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_2 
       (.I0(P[3]),
        .I1(\op_mem_91_20_reg[0][63]_0 [3]),
        .O(\op_mem_91_20[0][4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_3 
       (.I0(P[2]),
        .I1(\op_mem_91_20_reg[0][63]_0 [2]),
        .O(\op_mem_91_20[0][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_4 
       (.I0(P[1]),
        .I1(\op_mem_91_20_reg[0][63]_0 [1]),
        .O(\op_mem_91_20[0][4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_5 
       (.I0(P[0]),
        .I1(\op_mem_91_20_reg[0][63]_0 [0]),
        .O(\op_mem_91_20[0][4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_2 
       (.I0(P[51]),
        .I1(\op_mem_91_20_reg[0][63]_0 [51]),
        .O(\op_mem_91_20[0][52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_3 
       (.I0(P[50]),
        .I1(\op_mem_91_20_reg[0][63]_0 [50]),
        .O(\op_mem_91_20[0][52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_4 
       (.I0(P[49]),
        .I1(\op_mem_91_20_reg[0][63]_0 [49]),
        .O(\op_mem_91_20[0][52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_5 
       (.I0(P[48]),
        .I1(\op_mem_91_20_reg[0][63]_0 [48]),
        .O(\op_mem_91_20[0][52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_2 
       (.I0(P[55]),
        .I1(\op_mem_91_20_reg[0][63]_0 [55]),
        .O(\op_mem_91_20[0][56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_3 
       (.I0(P[54]),
        .I1(\op_mem_91_20_reg[0][63]_0 [54]),
        .O(\op_mem_91_20[0][56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_4 
       (.I0(P[53]),
        .I1(\op_mem_91_20_reg[0][63]_0 [53]),
        .O(\op_mem_91_20[0][56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_5 
       (.I0(P[52]),
        .I1(\op_mem_91_20_reg[0][63]_0 [52]),
        .O(\op_mem_91_20[0][56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_2 
       (.I0(P[59]),
        .I1(\op_mem_91_20_reg[0][63]_0 [59]),
        .O(\op_mem_91_20[0][60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_3 
       (.I0(P[58]),
        .I1(\op_mem_91_20_reg[0][63]_0 [58]),
        .O(\op_mem_91_20[0][60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_4 
       (.I0(P[57]),
        .I1(\op_mem_91_20_reg[0][63]_0 [57]),
        .O(\op_mem_91_20[0][60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_5 
       (.I0(P[56]),
        .I1(\op_mem_91_20_reg[0][63]_0 [56]),
        .O(\op_mem_91_20[0][60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_2 
       (.I0(P[62]),
        .I1(\op_mem_91_20_reg[0][63]_0 [62]),
        .O(\op_mem_91_20[0][63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_3 
       (.I0(P[61]),
        .I1(\op_mem_91_20_reg[0][63]_0 [61]),
        .O(\op_mem_91_20[0][63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_4 
       (.I0(P[60]),
        .I1(\op_mem_91_20_reg[0][63]_0 [60]),
        .O(\op_mem_91_20[0][63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_2 
       (.I0(P[7]),
        .I1(\op_mem_91_20_reg[0][63]_0 [7]),
        .O(\op_mem_91_20[0][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_3 
       (.I0(P[6]),
        .I1(\op_mem_91_20_reg[0][63]_0 [6]),
        .O(\op_mem_91_20[0][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_4 
       (.I0(P[5]),
        .I1(\op_mem_91_20_reg[0][63]_0 [5]),
        .O(\op_mem_91_20[0][8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_5 
       (.I0(P[4]),
        .I1(\op_mem_91_20_reg[0][63]_0 [4]),
        .O(\op_mem_91_20[0][8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][12] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][12]_i_1 
       (.CI(\op_mem_91_20_reg[0][8]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][12]_i_1_n_0 ,\op_mem_91_20_reg[0][12]_i_1_n_1 ,\op_mem_91_20_reg[0][12]_i_1_n_2 ,\op_mem_91_20_reg[0][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[11:8]),
        .O({\op_mem_91_20_reg[0][12]_i_1_n_4 ,\op_mem_91_20_reg[0][12]_i_1_n_5 ,\op_mem_91_20_reg[0][12]_i_1_n_6 ,\op_mem_91_20_reg[0][12]_i_1_n_7 }),
        .S({\op_mem_91_20[0][12]_i_2_n_0 ,\op_mem_91_20[0][12]_i_3_n_0 ,\op_mem_91_20[0][12]_i_4_n_0 ,\op_mem_91_20[0][12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][16]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][16] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][16]_i_1 
       (.CI(\op_mem_91_20_reg[0][12]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][16]_i_1_n_0 ,\op_mem_91_20_reg[0][16]_i_1_n_1 ,\op_mem_91_20_reg[0][16]_i_1_n_2 ,\op_mem_91_20_reg[0][16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[15:12]),
        .O({\op_mem_91_20_reg[0][16]_i_1_n_4 ,\op_mem_91_20_reg[0][16]_i_1_n_5 ,\op_mem_91_20_reg[0][16]_i_1_n_6 ,\op_mem_91_20_reg[0][16]_i_1_n_7 }),
        .S({\op_mem_91_20[0][16]_i_2_n_0 ,\op_mem_91_20[0][16]_i_3_n_0 ,\op_mem_91_20[0][16]_i_4_n_0 ,\op_mem_91_20[0][16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][20]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][20] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][20]_i_1 
       (.CI(\op_mem_91_20_reg[0][16]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][20]_i_1_n_0 ,\op_mem_91_20_reg[0][20]_i_1_n_1 ,\op_mem_91_20_reg[0][20]_i_1_n_2 ,\op_mem_91_20_reg[0][20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[19:16]),
        .O({\op_mem_91_20_reg[0][20]_i_1_n_4 ,\op_mem_91_20_reg[0][20]_i_1_n_5 ,\op_mem_91_20_reg[0][20]_i_1_n_6 ,\op_mem_91_20_reg[0][20]_i_1_n_7 }),
        .S({\op_mem_91_20[0][20]_i_2_n_0 ,\op_mem_91_20[0][20]_i_3_n_0 ,\op_mem_91_20[0][20]_i_4_n_0 ,\op_mem_91_20[0][20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][24]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][24] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][24]_i_1 
       (.CI(\op_mem_91_20_reg[0][20]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][24]_i_1_n_0 ,\op_mem_91_20_reg[0][24]_i_1_n_1 ,\op_mem_91_20_reg[0][24]_i_1_n_2 ,\op_mem_91_20_reg[0][24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[23:20]),
        .O({\op_mem_91_20_reg[0][24]_i_1_n_4 ,\op_mem_91_20_reg[0][24]_i_1_n_5 ,\op_mem_91_20_reg[0][24]_i_1_n_6 ,\op_mem_91_20_reg[0][24]_i_1_n_7 }),
        .S({\op_mem_91_20[0][24]_i_2_n_0 ,\op_mem_91_20[0][24]_i_3_n_0 ,\op_mem_91_20[0][24]_i_4_n_0 ,\op_mem_91_20[0][24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][28]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][28] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][28]_i_1 
       (.CI(\op_mem_91_20_reg[0][24]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][28]_i_1_n_0 ,\op_mem_91_20_reg[0][28]_i_1_n_1 ,\op_mem_91_20_reg[0][28]_i_1_n_2 ,\op_mem_91_20_reg[0][28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[27:24]),
        .O({\op_mem_91_20_reg[0][28]_i_1_n_4 ,\op_mem_91_20_reg[0][28]_i_1_n_5 ,\op_mem_91_20_reg[0][28]_i_1_n_6 ,\op_mem_91_20_reg[0][28]_i_1_n_7 }),
        .S({\op_mem_91_20[0][28]_i_2_n_0 ,\op_mem_91_20[0][28]_i_3_n_0 ,\op_mem_91_20[0][28]_i_4_n_0 ,\op_mem_91_20[0][28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][32]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][32] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][32]_i_1 
       (.CI(\op_mem_91_20_reg[0][28]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][32]_i_1_n_0 ,\op_mem_91_20_reg[0][32]_i_1_n_1 ,\op_mem_91_20_reg[0][32]_i_1_n_2 ,\op_mem_91_20_reg[0][32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[31:28]),
        .O({\op_mem_91_20_reg[0][32]_i_1_n_4 ,\op_mem_91_20_reg[0][32]_i_1_n_5 ,\op_mem_91_20_reg[0][32]_i_1_n_6 ,\op_mem_91_20_reg[0][32]_i_1_n_7 }),
        .S({\op_mem_91_20[0][32]_i_2_n_0 ,\op_mem_91_20[0][32]_i_3_n_0 ,\op_mem_91_20[0][32]_i_4_n_0 ,\op_mem_91_20[0][32]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][33] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][34] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][35] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][36]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][36] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][36]_i_1 
       (.CI(\op_mem_91_20_reg[0][32]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][36]_i_1_n_0 ,\op_mem_91_20_reg[0][36]_i_1_n_1 ,\op_mem_91_20_reg[0][36]_i_1_n_2 ,\op_mem_91_20_reg[0][36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[35:32]),
        .O({\op_mem_91_20_reg[0][36]_i_1_n_4 ,\op_mem_91_20_reg[0][36]_i_1_n_5 ,\op_mem_91_20_reg[0][36]_i_1_n_6 ,\op_mem_91_20_reg[0][36]_i_1_n_7 }),
        .S({\op_mem_91_20[0][36]_i_2_n_0 ,\op_mem_91_20[0][36]_i_3_n_0 ,\op_mem_91_20[0][36]_i_4_n_0 ,\op_mem_91_20[0][36]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][37] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][38] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][39] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][40]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][40] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][40]_i_1 
       (.CI(\op_mem_91_20_reg[0][36]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][40]_i_1_n_0 ,\op_mem_91_20_reg[0][40]_i_1_n_1 ,\op_mem_91_20_reg[0][40]_i_1_n_2 ,\op_mem_91_20_reg[0][40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[39:36]),
        .O({\op_mem_91_20_reg[0][40]_i_1_n_4 ,\op_mem_91_20_reg[0][40]_i_1_n_5 ,\op_mem_91_20_reg[0][40]_i_1_n_6 ,\op_mem_91_20_reg[0][40]_i_1_n_7 }),
        .S({\op_mem_91_20[0][40]_i_2_n_0 ,\op_mem_91_20[0][40]_i_3_n_0 ,\op_mem_91_20[0][40]_i_4_n_0 ,\op_mem_91_20[0][40]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][41] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][42] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][43] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][44]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][44] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][44]_i_1 
       (.CI(\op_mem_91_20_reg[0][40]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][44]_i_1_n_0 ,\op_mem_91_20_reg[0][44]_i_1_n_1 ,\op_mem_91_20_reg[0][44]_i_1_n_2 ,\op_mem_91_20_reg[0][44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[43:40]),
        .O({\op_mem_91_20_reg[0][44]_i_1_n_4 ,\op_mem_91_20_reg[0][44]_i_1_n_5 ,\op_mem_91_20_reg[0][44]_i_1_n_6 ,\op_mem_91_20_reg[0][44]_i_1_n_7 }),
        .S({\op_mem_91_20[0][44]_i_2_n_0 ,\op_mem_91_20[0][44]_i_3_n_0 ,\op_mem_91_20[0][44]_i_4_n_0 ,\op_mem_91_20[0][44]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][45] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][46] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][47] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][48]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][48] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][48]_i_1 
       (.CI(\op_mem_91_20_reg[0][44]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][48]_i_1_n_0 ,\op_mem_91_20_reg[0][48]_i_1_n_1 ,\op_mem_91_20_reg[0][48]_i_1_n_2 ,\op_mem_91_20_reg[0][48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[47:44]),
        .O({\op_mem_91_20_reg[0][48]_i_1_n_4 ,\op_mem_91_20_reg[0][48]_i_1_n_5 ,\op_mem_91_20_reg[0][48]_i_1_n_6 ,\op_mem_91_20_reg[0][48]_i_1_n_7 }),
        .S({\op_mem_91_20[0][48]_i_2_n_0 ,\op_mem_91_20[0][48]_i_3_n_0 ,\op_mem_91_20[0][48]_i_4_n_0 ,\op_mem_91_20[0][48]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][49] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][4]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][4] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][4]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][4]_i_1_n_0 ,\op_mem_91_20_reg[0][4]_i_1_n_1 ,\op_mem_91_20_reg[0][4]_i_1_n_2 ,\op_mem_91_20_reg[0][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O({\op_mem_91_20_reg[0][4]_i_1_n_4 ,\op_mem_91_20_reg[0][4]_i_1_n_5 ,\op_mem_91_20_reg[0][4]_i_1_n_6 ,\op_mem_91_20_reg[0][4]_i_1_n_7 }),
        .S({\op_mem_91_20[0][4]_i_2_n_0 ,\op_mem_91_20[0][4]_i_3_n_0 ,\op_mem_91_20[0][4]_i_4_n_0 ,\op_mem_91_20[0][4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][50] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][51] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][52]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][52] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][52]_i_1 
       (.CI(\op_mem_91_20_reg[0][48]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][52]_i_1_n_0 ,\op_mem_91_20_reg[0][52]_i_1_n_1 ,\op_mem_91_20_reg[0][52]_i_1_n_2 ,\op_mem_91_20_reg[0][52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[51:48]),
        .O({\op_mem_91_20_reg[0][52]_i_1_n_4 ,\op_mem_91_20_reg[0][52]_i_1_n_5 ,\op_mem_91_20_reg[0][52]_i_1_n_6 ,\op_mem_91_20_reg[0][52]_i_1_n_7 }),
        .S({\op_mem_91_20[0][52]_i_2_n_0 ,\op_mem_91_20[0][52]_i_3_n_0 ,\op_mem_91_20[0][52]_i_4_n_0 ,\op_mem_91_20[0][52]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][53] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][54] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][55] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][56]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][56] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][56]_i_1 
       (.CI(\op_mem_91_20_reg[0][52]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][56]_i_1_n_0 ,\op_mem_91_20_reg[0][56]_i_1_n_1 ,\op_mem_91_20_reg[0][56]_i_1_n_2 ,\op_mem_91_20_reg[0][56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[55:52]),
        .O({\op_mem_91_20_reg[0][56]_i_1_n_4 ,\op_mem_91_20_reg[0][56]_i_1_n_5 ,\op_mem_91_20_reg[0][56]_i_1_n_6 ,\op_mem_91_20_reg[0][56]_i_1_n_7 }),
        .S({\op_mem_91_20[0][56]_i_2_n_0 ,\op_mem_91_20[0][56]_i_3_n_0 ,\op_mem_91_20[0][56]_i_4_n_0 ,\op_mem_91_20[0][56]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][57] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][58] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][59] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][60]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][60] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][60]_i_1 
       (.CI(\op_mem_91_20_reg[0][56]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][60]_i_1_n_0 ,\op_mem_91_20_reg[0][60]_i_1_n_1 ,\op_mem_91_20_reg[0][60]_i_1_n_2 ,\op_mem_91_20_reg[0][60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[59:56]),
        .O({\op_mem_91_20_reg[0][60]_i_1_n_4 ,\op_mem_91_20_reg[0][60]_i_1_n_5 ,\op_mem_91_20_reg[0][60]_i_1_n_6 ,\op_mem_91_20_reg[0][60]_i_1_n_7 }),
        .S({\op_mem_91_20[0][60]_i_2_n_0 ,\op_mem_91_20[0][60]_i_3_n_0 ,\op_mem_91_20[0][60]_i_4_n_0 ,\op_mem_91_20[0][60]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][63]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][61] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][63]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][62] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][63] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][63]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][63] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][63]_i_1 
       (.CI(\op_mem_91_20_reg[0][60]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][63]_i_1_n_2 ,\op_mem_91_20_reg[0][63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[61:60]}),
        .O({\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED [3],\op_mem_91_20_reg[0][63]_i_1_n_5 ,\op_mem_91_20_reg[0][63]_i_1_n_6 ,\op_mem_91_20_reg[0][63]_i_1_n_7 }),
        .S({1'b0,\op_mem_91_20[0][63]_i_2_n_0 ,\op_mem_91_20[0][63]_i_3_n_0 ,\op_mem_91_20[0][63]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_6 ),
        .Q(\op_mem_91_20_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_5 ),
        .Q(\op_mem_91_20_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][8]_i_1_n_4 ),
        .Q(\op_mem_91_20_reg_n_0_[0][8] ),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][8]_i_1 
       (.CI(\op_mem_91_20_reg[0][4]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][8]_i_1_n_0 ,\op_mem_91_20_reg[0][8]_i_1_n_1 ,\op_mem_91_20_reg[0][8]_i_1_n_2 ,\op_mem_91_20_reg[0][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O({\op_mem_91_20_reg[0][8]_i_1_n_4 ,\op_mem_91_20_reg[0][8]_i_1_n_5 ,\op_mem_91_20_reg[0][8]_i_1_n_6 ,\op_mem_91_20_reg[0][8]_i_1_n_7 }),
        .S({\op_mem_91_20[0][8]_i_2_n_0 ,\op_mem_91_20[0][8]_i_3_n_0 ,\op_mem_91_20[0][8]_i_4_n_0 ,\op_mem_91_20[0][8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0][12]_i_1_n_7 ),
        .Q(\op_mem_91_20_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][10] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][11] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][12] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][13] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][14] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][15] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][16] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][17] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][18] ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][19] ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][1] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][20] ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][21] ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][22] ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][23] ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][24] ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][25] ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][26] ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][27] ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][28] ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][29] ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][2] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][30] ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][31] ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][32] ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][33] ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][34] ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][35] ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][36] ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][37] ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][38] ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][39] ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][3] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][40] ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][41] ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][42] ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][43] ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][44] ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][45] ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][46] ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][47] ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][48] ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][49] ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][4] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][50] ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][51] ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][52] ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][53] ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][54] ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][55] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][55] ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][56] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][56] ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][57] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][57] ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][58] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][58] ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][59] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][59] ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][5] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][60] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][60] ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][61] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][61] ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][62] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][62] ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][63] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][63] ),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][6] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][7] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][8] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg_n_0_[0][9] ),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_56ffe7ce6b" *) 
module system_vv_model_2_0_0_sysgen_addsub_56ffe7ce6b_23
   (Q,
    P,
    \op_mem_91_20_reg[0][63]_0 ,
    clk);
  output [62:0]Q;
  input [62:0]P;
  input [62:0]\op_mem_91_20_reg[0][63]_0 ;
  input clk;

  wire [62:0]P;
  wire [62:0]Q;
  wire [63:1]cast_internal_s_83_3_convert;
  wire clk;
  wire \op_mem_91_20[0][12]_i_2_n_0 ;
  wire \op_mem_91_20[0][12]_i_3_n_0 ;
  wire \op_mem_91_20[0][12]_i_4_n_0 ;
  wire \op_mem_91_20[0][12]_i_5_n_0 ;
  wire \op_mem_91_20[0][16]_i_2_n_0 ;
  wire \op_mem_91_20[0][16]_i_3_n_0 ;
  wire \op_mem_91_20[0][16]_i_4_n_0 ;
  wire \op_mem_91_20[0][16]_i_5_n_0 ;
  wire \op_mem_91_20[0][20]_i_2_n_0 ;
  wire \op_mem_91_20[0][20]_i_3_n_0 ;
  wire \op_mem_91_20[0][20]_i_4_n_0 ;
  wire \op_mem_91_20[0][20]_i_5_n_0 ;
  wire \op_mem_91_20[0][24]_i_2_n_0 ;
  wire \op_mem_91_20[0][24]_i_3_n_0 ;
  wire \op_mem_91_20[0][24]_i_4_n_0 ;
  wire \op_mem_91_20[0][24]_i_5_n_0 ;
  wire \op_mem_91_20[0][28]_i_2_n_0 ;
  wire \op_mem_91_20[0][28]_i_3_n_0 ;
  wire \op_mem_91_20[0][28]_i_4_n_0 ;
  wire \op_mem_91_20[0][28]_i_5_n_0 ;
  wire \op_mem_91_20[0][32]_i_2_n_0 ;
  wire \op_mem_91_20[0][32]_i_3_n_0 ;
  wire \op_mem_91_20[0][32]_i_4_n_0 ;
  wire \op_mem_91_20[0][32]_i_5_n_0 ;
  wire \op_mem_91_20[0][36]_i_2_n_0 ;
  wire \op_mem_91_20[0][36]_i_3_n_0 ;
  wire \op_mem_91_20[0][36]_i_4_n_0 ;
  wire \op_mem_91_20[0][36]_i_5_n_0 ;
  wire \op_mem_91_20[0][40]_i_2_n_0 ;
  wire \op_mem_91_20[0][40]_i_3_n_0 ;
  wire \op_mem_91_20[0][40]_i_4_n_0 ;
  wire \op_mem_91_20[0][40]_i_5_n_0 ;
  wire \op_mem_91_20[0][44]_i_2_n_0 ;
  wire \op_mem_91_20[0][44]_i_3_n_0 ;
  wire \op_mem_91_20[0][44]_i_4_n_0 ;
  wire \op_mem_91_20[0][44]_i_5_n_0 ;
  wire \op_mem_91_20[0][48]_i_2_n_0 ;
  wire \op_mem_91_20[0][48]_i_3_n_0 ;
  wire \op_mem_91_20[0][48]_i_4_n_0 ;
  wire \op_mem_91_20[0][48]_i_5_n_0 ;
  wire \op_mem_91_20[0][4]_i_2_n_0 ;
  wire \op_mem_91_20[0][4]_i_3_n_0 ;
  wire \op_mem_91_20[0][4]_i_4_n_0 ;
  wire \op_mem_91_20[0][4]_i_5_n_0 ;
  wire \op_mem_91_20[0][52]_i_2_n_0 ;
  wire \op_mem_91_20[0][52]_i_3_n_0 ;
  wire \op_mem_91_20[0][52]_i_4_n_0 ;
  wire \op_mem_91_20[0][52]_i_5_n_0 ;
  wire \op_mem_91_20[0][56]_i_2_n_0 ;
  wire \op_mem_91_20[0][56]_i_3_n_0 ;
  wire \op_mem_91_20[0][56]_i_4_n_0 ;
  wire \op_mem_91_20[0][56]_i_5_n_0 ;
  wire \op_mem_91_20[0][60]_i_2_n_0 ;
  wire \op_mem_91_20[0][60]_i_3_n_0 ;
  wire \op_mem_91_20[0][60]_i_4_n_0 ;
  wire \op_mem_91_20[0][60]_i_5_n_0 ;
  wire \op_mem_91_20[0][63]_i_2_n_0 ;
  wire \op_mem_91_20[0][63]_i_3_n_0 ;
  wire \op_mem_91_20[0][63]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_2_n_0 ;
  wire \op_mem_91_20[0][8]_i_3_n_0 ;
  wire \op_mem_91_20[0][8]_i_4_n_0 ;
  wire \op_mem_91_20[0][8]_i_5_n_0 ;
  wire [63:1]\op_mem_91_20_reg[0] ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][12]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][16]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][20]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][24]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][28]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][32]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][36]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][40]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][44]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][48]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][4]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][52]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][56]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][60]_i_1_n_3 ;
  wire [62:0]\op_mem_91_20_reg[0][63]_0 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][63]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][8]_i_1_n_3 ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_2 
       (.I0(P[11]),
        .I1(\op_mem_91_20_reg[0][63]_0 [11]),
        .O(\op_mem_91_20[0][12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_3 
       (.I0(P[10]),
        .I1(\op_mem_91_20_reg[0][63]_0 [10]),
        .O(\op_mem_91_20[0][12]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_4 
       (.I0(P[9]),
        .I1(\op_mem_91_20_reg[0][63]_0 [9]),
        .O(\op_mem_91_20[0][12]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][12]_i_5 
       (.I0(P[8]),
        .I1(\op_mem_91_20_reg[0][63]_0 [8]),
        .O(\op_mem_91_20[0][12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_2 
       (.I0(P[15]),
        .I1(\op_mem_91_20_reg[0][63]_0 [15]),
        .O(\op_mem_91_20[0][16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_3 
       (.I0(P[14]),
        .I1(\op_mem_91_20_reg[0][63]_0 [14]),
        .O(\op_mem_91_20[0][16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_4 
       (.I0(P[13]),
        .I1(\op_mem_91_20_reg[0][63]_0 [13]),
        .O(\op_mem_91_20[0][16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][16]_i_5 
       (.I0(P[12]),
        .I1(\op_mem_91_20_reg[0][63]_0 [12]),
        .O(\op_mem_91_20[0][16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_2 
       (.I0(P[19]),
        .I1(\op_mem_91_20_reg[0][63]_0 [19]),
        .O(\op_mem_91_20[0][20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_3 
       (.I0(P[18]),
        .I1(\op_mem_91_20_reg[0][63]_0 [18]),
        .O(\op_mem_91_20[0][20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_4 
       (.I0(P[17]),
        .I1(\op_mem_91_20_reg[0][63]_0 [17]),
        .O(\op_mem_91_20[0][20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][20]_i_5 
       (.I0(P[16]),
        .I1(\op_mem_91_20_reg[0][63]_0 [16]),
        .O(\op_mem_91_20[0][20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_2 
       (.I0(P[23]),
        .I1(\op_mem_91_20_reg[0][63]_0 [23]),
        .O(\op_mem_91_20[0][24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_3 
       (.I0(P[22]),
        .I1(\op_mem_91_20_reg[0][63]_0 [22]),
        .O(\op_mem_91_20[0][24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_4 
       (.I0(P[21]),
        .I1(\op_mem_91_20_reg[0][63]_0 [21]),
        .O(\op_mem_91_20[0][24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][24]_i_5 
       (.I0(P[20]),
        .I1(\op_mem_91_20_reg[0][63]_0 [20]),
        .O(\op_mem_91_20[0][24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_2 
       (.I0(P[27]),
        .I1(\op_mem_91_20_reg[0][63]_0 [27]),
        .O(\op_mem_91_20[0][28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_3 
       (.I0(P[26]),
        .I1(\op_mem_91_20_reg[0][63]_0 [26]),
        .O(\op_mem_91_20[0][28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_4 
       (.I0(P[25]),
        .I1(\op_mem_91_20_reg[0][63]_0 [25]),
        .O(\op_mem_91_20[0][28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][28]_i_5 
       (.I0(P[24]),
        .I1(\op_mem_91_20_reg[0][63]_0 [24]),
        .O(\op_mem_91_20[0][28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_2 
       (.I0(P[31]),
        .I1(\op_mem_91_20_reg[0][63]_0 [31]),
        .O(\op_mem_91_20[0][32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_3 
       (.I0(P[30]),
        .I1(\op_mem_91_20_reg[0][63]_0 [30]),
        .O(\op_mem_91_20[0][32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_4 
       (.I0(P[29]),
        .I1(\op_mem_91_20_reg[0][63]_0 [29]),
        .O(\op_mem_91_20[0][32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][32]_i_5 
       (.I0(P[28]),
        .I1(\op_mem_91_20_reg[0][63]_0 [28]),
        .O(\op_mem_91_20[0][32]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_2 
       (.I0(P[35]),
        .I1(\op_mem_91_20_reg[0][63]_0 [35]),
        .O(\op_mem_91_20[0][36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_3 
       (.I0(P[34]),
        .I1(\op_mem_91_20_reg[0][63]_0 [34]),
        .O(\op_mem_91_20[0][36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_4 
       (.I0(P[33]),
        .I1(\op_mem_91_20_reg[0][63]_0 [33]),
        .O(\op_mem_91_20[0][36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][36]_i_5 
       (.I0(P[32]),
        .I1(\op_mem_91_20_reg[0][63]_0 [32]),
        .O(\op_mem_91_20[0][36]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_2 
       (.I0(P[39]),
        .I1(\op_mem_91_20_reg[0][63]_0 [39]),
        .O(\op_mem_91_20[0][40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_3 
       (.I0(P[38]),
        .I1(\op_mem_91_20_reg[0][63]_0 [38]),
        .O(\op_mem_91_20[0][40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_4 
       (.I0(P[37]),
        .I1(\op_mem_91_20_reg[0][63]_0 [37]),
        .O(\op_mem_91_20[0][40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][40]_i_5 
       (.I0(P[36]),
        .I1(\op_mem_91_20_reg[0][63]_0 [36]),
        .O(\op_mem_91_20[0][40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_2 
       (.I0(P[43]),
        .I1(\op_mem_91_20_reg[0][63]_0 [43]),
        .O(\op_mem_91_20[0][44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_3 
       (.I0(P[42]),
        .I1(\op_mem_91_20_reg[0][63]_0 [42]),
        .O(\op_mem_91_20[0][44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_4 
       (.I0(P[41]),
        .I1(\op_mem_91_20_reg[0][63]_0 [41]),
        .O(\op_mem_91_20[0][44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][44]_i_5 
       (.I0(P[40]),
        .I1(\op_mem_91_20_reg[0][63]_0 [40]),
        .O(\op_mem_91_20[0][44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_2 
       (.I0(P[47]),
        .I1(\op_mem_91_20_reg[0][63]_0 [47]),
        .O(\op_mem_91_20[0][48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_3 
       (.I0(P[46]),
        .I1(\op_mem_91_20_reg[0][63]_0 [46]),
        .O(\op_mem_91_20[0][48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_4 
       (.I0(P[45]),
        .I1(\op_mem_91_20_reg[0][63]_0 [45]),
        .O(\op_mem_91_20[0][48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][48]_i_5 
       (.I0(P[44]),
        .I1(\op_mem_91_20_reg[0][63]_0 [44]),
        .O(\op_mem_91_20[0][48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_2 
       (.I0(P[3]),
        .I1(\op_mem_91_20_reg[0][63]_0 [3]),
        .O(\op_mem_91_20[0][4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_3 
       (.I0(P[2]),
        .I1(\op_mem_91_20_reg[0][63]_0 [2]),
        .O(\op_mem_91_20[0][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_4 
       (.I0(P[1]),
        .I1(\op_mem_91_20_reg[0][63]_0 [1]),
        .O(\op_mem_91_20[0][4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][4]_i_5 
       (.I0(P[0]),
        .I1(\op_mem_91_20_reg[0][63]_0 [0]),
        .O(\op_mem_91_20[0][4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_2 
       (.I0(P[51]),
        .I1(\op_mem_91_20_reg[0][63]_0 [51]),
        .O(\op_mem_91_20[0][52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_3 
       (.I0(P[50]),
        .I1(\op_mem_91_20_reg[0][63]_0 [50]),
        .O(\op_mem_91_20[0][52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_4 
       (.I0(P[49]),
        .I1(\op_mem_91_20_reg[0][63]_0 [49]),
        .O(\op_mem_91_20[0][52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][52]_i_5 
       (.I0(P[48]),
        .I1(\op_mem_91_20_reg[0][63]_0 [48]),
        .O(\op_mem_91_20[0][52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_2 
       (.I0(P[55]),
        .I1(\op_mem_91_20_reg[0][63]_0 [55]),
        .O(\op_mem_91_20[0][56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_3 
       (.I0(P[54]),
        .I1(\op_mem_91_20_reg[0][63]_0 [54]),
        .O(\op_mem_91_20[0][56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_4 
       (.I0(P[53]),
        .I1(\op_mem_91_20_reg[0][63]_0 [53]),
        .O(\op_mem_91_20[0][56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][56]_i_5 
       (.I0(P[52]),
        .I1(\op_mem_91_20_reg[0][63]_0 [52]),
        .O(\op_mem_91_20[0][56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_2 
       (.I0(P[59]),
        .I1(\op_mem_91_20_reg[0][63]_0 [59]),
        .O(\op_mem_91_20[0][60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_3 
       (.I0(P[58]),
        .I1(\op_mem_91_20_reg[0][63]_0 [58]),
        .O(\op_mem_91_20[0][60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_4 
       (.I0(P[57]),
        .I1(\op_mem_91_20_reg[0][63]_0 [57]),
        .O(\op_mem_91_20[0][60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][60]_i_5 
       (.I0(P[56]),
        .I1(\op_mem_91_20_reg[0][63]_0 [56]),
        .O(\op_mem_91_20[0][60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_2 
       (.I0(P[62]),
        .I1(\op_mem_91_20_reg[0][63]_0 [62]),
        .O(\op_mem_91_20[0][63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_3 
       (.I0(P[61]),
        .I1(\op_mem_91_20_reg[0][63]_0 [61]),
        .O(\op_mem_91_20[0][63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][63]_i_4 
       (.I0(P[60]),
        .I1(\op_mem_91_20_reg[0][63]_0 [60]),
        .O(\op_mem_91_20[0][63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_2 
       (.I0(P[7]),
        .I1(\op_mem_91_20_reg[0][63]_0 [7]),
        .O(\op_mem_91_20[0][8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_3 
       (.I0(P[6]),
        .I1(\op_mem_91_20_reg[0][63]_0 [6]),
        .O(\op_mem_91_20[0][8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_4 
       (.I0(P[5]),
        .I1(\op_mem_91_20_reg[0][63]_0 [5]),
        .O(\op_mem_91_20[0][8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][8]_i_5 
       (.I0(P[4]),
        .I1(\op_mem_91_20_reg[0][63]_0 [4]),
        .O(\op_mem_91_20[0][8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[10]),
        .Q(\op_mem_91_20_reg[0] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[11]),
        .Q(\op_mem_91_20_reg[0] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[12]),
        .Q(\op_mem_91_20_reg[0] [12]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][12]_i_1 
       (.CI(\op_mem_91_20_reg[0][8]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][12]_i_1_n_0 ,\op_mem_91_20_reg[0][12]_i_1_n_1 ,\op_mem_91_20_reg[0][12]_i_1_n_2 ,\op_mem_91_20_reg[0][12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[11:8]),
        .O(cast_internal_s_83_3_convert[12:9]),
        .S({\op_mem_91_20[0][12]_i_2_n_0 ,\op_mem_91_20[0][12]_i_3_n_0 ,\op_mem_91_20[0][12]_i_4_n_0 ,\op_mem_91_20[0][12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[13]),
        .Q(\op_mem_91_20_reg[0] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[14]),
        .Q(\op_mem_91_20_reg[0] [14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[15]),
        .Q(\op_mem_91_20_reg[0] [15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[16]),
        .Q(\op_mem_91_20_reg[0] [16]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][16]_i_1 
       (.CI(\op_mem_91_20_reg[0][12]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][16]_i_1_n_0 ,\op_mem_91_20_reg[0][16]_i_1_n_1 ,\op_mem_91_20_reg[0][16]_i_1_n_2 ,\op_mem_91_20_reg[0][16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[15:12]),
        .O(cast_internal_s_83_3_convert[16:13]),
        .S({\op_mem_91_20[0][16]_i_2_n_0 ,\op_mem_91_20[0][16]_i_3_n_0 ,\op_mem_91_20[0][16]_i_4_n_0 ,\op_mem_91_20[0][16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[17]),
        .Q(\op_mem_91_20_reg[0] [17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[18]),
        .Q(\op_mem_91_20_reg[0] [18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[19]),
        .Q(\op_mem_91_20_reg[0] [19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[1]),
        .Q(\op_mem_91_20_reg[0] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[20]),
        .Q(\op_mem_91_20_reg[0] [20]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][20]_i_1 
       (.CI(\op_mem_91_20_reg[0][16]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][20]_i_1_n_0 ,\op_mem_91_20_reg[0][20]_i_1_n_1 ,\op_mem_91_20_reg[0][20]_i_1_n_2 ,\op_mem_91_20_reg[0][20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[19:16]),
        .O(cast_internal_s_83_3_convert[20:17]),
        .S({\op_mem_91_20[0][20]_i_2_n_0 ,\op_mem_91_20[0][20]_i_3_n_0 ,\op_mem_91_20[0][20]_i_4_n_0 ,\op_mem_91_20[0][20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[21]),
        .Q(\op_mem_91_20_reg[0] [21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[22]),
        .Q(\op_mem_91_20_reg[0] [22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[23]),
        .Q(\op_mem_91_20_reg[0] [23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[24]),
        .Q(\op_mem_91_20_reg[0] [24]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][24]_i_1 
       (.CI(\op_mem_91_20_reg[0][20]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][24]_i_1_n_0 ,\op_mem_91_20_reg[0][24]_i_1_n_1 ,\op_mem_91_20_reg[0][24]_i_1_n_2 ,\op_mem_91_20_reg[0][24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[23:20]),
        .O(cast_internal_s_83_3_convert[24:21]),
        .S({\op_mem_91_20[0][24]_i_2_n_0 ,\op_mem_91_20[0][24]_i_3_n_0 ,\op_mem_91_20[0][24]_i_4_n_0 ,\op_mem_91_20[0][24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[25]),
        .Q(\op_mem_91_20_reg[0] [25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[26]),
        .Q(\op_mem_91_20_reg[0] [26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[27]),
        .Q(\op_mem_91_20_reg[0] [27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[28]),
        .Q(\op_mem_91_20_reg[0] [28]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][28]_i_1 
       (.CI(\op_mem_91_20_reg[0][24]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][28]_i_1_n_0 ,\op_mem_91_20_reg[0][28]_i_1_n_1 ,\op_mem_91_20_reg[0][28]_i_1_n_2 ,\op_mem_91_20_reg[0][28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[27:24]),
        .O(cast_internal_s_83_3_convert[28:25]),
        .S({\op_mem_91_20[0][28]_i_2_n_0 ,\op_mem_91_20[0][28]_i_3_n_0 ,\op_mem_91_20[0][28]_i_4_n_0 ,\op_mem_91_20[0][28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[29]),
        .Q(\op_mem_91_20_reg[0] [29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[2]),
        .Q(\op_mem_91_20_reg[0] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[30]),
        .Q(\op_mem_91_20_reg[0] [30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[31]),
        .Q(\op_mem_91_20_reg[0] [31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[32]),
        .Q(\op_mem_91_20_reg[0] [32]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][32]_i_1 
       (.CI(\op_mem_91_20_reg[0][28]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][32]_i_1_n_0 ,\op_mem_91_20_reg[0][32]_i_1_n_1 ,\op_mem_91_20_reg[0][32]_i_1_n_2 ,\op_mem_91_20_reg[0][32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[31:28]),
        .O(cast_internal_s_83_3_convert[32:29]),
        .S({\op_mem_91_20[0][32]_i_2_n_0 ,\op_mem_91_20[0][32]_i_3_n_0 ,\op_mem_91_20[0][32]_i_4_n_0 ,\op_mem_91_20[0][32]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[33]),
        .Q(\op_mem_91_20_reg[0] [33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[34]),
        .Q(\op_mem_91_20_reg[0] [34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[35]),
        .Q(\op_mem_91_20_reg[0] [35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[36]),
        .Q(\op_mem_91_20_reg[0] [36]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][36]_i_1 
       (.CI(\op_mem_91_20_reg[0][32]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][36]_i_1_n_0 ,\op_mem_91_20_reg[0][36]_i_1_n_1 ,\op_mem_91_20_reg[0][36]_i_1_n_2 ,\op_mem_91_20_reg[0][36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[35:32]),
        .O(cast_internal_s_83_3_convert[36:33]),
        .S({\op_mem_91_20[0][36]_i_2_n_0 ,\op_mem_91_20[0][36]_i_3_n_0 ,\op_mem_91_20[0][36]_i_4_n_0 ,\op_mem_91_20[0][36]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[37]),
        .Q(\op_mem_91_20_reg[0] [37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[38]),
        .Q(\op_mem_91_20_reg[0] [38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[39]),
        .Q(\op_mem_91_20_reg[0] [39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[3]),
        .Q(\op_mem_91_20_reg[0] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[40]),
        .Q(\op_mem_91_20_reg[0] [40]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][40]_i_1 
       (.CI(\op_mem_91_20_reg[0][36]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][40]_i_1_n_0 ,\op_mem_91_20_reg[0][40]_i_1_n_1 ,\op_mem_91_20_reg[0][40]_i_1_n_2 ,\op_mem_91_20_reg[0][40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[39:36]),
        .O(cast_internal_s_83_3_convert[40:37]),
        .S({\op_mem_91_20[0][40]_i_2_n_0 ,\op_mem_91_20[0][40]_i_3_n_0 ,\op_mem_91_20[0][40]_i_4_n_0 ,\op_mem_91_20[0][40]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[41]),
        .Q(\op_mem_91_20_reg[0] [41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[42]),
        .Q(\op_mem_91_20_reg[0] [42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[43]),
        .Q(\op_mem_91_20_reg[0] [43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[44]),
        .Q(\op_mem_91_20_reg[0] [44]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][44]_i_1 
       (.CI(\op_mem_91_20_reg[0][40]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][44]_i_1_n_0 ,\op_mem_91_20_reg[0][44]_i_1_n_1 ,\op_mem_91_20_reg[0][44]_i_1_n_2 ,\op_mem_91_20_reg[0][44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[43:40]),
        .O(cast_internal_s_83_3_convert[44:41]),
        .S({\op_mem_91_20[0][44]_i_2_n_0 ,\op_mem_91_20[0][44]_i_3_n_0 ,\op_mem_91_20[0][44]_i_4_n_0 ,\op_mem_91_20[0][44]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[45]),
        .Q(\op_mem_91_20_reg[0] [45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[46]),
        .Q(\op_mem_91_20_reg[0] [46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[47]),
        .Q(\op_mem_91_20_reg[0] [47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[48]),
        .Q(\op_mem_91_20_reg[0] [48]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][48]_i_1 
       (.CI(\op_mem_91_20_reg[0][44]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][48]_i_1_n_0 ,\op_mem_91_20_reg[0][48]_i_1_n_1 ,\op_mem_91_20_reg[0][48]_i_1_n_2 ,\op_mem_91_20_reg[0][48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[47:44]),
        .O(cast_internal_s_83_3_convert[48:45]),
        .S({\op_mem_91_20[0][48]_i_2_n_0 ,\op_mem_91_20[0][48]_i_3_n_0 ,\op_mem_91_20[0][48]_i_4_n_0 ,\op_mem_91_20[0][48]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[49]),
        .Q(\op_mem_91_20_reg[0] [49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[4]),
        .Q(\op_mem_91_20_reg[0] [4]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][4]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][4]_i_1_n_0 ,\op_mem_91_20_reg[0][4]_i_1_n_1 ,\op_mem_91_20_reg[0][4]_i_1_n_2 ,\op_mem_91_20_reg[0][4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[3:0]),
        .O(cast_internal_s_83_3_convert[4:1]),
        .S({\op_mem_91_20[0][4]_i_2_n_0 ,\op_mem_91_20[0][4]_i_3_n_0 ,\op_mem_91_20[0][4]_i_4_n_0 ,\op_mem_91_20[0][4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[50]),
        .Q(\op_mem_91_20_reg[0] [50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[51]),
        .Q(\op_mem_91_20_reg[0] [51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[52]),
        .Q(\op_mem_91_20_reg[0] [52]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][52]_i_1 
       (.CI(\op_mem_91_20_reg[0][48]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][52]_i_1_n_0 ,\op_mem_91_20_reg[0][52]_i_1_n_1 ,\op_mem_91_20_reg[0][52]_i_1_n_2 ,\op_mem_91_20_reg[0][52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[51:48]),
        .O(cast_internal_s_83_3_convert[52:49]),
        .S({\op_mem_91_20[0][52]_i_2_n_0 ,\op_mem_91_20[0][52]_i_3_n_0 ,\op_mem_91_20[0][52]_i_4_n_0 ,\op_mem_91_20[0][52]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[53]),
        .Q(\op_mem_91_20_reg[0] [53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[54]),
        .Q(\op_mem_91_20_reg[0] [54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[55]),
        .Q(\op_mem_91_20_reg[0] [55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[56]),
        .Q(\op_mem_91_20_reg[0] [56]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][56]_i_1 
       (.CI(\op_mem_91_20_reg[0][52]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][56]_i_1_n_0 ,\op_mem_91_20_reg[0][56]_i_1_n_1 ,\op_mem_91_20_reg[0][56]_i_1_n_2 ,\op_mem_91_20_reg[0][56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[55:52]),
        .O(cast_internal_s_83_3_convert[56:53]),
        .S({\op_mem_91_20[0][56]_i_2_n_0 ,\op_mem_91_20[0][56]_i_3_n_0 ,\op_mem_91_20[0][56]_i_4_n_0 ,\op_mem_91_20[0][56]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[57]),
        .Q(\op_mem_91_20_reg[0] [57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[58]),
        .Q(\op_mem_91_20_reg[0] [58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[59]),
        .Q(\op_mem_91_20_reg[0] [59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[5]),
        .Q(\op_mem_91_20_reg[0] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[60]),
        .Q(\op_mem_91_20_reg[0] [60]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][60]_i_1 
       (.CI(\op_mem_91_20_reg[0][56]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][60]_i_1_n_0 ,\op_mem_91_20_reg[0][60]_i_1_n_1 ,\op_mem_91_20_reg[0][60]_i_1_n_2 ,\op_mem_91_20_reg[0][60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[59:56]),
        .O(cast_internal_s_83_3_convert[60:57]),
        .S({\op_mem_91_20[0][60]_i_2_n_0 ,\op_mem_91_20[0][60]_i_3_n_0 ,\op_mem_91_20[0][60]_i_4_n_0 ,\op_mem_91_20[0][60]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[61]),
        .Q(\op_mem_91_20_reg[0] [61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[62]),
        .Q(\op_mem_91_20_reg[0] [62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][63] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[63]),
        .Q(\op_mem_91_20_reg[0] [63]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][63]_i_1 
       (.CI(\op_mem_91_20_reg[0][60]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][63]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][63]_i_1_n_2 ,\op_mem_91_20_reg[0][63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,P[61:60]}),
        .O({\NLW_op_mem_91_20_reg[0][63]_i_1_O_UNCONNECTED [3],cast_internal_s_83_3_convert[63:61]}),
        .S({1'b0,\op_mem_91_20[0][63]_i_2_n_0 ,\op_mem_91_20[0][63]_i_3_n_0 ,\op_mem_91_20[0][63]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[6]),
        .Q(\op_mem_91_20_reg[0] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[7]),
        .Q(\op_mem_91_20_reg[0] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[8]),
        .Q(\op_mem_91_20_reg[0] [8]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][8]_i_1 
       (.CI(\op_mem_91_20_reg[0][4]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][8]_i_1_n_0 ,\op_mem_91_20_reg[0][8]_i_1_n_1 ,\op_mem_91_20_reg[0][8]_i_1_n_2 ,\op_mem_91_20_reg[0][8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(P[7:4]),
        .O(cast_internal_s_83_3_convert[8:5]),
        .S({\op_mem_91_20[0][8]_i_2_n_0 ,\op_mem_91_20[0][8]_i_3_n_0 ,\op_mem_91_20[0][8]_i_4_n_0 ,\op_mem_91_20[0][8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(cast_internal_s_83_3_convert[9]),
        .Q(\op_mem_91_20_reg[0] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [16]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][17] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [17]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][18] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [18]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][19] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [19]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][20] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [20]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][21] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [21]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][22] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [22]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][23] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [23]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][24] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [24]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][25] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [25]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][26] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [26]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][27] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [27]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][28] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [28]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][29] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [29]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][30] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [30]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][31] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [31]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][32] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [32]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][33] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [33]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][34] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [34]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][35] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [35]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][36] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [36]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][37] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [37]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][38] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [38]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][39] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [39]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][40] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [40]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][41] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [41]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][42] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [42]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][43] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [43]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][44] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [44]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][45] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [45]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][46] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [46]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][47] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [47]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][48] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [48]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][49] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [49]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][50] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [50]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][51] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [51]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][52] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [52]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][53] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [53]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][54] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [54]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][55] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [55]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][56] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [56]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][57] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [57]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][58] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [58]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][59] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [59]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][60] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [60]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][61] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [61]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][62] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [62]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][63] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [63]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_91_20_reg[0] [9]),
        .Q(Q[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_5948808a8c" *) 
module system_vv_model_2_0_0_sysgen_addsub_5948808a8c
   (Q,
    \op_mem_65_20_reg[2]__0 ,
    \op_mem_65_20_reg[2]__0_0 ,
    clk);
  output [62:0]Q;
  input [62:0]\op_mem_65_20_reg[2]__0 ;
  input [62:0]\op_mem_65_20_reg[2]__0_0 ;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]internal_s_69_5_addsub;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire [62:0]\op_mem_65_20_reg[2]__0_0 ;
  wire \op_mem_91_20[0][11]_i_2_n_0 ;
  wire \op_mem_91_20[0][11]_i_3_n_0 ;
  wire \op_mem_91_20[0][11]_i_4_n_0 ;
  wire \op_mem_91_20[0][11]_i_5_n_0 ;
  wire \op_mem_91_20[0][15]_i_2_n_0 ;
  wire \op_mem_91_20[0][15]_i_3_n_0 ;
  wire \op_mem_91_20[0][15]_i_4_n_0 ;
  wire \op_mem_91_20[0][15]_i_5_n_0 ;
  wire \op_mem_91_20[0][19]_i_2_n_0 ;
  wire \op_mem_91_20[0][19]_i_3_n_0 ;
  wire \op_mem_91_20[0][19]_i_4_n_0 ;
  wire \op_mem_91_20[0][19]_i_5_n_0 ;
  wire \op_mem_91_20[0][23]_i_2_n_0 ;
  wire \op_mem_91_20[0][23]_i_3_n_0 ;
  wire \op_mem_91_20[0][23]_i_4_n_0 ;
  wire \op_mem_91_20[0][23]_i_5_n_0 ;
  wire \op_mem_91_20[0][27]_i_2_n_0 ;
  wire \op_mem_91_20[0][27]_i_3_n_0 ;
  wire \op_mem_91_20[0][27]_i_4_n_0 ;
  wire \op_mem_91_20[0][27]_i_5_n_0 ;
  wire \op_mem_91_20[0][31]_i_2_n_0 ;
  wire \op_mem_91_20[0][31]_i_3_n_0 ;
  wire \op_mem_91_20[0][31]_i_4_n_0 ;
  wire \op_mem_91_20[0][31]_i_5_n_0 ;
  wire \op_mem_91_20[0][35]_i_2_n_0 ;
  wire \op_mem_91_20[0][35]_i_3_n_0 ;
  wire \op_mem_91_20[0][35]_i_4_n_0 ;
  wire \op_mem_91_20[0][35]_i_5_n_0 ;
  wire \op_mem_91_20[0][39]_i_2_n_0 ;
  wire \op_mem_91_20[0][39]_i_3_n_0 ;
  wire \op_mem_91_20[0][39]_i_4_n_0 ;
  wire \op_mem_91_20[0][39]_i_5_n_0 ;
  wire \op_mem_91_20[0][3]_i_2_n_0 ;
  wire \op_mem_91_20[0][3]_i_3_n_0 ;
  wire \op_mem_91_20[0][3]_i_4_n_0 ;
  wire \op_mem_91_20[0][3]_i_5_n_0 ;
  wire \op_mem_91_20[0][43]_i_2_n_0 ;
  wire \op_mem_91_20[0][43]_i_3_n_0 ;
  wire \op_mem_91_20[0][43]_i_4_n_0 ;
  wire \op_mem_91_20[0][43]_i_5_n_0 ;
  wire \op_mem_91_20[0][47]_i_2_n_0 ;
  wire \op_mem_91_20[0][47]_i_3_n_0 ;
  wire \op_mem_91_20[0][47]_i_4_n_0 ;
  wire \op_mem_91_20[0][47]_i_5_n_0 ;
  wire \op_mem_91_20[0][51]_i_2_n_0 ;
  wire \op_mem_91_20[0][51]_i_3_n_0 ;
  wire \op_mem_91_20[0][51]_i_4_n_0 ;
  wire \op_mem_91_20[0][51]_i_5_n_0 ;
  wire \op_mem_91_20[0][55]_i_2_n_0 ;
  wire \op_mem_91_20[0][55]_i_3_n_0 ;
  wire \op_mem_91_20[0][55]_i_4_n_0 ;
  wire \op_mem_91_20[0][55]_i_5_n_0 ;
  wire \op_mem_91_20[0][59]_i_2_n_0 ;
  wire \op_mem_91_20[0][59]_i_3_n_0 ;
  wire \op_mem_91_20[0][59]_i_4_n_0 ;
  wire \op_mem_91_20[0][59]_i_5_n_0 ;
  wire \op_mem_91_20[0][62]_i_2_n_0 ;
  wire \op_mem_91_20[0][62]_i_3_n_0 ;
  wire \op_mem_91_20[0][62]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_2_n_0 ;
  wire \op_mem_91_20[0][7]_i_3_n_0 ;
  wire \op_mem_91_20[0][7]_i_4_n_0 ;
  wire \op_mem_91_20[0][7]_i_5_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][11]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][15]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][19]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][23]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][27]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][31]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][35]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][39]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][3]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][43]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][47]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][51]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][55]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][59]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][62]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][62]_i_1_n_3 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_0 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_1 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_2 ;
  wire \op_mem_91_20_reg[0][7]_i_1_n_3 ;
  wire [3:2]\NLW_op_mem_91_20_reg[0][62]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_op_mem_91_20_reg[0][62]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [11]),
        .I1(\op_mem_65_20_reg[2]__0_0 [11]),
        .O(\op_mem_91_20[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [10]),
        .I1(\op_mem_65_20_reg[2]__0_0 [10]),
        .O(\op_mem_91_20[0][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [9]),
        .I1(\op_mem_65_20_reg[2]__0_0 [9]),
        .O(\op_mem_91_20[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][11]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [8]),
        .I1(\op_mem_65_20_reg[2]__0_0 [8]),
        .O(\op_mem_91_20[0][11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [15]),
        .I1(\op_mem_65_20_reg[2]__0_0 [15]),
        .O(\op_mem_91_20[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [14]),
        .I1(\op_mem_65_20_reg[2]__0_0 [14]),
        .O(\op_mem_91_20[0][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [13]),
        .I1(\op_mem_65_20_reg[2]__0_0 [13]),
        .O(\op_mem_91_20[0][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][15]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [12]),
        .I1(\op_mem_65_20_reg[2]__0_0 [12]),
        .O(\op_mem_91_20[0][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [19]),
        .I1(\op_mem_65_20_reg[2]__0_0 [19]),
        .O(\op_mem_91_20[0][19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [18]),
        .I1(\op_mem_65_20_reg[2]__0_0 [18]),
        .O(\op_mem_91_20[0][19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [17]),
        .I1(\op_mem_65_20_reg[2]__0_0 [17]),
        .O(\op_mem_91_20[0][19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][19]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [16]),
        .I1(\op_mem_65_20_reg[2]__0_0 [16]),
        .O(\op_mem_91_20[0][19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [23]),
        .I1(\op_mem_65_20_reg[2]__0_0 [23]),
        .O(\op_mem_91_20[0][23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [22]),
        .I1(\op_mem_65_20_reg[2]__0_0 [22]),
        .O(\op_mem_91_20[0][23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [21]),
        .I1(\op_mem_65_20_reg[2]__0_0 [21]),
        .O(\op_mem_91_20[0][23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][23]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [20]),
        .I1(\op_mem_65_20_reg[2]__0_0 [20]),
        .O(\op_mem_91_20[0][23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [27]),
        .I1(\op_mem_65_20_reg[2]__0_0 [27]),
        .O(\op_mem_91_20[0][27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [26]),
        .I1(\op_mem_65_20_reg[2]__0_0 [26]),
        .O(\op_mem_91_20[0][27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [25]),
        .I1(\op_mem_65_20_reg[2]__0_0 [25]),
        .O(\op_mem_91_20[0][27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][27]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [24]),
        .I1(\op_mem_65_20_reg[2]__0_0 [24]),
        .O(\op_mem_91_20[0][27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [31]),
        .I1(\op_mem_65_20_reg[2]__0_0 [31]),
        .O(\op_mem_91_20[0][31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [30]),
        .I1(\op_mem_65_20_reg[2]__0_0 [30]),
        .O(\op_mem_91_20[0][31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [29]),
        .I1(\op_mem_65_20_reg[2]__0_0 [29]),
        .O(\op_mem_91_20[0][31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][31]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [28]),
        .I1(\op_mem_65_20_reg[2]__0_0 [28]),
        .O(\op_mem_91_20[0][31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [35]),
        .I1(\op_mem_65_20_reg[2]__0_0 [35]),
        .O(\op_mem_91_20[0][35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [34]),
        .I1(\op_mem_65_20_reg[2]__0_0 [34]),
        .O(\op_mem_91_20[0][35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [33]),
        .I1(\op_mem_65_20_reg[2]__0_0 [33]),
        .O(\op_mem_91_20[0][35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][35]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [32]),
        .I1(\op_mem_65_20_reg[2]__0_0 [32]),
        .O(\op_mem_91_20[0][35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [39]),
        .I1(\op_mem_65_20_reg[2]__0_0 [39]),
        .O(\op_mem_91_20[0][39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [38]),
        .I1(\op_mem_65_20_reg[2]__0_0 [38]),
        .O(\op_mem_91_20[0][39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [37]),
        .I1(\op_mem_65_20_reg[2]__0_0 [37]),
        .O(\op_mem_91_20[0][39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][39]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [36]),
        .I1(\op_mem_65_20_reg[2]__0_0 [36]),
        .O(\op_mem_91_20[0][39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [3]),
        .I1(\op_mem_65_20_reg[2]__0_0 [3]),
        .O(\op_mem_91_20[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [2]),
        .I1(\op_mem_65_20_reg[2]__0_0 [2]),
        .O(\op_mem_91_20[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [1]),
        .I1(\op_mem_65_20_reg[2]__0_0 [1]),
        .O(\op_mem_91_20[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][3]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [0]),
        .I1(\op_mem_65_20_reg[2]__0_0 [0]),
        .O(\op_mem_91_20[0][3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [43]),
        .I1(\op_mem_65_20_reg[2]__0_0 [43]),
        .O(\op_mem_91_20[0][43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [42]),
        .I1(\op_mem_65_20_reg[2]__0_0 [42]),
        .O(\op_mem_91_20[0][43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [41]),
        .I1(\op_mem_65_20_reg[2]__0_0 [41]),
        .O(\op_mem_91_20[0][43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][43]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [40]),
        .I1(\op_mem_65_20_reg[2]__0_0 [40]),
        .O(\op_mem_91_20[0][43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [47]),
        .I1(\op_mem_65_20_reg[2]__0_0 [47]),
        .O(\op_mem_91_20[0][47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [46]),
        .I1(\op_mem_65_20_reg[2]__0_0 [46]),
        .O(\op_mem_91_20[0][47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [45]),
        .I1(\op_mem_65_20_reg[2]__0_0 [45]),
        .O(\op_mem_91_20[0][47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][47]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [44]),
        .I1(\op_mem_65_20_reg[2]__0_0 [44]),
        .O(\op_mem_91_20[0][47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [51]),
        .I1(\op_mem_65_20_reg[2]__0_0 [51]),
        .O(\op_mem_91_20[0][51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [50]),
        .I1(\op_mem_65_20_reg[2]__0_0 [50]),
        .O(\op_mem_91_20[0][51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [49]),
        .I1(\op_mem_65_20_reg[2]__0_0 [49]),
        .O(\op_mem_91_20[0][51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][51]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [48]),
        .I1(\op_mem_65_20_reg[2]__0_0 [48]),
        .O(\op_mem_91_20[0][51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [55]),
        .I1(\op_mem_65_20_reg[2]__0_0 [55]),
        .O(\op_mem_91_20[0][55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [54]),
        .I1(\op_mem_65_20_reg[2]__0_0 [54]),
        .O(\op_mem_91_20[0][55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [53]),
        .I1(\op_mem_65_20_reg[2]__0_0 [53]),
        .O(\op_mem_91_20[0][55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][55]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [52]),
        .I1(\op_mem_65_20_reg[2]__0_0 [52]),
        .O(\op_mem_91_20[0][55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [59]),
        .I1(\op_mem_65_20_reg[2]__0_0 [59]),
        .O(\op_mem_91_20[0][59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [58]),
        .I1(\op_mem_65_20_reg[2]__0_0 [58]),
        .O(\op_mem_91_20[0][59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [57]),
        .I1(\op_mem_65_20_reg[2]__0_0 [57]),
        .O(\op_mem_91_20[0][59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][59]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [56]),
        .I1(\op_mem_65_20_reg[2]__0_0 [56]),
        .O(\op_mem_91_20[0][59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][62]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [62]),
        .I1(\op_mem_65_20_reg[2]__0_0 [62]),
        .O(\op_mem_91_20[0][62]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][62]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [61]),
        .I1(\op_mem_65_20_reg[2]__0_0 [61]),
        .O(\op_mem_91_20[0][62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][62]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [60]),
        .I1(\op_mem_65_20_reg[2]__0_0 [60]),
        .O(\op_mem_91_20[0][62]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_2 
       (.I0(\op_mem_65_20_reg[2]__0 [7]),
        .I1(\op_mem_65_20_reg[2]__0_0 [7]),
        .O(\op_mem_91_20[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_3 
       (.I0(\op_mem_65_20_reg[2]__0 [6]),
        .I1(\op_mem_65_20_reg[2]__0_0 [6]),
        .O(\op_mem_91_20[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_4 
       (.I0(\op_mem_65_20_reg[2]__0 [5]),
        .I1(\op_mem_65_20_reg[2]__0_0 [5]),
        .O(\op_mem_91_20[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \op_mem_91_20[0][7]_i_5 
       (.I0(\op_mem_65_20_reg[2]__0 [4]),
        .I1(\op_mem_65_20_reg[2]__0_0 [4]),
        .O(\op_mem_91_20[0][7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[11]),
        .Q(Q[11]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][11]_i_1 
       (.CI(\op_mem_91_20_reg[0][7]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][11]_i_1_n_0 ,\op_mem_91_20_reg[0][11]_i_1_n_1 ,\op_mem_91_20_reg[0][11]_i_1_n_2 ,\op_mem_91_20_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [11:8]),
        .O(internal_s_69_5_addsub[11:8]),
        .S({\op_mem_91_20[0][11]_i_2_n_0 ,\op_mem_91_20[0][11]_i_3_n_0 ,\op_mem_91_20[0][11]_i_4_n_0 ,\op_mem_91_20[0][11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[15]),
        .Q(Q[15]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][15]_i_1 
       (.CI(\op_mem_91_20_reg[0][11]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][15]_i_1_n_0 ,\op_mem_91_20_reg[0][15]_i_1_n_1 ,\op_mem_91_20_reg[0][15]_i_1_n_2 ,\op_mem_91_20_reg[0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [15:12]),
        .O(internal_s_69_5_addsub[15:12]),
        .S({\op_mem_91_20[0][15]_i_2_n_0 ,\op_mem_91_20[0][15]_i_3_n_0 ,\op_mem_91_20[0][15]_i_4_n_0 ,\op_mem_91_20[0][15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[19]),
        .Q(Q[19]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][19]_i_1 
       (.CI(\op_mem_91_20_reg[0][15]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][19]_i_1_n_0 ,\op_mem_91_20_reg[0][19]_i_1_n_1 ,\op_mem_91_20_reg[0][19]_i_1_n_2 ,\op_mem_91_20_reg[0][19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [19:16]),
        .O(internal_s_69_5_addsub[19:16]),
        .S({\op_mem_91_20[0][19]_i_2_n_0 ,\op_mem_91_20[0][19]_i_3_n_0 ,\op_mem_91_20[0][19]_i_4_n_0 ,\op_mem_91_20[0][19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[23]),
        .Q(Q[23]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][23]_i_1 
       (.CI(\op_mem_91_20_reg[0][19]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][23]_i_1_n_0 ,\op_mem_91_20_reg[0][23]_i_1_n_1 ,\op_mem_91_20_reg[0][23]_i_1_n_2 ,\op_mem_91_20_reg[0][23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [23:20]),
        .O(internal_s_69_5_addsub[23:20]),
        .S({\op_mem_91_20[0][23]_i_2_n_0 ,\op_mem_91_20[0][23]_i_3_n_0 ,\op_mem_91_20[0][23]_i_4_n_0 ,\op_mem_91_20[0][23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[27]),
        .Q(Q[27]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][27]_i_1 
       (.CI(\op_mem_91_20_reg[0][23]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][27]_i_1_n_0 ,\op_mem_91_20_reg[0][27]_i_1_n_1 ,\op_mem_91_20_reg[0][27]_i_1_n_2 ,\op_mem_91_20_reg[0][27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [27:24]),
        .O(internal_s_69_5_addsub[27:24]),
        .S({\op_mem_91_20[0][27]_i_2_n_0 ,\op_mem_91_20[0][27]_i_3_n_0 ,\op_mem_91_20[0][27]_i_4_n_0 ,\op_mem_91_20[0][27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[31]),
        .Q(Q[31]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][31]_i_1 
       (.CI(\op_mem_91_20_reg[0][27]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][31]_i_1_n_0 ,\op_mem_91_20_reg[0][31]_i_1_n_1 ,\op_mem_91_20_reg[0][31]_i_1_n_2 ,\op_mem_91_20_reg[0][31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [31:28]),
        .O(internal_s_69_5_addsub[31:28]),
        .S({\op_mem_91_20[0][31]_i_2_n_0 ,\op_mem_91_20[0][31]_i_3_n_0 ,\op_mem_91_20[0][31]_i_4_n_0 ,\op_mem_91_20[0][31]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[35]),
        .Q(Q[35]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][35]_i_1 
       (.CI(\op_mem_91_20_reg[0][31]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][35]_i_1_n_0 ,\op_mem_91_20_reg[0][35]_i_1_n_1 ,\op_mem_91_20_reg[0][35]_i_1_n_2 ,\op_mem_91_20_reg[0][35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [35:32]),
        .O(internal_s_69_5_addsub[35:32]),
        .S({\op_mem_91_20[0][35]_i_2_n_0 ,\op_mem_91_20[0][35]_i_3_n_0 ,\op_mem_91_20[0][35]_i_4_n_0 ,\op_mem_91_20[0][35]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[39]),
        .Q(Q[39]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][39]_i_1 
       (.CI(\op_mem_91_20_reg[0][35]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][39]_i_1_n_0 ,\op_mem_91_20_reg[0][39]_i_1_n_1 ,\op_mem_91_20_reg[0][39]_i_1_n_2 ,\op_mem_91_20_reg[0][39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [39:36]),
        .O(internal_s_69_5_addsub[39:36]),
        .S({\op_mem_91_20[0][39]_i_2_n_0 ,\op_mem_91_20[0][39]_i_3_n_0 ,\op_mem_91_20[0][39]_i_4_n_0 ,\op_mem_91_20[0][39]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[3]),
        .Q(Q[3]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\op_mem_91_20_reg[0][3]_i_1_n_0 ,\op_mem_91_20_reg[0][3]_i_1_n_1 ,\op_mem_91_20_reg[0][3]_i_1_n_2 ,\op_mem_91_20_reg[0][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [3:0]),
        .O(internal_s_69_5_addsub[3:0]),
        .S({\op_mem_91_20[0][3]_i_2_n_0 ,\op_mem_91_20[0][3]_i_3_n_0 ,\op_mem_91_20[0][3]_i_4_n_0 ,\op_mem_91_20[0][3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[43]),
        .Q(Q[43]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][43]_i_1 
       (.CI(\op_mem_91_20_reg[0][39]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][43]_i_1_n_0 ,\op_mem_91_20_reg[0][43]_i_1_n_1 ,\op_mem_91_20_reg[0][43]_i_1_n_2 ,\op_mem_91_20_reg[0][43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [43:40]),
        .O(internal_s_69_5_addsub[43:40]),
        .S({\op_mem_91_20[0][43]_i_2_n_0 ,\op_mem_91_20[0][43]_i_3_n_0 ,\op_mem_91_20[0][43]_i_4_n_0 ,\op_mem_91_20[0][43]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[47]),
        .Q(Q[47]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][47]_i_1 
       (.CI(\op_mem_91_20_reg[0][43]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][47]_i_1_n_0 ,\op_mem_91_20_reg[0][47]_i_1_n_1 ,\op_mem_91_20_reg[0][47]_i_1_n_2 ,\op_mem_91_20_reg[0][47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [47:44]),
        .O(internal_s_69_5_addsub[47:44]),
        .S({\op_mem_91_20[0][47]_i_2_n_0 ,\op_mem_91_20[0][47]_i_3_n_0 ,\op_mem_91_20[0][47]_i_4_n_0 ,\op_mem_91_20[0][47]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[51]),
        .Q(Q[51]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][51]_i_1 
       (.CI(\op_mem_91_20_reg[0][47]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][51]_i_1_n_0 ,\op_mem_91_20_reg[0][51]_i_1_n_1 ,\op_mem_91_20_reg[0][51]_i_1_n_2 ,\op_mem_91_20_reg[0][51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [51:48]),
        .O(internal_s_69_5_addsub[51:48]),
        .S({\op_mem_91_20[0][51]_i_2_n_0 ,\op_mem_91_20[0][51]_i_3_n_0 ,\op_mem_91_20[0][51]_i_4_n_0 ,\op_mem_91_20[0][51]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[55]),
        .Q(Q[55]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][55]_i_1 
       (.CI(\op_mem_91_20_reg[0][51]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][55]_i_1_n_0 ,\op_mem_91_20_reg[0][55]_i_1_n_1 ,\op_mem_91_20_reg[0][55]_i_1_n_2 ,\op_mem_91_20_reg[0][55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [55:52]),
        .O(internal_s_69_5_addsub[55:52]),
        .S({\op_mem_91_20[0][55]_i_2_n_0 ,\op_mem_91_20[0][55]_i_3_n_0 ,\op_mem_91_20[0][55]_i_4_n_0 ,\op_mem_91_20[0][55]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[59]),
        .Q(Q[59]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][59]_i_1 
       (.CI(\op_mem_91_20_reg[0][55]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][59]_i_1_n_0 ,\op_mem_91_20_reg[0][59]_i_1_n_1 ,\op_mem_91_20_reg[0][59]_i_1_n_2 ,\op_mem_91_20_reg[0][59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [59:56]),
        .O(internal_s_69_5_addsub[59:56]),
        .S({\op_mem_91_20[0][59]_i_2_n_0 ,\op_mem_91_20[0][59]_i_3_n_0 ,\op_mem_91_20[0][59]_i_4_n_0 ,\op_mem_91_20[0][59]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[62]),
        .Q(Q[62]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][62]_i_1 
       (.CI(\op_mem_91_20_reg[0][59]_i_1_n_0 ),
        .CO({\NLW_op_mem_91_20_reg[0][62]_i_1_CO_UNCONNECTED [3:2],\op_mem_91_20_reg[0][62]_i_1_n_2 ,\op_mem_91_20_reg[0][62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_65_20_reg[2]__0 [61:60]}),
        .O({\NLW_op_mem_91_20_reg[0][62]_i_1_O_UNCONNECTED [3],internal_s_69_5_addsub[62:60]}),
        .S({1'b0,\op_mem_91_20[0][62]_i_2_n_0 ,\op_mem_91_20[0][62]_i_3_n_0 ,\op_mem_91_20[0][62]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[7]),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 \op_mem_91_20_reg[0][7]_i_1 
       (.CI(\op_mem_91_20_reg[0][3]_i_1_n_0 ),
        .CO({\op_mem_91_20_reg[0][7]_i_1_n_0 ,\op_mem_91_20_reg[0][7]_i_1_n_1 ,\op_mem_91_20_reg[0][7]_i_1_n_2 ,\op_mem_91_20_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]__0 [7:4]),
        .O(internal_s_69_5_addsub[7:4]),
        .S({\op_mem_91_20[0][7]_i_2_n_0 ,\op_mem_91_20[0][7]_i_3_n_0 ,\op_mem_91_20[0][7]_i_4_n_0 ,\op_mem_91_20[0][7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_69_5_addsub[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_addsub_c083337998" *) 
module system_vv_model_2_0_0_sysgen_addsub_c083337998
   (Q,
    clk,
    \op_mem_65_20_reg[2]_0 ,
    S,
    \op_mem_91_20_reg[0][7]_0 ,
    \op_mem_91_20_reg[0][11]_0 ,
    \op_mem_91_20_reg[0][15]_0 ,
    \op_mem_91_20_reg[0][19]_0 ,
    \op_mem_91_20_reg[0][23]_0 ,
    \op_mem_91_20_reg[0][27]_0 ,
    \op_mem_91_20_reg[0][31]_0 ,
    \op_mem_91_20_reg[0][35]_0 ,
    \op_mem_91_20_reg[0][39]_0 ,
    \op_mem_91_20_reg[0][43]_0 ,
    \op_mem_91_20_reg[0][47]_0 ,
    \op_mem_91_20_reg[0][51]_0 ,
    \op_mem_91_20_reg[0][55]_0 ,
    \op_mem_91_20_reg[0][59]_0 ,
    \op_mem_91_20_reg[0][62]_0 );
  output [62:0]Q;
  input clk;
  input [61:0]\op_mem_65_20_reg[2]_0 ;
  input [3:0]S;
  input [3:0]\op_mem_91_20_reg[0][7]_0 ;
  input [3:0]\op_mem_91_20_reg[0][11]_0 ;
  input [3:0]\op_mem_91_20_reg[0][15]_0 ;
  input [3:0]\op_mem_91_20_reg[0][19]_0 ;
  input [3:0]\op_mem_91_20_reg[0][23]_0 ;
  input [3:0]\op_mem_91_20_reg[0][27]_0 ;
  input [3:0]\op_mem_91_20_reg[0][31]_0 ;
  input [3:0]\op_mem_91_20_reg[0][35]_0 ;
  input [3:0]\op_mem_91_20_reg[0][39]_0 ;
  input [3:0]\op_mem_91_20_reg[0][43]_0 ;
  input [3:0]\op_mem_91_20_reg[0][47]_0 ;
  input [3:0]\op_mem_91_20_reg[0][51]_0 ;
  input [3:0]\op_mem_91_20_reg[0][55]_0 ;
  input [3:0]\op_mem_91_20_reg[0][59]_0 ;
  input [2:0]\op_mem_91_20_reg[0][62]_0 ;

  wire [62:0]Q;
  wire [3:0]S;
  wire clk;
  wire [62:0]internal_s_71_5_addsub;
  wire internal_s_71_5_addsub_carry__0_n_0;
  wire internal_s_71_5_addsub_carry__0_n_1;
  wire internal_s_71_5_addsub_carry__0_n_2;
  wire internal_s_71_5_addsub_carry__0_n_3;
  wire internal_s_71_5_addsub_carry__10_n_0;
  wire internal_s_71_5_addsub_carry__10_n_1;
  wire internal_s_71_5_addsub_carry__10_n_2;
  wire internal_s_71_5_addsub_carry__10_n_3;
  wire internal_s_71_5_addsub_carry__11_n_0;
  wire internal_s_71_5_addsub_carry__11_n_1;
  wire internal_s_71_5_addsub_carry__11_n_2;
  wire internal_s_71_5_addsub_carry__11_n_3;
  wire internal_s_71_5_addsub_carry__12_n_0;
  wire internal_s_71_5_addsub_carry__12_n_1;
  wire internal_s_71_5_addsub_carry__12_n_2;
  wire internal_s_71_5_addsub_carry__12_n_3;
  wire internal_s_71_5_addsub_carry__13_n_0;
  wire internal_s_71_5_addsub_carry__13_n_1;
  wire internal_s_71_5_addsub_carry__13_n_2;
  wire internal_s_71_5_addsub_carry__13_n_3;
  wire internal_s_71_5_addsub_carry__14_n_2;
  wire internal_s_71_5_addsub_carry__14_n_3;
  wire internal_s_71_5_addsub_carry__1_n_0;
  wire internal_s_71_5_addsub_carry__1_n_1;
  wire internal_s_71_5_addsub_carry__1_n_2;
  wire internal_s_71_5_addsub_carry__1_n_3;
  wire internal_s_71_5_addsub_carry__2_n_0;
  wire internal_s_71_5_addsub_carry__2_n_1;
  wire internal_s_71_5_addsub_carry__2_n_2;
  wire internal_s_71_5_addsub_carry__2_n_3;
  wire internal_s_71_5_addsub_carry__3_n_0;
  wire internal_s_71_5_addsub_carry__3_n_1;
  wire internal_s_71_5_addsub_carry__3_n_2;
  wire internal_s_71_5_addsub_carry__3_n_3;
  wire internal_s_71_5_addsub_carry__4_n_0;
  wire internal_s_71_5_addsub_carry__4_n_1;
  wire internal_s_71_5_addsub_carry__4_n_2;
  wire internal_s_71_5_addsub_carry__4_n_3;
  wire internal_s_71_5_addsub_carry__5_n_0;
  wire internal_s_71_5_addsub_carry__5_n_1;
  wire internal_s_71_5_addsub_carry__5_n_2;
  wire internal_s_71_5_addsub_carry__5_n_3;
  wire internal_s_71_5_addsub_carry__6_n_0;
  wire internal_s_71_5_addsub_carry__6_n_1;
  wire internal_s_71_5_addsub_carry__6_n_2;
  wire internal_s_71_5_addsub_carry__6_n_3;
  wire internal_s_71_5_addsub_carry__7_n_0;
  wire internal_s_71_5_addsub_carry__7_n_1;
  wire internal_s_71_5_addsub_carry__7_n_2;
  wire internal_s_71_5_addsub_carry__7_n_3;
  wire internal_s_71_5_addsub_carry__8_n_0;
  wire internal_s_71_5_addsub_carry__8_n_1;
  wire internal_s_71_5_addsub_carry__8_n_2;
  wire internal_s_71_5_addsub_carry__8_n_3;
  wire internal_s_71_5_addsub_carry__9_n_0;
  wire internal_s_71_5_addsub_carry__9_n_1;
  wire internal_s_71_5_addsub_carry__9_n_2;
  wire internal_s_71_5_addsub_carry__9_n_3;
  wire internal_s_71_5_addsub_carry_n_0;
  wire internal_s_71_5_addsub_carry_n_1;
  wire internal_s_71_5_addsub_carry_n_2;
  wire internal_s_71_5_addsub_carry_n_3;
  wire [61:0]\op_mem_65_20_reg[2]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][11]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][15]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][19]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][23]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][27]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][31]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][35]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][39]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][43]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][47]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][51]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][55]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][59]_0 ;
  wire [2:0]\op_mem_91_20_reg[0][62]_0 ;
  wire [3:0]\op_mem_91_20_reg[0][7]_0 ;
  wire [3:2]NLW_internal_s_71_5_addsub_carry__14_CO_UNCONNECTED;
  wire [3:3]NLW_internal_s_71_5_addsub_carry__14_O_UNCONNECTED;

  CARRY4 internal_s_71_5_addsub_carry
       (.CI(1'b0),
        .CO({internal_s_71_5_addsub_carry_n_0,internal_s_71_5_addsub_carry_n_1,internal_s_71_5_addsub_carry_n_2,internal_s_71_5_addsub_carry_n_3}),
        .CYINIT(1'b1),
        .DI(\op_mem_65_20_reg[2]_0 [3:0]),
        .O(internal_s_71_5_addsub[3:0]),
        .S(S));
  CARRY4 internal_s_71_5_addsub_carry__0
       (.CI(internal_s_71_5_addsub_carry_n_0),
        .CO({internal_s_71_5_addsub_carry__0_n_0,internal_s_71_5_addsub_carry__0_n_1,internal_s_71_5_addsub_carry__0_n_2,internal_s_71_5_addsub_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [7:4]),
        .O(internal_s_71_5_addsub[7:4]),
        .S(\op_mem_91_20_reg[0][7]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__1
       (.CI(internal_s_71_5_addsub_carry__0_n_0),
        .CO({internal_s_71_5_addsub_carry__1_n_0,internal_s_71_5_addsub_carry__1_n_1,internal_s_71_5_addsub_carry__1_n_2,internal_s_71_5_addsub_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [11:8]),
        .O(internal_s_71_5_addsub[11:8]),
        .S(\op_mem_91_20_reg[0][11]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__10
       (.CI(internal_s_71_5_addsub_carry__9_n_0),
        .CO({internal_s_71_5_addsub_carry__10_n_0,internal_s_71_5_addsub_carry__10_n_1,internal_s_71_5_addsub_carry__10_n_2,internal_s_71_5_addsub_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [47:44]),
        .O(internal_s_71_5_addsub[47:44]),
        .S(\op_mem_91_20_reg[0][47]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__11
       (.CI(internal_s_71_5_addsub_carry__10_n_0),
        .CO({internal_s_71_5_addsub_carry__11_n_0,internal_s_71_5_addsub_carry__11_n_1,internal_s_71_5_addsub_carry__11_n_2,internal_s_71_5_addsub_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [51:48]),
        .O(internal_s_71_5_addsub[51:48]),
        .S(\op_mem_91_20_reg[0][51]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__12
       (.CI(internal_s_71_5_addsub_carry__11_n_0),
        .CO({internal_s_71_5_addsub_carry__12_n_0,internal_s_71_5_addsub_carry__12_n_1,internal_s_71_5_addsub_carry__12_n_2,internal_s_71_5_addsub_carry__12_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [55:52]),
        .O(internal_s_71_5_addsub[55:52]),
        .S(\op_mem_91_20_reg[0][55]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__13
       (.CI(internal_s_71_5_addsub_carry__12_n_0),
        .CO({internal_s_71_5_addsub_carry__13_n_0,internal_s_71_5_addsub_carry__13_n_1,internal_s_71_5_addsub_carry__13_n_2,internal_s_71_5_addsub_carry__13_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [59:56]),
        .O(internal_s_71_5_addsub[59:56]),
        .S(\op_mem_91_20_reg[0][59]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__14
       (.CI(internal_s_71_5_addsub_carry__13_n_0),
        .CO({NLW_internal_s_71_5_addsub_carry__14_CO_UNCONNECTED[3:2],internal_s_71_5_addsub_carry__14_n_2,internal_s_71_5_addsub_carry__14_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\op_mem_65_20_reg[2]_0 [61:60]}),
        .O({NLW_internal_s_71_5_addsub_carry__14_O_UNCONNECTED[3],internal_s_71_5_addsub[62:60]}),
        .S({1'b0,\op_mem_91_20_reg[0][62]_0 }));
  CARRY4 internal_s_71_5_addsub_carry__2
       (.CI(internal_s_71_5_addsub_carry__1_n_0),
        .CO({internal_s_71_5_addsub_carry__2_n_0,internal_s_71_5_addsub_carry__2_n_1,internal_s_71_5_addsub_carry__2_n_2,internal_s_71_5_addsub_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [15:12]),
        .O(internal_s_71_5_addsub[15:12]),
        .S(\op_mem_91_20_reg[0][15]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__3
       (.CI(internal_s_71_5_addsub_carry__2_n_0),
        .CO({internal_s_71_5_addsub_carry__3_n_0,internal_s_71_5_addsub_carry__3_n_1,internal_s_71_5_addsub_carry__3_n_2,internal_s_71_5_addsub_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [19:16]),
        .O(internal_s_71_5_addsub[19:16]),
        .S(\op_mem_91_20_reg[0][19]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__4
       (.CI(internal_s_71_5_addsub_carry__3_n_0),
        .CO({internal_s_71_5_addsub_carry__4_n_0,internal_s_71_5_addsub_carry__4_n_1,internal_s_71_5_addsub_carry__4_n_2,internal_s_71_5_addsub_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [23:20]),
        .O(internal_s_71_5_addsub[23:20]),
        .S(\op_mem_91_20_reg[0][23]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__5
       (.CI(internal_s_71_5_addsub_carry__4_n_0),
        .CO({internal_s_71_5_addsub_carry__5_n_0,internal_s_71_5_addsub_carry__5_n_1,internal_s_71_5_addsub_carry__5_n_2,internal_s_71_5_addsub_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [27:24]),
        .O(internal_s_71_5_addsub[27:24]),
        .S(\op_mem_91_20_reg[0][27]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__6
       (.CI(internal_s_71_5_addsub_carry__5_n_0),
        .CO({internal_s_71_5_addsub_carry__6_n_0,internal_s_71_5_addsub_carry__6_n_1,internal_s_71_5_addsub_carry__6_n_2,internal_s_71_5_addsub_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [31:28]),
        .O(internal_s_71_5_addsub[31:28]),
        .S(\op_mem_91_20_reg[0][31]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__7
       (.CI(internal_s_71_5_addsub_carry__6_n_0),
        .CO({internal_s_71_5_addsub_carry__7_n_0,internal_s_71_5_addsub_carry__7_n_1,internal_s_71_5_addsub_carry__7_n_2,internal_s_71_5_addsub_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [35:32]),
        .O(internal_s_71_5_addsub[35:32]),
        .S(\op_mem_91_20_reg[0][35]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__8
       (.CI(internal_s_71_5_addsub_carry__7_n_0),
        .CO({internal_s_71_5_addsub_carry__8_n_0,internal_s_71_5_addsub_carry__8_n_1,internal_s_71_5_addsub_carry__8_n_2,internal_s_71_5_addsub_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [39:36]),
        .O(internal_s_71_5_addsub[39:36]),
        .S(\op_mem_91_20_reg[0][39]_0 ));
  CARRY4 internal_s_71_5_addsub_carry__9
       (.CI(internal_s_71_5_addsub_carry__8_n_0),
        .CO({internal_s_71_5_addsub_carry__9_n_0,internal_s_71_5_addsub_carry__9_n_1,internal_s_71_5_addsub_carry__9_n_2,internal_s_71_5_addsub_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI(\op_mem_65_20_reg[2]_0 [43:40]),
        .O(internal_s_71_5_addsub[43:40]),
        .S(\op_mem_91_20_reg[0][43]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][16] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][17] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][18] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][19] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][20] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][21] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][22] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][23] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][24] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[24]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][25] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[25]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][26] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[26]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][27] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[27]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][28] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[28]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][29] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[29]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][30] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[30]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][31] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[31]),
        .Q(Q[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][32] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[32]),
        .Q(Q[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][33] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[33]),
        .Q(Q[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][34] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[34]),
        .Q(Q[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][35] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[35]),
        .Q(Q[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][36] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[36]),
        .Q(Q[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][37] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[37]),
        .Q(Q[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][38] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[38]),
        .Q(Q[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][39] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[39]),
        .Q(Q[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][40] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[40]),
        .Q(Q[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][41] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[41]),
        .Q(Q[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][42] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[42]),
        .Q(Q[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][43] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[43]),
        .Q(Q[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][44] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[44]),
        .Q(Q[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][45] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[45]),
        .Q(Q[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][46] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[46]),
        .Q(Q[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][47] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[47]),
        .Q(Q[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][48] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[48]),
        .Q(Q[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][49] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[49]),
        .Q(Q[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][50] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[50]),
        .Q(Q[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][51] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[51]),
        .Q(Q[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][52] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[52]),
        .Q(Q[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][53] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[53]),
        .Q(Q[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][54] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[54]),
        .Q(Q[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][55] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[55]),
        .Q(Q[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][56] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[56]),
        .Q(Q[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][57] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[57]),
        .Q(Q[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][58] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[58]),
        .Q(Q[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][59] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[59]),
        .Q(Q[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][60] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[60]),
        .Q(Q[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][61] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[61]),
        .Q(Q[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][62] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[62]),
        .Q(Q[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \op_mem_91_20_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .D(internal_s_71_5_addsub[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_logical_7f33c7e7d3" *) 
module system_vv_model_2_0_0_sysgen_logical_7f33c7e7d3
   (d,
    adc_tvalid,
    control_data,
    twidd_tvalid);
  output [0:0]d;
  input [0:0]adc_tvalid;
  input [0:0]control_data;
  input [0:0]twidd_tvalid;

  wire [0:0]adc_tvalid;
  wire [0:0]control_data;
  wire [0:0]d;
  wire [0:0]twidd_tvalid;

  LUT3 #(
    .INIT(8'h80)) 
    fully_2_1_bit
       (.I0(adc_tvalid),
        .I1(control_data),
        .I2(twidd_tvalid),
        .O(d));
endmodule

(* ORIG_REF_NAME = "sysgen_mult_fc004f5f3c" *) 
module system_vv_model_2_0_0_sysgen_mult_fc004f5f3c
   (P,
    Q,
    \op_mem_65_20_reg[2][16]__0_0 ,
    clk,
    cast_internal_ip_40_3_convert,
    \op_mem_65_20_reg[1]_0 ,
    \op_mem_65_20_reg[2]_0 );
  output [28:0]P;
  output [16:0]Q;
  output [16:0]\op_mem_65_20_reg[2][16]__0_0 ;
  input clk;
  input [31:0]cast_internal_ip_40_3_convert;
  input [16:0]\op_mem_65_20_reg[1]_0 ;
  input [14:0]\op_mem_65_20_reg[2]_0 ;

  wire [28:0]P;
  wire [16:0]Q;
  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [16:0]\op_mem_65_20_reg[1]_0 ;
  wire [16:0]\op_mem_65_20_reg[2][16]__0_0 ;
  wire [14:0]\op_mem_65_20_reg[2]_0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,P}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2][16]__0_0 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mult_fc004f5f3c" *) 
module system_vv_model_2_0_0_sysgen_mult_fc004f5f3c_140
   (\op_mem_65_20_reg[2]__0 ,
    clk,
    \op_mem_65_20_reg[1]_0 ,
    \op_mem_65_20_reg[1]_1 ,
    \op_mem_65_20_reg[2]_0 ,
    \op_mem_65_20_reg[2]_1 );
  output [62:0]\op_mem_65_20_reg[2]__0 ;
  input clk;
  input [31:0]\op_mem_65_20_reg[1]_0 ;
  input [16:0]\op_mem_65_20_reg[1]_1 ;
  input [14:0]\op_mem_65_20_reg[2]_0 ;
  input [31:0]\op_mem_65_20_reg[2]_1 ;

  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [31:0]\op_mem_65_20_reg[1]_0 ;
  wire [16:0]\op_mem_65_20_reg[1]_1 ;
  wire [14:0]\op_mem_65_20_reg[2]_0 ;
  wire [31:0]\op_mem_65_20_reg[2]_1 ;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_100_[1] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_101_[1] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_102_[1] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_103_[1] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_104_[1] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_105_[1] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[1] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[1] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[1] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[1] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[1] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[1] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[1] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[1] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[1] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[1] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[1] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[1] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[1] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[1] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[1] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[1] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[1] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[1] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[1] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_77_[1] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_78_[1] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_79_[1] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_80_[1] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_81_[1] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_82_[1] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_83_[1] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_84_[1] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_85_[1] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_86_[1] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_87_[1] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_88_[1] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_89_[1] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_90_[1] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_91_[1] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_92_[1] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_93_[1] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_94_[1] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_95_[1] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_96_[1] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_97_[1] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_98_[1] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire \op_mem_65_20_reg_n_99_[1] ;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[2]_1 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\op_mem_65_20_reg[1]_0 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[1]_1 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[1] ,\op_mem_65_20_reg_n_59_[1] ,\op_mem_65_20_reg_n_60_[1] ,\op_mem_65_20_reg_n_61_[1] ,\op_mem_65_20_reg_n_62_[1] ,\op_mem_65_20_reg_n_63_[1] ,\op_mem_65_20_reg_n_64_[1] ,\op_mem_65_20_reg_n_65_[1] ,\op_mem_65_20_reg_n_66_[1] ,\op_mem_65_20_reg_n_67_[1] ,\op_mem_65_20_reg_n_68_[1] ,\op_mem_65_20_reg_n_69_[1] ,\op_mem_65_20_reg_n_70_[1] ,\op_mem_65_20_reg_n_71_[1] ,\op_mem_65_20_reg_n_72_[1] ,\op_mem_65_20_reg_n_73_[1] ,\op_mem_65_20_reg_n_74_[1] ,\op_mem_65_20_reg_n_75_[1] ,\op_mem_65_20_reg_n_76_[1] ,\op_mem_65_20_reg_n_77_[1] ,\op_mem_65_20_reg_n_78_[1] ,\op_mem_65_20_reg_n_79_[1] ,\op_mem_65_20_reg_n_80_[1] ,\op_mem_65_20_reg_n_81_[1] ,\op_mem_65_20_reg_n_82_[1] ,\op_mem_65_20_reg_n_83_[1] ,\op_mem_65_20_reg_n_84_[1] ,\op_mem_65_20_reg_n_85_[1] ,\op_mem_65_20_reg_n_86_[1] ,\op_mem_65_20_reg_n_87_[1] ,\op_mem_65_20_reg_n_88_[1] ,\op_mem_65_20_reg_n_89_[1] ,\op_mem_65_20_reg_n_90_[1] ,\op_mem_65_20_reg_n_91_[1] ,\op_mem_65_20_reg_n_92_[1] ,\op_mem_65_20_reg_n_93_[1] ,\op_mem_65_20_reg_n_94_[1] ,\op_mem_65_20_reg_n_95_[1] ,\op_mem_65_20_reg_n_96_[1] ,\op_mem_65_20_reg_n_97_[1] ,\op_mem_65_20_reg_n_98_[1] ,\op_mem_65_20_reg_n_99_[1] ,\op_mem_65_20_reg_n_100_[1] ,\op_mem_65_20_reg_n_101_[1] ,\op_mem_65_20_reg_n_102_[1] ,\op_mem_65_20_reg_n_103_[1] ,\op_mem_65_20_reg_n_104_[1] ,\op_mem_65_20_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 [14],\op_mem_65_20_reg[2]_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_1 [31],\op_mem_65_20_reg[2]_1 [31],\op_mem_65_20_reg[2]_1 [31],\op_mem_65_20_reg[2]_1 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,\op_mem_65_20_reg[2]__0 [62:34]}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(\op_mem_65_20_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2]__0 [17]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(\op_mem_65_20_reg[2]__0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2]__0 [27]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(\op_mem_65_20_reg[2]__0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2]__0 [28]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(\op_mem_65_20_reg[2]__0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2]__0 [29]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(\op_mem_65_20_reg[2]__0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2]__0 [30]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(\op_mem_65_20_reg[2]__0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2]__0 [31]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(\op_mem_65_20_reg[2]__0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2]__0 [32]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(\op_mem_65_20_reg[2]__0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2]__0 [33]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(\op_mem_65_20_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2]__0 [18]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(\op_mem_65_20_reg[2]__0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2]__0 [19]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(\op_mem_65_20_reg[2]__0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2]__0 [20]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(\op_mem_65_20_reg[2]__0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2]__0 [21]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(\op_mem_65_20_reg[2]__0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2]__0 [22]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(\op_mem_65_20_reg[2]__0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2]__0 [23]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(\op_mem_65_20_reg[2]__0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2]__0 [24]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(\op_mem_65_20_reg[2]__0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2]__0 [25]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(\op_mem_65_20_reg[2]__0 [9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2]__0 [26]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mult_fc004f5f3c" *) 
module system_vv_model_2_0_0_sysgen_mult_fc004f5f3c_141
   (\op_mem_65_20_reg[2]__0 ,
    clk,
    cast_internal_ip_40_3_convert,
    o,
    q);
  output [62:0]\op_mem_65_20_reg[2]__0 ;
  input clk;
  input [31:0]cast_internal_ip_40_3_convert;
  input [16:0]o;
  input [14:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [16:0]o;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire [14:0]q;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q[14],q[14],q[14],q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,cast_internal_ip_40_3_convert[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P(\NLW_op_mem_65_20_reg[1]_P_UNCONNECTED [47:0]),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31],cast_internal_ip_40_3_convert[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,\op_mem_65_20_reg[2]__0 [62:34]}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(\op_mem_65_20_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2]__0 [17]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(\op_mem_65_20_reg[2]__0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2]__0 [27]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(\op_mem_65_20_reg[2]__0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2]__0 [28]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(\op_mem_65_20_reg[2]__0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2]__0 [29]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(\op_mem_65_20_reg[2]__0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2]__0 [30]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(\op_mem_65_20_reg[2]__0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2]__0 [31]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(\op_mem_65_20_reg[2]__0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2]__0 [32]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(\op_mem_65_20_reg[2]__0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2]__0 [33]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(\op_mem_65_20_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2]__0 [18]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(\op_mem_65_20_reg[2]__0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2]__0 [19]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(\op_mem_65_20_reg[2]__0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2]__0 [20]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(\op_mem_65_20_reg[2]__0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2]__0 [21]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(\op_mem_65_20_reg[2]__0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2]__0 [22]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(\op_mem_65_20_reg[2]__0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2]__0 [23]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(\op_mem_65_20_reg[2]__0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2]__0 [24]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(\op_mem_65_20_reg[2]__0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2]__0 [25]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(\op_mem_65_20_reg[2]__0 [9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2]__0 [26]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_mult_fc004f5f3c" *) 
module system_vv_model_2_0_0_sysgen_mult_fc004f5f3c_142
   (\op_mem_65_20_reg[2]_0 ,
    S,
    \op_mem_65_20_reg[2][7]_0 ,
    \op_mem_65_20_reg[2][11]_0 ,
    \op_mem_65_20_reg[2][15]_0 ,
    \op_mem_65_20_reg[2][2]__0_0 ,
    \op_mem_65_20_reg[2][6]__0_0 ,
    \op_mem_65_20_reg[2][10]__0_0 ,
    \op_mem_65_20_reg[2][14]__0_0 ,
    \op_mem_65_20_reg[2]_1 ,
    \op_mem_65_20_reg[2]_2 ,
    \op_mem_65_20_reg[2]_3 ,
    \op_mem_65_20_reg[2]_4 ,
    \op_mem_65_20_reg[2]_5 ,
    \op_mem_65_20_reg[2]_6 ,
    \op_mem_65_20_reg[2]_7 ,
    \op_mem_65_20_reg[2]_8 ,
    clk,
    \op_mem_65_20_reg[1]_0 ,
    o,
    q,
    \op_mem_65_20_reg[2]_9 ,
    Q,
    \op_mem_91_20_reg[0][35] ,
    P);
  output [61:0]\op_mem_65_20_reg[2]_0 ;
  output [3:0]S;
  output [3:0]\op_mem_65_20_reg[2][7]_0 ;
  output [3:0]\op_mem_65_20_reg[2][11]_0 ;
  output [3:0]\op_mem_65_20_reg[2][15]_0 ;
  output [3:0]\op_mem_65_20_reg[2][2]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2][6]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2][10]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2][14]__0_0 ;
  output [3:0]\op_mem_65_20_reg[2]_1 ;
  output [3:0]\op_mem_65_20_reg[2]_2 ;
  output [3:0]\op_mem_65_20_reg[2]_3 ;
  output [3:0]\op_mem_65_20_reg[2]_4 ;
  output [3:0]\op_mem_65_20_reg[2]_5 ;
  output [3:0]\op_mem_65_20_reg[2]_6 ;
  output [3:0]\op_mem_65_20_reg[2]_7 ;
  output [2:0]\op_mem_65_20_reg[2]_8 ;
  input clk;
  input [31:0]\op_mem_65_20_reg[1]_0 ;
  input [16:0]o;
  input [14:0]q;
  input [31:0]\op_mem_65_20_reg[2]_9 ;
  input [16:0]Q;
  input [16:0]\op_mem_91_20_reg[0][35] ;
  input [28:0]P;

  wire [28:0]P;
  wire [16:0]Q;
  wire [3:0]S;
  wire clk;
  wire mult_46_56_n_100;
  wire mult_46_56_n_101;
  wire mult_46_56_n_102;
  wire mult_46_56_n_103;
  wire mult_46_56_n_104;
  wire mult_46_56_n_105;
  wire mult_46_56_n_106;
  wire mult_46_56_n_107;
  wire mult_46_56_n_108;
  wire mult_46_56_n_109;
  wire mult_46_56_n_110;
  wire mult_46_56_n_111;
  wire mult_46_56_n_112;
  wire mult_46_56_n_113;
  wire mult_46_56_n_114;
  wire mult_46_56_n_115;
  wire mult_46_56_n_116;
  wire mult_46_56_n_117;
  wire mult_46_56_n_118;
  wire mult_46_56_n_119;
  wire mult_46_56_n_120;
  wire mult_46_56_n_121;
  wire mult_46_56_n_122;
  wire mult_46_56_n_123;
  wire mult_46_56_n_124;
  wire mult_46_56_n_125;
  wire mult_46_56_n_126;
  wire mult_46_56_n_127;
  wire mult_46_56_n_128;
  wire mult_46_56_n_129;
  wire mult_46_56_n_130;
  wire mult_46_56_n_131;
  wire mult_46_56_n_132;
  wire mult_46_56_n_133;
  wire mult_46_56_n_134;
  wire mult_46_56_n_135;
  wire mult_46_56_n_136;
  wire mult_46_56_n_137;
  wire mult_46_56_n_138;
  wire mult_46_56_n_139;
  wire mult_46_56_n_140;
  wire mult_46_56_n_141;
  wire mult_46_56_n_142;
  wire mult_46_56_n_143;
  wire mult_46_56_n_144;
  wire mult_46_56_n_145;
  wire mult_46_56_n_146;
  wire mult_46_56_n_147;
  wire mult_46_56_n_148;
  wire mult_46_56_n_149;
  wire mult_46_56_n_150;
  wire mult_46_56_n_151;
  wire mult_46_56_n_152;
  wire mult_46_56_n_153;
  wire mult_46_56_n_58;
  wire mult_46_56_n_59;
  wire mult_46_56_n_60;
  wire mult_46_56_n_61;
  wire mult_46_56_n_62;
  wire mult_46_56_n_63;
  wire mult_46_56_n_64;
  wire mult_46_56_n_65;
  wire mult_46_56_n_66;
  wire mult_46_56_n_67;
  wire mult_46_56_n_68;
  wire mult_46_56_n_69;
  wire mult_46_56_n_70;
  wire mult_46_56_n_71;
  wire mult_46_56_n_72;
  wire mult_46_56_n_73;
  wire mult_46_56_n_74;
  wire mult_46_56_n_75;
  wire mult_46_56_n_76;
  wire mult_46_56_n_77;
  wire mult_46_56_n_78;
  wire mult_46_56_n_79;
  wire mult_46_56_n_80;
  wire mult_46_56_n_81;
  wire mult_46_56_n_82;
  wire mult_46_56_n_83;
  wire mult_46_56_n_84;
  wire mult_46_56_n_85;
  wire mult_46_56_n_86;
  wire mult_46_56_n_87;
  wire mult_46_56_n_88;
  wire mult_46_56_n_89;
  wire mult_46_56_n_90;
  wire mult_46_56_n_91;
  wire mult_46_56_n_92;
  wire mult_46_56_n_93;
  wire mult_46_56_n_94;
  wire mult_46_56_n_95;
  wire mult_46_56_n_96;
  wire mult_46_56_n_97;
  wire mult_46_56_n_98;
  wire mult_46_56_n_99;
  wire [16:0]o;
  wire [31:0]\op_mem_65_20_reg[1]_0 ;
  wire [3:0]\op_mem_65_20_reg[2][10]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][11]_0 ;
  wire [3:0]\op_mem_65_20_reg[2][14]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][15]_0 ;
  wire [3:0]\op_mem_65_20_reg[2][2]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][6]__0_0 ;
  wire [3:0]\op_mem_65_20_reg[2][7]_0 ;
  wire [61:0]\op_mem_65_20_reg[2]_0 ;
  wire [3:0]\op_mem_65_20_reg[2]_1 ;
  wire [3:0]\op_mem_65_20_reg[2]_2 ;
  wire [3:0]\op_mem_65_20_reg[2]_3 ;
  wire [3:0]\op_mem_65_20_reg[2]_4 ;
  wire [3:0]\op_mem_65_20_reg[2]_5 ;
  wire [3:0]\op_mem_65_20_reg[2]_6 ;
  wire [3:0]\op_mem_65_20_reg[2]_7 ;
  wire [2:0]\op_mem_65_20_reg[2]_8 ;
  wire [31:0]\op_mem_65_20_reg[2]_9 ;
  wire [62:62]\op_mem_65_20_reg[2]__0 ;
  wire \op_mem_65_20_reg_n_0_[1][0] ;
  wire \op_mem_65_20_reg_n_0_[1][10] ;
  wire \op_mem_65_20_reg_n_0_[1][11] ;
  wire \op_mem_65_20_reg_n_0_[1][12] ;
  wire \op_mem_65_20_reg_n_0_[1][13] ;
  wire \op_mem_65_20_reg_n_0_[1][14] ;
  wire \op_mem_65_20_reg_n_0_[1][15] ;
  wire \op_mem_65_20_reg_n_0_[1][16] ;
  wire \op_mem_65_20_reg_n_0_[1][1] ;
  wire \op_mem_65_20_reg_n_0_[1][2] ;
  wire \op_mem_65_20_reg_n_0_[1][3] ;
  wire \op_mem_65_20_reg_n_0_[1][4] ;
  wire \op_mem_65_20_reg_n_0_[1][5] ;
  wire \op_mem_65_20_reg_n_0_[1][6] ;
  wire \op_mem_65_20_reg_n_0_[1][7] ;
  wire \op_mem_65_20_reg_n_0_[1][8] ;
  wire \op_mem_65_20_reg_n_0_[1][9] ;
  wire \op_mem_65_20_reg_n_100_[0] ;
  wire \op_mem_65_20_reg_n_100_[1] ;
  wire \op_mem_65_20_reg_n_101_[0] ;
  wire \op_mem_65_20_reg_n_101_[1] ;
  wire \op_mem_65_20_reg_n_102_[0] ;
  wire \op_mem_65_20_reg_n_102_[1] ;
  wire \op_mem_65_20_reg_n_103_[0] ;
  wire \op_mem_65_20_reg_n_103_[1] ;
  wire \op_mem_65_20_reg_n_104_[0] ;
  wire \op_mem_65_20_reg_n_104_[1] ;
  wire \op_mem_65_20_reg_n_105_[0] ;
  wire \op_mem_65_20_reg_n_105_[1] ;
  wire \op_mem_65_20_reg_n_106_[0] ;
  wire \op_mem_65_20_reg_n_106_[1] ;
  wire \op_mem_65_20_reg_n_107_[0] ;
  wire \op_mem_65_20_reg_n_107_[1] ;
  wire \op_mem_65_20_reg_n_108_[0] ;
  wire \op_mem_65_20_reg_n_108_[1] ;
  wire \op_mem_65_20_reg_n_109_[0] ;
  wire \op_mem_65_20_reg_n_109_[1] ;
  wire \op_mem_65_20_reg_n_110_[0] ;
  wire \op_mem_65_20_reg_n_110_[1] ;
  wire \op_mem_65_20_reg_n_111_[0] ;
  wire \op_mem_65_20_reg_n_111_[1] ;
  wire \op_mem_65_20_reg_n_112_[0] ;
  wire \op_mem_65_20_reg_n_112_[1] ;
  wire \op_mem_65_20_reg_n_113_[0] ;
  wire \op_mem_65_20_reg_n_113_[1] ;
  wire \op_mem_65_20_reg_n_114_[0] ;
  wire \op_mem_65_20_reg_n_114_[1] ;
  wire \op_mem_65_20_reg_n_115_[0] ;
  wire \op_mem_65_20_reg_n_115_[1] ;
  wire \op_mem_65_20_reg_n_116_[0] ;
  wire \op_mem_65_20_reg_n_116_[1] ;
  wire \op_mem_65_20_reg_n_117_[0] ;
  wire \op_mem_65_20_reg_n_117_[1] ;
  wire \op_mem_65_20_reg_n_118_[0] ;
  wire \op_mem_65_20_reg_n_118_[1] ;
  wire \op_mem_65_20_reg_n_119_[0] ;
  wire \op_mem_65_20_reg_n_119_[1] ;
  wire \op_mem_65_20_reg_n_120_[0] ;
  wire \op_mem_65_20_reg_n_120_[1] ;
  wire \op_mem_65_20_reg_n_121_[0] ;
  wire \op_mem_65_20_reg_n_121_[1] ;
  wire \op_mem_65_20_reg_n_122_[0] ;
  wire \op_mem_65_20_reg_n_122_[1] ;
  wire \op_mem_65_20_reg_n_123_[0] ;
  wire \op_mem_65_20_reg_n_123_[1] ;
  wire \op_mem_65_20_reg_n_124_[0] ;
  wire \op_mem_65_20_reg_n_124_[1] ;
  wire \op_mem_65_20_reg_n_125_[0] ;
  wire \op_mem_65_20_reg_n_125_[1] ;
  wire \op_mem_65_20_reg_n_126_[0] ;
  wire \op_mem_65_20_reg_n_126_[1] ;
  wire \op_mem_65_20_reg_n_127_[0] ;
  wire \op_mem_65_20_reg_n_127_[1] ;
  wire \op_mem_65_20_reg_n_128_[0] ;
  wire \op_mem_65_20_reg_n_128_[1] ;
  wire \op_mem_65_20_reg_n_129_[0] ;
  wire \op_mem_65_20_reg_n_129_[1] ;
  wire \op_mem_65_20_reg_n_130_[0] ;
  wire \op_mem_65_20_reg_n_130_[1] ;
  wire \op_mem_65_20_reg_n_131_[0] ;
  wire \op_mem_65_20_reg_n_131_[1] ;
  wire \op_mem_65_20_reg_n_132_[0] ;
  wire \op_mem_65_20_reg_n_132_[1] ;
  wire \op_mem_65_20_reg_n_133_[0] ;
  wire \op_mem_65_20_reg_n_133_[1] ;
  wire \op_mem_65_20_reg_n_134_[0] ;
  wire \op_mem_65_20_reg_n_134_[1] ;
  wire \op_mem_65_20_reg_n_135_[0] ;
  wire \op_mem_65_20_reg_n_135_[1] ;
  wire \op_mem_65_20_reg_n_136_[0] ;
  wire \op_mem_65_20_reg_n_136_[1] ;
  wire \op_mem_65_20_reg_n_137_[0] ;
  wire \op_mem_65_20_reg_n_137_[1] ;
  wire \op_mem_65_20_reg_n_138_[0] ;
  wire \op_mem_65_20_reg_n_138_[1] ;
  wire \op_mem_65_20_reg_n_139_[0] ;
  wire \op_mem_65_20_reg_n_139_[1] ;
  wire \op_mem_65_20_reg_n_140_[0] ;
  wire \op_mem_65_20_reg_n_140_[1] ;
  wire \op_mem_65_20_reg_n_141_[0] ;
  wire \op_mem_65_20_reg_n_141_[1] ;
  wire \op_mem_65_20_reg_n_142_[0] ;
  wire \op_mem_65_20_reg_n_142_[1] ;
  wire \op_mem_65_20_reg_n_143_[0] ;
  wire \op_mem_65_20_reg_n_143_[1] ;
  wire \op_mem_65_20_reg_n_144_[0] ;
  wire \op_mem_65_20_reg_n_144_[1] ;
  wire \op_mem_65_20_reg_n_145_[0] ;
  wire \op_mem_65_20_reg_n_145_[1] ;
  wire \op_mem_65_20_reg_n_146_[0] ;
  wire \op_mem_65_20_reg_n_146_[1] ;
  wire \op_mem_65_20_reg_n_147_[0] ;
  wire \op_mem_65_20_reg_n_147_[1] ;
  wire \op_mem_65_20_reg_n_148_[0] ;
  wire \op_mem_65_20_reg_n_148_[1] ;
  wire \op_mem_65_20_reg_n_149_[0] ;
  wire \op_mem_65_20_reg_n_149_[1] ;
  wire \op_mem_65_20_reg_n_150_[0] ;
  wire \op_mem_65_20_reg_n_150_[1] ;
  wire \op_mem_65_20_reg_n_151_[0] ;
  wire \op_mem_65_20_reg_n_151_[1] ;
  wire \op_mem_65_20_reg_n_152_[0] ;
  wire \op_mem_65_20_reg_n_152_[1] ;
  wire \op_mem_65_20_reg_n_153_[0] ;
  wire \op_mem_65_20_reg_n_153_[1] ;
  wire \op_mem_65_20_reg_n_58_[0] ;
  wire \op_mem_65_20_reg_n_58_[1] ;
  wire \op_mem_65_20_reg_n_58_[2] ;
  wire \op_mem_65_20_reg_n_59_[0] ;
  wire \op_mem_65_20_reg_n_59_[1] ;
  wire \op_mem_65_20_reg_n_59_[2] ;
  wire \op_mem_65_20_reg_n_60_[0] ;
  wire \op_mem_65_20_reg_n_60_[1] ;
  wire \op_mem_65_20_reg_n_60_[2] ;
  wire \op_mem_65_20_reg_n_61_[0] ;
  wire \op_mem_65_20_reg_n_61_[1] ;
  wire \op_mem_65_20_reg_n_61_[2] ;
  wire \op_mem_65_20_reg_n_62_[0] ;
  wire \op_mem_65_20_reg_n_62_[1] ;
  wire \op_mem_65_20_reg_n_62_[2] ;
  wire \op_mem_65_20_reg_n_63_[0] ;
  wire \op_mem_65_20_reg_n_63_[1] ;
  wire \op_mem_65_20_reg_n_63_[2] ;
  wire \op_mem_65_20_reg_n_64_[0] ;
  wire \op_mem_65_20_reg_n_64_[1] ;
  wire \op_mem_65_20_reg_n_64_[2] ;
  wire \op_mem_65_20_reg_n_65_[0] ;
  wire \op_mem_65_20_reg_n_65_[1] ;
  wire \op_mem_65_20_reg_n_65_[2] ;
  wire \op_mem_65_20_reg_n_66_[0] ;
  wire \op_mem_65_20_reg_n_66_[1] ;
  wire \op_mem_65_20_reg_n_66_[2] ;
  wire \op_mem_65_20_reg_n_67_[0] ;
  wire \op_mem_65_20_reg_n_67_[1] ;
  wire \op_mem_65_20_reg_n_67_[2] ;
  wire \op_mem_65_20_reg_n_68_[0] ;
  wire \op_mem_65_20_reg_n_68_[1] ;
  wire \op_mem_65_20_reg_n_68_[2] ;
  wire \op_mem_65_20_reg_n_69_[0] ;
  wire \op_mem_65_20_reg_n_69_[1] ;
  wire \op_mem_65_20_reg_n_69_[2] ;
  wire \op_mem_65_20_reg_n_70_[0] ;
  wire \op_mem_65_20_reg_n_70_[1] ;
  wire \op_mem_65_20_reg_n_70_[2] ;
  wire \op_mem_65_20_reg_n_71_[0] ;
  wire \op_mem_65_20_reg_n_71_[1] ;
  wire \op_mem_65_20_reg_n_71_[2] ;
  wire \op_mem_65_20_reg_n_72_[0] ;
  wire \op_mem_65_20_reg_n_72_[1] ;
  wire \op_mem_65_20_reg_n_72_[2] ;
  wire \op_mem_65_20_reg_n_73_[0] ;
  wire \op_mem_65_20_reg_n_73_[1] ;
  wire \op_mem_65_20_reg_n_73_[2] ;
  wire \op_mem_65_20_reg_n_74_[0] ;
  wire \op_mem_65_20_reg_n_74_[1] ;
  wire \op_mem_65_20_reg_n_74_[2] ;
  wire \op_mem_65_20_reg_n_75_[0] ;
  wire \op_mem_65_20_reg_n_75_[1] ;
  wire \op_mem_65_20_reg_n_75_[2] ;
  wire \op_mem_65_20_reg_n_76_[0] ;
  wire \op_mem_65_20_reg_n_76_[1] ;
  wire \op_mem_65_20_reg_n_76_[2] ;
  wire \op_mem_65_20_reg_n_77_[0] ;
  wire \op_mem_65_20_reg_n_77_[1] ;
  wire \op_mem_65_20_reg_n_78_[0] ;
  wire \op_mem_65_20_reg_n_78_[1] ;
  wire \op_mem_65_20_reg_n_79_[0] ;
  wire \op_mem_65_20_reg_n_79_[1] ;
  wire \op_mem_65_20_reg_n_80_[0] ;
  wire \op_mem_65_20_reg_n_80_[1] ;
  wire \op_mem_65_20_reg_n_81_[0] ;
  wire \op_mem_65_20_reg_n_81_[1] ;
  wire \op_mem_65_20_reg_n_82_[0] ;
  wire \op_mem_65_20_reg_n_82_[1] ;
  wire \op_mem_65_20_reg_n_83_[0] ;
  wire \op_mem_65_20_reg_n_83_[1] ;
  wire \op_mem_65_20_reg_n_84_[0] ;
  wire \op_mem_65_20_reg_n_84_[1] ;
  wire \op_mem_65_20_reg_n_85_[0] ;
  wire \op_mem_65_20_reg_n_85_[1] ;
  wire \op_mem_65_20_reg_n_86_[0] ;
  wire \op_mem_65_20_reg_n_86_[1] ;
  wire \op_mem_65_20_reg_n_87_[0] ;
  wire \op_mem_65_20_reg_n_87_[1] ;
  wire \op_mem_65_20_reg_n_88_[0] ;
  wire \op_mem_65_20_reg_n_88_[1] ;
  wire \op_mem_65_20_reg_n_89_[0] ;
  wire \op_mem_65_20_reg_n_89_[1] ;
  wire \op_mem_65_20_reg_n_90_[0] ;
  wire \op_mem_65_20_reg_n_90_[1] ;
  wire \op_mem_65_20_reg_n_91_[0] ;
  wire \op_mem_65_20_reg_n_91_[1] ;
  wire \op_mem_65_20_reg_n_92_[0] ;
  wire \op_mem_65_20_reg_n_92_[1] ;
  wire \op_mem_65_20_reg_n_93_[0] ;
  wire \op_mem_65_20_reg_n_93_[1] ;
  wire \op_mem_65_20_reg_n_94_[0] ;
  wire \op_mem_65_20_reg_n_94_[1] ;
  wire \op_mem_65_20_reg_n_95_[0] ;
  wire \op_mem_65_20_reg_n_95_[1] ;
  wire \op_mem_65_20_reg_n_96_[0] ;
  wire \op_mem_65_20_reg_n_96_[1] ;
  wire \op_mem_65_20_reg_n_97_[0] ;
  wire \op_mem_65_20_reg_n_97_[1] ;
  wire \op_mem_65_20_reg_n_98_[0] ;
  wire \op_mem_65_20_reg_n_98_[1] ;
  wire \op_mem_65_20_reg_n_99_[0] ;
  wire \op_mem_65_20_reg_n_99_[1] ;
  wire [16:0]\op_mem_91_20_reg[0][35] ;
  wire [14:0]q;
  wire NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED;
  wire NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED;
  wire NLW_mult_46_56_OVERFLOW_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED;
  wire NLW_mult_46_56_PATTERNDETECT_UNCONNECTED;
  wire NLW_mult_46_56_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_mult_46_56_ACOUT_UNCONNECTED;
  wire [17:0]NLW_mult_46_56_BCOUT_UNCONNECTED;
  wire [3:0]NLW_mult_46_56_CARRYOUT_UNCONNECTED;
  wire \NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED ;
  wire [47:0]\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [7]),
        .I1(Q[7]),
        .O(\op_mem_65_20_reg[2][7]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [6]),
        .I1(Q[6]),
        .O(\op_mem_65_20_reg[2][7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [5]),
        .I1(Q[5]),
        .O(\op_mem_65_20_reg[2][7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__0_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [4]),
        .I1(Q[4]),
        .O(\op_mem_65_20_reg[2][7]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [47]),
        .I1(P[13]),
        .O(\op_mem_65_20_reg[2]_4 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [46]),
        .I1(P[12]),
        .O(\op_mem_65_20_reg[2]_4 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [45]),
        .I1(P[11]),
        .O(\op_mem_65_20_reg[2]_4 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__10_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [44]),
        .I1(P[10]),
        .O(\op_mem_65_20_reg[2]_4 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [51]),
        .I1(P[17]),
        .O(\op_mem_65_20_reg[2]_5 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [50]),
        .I1(P[16]),
        .O(\op_mem_65_20_reg[2]_5 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [49]),
        .I1(P[15]),
        .O(\op_mem_65_20_reg[2]_5 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__11_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [48]),
        .I1(P[14]),
        .O(\op_mem_65_20_reg[2]_5 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [55]),
        .I1(P[21]),
        .O(\op_mem_65_20_reg[2]_6 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [54]),
        .I1(P[20]),
        .O(\op_mem_65_20_reg[2]_6 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [53]),
        .I1(P[19]),
        .O(\op_mem_65_20_reg[2]_6 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__12_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [52]),
        .I1(P[18]),
        .O(\op_mem_65_20_reg[2]_6 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [59]),
        .I1(P[25]),
        .O(\op_mem_65_20_reg[2]_7 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [58]),
        .I1(P[24]),
        .O(\op_mem_65_20_reg[2]_7 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [57]),
        .I1(P[23]),
        .O(\op_mem_65_20_reg[2]_7 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__13_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [56]),
        .I1(P[22]),
        .O(\op_mem_65_20_reg[2]_7 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__14_i_1
       (.I0(\op_mem_65_20_reg[2]__0 ),
        .I1(P[28]),
        .O(\op_mem_65_20_reg[2]_8 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__14_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [61]),
        .I1(P[27]),
        .O(\op_mem_65_20_reg[2]_8 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__14_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [60]),
        .I1(P[26]),
        .O(\op_mem_65_20_reg[2]_8 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [11]),
        .I1(Q[11]),
        .O(\op_mem_65_20_reg[2][11]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [10]),
        .I1(Q[10]),
        .O(\op_mem_65_20_reg[2][11]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [9]),
        .I1(Q[9]),
        .O(\op_mem_65_20_reg[2][11]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__1_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [8]),
        .I1(Q[8]),
        .O(\op_mem_65_20_reg[2][11]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [15]),
        .I1(Q[15]),
        .O(\op_mem_65_20_reg[2][15]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [14]),
        .I1(Q[14]),
        .O(\op_mem_65_20_reg[2][15]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [13]),
        .I1(Q[13]),
        .O(\op_mem_65_20_reg[2][15]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__2_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [12]),
        .I1(Q[12]),
        .O(\op_mem_65_20_reg[2][15]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [19]),
        .I1(\op_mem_91_20_reg[0][35] [2]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [18]),
        .I1(\op_mem_91_20_reg[0][35] [1]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [17]),
        .I1(\op_mem_91_20_reg[0][35] [0]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__3_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [16]),
        .I1(Q[16]),
        .O(\op_mem_65_20_reg[2][2]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [23]),
        .I1(\op_mem_91_20_reg[0][35] [6]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [22]),
        .I1(\op_mem_91_20_reg[0][35] [5]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [21]),
        .I1(\op_mem_91_20_reg[0][35] [4]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__4_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [20]),
        .I1(\op_mem_91_20_reg[0][35] [3]),
        .O(\op_mem_65_20_reg[2][6]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [27]),
        .I1(\op_mem_91_20_reg[0][35] [10]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [26]),
        .I1(\op_mem_91_20_reg[0][35] [9]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [25]),
        .I1(\op_mem_91_20_reg[0][35] [8]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__5_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [24]),
        .I1(\op_mem_91_20_reg[0][35] [7]),
        .O(\op_mem_65_20_reg[2][10]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [31]),
        .I1(\op_mem_91_20_reg[0][35] [14]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [30]),
        .I1(\op_mem_91_20_reg[0][35] [13]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [29]),
        .I1(\op_mem_91_20_reg[0][35] [12]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__6_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [28]),
        .I1(\op_mem_91_20_reg[0][35] [11]),
        .O(\op_mem_65_20_reg[2][14]__0_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [35]),
        .I1(P[1]),
        .O(\op_mem_65_20_reg[2]_1 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [34]),
        .I1(P[0]),
        .O(\op_mem_65_20_reg[2]_1 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [33]),
        .I1(\op_mem_91_20_reg[0][35] [16]),
        .O(\op_mem_65_20_reg[2]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__7_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [32]),
        .I1(\op_mem_91_20_reg[0][35] [15]),
        .O(\op_mem_65_20_reg[2]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [39]),
        .I1(P[5]),
        .O(\op_mem_65_20_reg[2]_2 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [38]),
        .I1(P[4]),
        .O(\op_mem_65_20_reg[2]_2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [37]),
        .I1(P[3]),
        .O(\op_mem_65_20_reg[2]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__8_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [36]),
        .I1(P[2]),
        .O(\op_mem_65_20_reg[2]_2 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [43]),
        .I1(P[9]),
        .O(\op_mem_65_20_reg[2]_3 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [42]),
        .I1(P[8]),
        .O(\op_mem_65_20_reg[2]_3 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [41]),
        .I1(P[7]),
        .O(\op_mem_65_20_reg[2]_3 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry__9_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [40]),
        .I1(P[6]),
        .O(\op_mem_65_20_reg[2]_3 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_1
       (.I0(\op_mem_65_20_reg[2]_0 [3]),
        .I1(Q[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_2
       (.I0(\op_mem_65_20_reg[2]_0 [2]),
        .I1(Q[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_3
       (.I0(\op_mem_65_20_reg[2]_0 [1]),
        .I1(Q[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    internal_s_71_5_addsub_carry_i_4
       (.I0(\op_mem_65_20_reg[2]_0 [0]),
        .I1(Q[0]),
        .O(S[0]));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    mult_46_56
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\op_mem_65_20_reg[2]_9 [16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_mult_46_56_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q[14],q[14],q[14],q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_mult_46_56_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_mult_46_56_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_mult_46_56_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b0),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_mult_46_56_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_mult_46_56_OVERFLOW_UNCONNECTED),
        .P({mult_46_56_n_58,mult_46_56_n_59,mult_46_56_n_60,mult_46_56_n_61,mult_46_56_n_62,mult_46_56_n_63,mult_46_56_n_64,mult_46_56_n_65,mult_46_56_n_66,mult_46_56_n_67,mult_46_56_n_68,mult_46_56_n_69,mult_46_56_n_70,mult_46_56_n_71,mult_46_56_n_72,mult_46_56_n_73,mult_46_56_n_74,mult_46_56_n_75,mult_46_56_n_76,mult_46_56_n_77,mult_46_56_n_78,mult_46_56_n_79,mult_46_56_n_80,mult_46_56_n_81,mult_46_56_n_82,mult_46_56_n_83,mult_46_56_n_84,mult_46_56_n_85,mult_46_56_n_86,mult_46_56_n_87,mult_46_56_n_88,mult_46_56_n_89,mult_46_56_n_90,mult_46_56_n_91,mult_46_56_n_92,mult_46_56_n_93,mult_46_56_n_94,mult_46_56_n_95,mult_46_56_n_96,mult_46_56_n_97,mult_46_56_n_98,mult_46_56_n_99,mult_46_56_n_100,mult_46_56_n_101,mult_46_56_n_102,mult_46_56_n_103,mult_46_56_n_104,mult_46_56_n_105}),
        .PATTERNBDETECT(NLW_mult_46_56_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_mult_46_56_PATTERNDETECT_UNCONNECTED),
        .PCIN({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .PCOUT({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_mult_46_56_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[0] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[0]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,\op_mem_65_20_reg[1]_0 [16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[0]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[0]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[0]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[0]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[0]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[0] ,\op_mem_65_20_reg_n_59_[0] ,\op_mem_65_20_reg_n_60_[0] ,\op_mem_65_20_reg_n_61_[0] ,\op_mem_65_20_reg_n_62_[0] ,\op_mem_65_20_reg_n_63_[0] ,\op_mem_65_20_reg_n_64_[0] ,\op_mem_65_20_reg_n_65_[0] ,\op_mem_65_20_reg_n_66_[0] ,\op_mem_65_20_reg_n_67_[0] ,\op_mem_65_20_reg_n_68_[0] ,\op_mem_65_20_reg_n_69_[0] ,\op_mem_65_20_reg_n_70_[0] ,\op_mem_65_20_reg_n_71_[0] ,\op_mem_65_20_reg_n_72_[0] ,\op_mem_65_20_reg_n_73_[0] ,\op_mem_65_20_reg_n_74_[0] ,\op_mem_65_20_reg_n_75_[0] ,\op_mem_65_20_reg_n_76_[0] ,\op_mem_65_20_reg_n_77_[0] ,\op_mem_65_20_reg_n_78_[0] ,\op_mem_65_20_reg_n_79_[0] ,\op_mem_65_20_reg_n_80_[0] ,\op_mem_65_20_reg_n_81_[0] ,\op_mem_65_20_reg_n_82_[0] ,\op_mem_65_20_reg_n_83_[0] ,\op_mem_65_20_reg_n_84_[0] ,\op_mem_65_20_reg_n_85_[0] ,\op_mem_65_20_reg_n_86_[0] ,\op_mem_65_20_reg_n_87_[0] ,\op_mem_65_20_reg_n_88_[0] ,\op_mem_65_20_reg_n_89_[0] ,\op_mem_65_20_reg_n_90_[0] ,\op_mem_65_20_reg_n_91_[0] ,\op_mem_65_20_reg_n_92_[0] ,\op_mem_65_20_reg_n_93_[0] ,\op_mem_65_20_reg_n_94_[0] ,\op_mem_65_20_reg_n_95_[0] ,\op_mem_65_20_reg_n_96_[0] ,\op_mem_65_20_reg_n_97_[0] ,\op_mem_65_20_reg_n_98_[0] ,\op_mem_65_20_reg_n_99_[0] ,\op_mem_65_20_reg_n_100_[0] ,\op_mem_65_20_reg_n_101_[0] ,\op_mem_65_20_reg_n_102_[0] ,\op_mem_65_20_reg_n_103_[0] ,\op_mem_65_20_reg_n_104_[0] ,\op_mem_65_20_reg_n_105_[0] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[0]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[0]_UNDERFLOW_UNCONNECTED ));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[1] 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,o}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[1]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31],\op_mem_65_20_reg[1]_0 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[1]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[1]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[1]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[1]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[1]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[1] ,\op_mem_65_20_reg_n_59_[1] ,\op_mem_65_20_reg_n_60_[1] ,\op_mem_65_20_reg_n_61_[1] ,\op_mem_65_20_reg_n_62_[1] ,\op_mem_65_20_reg_n_63_[1] ,\op_mem_65_20_reg_n_64_[1] ,\op_mem_65_20_reg_n_65_[1] ,\op_mem_65_20_reg_n_66_[1] ,\op_mem_65_20_reg_n_67_[1] ,\op_mem_65_20_reg_n_68_[1] ,\op_mem_65_20_reg_n_69_[1] ,\op_mem_65_20_reg_n_70_[1] ,\op_mem_65_20_reg_n_71_[1] ,\op_mem_65_20_reg_n_72_[1] ,\op_mem_65_20_reg_n_73_[1] ,\op_mem_65_20_reg_n_74_[1] ,\op_mem_65_20_reg_n_75_[1] ,\op_mem_65_20_reg_n_76_[1] ,\op_mem_65_20_reg_n_77_[1] ,\op_mem_65_20_reg_n_78_[1] ,\op_mem_65_20_reg_n_79_[1] ,\op_mem_65_20_reg_n_80_[1] ,\op_mem_65_20_reg_n_81_[1] ,\op_mem_65_20_reg_n_82_[1] ,\op_mem_65_20_reg_n_83_[1] ,\op_mem_65_20_reg_n_84_[1] ,\op_mem_65_20_reg_n_85_[1] ,\op_mem_65_20_reg_n_86_[1] ,\op_mem_65_20_reg_n_87_[1] ,\op_mem_65_20_reg_n_88_[1] ,\op_mem_65_20_reg_n_89_[1] ,\op_mem_65_20_reg_n_90_[1] ,\op_mem_65_20_reg_n_91_[1] ,\op_mem_65_20_reg_n_92_[1] ,\op_mem_65_20_reg_n_93_[1] ,\op_mem_65_20_reg_n_94_[1] ,\op_mem_65_20_reg_n_95_[1] ,\op_mem_65_20_reg_n_96_[1] ,\op_mem_65_20_reg_n_97_[1] ,\op_mem_65_20_reg_n_98_[1] ,\op_mem_65_20_reg_n_99_[1] ,\op_mem_65_20_reg_n_100_[1] ,\op_mem_65_20_reg_n_101_[1] ,\op_mem_65_20_reg_n_102_[1] ,\op_mem_65_20_reg_n_103_[1] ,\op_mem_65_20_reg_n_104_[1] ,\op_mem_65_20_reg_n_105_[1] }),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[1]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({\op_mem_65_20_reg_n_106_[0] ,\op_mem_65_20_reg_n_107_[0] ,\op_mem_65_20_reg_n_108_[0] ,\op_mem_65_20_reg_n_109_[0] ,\op_mem_65_20_reg_n_110_[0] ,\op_mem_65_20_reg_n_111_[0] ,\op_mem_65_20_reg_n_112_[0] ,\op_mem_65_20_reg_n_113_[0] ,\op_mem_65_20_reg_n_114_[0] ,\op_mem_65_20_reg_n_115_[0] ,\op_mem_65_20_reg_n_116_[0] ,\op_mem_65_20_reg_n_117_[0] ,\op_mem_65_20_reg_n_118_[0] ,\op_mem_65_20_reg_n_119_[0] ,\op_mem_65_20_reg_n_120_[0] ,\op_mem_65_20_reg_n_121_[0] ,\op_mem_65_20_reg_n_122_[0] ,\op_mem_65_20_reg_n_123_[0] ,\op_mem_65_20_reg_n_124_[0] ,\op_mem_65_20_reg_n_125_[0] ,\op_mem_65_20_reg_n_126_[0] ,\op_mem_65_20_reg_n_127_[0] ,\op_mem_65_20_reg_n_128_[0] ,\op_mem_65_20_reg_n_129_[0] ,\op_mem_65_20_reg_n_130_[0] ,\op_mem_65_20_reg_n_131_[0] ,\op_mem_65_20_reg_n_132_[0] ,\op_mem_65_20_reg_n_133_[0] ,\op_mem_65_20_reg_n_134_[0] ,\op_mem_65_20_reg_n_135_[0] ,\op_mem_65_20_reg_n_136_[0] ,\op_mem_65_20_reg_n_137_[0] ,\op_mem_65_20_reg_n_138_[0] ,\op_mem_65_20_reg_n_139_[0] ,\op_mem_65_20_reg_n_140_[0] ,\op_mem_65_20_reg_n_141_[0] ,\op_mem_65_20_reg_n_142_[0] ,\op_mem_65_20_reg_n_143_[0] ,\op_mem_65_20_reg_n_144_[0] ,\op_mem_65_20_reg_n_145_[0] ,\op_mem_65_20_reg_n_146_[0] ,\op_mem_65_20_reg_n_147_[0] ,\op_mem_65_20_reg_n_148_[0] ,\op_mem_65_20_reg_n_149_[0] ,\op_mem_65_20_reg_n_150_[0] ,\op_mem_65_20_reg_n_151_[0] ,\op_mem_65_20_reg_n_152_[0] ,\op_mem_65_20_reg_n_153_[0] }),
        .PCOUT({\op_mem_65_20_reg_n_106_[1] ,\op_mem_65_20_reg_n_107_[1] ,\op_mem_65_20_reg_n_108_[1] ,\op_mem_65_20_reg_n_109_[1] ,\op_mem_65_20_reg_n_110_[1] ,\op_mem_65_20_reg_n_111_[1] ,\op_mem_65_20_reg_n_112_[1] ,\op_mem_65_20_reg_n_113_[1] ,\op_mem_65_20_reg_n_114_[1] ,\op_mem_65_20_reg_n_115_[1] ,\op_mem_65_20_reg_n_116_[1] ,\op_mem_65_20_reg_n_117_[1] ,\op_mem_65_20_reg_n_118_[1] ,\op_mem_65_20_reg_n_119_[1] ,\op_mem_65_20_reg_n_120_[1] ,\op_mem_65_20_reg_n_121_[1] ,\op_mem_65_20_reg_n_122_[1] ,\op_mem_65_20_reg_n_123_[1] ,\op_mem_65_20_reg_n_124_[1] ,\op_mem_65_20_reg_n_125_[1] ,\op_mem_65_20_reg_n_126_[1] ,\op_mem_65_20_reg_n_127_[1] ,\op_mem_65_20_reg_n_128_[1] ,\op_mem_65_20_reg_n_129_[1] ,\op_mem_65_20_reg_n_130_[1] ,\op_mem_65_20_reg_n_131_[1] ,\op_mem_65_20_reg_n_132_[1] ,\op_mem_65_20_reg_n_133_[1] ,\op_mem_65_20_reg_n_134_[1] ,\op_mem_65_20_reg_n_135_[1] ,\op_mem_65_20_reg_n_136_[1] ,\op_mem_65_20_reg_n_137_[1] ,\op_mem_65_20_reg_n_138_[1] ,\op_mem_65_20_reg_n_139_[1] ,\op_mem_65_20_reg_n_140_[1] ,\op_mem_65_20_reg_n_141_[1] ,\op_mem_65_20_reg_n_142_[1] ,\op_mem_65_20_reg_n_143_[1] ,\op_mem_65_20_reg_n_144_[1] ,\op_mem_65_20_reg_n_145_[1] ,\op_mem_65_20_reg_n_146_[1] ,\op_mem_65_20_reg_n_147_[1] ,\op_mem_65_20_reg_n_148_[1] ,\op_mem_65_20_reg_n_149_[1] ,\op_mem_65_20_reg_n_150_[1] ,\op_mem_65_20_reg_n_151_[1] ,\op_mem_65_20_reg_n_152_[1] ,\op_mem_65_20_reg_n_153_[1] }),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[1]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_105_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_95_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_94_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_93_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_92_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_91_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_90_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_89_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_104_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_103_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_102_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_101_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_100_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_99_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_98_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_97_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_96_[0] ),
        .Q(\op_mem_65_20_reg_n_0_[1][9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \op_mem_65_20_reg[2] 
       (.A({q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q[14],q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_op_mem_65_20_reg[2]_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\op_mem_65_20_reg[2]_9 [31],\op_mem_65_20_reg[2]_9 [31],\op_mem_65_20_reg[2]_9 [31],\op_mem_65_20_reg[2]_9 [31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_op_mem_65_20_reg[2]_BCOUT_UNCONNECTED [17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_op_mem_65_20_reg[2]_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_op_mem_65_20_reg[2]_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_op_mem_65_20_reg[2]_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_op_mem_65_20_reg[2]_OVERFLOW_UNCONNECTED ),
        .P({\op_mem_65_20_reg_n_58_[2] ,\op_mem_65_20_reg_n_59_[2] ,\op_mem_65_20_reg_n_60_[2] ,\op_mem_65_20_reg_n_61_[2] ,\op_mem_65_20_reg_n_62_[2] ,\op_mem_65_20_reg_n_63_[2] ,\op_mem_65_20_reg_n_64_[2] ,\op_mem_65_20_reg_n_65_[2] ,\op_mem_65_20_reg_n_66_[2] ,\op_mem_65_20_reg_n_67_[2] ,\op_mem_65_20_reg_n_68_[2] ,\op_mem_65_20_reg_n_69_[2] ,\op_mem_65_20_reg_n_70_[2] ,\op_mem_65_20_reg_n_71_[2] ,\op_mem_65_20_reg_n_72_[2] ,\op_mem_65_20_reg_n_73_[2] ,\op_mem_65_20_reg_n_74_[2] ,\op_mem_65_20_reg_n_75_[2] ,\op_mem_65_20_reg_n_76_[2] ,\op_mem_65_20_reg[2]__0 ,\op_mem_65_20_reg[2]_0 [61:34]}),
        .PATTERNBDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_op_mem_65_20_reg[2]_PATTERNDETECT_UNCONNECTED ),
        .PCIN({mult_46_56_n_106,mult_46_56_n_107,mult_46_56_n_108,mult_46_56_n_109,mult_46_56_n_110,mult_46_56_n_111,mult_46_56_n_112,mult_46_56_n_113,mult_46_56_n_114,mult_46_56_n_115,mult_46_56_n_116,mult_46_56_n_117,mult_46_56_n_118,mult_46_56_n_119,mult_46_56_n_120,mult_46_56_n_121,mult_46_56_n_122,mult_46_56_n_123,mult_46_56_n_124,mult_46_56_n_125,mult_46_56_n_126,mult_46_56_n_127,mult_46_56_n_128,mult_46_56_n_129,mult_46_56_n_130,mult_46_56_n_131,mult_46_56_n_132,mult_46_56_n_133,mult_46_56_n_134,mult_46_56_n_135,mult_46_56_n_136,mult_46_56_n_137,mult_46_56_n_138,mult_46_56_n_139,mult_46_56_n_140,mult_46_56_n_141,mult_46_56_n_142,mult_46_56_n_143,mult_46_56_n_144,mult_46_56_n_145,mult_46_56_n_146,mult_46_56_n_147,mult_46_56_n_148,mult_46_56_n_149,mult_46_56_n_150,mult_46_56_n_151,mult_46_56_n_152,mult_46_56_n_153}),
        .PCOUT(\NLW_op_mem_65_20_reg[2]_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_op_mem_65_20_reg[2]_UNDERFLOW_UNCONNECTED ));
  FDRE \op_mem_65_20_reg[2][0] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][0] ),
        .Q(\op_mem_65_20_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][0]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_105),
        .Q(\op_mem_65_20_reg[2]_0 [17]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][10] ),
        .Q(\op_mem_65_20_reg[2]_0 [10]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][10]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_95),
        .Q(\op_mem_65_20_reg[2]_0 [27]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][11] ),
        .Q(\op_mem_65_20_reg[2]_0 [11]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][11]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_94),
        .Q(\op_mem_65_20_reg[2]_0 [28]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][12] ),
        .Q(\op_mem_65_20_reg[2]_0 [12]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][12]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_93),
        .Q(\op_mem_65_20_reg[2]_0 [29]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][13] ),
        .Q(\op_mem_65_20_reg[2]_0 [13]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][13]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_92),
        .Q(\op_mem_65_20_reg[2]_0 [30]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][14] ),
        .Q(\op_mem_65_20_reg[2]_0 [14]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][14]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_91),
        .Q(\op_mem_65_20_reg[2]_0 [31]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][15] ),
        .Q(\op_mem_65_20_reg[2]_0 [15]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][15]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_90),
        .Q(\op_mem_65_20_reg[2]_0 [32]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][16] ),
        .Q(\op_mem_65_20_reg[2]_0 [16]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][16]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_89),
        .Q(\op_mem_65_20_reg[2]_0 [33]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][1] ),
        .Q(\op_mem_65_20_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][1]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_104),
        .Q(\op_mem_65_20_reg[2]_0 [18]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][2] ),
        .Q(\op_mem_65_20_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][2]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_103),
        .Q(\op_mem_65_20_reg[2]_0 [19]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][3] ),
        .Q(\op_mem_65_20_reg[2]_0 [3]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][3]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_102),
        .Q(\op_mem_65_20_reg[2]_0 [20]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][4] ),
        .Q(\op_mem_65_20_reg[2]_0 [4]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][4]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_101),
        .Q(\op_mem_65_20_reg[2]_0 [21]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][5] ),
        .Q(\op_mem_65_20_reg[2]_0 [5]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][5]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_100),
        .Q(\op_mem_65_20_reg[2]_0 [22]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][6] ),
        .Q(\op_mem_65_20_reg[2]_0 [6]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][6]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_99),
        .Q(\op_mem_65_20_reg[2]_0 [23]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][7] ),
        .Q(\op_mem_65_20_reg[2]_0 [7]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][7]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_98),
        .Q(\op_mem_65_20_reg[2]_0 [24]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][8] ),
        .Q(\op_mem_65_20_reg[2]_0 [8]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][8]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_97),
        .Q(\op_mem_65_20_reg[2]_0 [25]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9] 
       (.C(clk),
        .CE(1'b1),
        .D(\op_mem_65_20_reg_n_0_[1][9] ),
        .Q(\op_mem_65_20_reg[2]_0 [9]),
        .R(1'b0));
  FDRE \op_mem_65_20_reg[2][9]__0 
       (.C(clk),
        .CE(1'b1),
        .D(mult_46_56_n_96),
        .Q(\op_mem_65_20_reg[2]_0 [26]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sysgen_negate_a95982a809" *) 
module system_vv_model_2_0_0_sysgen_negate_a95982a809
   (cast_internal_ip_40_3_convert,
    q);
  output [31:0]cast_internal_ip_40_3_convert;
  input [31:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire \op_mem_65_20_reg[0]_i_10_n_0 ;
  wire \op_mem_65_20_reg[0]_i_11_n_0 ;
  wire \op_mem_65_20_reg[0]_i_12_n_0 ;
  wire \op_mem_65_20_reg[0]_i_13_n_0 ;
  wire \op_mem_65_20_reg[0]_i_14_n_0 ;
  wire \op_mem_65_20_reg[0]_i_15_n_0 ;
  wire \op_mem_65_20_reg[0]_i_16_n_0 ;
  wire \op_mem_65_20_reg[0]_i_17_n_0 ;
  wire \op_mem_65_20_reg[0]_i_18_n_0 ;
  wire \op_mem_65_20_reg[0]_i_19_n_0 ;
  wire \op_mem_65_20_reg[0]_i_1_n_0 ;
  wire \op_mem_65_20_reg[0]_i_1_n_1 ;
  wire \op_mem_65_20_reg[0]_i_1_n_2 ;
  wire \op_mem_65_20_reg[0]_i_1_n_3 ;
  wire \op_mem_65_20_reg[0]_i_20_n_0 ;
  wire \op_mem_65_20_reg[0]_i_21_n_0 ;
  wire \op_mem_65_20_reg[0]_i_22_n_0 ;
  wire \op_mem_65_20_reg[0]_i_23_n_0 ;
  wire \op_mem_65_20_reg[0]_i_24_n_0 ;
  wire \op_mem_65_20_reg[0]_i_2_n_0 ;
  wire \op_mem_65_20_reg[0]_i_2_n_1 ;
  wire \op_mem_65_20_reg[0]_i_2_n_2 ;
  wire \op_mem_65_20_reg[0]_i_2_n_3 ;
  wire \op_mem_65_20_reg[0]_i_3_n_0 ;
  wire \op_mem_65_20_reg[0]_i_3_n_1 ;
  wire \op_mem_65_20_reg[0]_i_3_n_2 ;
  wire \op_mem_65_20_reg[0]_i_3_n_3 ;
  wire \op_mem_65_20_reg[0]_i_4_n_0 ;
  wire \op_mem_65_20_reg[0]_i_4_n_1 ;
  wire \op_mem_65_20_reg[0]_i_4_n_2 ;
  wire \op_mem_65_20_reg[0]_i_4_n_3 ;
  wire \op_mem_65_20_reg[0]_i_5_n_0 ;
  wire \op_mem_65_20_reg[0]_i_5_n_1 ;
  wire \op_mem_65_20_reg[0]_i_5_n_2 ;
  wire \op_mem_65_20_reg[0]_i_5_n_3 ;
  wire \op_mem_65_20_reg[0]_i_6_n_0 ;
  wire \op_mem_65_20_reg[0]_i_7_n_0 ;
  wire \op_mem_65_20_reg[0]_i_8_n_0 ;
  wire \op_mem_65_20_reg[0]_i_9_n_0 ;
  wire \op_mem_65_20_reg[1]_i_10_n_0 ;
  wire \op_mem_65_20_reg[1]_i_11_n_0 ;
  wire \op_mem_65_20_reg[1]_i_12_n_0 ;
  wire \op_mem_65_20_reg[1]_i_13_n_0 ;
  wire \op_mem_65_20_reg[1]_i_14_n_0 ;
  wire \op_mem_65_20_reg[1]_i_15_n_0 ;
  wire \op_mem_65_20_reg[1]_i_1_n_1 ;
  wire \op_mem_65_20_reg[1]_i_1_n_2 ;
  wire \op_mem_65_20_reg[1]_i_1_n_3 ;
  wire \op_mem_65_20_reg[1]_i_2_n_0 ;
  wire \op_mem_65_20_reg[1]_i_2_n_1 ;
  wire \op_mem_65_20_reg[1]_i_2_n_2 ;
  wire \op_mem_65_20_reg[1]_i_2_n_3 ;
  wire \op_mem_65_20_reg[1]_i_3_n_0 ;
  wire \op_mem_65_20_reg[1]_i_3_n_1 ;
  wire \op_mem_65_20_reg[1]_i_3_n_2 ;
  wire \op_mem_65_20_reg[1]_i_3_n_3 ;
  wire \op_mem_65_20_reg[1]_i_4_n_0 ;
  wire \op_mem_65_20_reg[1]_i_5_n_0 ;
  wire \op_mem_65_20_reg[1]_i_6_n_0 ;
  wire \op_mem_65_20_reg[1]_i_7_n_0 ;
  wire \op_mem_65_20_reg[1]_i_8_n_0 ;
  wire \op_mem_65_20_reg[1]_i_9_n_0 ;
  wire [31:0]q;
  wire [3:3]\NLW_op_mem_65_20_reg[1]_i_1_CO_UNCONNECTED ;

  CARRY4 \op_mem_65_20_reg[0]_i_1 
       (.CI(\op_mem_65_20_reg[0]_i_2_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_1_n_0 ,\op_mem_65_20_reg[0]_i_1_n_1 ,\op_mem_65_20_reg[0]_i_1_n_2 ,\op_mem_65_20_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[19:16]),
        .S({\op_mem_65_20_reg[0]_i_6_n_0 ,\op_mem_65_20_reg[0]_i_7_n_0 ,\op_mem_65_20_reg[0]_i_8_n_0 ,\op_mem_65_20_reg[0]_i_9_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_10 
       (.I0(q[15]),
        .O(\op_mem_65_20_reg[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_11 
       (.I0(q[14]),
        .O(\op_mem_65_20_reg[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_12 
       (.I0(q[13]),
        .O(\op_mem_65_20_reg[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_13 
       (.I0(q[12]),
        .O(\op_mem_65_20_reg[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_14 
       (.I0(q[11]),
        .O(\op_mem_65_20_reg[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_15 
       (.I0(q[10]),
        .O(\op_mem_65_20_reg[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_16 
       (.I0(q[9]),
        .O(\op_mem_65_20_reg[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_17 
       (.I0(q[8]),
        .O(\op_mem_65_20_reg[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_18 
       (.I0(q[7]),
        .O(\op_mem_65_20_reg[0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_19 
       (.I0(q[6]),
        .O(\op_mem_65_20_reg[0]_i_19_n_0 ));
  CARRY4 \op_mem_65_20_reg[0]_i_2 
       (.CI(\op_mem_65_20_reg[0]_i_3_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_2_n_0 ,\op_mem_65_20_reg[0]_i_2_n_1 ,\op_mem_65_20_reg[0]_i_2_n_2 ,\op_mem_65_20_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[15:12]),
        .S({\op_mem_65_20_reg[0]_i_10_n_0 ,\op_mem_65_20_reg[0]_i_11_n_0 ,\op_mem_65_20_reg[0]_i_12_n_0 ,\op_mem_65_20_reg[0]_i_13_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_20 
       (.I0(q[5]),
        .O(\op_mem_65_20_reg[0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_21 
       (.I0(q[4]),
        .O(\op_mem_65_20_reg[0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_22 
       (.I0(q[3]),
        .O(\op_mem_65_20_reg[0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_23 
       (.I0(q[2]),
        .O(\op_mem_65_20_reg[0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_24 
       (.I0(q[1]),
        .O(\op_mem_65_20_reg[0]_i_24_n_0 ));
  CARRY4 \op_mem_65_20_reg[0]_i_3 
       (.CI(\op_mem_65_20_reg[0]_i_4_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_3_n_0 ,\op_mem_65_20_reg[0]_i_3_n_1 ,\op_mem_65_20_reg[0]_i_3_n_2 ,\op_mem_65_20_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[11:8]),
        .S({\op_mem_65_20_reg[0]_i_14_n_0 ,\op_mem_65_20_reg[0]_i_15_n_0 ,\op_mem_65_20_reg[0]_i_16_n_0 ,\op_mem_65_20_reg[0]_i_17_n_0 }));
  CARRY4 \op_mem_65_20_reg[0]_i_4 
       (.CI(\op_mem_65_20_reg[0]_i_5_n_0 ),
        .CO({\op_mem_65_20_reg[0]_i_4_n_0 ,\op_mem_65_20_reg[0]_i_4_n_1 ,\op_mem_65_20_reg[0]_i_4_n_2 ,\op_mem_65_20_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[7:4]),
        .S({\op_mem_65_20_reg[0]_i_18_n_0 ,\op_mem_65_20_reg[0]_i_19_n_0 ,\op_mem_65_20_reg[0]_i_20_n_0 ,\op_mem_65_20_reg[0]_i_21_n_0 }));
  CARRY4 \op_mem_65_20_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\op_mem_65_20_reg[0]_i_5_n_0 ,\op_mem_65_20_reg[0]_i_5_n_1 ,\op_mem_65_20_reg[0]_i_5_n_2 ,\op_mem_65_20_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(cast_internal_ip_40_3_convert[3:0]),
        .S({\op_mem_65_20_reg[0]_i_22_n_0 ,\op_mem_65_20_reg[0]_i_23_n_0 ,\op_mem_65_20_reg[0]_i_24_n_0 ,q[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_6 
       (.I0(q[19]),
        .O(\op_mem_65_20_reg[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_7 
       (.I0(q[18]),
        .O(\op_mem_65_20_reg[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_8 
       (.I0(q[17]),
        .O(\op_mem_65_20_reg[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[0]_i_9 
       (.I0(q[16]),
        .O(\op_mem_65_20_reg[0]_i_9_n_0 ));
  CARRY4 \op_mem_65_20_reg[1]_i_1 
       (.CI(\op_mem_65_20_reg[1]_i_2_n_0 ),
        .CO({\NLW_op_mem_65_20_reg[1]_i_1_CO_UNCONNECTED [3],\op_mem_65_20_reg[1]_i_1_n_1 ,\op_mem_65_20_reg[1]_i_1_n_2 ,\op_mem_65_20_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[31:28]),
        .S({\op_mem_65_20_reg[1]_i_4_n_0 ,\op_mem_65_20_reg[1]_i_5_n_0 ,\op_mem_65_20_reg[1]_i_6_n_0 ,\op_mem_65_20_reg[1]_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_10 
       (.I0(q[25]),
        .O(\op_mem_65_20_reg[1]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_11 
       (.I0(q[24]),
        .O(\op_mem_65_20_reg[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_12 
       (.I0(q[23]),
        .O(\op_mem_65_20_reg[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_13 
       (.I0(q[22]),
        .O(\op_mem_65_20_reg[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_14 
       (.I0(q[21]),
        .O(\op_mem_65_20_reg[1]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_15 
       (.I0(q[20]),
        .O(\op_mem_65_20_reg[1]_i_15_n_0 ));
  CARRY4 \op_mem_65_20_reg[1]_i_2 
       (.CI(\op_mem_65_20_reg[1]_i_3_n_0 ),
        .CO({\op_mem_65_20_reg[1]_i_2_n_0 ,\op_mem_65_20_reg[1]_i_2_n_1 ,\op_mem_65_20_reg[1]_i_2_n_2 ,\op_mem_65_20_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[27:24]),
        .S({\op_mem_65_20_reg[1]_i_8_n_0 ,\op_mem_65_20_reg[1]_i_9_n_0 ,\op_mem_65_20_reg[1]_i_10_n_0 ,\op_mem_65_20_reg[1]_i_11_n_0 }));
  CARRY4 \op_mem_65_20_reg[1]_i_3 
       (.CI(\op_mem_65_20_reg[0]_i_1_n_0 ),
        .CO({\op_mem_65_20_reg[1]_i_3_n_0 ,\op_mem_65_20_reg[1]_i_3_n_1 ,\op_mem_65_20_reg[1]_i_3_n_2 ,\op_mem_65_20_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(cast_internal_ip_40_3_convert[23:20]),
        .S({\op_mem_65_20_reg[1]_i_12_n_0 ,\op_mem_65_20_reg[1]_i_13_n_0 ,\op_mem_65_20_reg[1]_i_14_n_0 ,\op_mem_65_20_reg[1]_i_15_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_4 
       (.I0(q[31]),
        .O(\op_mem_65_20_reg[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_5 
       (.I0(q[30]),
        .O(\op_mem_65_20_reg[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_6 
       (.I0(q[29]),
        .O(\op_mem_65_20_reg[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_7 
       (.I0(q[28]),
        .O(\op_mem_65_20_reg[1]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_8 
       (.I0(q[27]),
        .O(\op_mem_65_20_reg[1]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \op_mem_65_20_reg[1]_i_9 
       (.I0(q[26]),
        .O(\op_mem_65_20_reg[1]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "vv_model_2" *) 
module system_vv_model_2_0_0_vv_model_2
   (adc_tdata,
    adc_tvalid,
    control_data,
    twidd_tdata,
    twidd_tvalid,
    clk,
    corr_tdata,
    corr_tvalid,
    pow0_tdata,
    pow0_tvalid,
    pow1_tdata,
    pow1_tvalid);
  input [31:0]adc_tdata;
  input [0:0]adc_tvalid;
  input [31:0]control_data;
  input [31:0]twidd_tdata;
  input [0:0]twidd_tvalid;
  input clk;
  output [127:0]corr_tdata;
  output [0:0]corr_tvalid;
  output [63:0]pow0_tdata;
  output [0:0]pow0_tvalid;
  output [63:0]pow1_tdata;
  output [0:0]pow1_tvalid;

  wire \<const0> ;
  wire [31:0]adc_tdata;
  wire [0:0]adc_tvalid;
  wire clk;
  wire [31:0]control_data;
  wire [127:1]\^corr_tdata ;
  wire [63:1]\^pow0_tdata ;
  wire [63:1]\^pow1_tdata ;
  wire [0:0]pow1_tvalid;
  wire [31:0]twidd_tdata;
  wire [0:0]twidd_tvalid;

  assign corr_tdata[127:65] = \^corr_tdata [127:65];
  assign corr_tdata[64] = \<const0> ;
  assign corr_tdata[63:1] = \^corr_tdata [63:1];
  assign corr_tdata[0] = \<const0> ;
  assign corr_tvalid[0] = pow1_tvalid;
  assign pow0_tdata[63:1] = \^pow0_tdata [63:1];
  assign pow0_tdata[0] = \<const0> ;
  assign pow0_tvalid[0] = pow1_tvalid;
  assign pow1_tdata[63:1] = \^pow1_tdata [63:1];
  assign pow1_tdata[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  system_vv_model_2_0_0_vv_model_2_struct vv_model_2_struct
       (.adc_tdata({adc_tdata[29:16],adc_tdata[13:0]}),
        .adc_tvalid(adc_tvalid),
        .clk(clk),
        .control_data(control_data[1:0]),
        .corr_tdata({\^corr_tdata [127:65],\^corr_tdata [63:1]}),
        .pow0_tdata(\^pow0_tdata ),
        .pow1_tdata(\^pow1_tdata ),
        .pow1_tvalid(pow1_tvalid),
        .twidd_tdata(twidd_tdata),
        .twidd_tvalid(twidd_tvalid));
endmodule

(* ORIG_REF_NAME = "vv_model_2_cmult" *) 
module system_vv_model_2_0_0_vv_model_2_cmult
   (concat_y_net,
    clk,
    cast_internal_ip_40_3_convert,
    o,
    q,
    \op_mem_65_20_reg[1] ,
    \op_mem_65_20_reg[1]_0 ,
    \op_mem_65_20_reg[2] ,
    \op_mem_65_20_reg[2]_0 );
  output [125:0]concat_y_net;
  input clk;
  input [31:0]cast_internal_ip_40_3_convert;
  input [16:0]o;
  input [14:0]q;
  input [31:0]\op_mem_65_20_reg[1] ;
  input [16:0]\op_mem_65_20_reg[1]_0 ;
  input [14:0]\op_mem_65_20_reg[2] ;
  input [31:0]\op_mem_65_20_reg[2]_0 ;

  wire [62:0]addsub_im_s_net;
  wire [62:0]addsub_re_s_net;
  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire [125:0]concat_y_net;
  wire imim_n_0;
  wire imim_n_1;
  wire imim_n_10;
  wire imim_n_11;
  wire imim_n_12;
  wire imim_n_13;
  wire imim_n_14;
  wire imim_n_15;
  wire imim_n_16;
  wire imim_n_17;
  wire imim_n_18;
  wire imim_n_19;
  wire imim_n_2;
  wire imim_n_20;
  wire imim_n_21;
  wire imim_n_22;
  wire imim_n_23;
  wire imim_n_24;
  wire imim_n_25;
  wire imim_n_26;
  wire imim_n_27;
  wire imim_n_28;
  wire imim_n_29;
  wire imim_n_3;
  wire imim_n_30;
  wire imim_n_31;
  wire imim_n_32;
  wire imim_n_33;
  wire imim_n_34;
  wire imim_n_35;
  wire imim_n_36;
  wire imim_n_37;
  wire imim_n_38;
  wire imim_n_39;
  wire imim_n_4;
  wire imim_n_40;
  wire imim_n_41;
  wire imim_n_42;
  wire imim_n_43;
  wire imim_n_44;
  wire imim_n_45;
  wire imim_n_46;
  wire imim_n_47;
  wire imim_n_48;
  wire imim_n_49;
  wire imim_n_5;
  wire imim_n_50;
  wire imim_n_51;
  wire imim_n_52;
  wire imim_n_53;
  wire imim_n_54;
  wire imim_n_55;
  wire imim_n_56;
  wire imim_n_57;
  wire imim_n_58;
  wire imim_n_59;
  wire imim_n_6;
  wire imim_n_60;
  wire imim_n_61;
  wire imim_n_62;
  wire imim_n_7;
  wire imim_n_8;
  wire imim_n_9;
  wire [16:0]o;
  wire [31:0]\op_mem_65_20_reg[1] ;
  wire [16:0]\op_mem_65_20_reg[1]_0 ;
  wire [14:0]\op_mem_65_20_reg[2] ;
  wire [31:0]\op_mem_65_20_reg[2]_0 ;
  wire [62:0]\op_mem_65_20_reg[2]__0 ;
  wire [62:0]\op_mem_65_20_reg[2]__0_0 ;
  wire [61:0]\op_mem_65_20_reg[2]__0_1 ;
  wire [14:0]q;
  wire rere_n_100;
  wire rere_n_101;
  wire rere_n_102;
  wire rere_n_103;
  wire rere_n_104;
  wire rere_n_105;
  wire rere_n_106;
  wire rere_n_107;
  wire rere_n_108;
  wire rere_n_109;
  wire rere_n_110;
  wire rere_n_111;
  wire rere_n_112;
  wire rere_n_113;
  wire rere_n_114;
  wire rere_n_115;
  wire rere_n_116;
  wire rere_n_117;
  wire rere_n_118;
  wire rere_n_119;
  wire rere_n_120;
  wire rere_n_121;
  wire rere_n_122;
  wire rere_n_123;
  wire rere_n_124;
  wire rere_n_62;
  wire rere_n_63;
  wire rere_n_64;
  wire rere_n_65;
  wire rere_n_66;
  wire rere_n_67;
  wire rere_n_68;
  wire rere_n_69;
  wire rere_n_70;
  wire rere_n_71;
  wire rere_n_72;
  wire rere_n_73;
  wire rere_n_74;
  wire rere_n_75;
  wire rere_n_76;
  wire rere_n_77;
  wire rere_n_78;
  wire rere_n_79;
  wire rere_n_80;
  wire rere_n_81;
  wire rere_n_82;
  wire rere_n_83;
  wire rere_n_84;
  wire rere_n_85;
  wire rere_n_86;
  wire rere_n_87;
  wire rere_n_88;
  wire rere_n_89;
  wire rere_n_90;
  wire rere_n_91;
  wire rere_n_92;
  wire rere_n_93;
  wire rere_n_94;
  wire rere_n_95;
  wire rere_n_96;
  wire rere_n_97;
  wire rere_n_98;
  wire rere_n_99;

  system_vv_model_2_0_0_sysgen_addsub_5948808a8c addsub_im
       (.Q(addsub_im_s_net),
        .clk(clk),
        .\op_mem_65_20_reg[2]__0 (\op_mem_65_20_reg[2]__0 ),
        .\op_mem_65_20_reg[2]__0_0 (\op_mem_65_20_reg[2]__0_0 ));
  system_vv_model_2_0_0_sysgen_addsub_c083337998 addsub_re
       (.Q(addsub_re_s_net),
        .S({rere_n_62,rere_n_63,rere_n_64,rere_n_65}),
        .clk(clk),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2]__0_1 ),
        .\op_mem_91_20_reg[0][11]_0 ({rere_n_70,rere_n_71,rere_n_72,rere_n_73}),
        .\op_mem_91_20_reg[0][15]_0 ({rere_n_74,rere_n_75,rere_n_76,rere_n_77}),
        .\op_mem_91_20_reg[0][19]_0 ({rere_n_78,rere_n_79,rere_n_80,rere_n_81}),
        .\op_mem_91_20_reg[0][23]_0 ({rere_n_82,rere_n_83,rere_n_84,rere_n_85}),
        .\op_mem_91_20_reg[0][27]_0 ({rere_n_86,rere_n_87,rere_n_88,rere_n_89}),
        .\op_mem_91_20_reg[0][31]_0 ({rere_n_90,rere_n_91,rere_n_92,rere_n_93}),
        .\op_mem_91_20_reg[0][35]_0 ({rere_n_94,rere_n_95,rere_n_96,rere_n_97}),
        .\op_mem_91_20_reg[0][39]_0 ({rere_n_98,rere_n_99,rere_n_100,rere_n_101}),
        .\op_mem_91_20_reg[0][43]_0 ({rere_n_102,rere_n_103,rere_n_104,rere_n_105}),
        .\op_mem_91_20_reg[0][47]_0 ({rere_n_106,rere_n_107,rere_n_108,rere_n_109}),
        .\op_mem_91_20_reg[0][51]_0 ({rere_n_110,rere_n_111,rere_n_112,rere_n_113}),
        .\op_mem_91_20_reg[0][55]_0 ({rere_n_114,rere_n_115,rere_n_116,rere_n_117}),
        .\op_mem_91_20_reg[0][59]_0 ({rere_n_118,rere_n_119,rere_n_120,rere_n_121}),
        .\op_mem_91_20_reg[0][62]_0 ({rere_n_122,rere_n_123,rere_n_124}),
        .\op_mem_91_20_reg[0][7]_0 ({rere_n_66,rere_n_67,rere_n_68,rere_n_69}));
  system_vv_model_2_0_0_vv_model_2_xlconvert_pipeline convert_im
       (.clk(clk),
        .concat_y_net(concat_y_net[62:0]),
        .d(addsub_im_s_net));
  system_vv_model_2_0_0_vv_model_2_xlconvert_pipeline_139 convert_re
       (.clk(clk),
        .concat_y_net(concat_y_net[125:63]),
        .d(addsub_re_s_net));
  system_vv_model_2_0_0_sysgen_mult_fc004f5f3c imim
       (.P({imim_n_0,imim_n_1,imim_n_2,imim_n_3,imim_n_4,imim_n_5,imim_n_6,imim_n_7,imim_n_8,imim_n_9,imim_n_10,imim_n_11,imim_n_12,imim_n_13,imim_n_14,imim_n_15,imim_n_16,imim_n_17,imim_n_18,imim_n_19,imim_n_20,imim_n_21,imim_n_22,imim_n_23,imim_n_24,imim_n_25,imim_n_26,imim_n_27,imim_n_28}),
        .Q({imim_n_29,imim_n_30,imim_n_31,imim_n_32,imim_n_33,imim_n_34,imim_n_35,imim_n_36,imim_n_37,imim_n_38,imim_n_39,imim_n_40,imim_n_41,imim_n_42,imim_n_43,imim_n_44,imim_n_45}),
        .cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .clk(clk),
        .\op_mem_65_20_reg[1]_0 (\op_mem_65_20_reg[1]_0 ),
        .\op_mem_65_20_reg[2][16]__0_0 ({imim_n_46,imim_n_47,imim_n_48,imim_n_49,imim_n_50,imim_n_51,imim_n_52,imim_n_53,imim_n_54,imim_n_55,imim_n_56,imim_n_57,imim_n_58,imim_n_59,imim_n_60,imim_n_61,imim_n_62}),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2] ));
  system_vv_model_2_0_0_sysgen_mult_fc004f5f3c_140 imre
       (.clk(clk),
        .\op_mem_65_20_reg[1]_0 (\op_mem_65_20_reg[1] ),
        .\op_mem_65_20_reg[1]_1 (\op_mem_65_20_reg[1]_0 ),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2] ),
        .\op_mem_65_20_reg[2]_1 (\op_mem_65_20_reg[2]_0 ),
        .\op_mem_65_20_reg[2]__0 (\op_mem_65_20_reg[2]__0 ));
  system_vv_model_2_0_0_sysgen_mult_fc004f5f3c_141 reim
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .clk(clk),
        .o(o),
        .\op_mem_65_20_reg[2]__0 (\op_mem_65_20_reg[2]__0_0 ),
        .q(q));
  system_vv_model_2_0_0_sysgen_mult_fc004f5f3c_142 rere
       (.P({imim_n_0,imim_n_1,imim_n_2,imim_n_3,imim_n_4,imim_n_5,imim_n_6,imim_n_7,imim_n_8,imim_n_9,imim_n_10,imim_n_11,imim_n_12,imim_n_13,imim_n_14,imim_n_15,imim_n_16,imim_n_17,imim_n_18,imim_n_19,imim_n_20,imim_n_21,imim_n_22,imim_n_23,imim_n_24,imim_n_25,imim_n_26,imim_n_27,imim_n_28}),
        .Q({imim_n_29,imim_n_30,imim_n_31,imim_n_32,imim_n_33,imim_n_34,imim_n_35,imim_n_36,imim_n_37,imim_n_38,imim_n_39,imim_n_40,imim_n_41,imim_n_42,imim_n_43,imim_n_44,imim_n_45}),
        .S({rere_n_62,rere_n_63,rere_n_64,rere_n_65}),
        .clk(clk),
        .o(o),
        .\op_mem_65_20_reg[1]_0 (\op_mem_65_20_reg[1] ),
        .\op_mem_65_20_reg[2][10]__0_0 ({rere_n_86,rere_n_87,rere_n_88,rere_n_89}),
        .\op_mem_65_20_reg[2][11]_0 ({rere_n_70,rere_n_71,rere_n_72,rere_n_73}),
        .\op_mem_65_20_reg[2][14]__0_0 ({rere_n_90,rere_n_91,rere_n_92,rere_n_93}),
        .\op_mem_65_20_reg[2][15]_0 ({rere_n_74,rere_n_75,rere_n_76,rere_n_77}),
        .\op_mem_65_20_reg[2][2]__0_0 ({rere_n_78,rere_n_79,rere_n_80,rere_n_81}),
        .\op_mem_65_20_reg[2][6]__0_0 ({rere_n_82,rere_n_83,rere_n_84,rere_n_85}),
        .\op_mem_65_20_reg[2][7]_0 ({rere_n_66,rere_n_67,rere_n_68,rere_n_69}),
        .\op_mem_65_20_reg[2]_0 (\op_mem_65_20_reg[2]__0_1 ),
        .\op_mem_65_20_reg[2]_1 ({rere_n_94,rere_n_95,rere_n_96,rere_n_97}),
        .\op_mem_65_20_reg[2]_2 ({rere_n_98,rere_n_99,rere_n_100,rere_n_101}),
        .\op_mem_65_20_reg[2]_3 ({rere_n_102,rere_n_103,rere_n_104,rere_n_105}),
        .\op_mem_65_20_reg[2]_4 ({rere_n_106,rere_n_107,rere_n_108,rere_n_109}),
        .\op_mem_65_20_reg[2]_5 ({rere_n_110,rere_n_111,rere_n_112,rere_n_113}),
        .\op_mem_65_20_reg[2]_6 ({rere_n_114,rere_n_115,rere_n_116,rere_n_117}),
        .\op_mem_65_20_reg[2]_7 ({rere_n_118,rere_n_119,rere_n_120,rere_n_121}),
        .\op_mem_65_20_reg[2]_8 ({rere_n_122,rere_n_123,rere_n_124}),
        .\op_mem_65_20_reg[2]_9 (\op_mem_65_20_reg[2]_0 ),
        .\op_mem_91_20_reg[0][35] ({imim_n_46,imim_n_47,imim_n_48,imim_n_49,imim_n_50,imim_n_51,imim_n_52,imim_n_53,imim_n_54,imim_n_55,imim_n_56,imim_n_57,imim_n_58,imim_n_59,imim_n_60,imim_n_61,imim_n_62}),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_complex_conj" *) 
module system_vv_model_2_0_0_vv_model_2_complex_conj
   (cast_internal_ip_40_3_convert,
    q);
  output [31:0]cast_internal_ip_40_3_convert;
  input [31:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire [31:0]q;

  system_vv_model_2_0_0_vv_model_2_imag_negate imag_negate
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_imag_negate" *) 
module system_vv_model_2_0_0_vv_model_2_imag_negate
   (cast_internal_ip_40_3_convert,
    q);
  output [31:0]cast_internal_ip_40_3_convert;
  input [31:0]q;

  wire [31:0]cast_internal_ip_40_3_convert;
  wire [31:0]q;

  system_vv_model_2_0_0_sysgen_negate_a95982a809 neg1
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .q(q));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "vv_model_2_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module system_vv_model_2_0_0_vv_model_2_mult_gen_v12_0_i0
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_2_0_0_mult_gen_v12_0_15 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "vv_model_2_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module system_vv_model_2_0_0_vv_model_2_mult_gen_v12_0_i0__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_2_0_0_mult_gen_v12_0_15__4 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "vv_model_2_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module system_vv_model_2_0_0_vv_model_2_mult_gen_v12_0_i0__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_2_0_0_mult_gen_v12_0_15__5 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "vv_model_2_mult_gen_v12_0_i0" *) 
(* X_CORE_INFO = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
module system_vv_model_2_0_0_vv_model_2_mult_gen_v12_0_i0__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    P);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF p_intf:b_intf:a_intf, ASSOCIATED_RESET sclr, ASSOCIATED_CLKEN ce, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input CLK;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 a_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a_intf, LAYERED_METADATA undef" *) input [31:0]A;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 b_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b_intf, LAYERED_METADATA undef" *) input [31:0]B;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clockenable:1.0 ce_intf CE" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW" *) input CE;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 sclr_intf RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input SCLR;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 p_intf DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME p_intf, LAYERED_METADATA undef" *) output [63:0]P;

  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_U0_PCASC_UNCONNECTED;
  wire [1:0]NLW_U0_ZERO_DETECT_UNCONNECTED;

  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_2_0_0_mult_gen_v12_0_15__6 U0
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_U0_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_U0_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* ORIG_REF_NAME = "vv_model_2_pipeline1" *) 
module system_vv_model_2_0_0_vv_model_2_pipeline1
   (pow1_tvalid,
    q,
    clk);
  output [0:0]pow1_tvalid;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire [0:0]q;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_2_0_0_vv_model_2_xlregister_120 register0
       (.clk(clk),
        .q(q),
        .register0_q_net(register0_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister_121 register1
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister_122 register2
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_pipeline10" *) 
module system_vv_model_2_0_0_vv_model_2_pipeline10
   (o,
    \fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]o;
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;
  wire [31:0]o;
  wire [31:0]register0_q_net;

  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_111 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_112 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(o));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_113 register2
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_pipeline11" *) 
module system_vv_model_2_0_0_vv_model_2_pipeline11
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;
  wire [31:0]register0_q_net;
  wire [31:0]register1_q_net;

  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_102 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_103 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_104 register2
       (.clk(clk),
        .i(register1_q_net),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_pipeline2" *) 
module system_vv_model_2_0_0_vv_model_2_pipeline2
   (pow0_tdata,
    Q,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]pow0_tdata;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_93 register0
       (.Q(Q),
        .clk(clk),
        .o(register0_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_94 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_95 register2
       (.clk(clk),
        .i(register1_q_net),
        .pow0_tdata(pow0_tdata));
endmodule

(* ORIG_REF_NAME = "vv_model_2_pipeline3" *) 
module system_vv_model_2_0_0_vv_model_2_pipeline3
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_84 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_85 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_86 register2
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_pipeline4" *) 
module system_vv_model_2_0_0_vv_model_2_pipeline4
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_75 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_76 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_77 register2
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_pipeline5" *) 
module system_vv_model_2_0_0_vv_model_2_pipeline5
   (pow1_tdata,
    Q,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]pow1_tdata;
  wire [63:1]register0_q_net;
  wire [63:1]register1_q_net;

  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1 register0
       (.Q(Q),
        .clk(clk),
        .o(register0_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_69 register1
       (.clk(clk),
        .i(register0_q_net),
        .o(register1_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_70 register2
       (.clk(clk),
        .i(register1_q_net),
        .pow1_tdata(pow1_tdata));
endmodule

(* ORIG_REF_NAME = "vv_model_2_pipeline6" *) 
module system_vv_model_2_0_0_vv_model_2_pipeline6
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire register0_q_net;
  wire register1_q_net;
  wire register2_q_net;
  wire register3_q_net;

  system_vv_model_2_0_0_vv_model_2_xlregister_54 register0
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister_55 register1
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister_56 register2
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister_57 register3
       (.clk(clk),
        .register2_q_net(register2_q_net),
        .register3_q_net(register3_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister_58 register4
       (.clk(clk),
        .q(q),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_pipeline7" *) 
module system_vv_model_2_0_0_vv_model_2_pipeline7
   (o,
    \fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [16:0]o;
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;
  wire [16:0]o;
  wire [31:0]register0_q_net;
  wire [31:17]register1_q_net;

  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_45 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_46 register1
       (.clk(clk),
        .i(register0_q_net),
        .o({register1_q_net,o}));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_47 register2
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i({register1_q_net,o}));
endmodule

(* ORIG_REF_NAME = "vv_model_2_pipeline8" *) 
module system_vv_model_2_0_0_vv_model_2_pipeline8
   (o,
    \fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [16:0]o;
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;
  wire [16:0]o;
  wire [31:0]register0_q_net;
  wire [31:17]register1_q_net;

  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0 register0
       (.clk(clk),
        .i(i),
        .o(register0_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_39 register1
       (.clk(clk),
        .i(register0_q_net),
        .o({register1_q_net,o}));
  system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_40 register2
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i({register1_q_net,o}));
endmodule

(* ORIG_REF_NAME = "vv_model_2_pipeline9" *) 
module system_vv_model_2_0_0_vv_model_2_pipeline9
   (q,
    d,
    clk);
  output [0:0]q;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;
  wire register0_q_net;
  wire register1_q_net;
  wire register2_q_net;

  system_vv_model_2_0_0_vv_model_2_xlregister register0
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister_30 register1
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister_31 register2
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
  system_vv_model_2_0_0_vv_model_2_xlregister_32 register3
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_power" *) 
module system_vv_model_2_0_0_vv_model_2_power
   (Q,
    clk,
    q);
  output [62:0]Q;
  input clk;
  input [63:0]q;

  wire [62:0]Q;
  wire clk;
  wire [63:0]q;
  wire [62:0]tmp_p;
  wire [62:0]tmp_p_0;

  system_vv_model_2_0_0_vv_model_2_xlmult__xdcDup__1 imag_square
       (.P(tmp_p),
        .clk(clk),
        .q(q[31:0]));
  system_vv_model_2_0_0_sysgen_addsub_56ffe7ce6b_23 power_adder
       (.P(tmp_p_0),
        .Q(Q),
        .clk(clk),
        .\op_mem_91_20_reg[0][63]_0 (tmp_p));
  system_vv_model_2_0_0_vv_model_2_xlmult__xdcDup__2 real_square
       (.P(tmp_p_0),
        .clk(clk),
        .q(q[63:32]));
endmodule

(* ORIG_REF_NAME = "vv_model_2_power1" *) 
module system_vv_model_2_0_0_vv_model_2_power1
   (Q,
    clk,
    q);
  output [62:0]Q;
  input clk;
  input [63:0]q;

  wire [62:0]Q;
  wire clk;
  wire [63:0]q;
  wire [62:0]tmp_p;
  wire [62:0]tmp_p_0;

  system_vv_model_2_0_0_vv_model_2_xlmult__xdcDup__3 imag_square
       (.P(tmp_p),
        .clk(clk),
        .q(q[31:0]));
  system_vv_model_2_0_0_sysgen_addsub_56ffe7ce6b power_adder
       (.P(tmp_p_0),
        .Q(Q),
        .clk(clk),
        .\op_mem_91_20_reg[0][63]_0 (tmp_p));
  system_vv_model_2_0_0_vv_model_2_xlmult real_square
       (.P(tmp_p_0),
        .clk(clk),
        .q(q[63:32]));
endmodule

(* ORIG_REF_NAME = "vv_model_2_struct" *) 
module system_vv_model_2_0_0_vv_model_2_struct
   (pow1_tvalid,
    pow0_tdata,
    corr_tdata,
    pow1_tdata,
    clk,
    twidd_tdata,
    adc_tdata,
    adc_tvalid,
    control_data,
    twidd_tvalid);
  output [0:0]pow1_tvalid;
  output [62:0]pow0_tdata;
  output [125:0]corr_tdata;
  output [62:0]pow1_tdata;
  input clk;
  input [31:0]twidd_tdata;
  input [27:0]adc_tdata;
  input [0:0]adc_tvalid;
  input [1:0]control_data;
  input [0:0]twidd_tvalid;

  wire [27:0]adc_tdata;
  wire [0:0]adc_tvalid;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter9;
  wire [31:0]cast_internal_ip_40_3_convert;
  wire clk;
  wire [127:1]concat_y_net;
  wire [1:0]control_data;
  wire [31:0]convert1_dout_net;
  wire [31:0]convert2_dout_net;
  wire [31:0]convert3_dout_net;
  wire [31:0]convert_dout_net;
  wire [125:0]corr_tdata;
  wire [13:0]delay20_q_net;
  wire delay22_q_net;
  wire [13:0]delay23_q_net;
  wire [63:0]delay3_q_net;
  wire [63:0]delay6_q_net;
  wire delay8_q_net;
  wire flag;
  wire index_V0;
  wire logical1_y_net;
  wire logical_y_net;
  wire [62:0]pow0_tdata;
  wire [62:0]pow1_tdata;
  wire [0:0]pow1_tvalid;
  wire [63:1]power_adder_s_net;
  wire [63:1]power_adder_s_net_x0;
  wire reg_resonator_im_V;
  wire [31:0]register1_q_net;
  wire [16:0]register1_q_net_0;
  wire [16:0]register1_q_net_1;
  wire [31:0]register2_q_net_x0;
  wire [31:0]register2_q_net_x1;
  wire [31:0]register2_q_net_x2;
  wire [31:0]register2_q_net_x7;
  wire register3_q_net;
  wire register4_q_net;
  wire res_input_im_V_reg_4440;
  wire rst_app_read_read_fu_72_p2;
  wire rst_app_read_reg_389_pp0_iter7_reg;
  wire [15:0]twidd_im_V_read_reg_112_pp0_iter3_reg;
  wire [15:0]twidd_re_V_read_reg_117_pp0_iter2_reg;
  wire [31:0]twidd_tdata;
  wire [0:0]twidd_tvalid;
  wire [44:13]vivado_hls1_dout_im_v_net;
  wire [44:13]vivado_hls1_dout_re_v_net;
  wire vivado_hls1_n_0;
  wire vivado_hls1_n_10;
  wire vivado_hls1_n_11;
  wire vivado_hls1_n_12;
  wire vivado_hls1_n_13;
  wire vivado_hls1_n_134;
  wire vivado_hls1_n_135;
  wire vivado_hls1_n_136;
  wire vivado_hls1_n_14;
  wire vivado_hls1_n_15;
  wire vivado_hls1_n_16;
  wire vivado_hls1_n_17;
  wire vivado_hls1_n_18;
  wire vivado_hls1_n_19;
  wire vivado_hls1_n_2;
  wire vivado_hls1_n_20;
  wire vivado_hls1_n_21;
  wire vivado_hls1_n_22;
  wire vivado_hls1_n_23;
  wire vivado_hls1_n_24;
  wire vivado_hls1_n_25;
  wire vivado_hls1_n_26;
  wire vivado_hls1_n_27;
  wire vivado_hls1_n_28;
  wire vivado_hls1_n_29;
  wire vivado_hls1_n_3;
  wire vivado_hls1_n_30;
  wire vivado_hls1_n_31;
  wire vivado_hls1_n_32;
  wire vivado_hls1_n_33;
  wire vivado_hls1_n_4;
  wire vivado_hls1_n_5;
  wire vivado_hls1_n_50;
  wire vivado_hls1_n_51;
  wire vivado_hls1_n_6;
  wire vivado_hls1_n_7;
  wire vivado_hls1_n_8;
  wire vivado_hls1_n_9;
  wire [44:13]vivado_hls2_dout_im_v_net;
  wire [44:13]vivado_hls2_dout_re_v_net;

  system_vv_model_2_0_0_vv_model_2_cmult cmult
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .clk(clk),
        .concat_y_net({concat_y_net[127:65],concat_y_net[63:1]}),
        .o(register1_q_net_0),
        .\op_mem_65_20_reg[1] (register1_q_net),
        .\op_mem_65_20_reg[1]_0 (register1_q_net_1),
        .\op_mem_65_20_reg[2] (register2_q_net_x1[31:17]),
        .\op_mem_65_20_reg[2]_0 (register2_q_net_x0),
        .q(register2_q_net_x2[31:17]));
  system_vv_model_2_0_0_vv_model_2_complex_conj complex_conj
       (.cast_internal_ip_40_3_convert(cast_internal_ip_40_3_convert),
        .q(register2_q_net_x7));
  system_vv_model_2_0_0_vv_model_2_xlconvert convert
       (.O29(vivado_hls2_dout_re_v_net),
        .clk(clk),
        .q(convert_dout_net));
  system_vv_model_2_0_0_vv_model_2_xlconvert_0 convert1
       (.O30(vivado_hls2_dout_im_v_net),
        .clk(clk),
        .q(convert1_dout_net));
  system_vv_model_2_0_0_vv_model_2_xlconvert_1 convert2
       (.O27(vivado_hls1_dout_re_v_net),
        .clk(clk),
        .q(convert2_dout_net));
  system_vv_model_2_0_0_vv_model_2_xlconvert_2 convert3
       (.O28(vivado_hls1_dout_im_v_net),
        .clk(clk),
        .q(convert3_dout_net));
  system_vv_model_2_0_0_vv_model_2_xldelay delay20
       (.adc_tdata(adc_tdata[13:0]),
        .clk(clk),
        .q(delay20_q_net));
  system_vv_model_2_0_0_vv_model_2_xldelay__parameterized0 delay22
       (.clk(clk),
        .control_data(control_data[0]),
        .d(logical_y_net),
        .flag(flag),
        .index_V0(index_V0),
        .q(delay22_q_net));
  system_vv_model_2_0_0_vv_model_2_xldelay_3 delay23
       (.adc_tdata(adc_tdata[27:14]),
        .clk(clk),
        .q(delay23_q_net));
  system_vv_model_2_0_0_vv_model_2_xldelay__parameterized1 delay3
       (.clk(clk),
        .d({register2_q_net_x0,register2_q_net_x7}),
        .q(delay3_q_net));
  system_vv_model_2_0_0_vv_model_2_xldelay__parameterized1_4 delay6
       (.clk(clk),
        .d({register2_q_net_x2,register2_q_net_x1}),
        .q(delay6_q_net));
  system_vv_model_2_0_0_vv_model_2_xldelay__parameterized2 delay8
       (.clk(clk),
        .d(delay8_q_net),
        .q(register3_q_net));
  system_vv_model_2_0_0_sysgen_logical_7f33c7e7d3 logical
       (.adc_tvalid(adc_tvalid),
        .control_data(control_data[1]),
        .d(logical_y_net),
        .twidd_tvalid(twidd_tvalid));
  system_vv_model_2_0_0_vv_model_2_pipeline1 pipeline1
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .q(register4_q_net));
  system_vv_model_2_0_0_vv_model_2_pipeline10 pipeline10
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (register2_q_net_x0),
        .i(convert2_dout_net),
        .o(register1_q_net));
  system_vv_model_2_0_0_vv_model_2_pipeline11 pipeline11
       (.clk(clk),
        .i(convert3_dout_net),
        .o(register2_q_net_x7));
  system_vv_model_2_0_0_vv_model_2_pipeline2 pipeline2
       (.Q(power_adder_s_net_x0),
        .clk(clk),
        .pow0_tdata(pow0_tdata));
  system_vv_model_2_0_0_vv_model_2_pipeline3 pipeline3
       (.clk(clk),
        .corr_tdata(corr_tdata[125:63]),
        .i(concat_y_net[127:65]));
  system_vv_model_2_0_0_vv_model_2_pipeline4 pipeline4
       (.clk(clk),
        .corr_tdata(corr_tdata[62:0]),
        .i(concat_y_net[63:1]));
  system_vv_model_2_0_0_vv_model_2_pipeline5 pipeline5
       (.Q(power_adder_s_net),
        .clk(clk),
        .pow1_tdata(pow1_tdata));
  system_vv_model_2_0_0_vv_model_2_pipeline6 pipeline6
       (.clk(clk),
        .d(delay8_q_net),
        .q(register4_q_net));
  system_vv_model_2_0_0_vv_model_2_pipeline7 pipeline7
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (register2_q_net_x2),
        .i(convert_dout_net),
        .o(register1_q_net_0));
  system_vv_model_2_0_0_vv_model_2_pipeline8 pipeline8
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (register2_q_net_x1),
        .i(convert1_dout_net),
        .o(register1_q_net_1));
  system_vv_model_2_0_0_vv_model_2_pipeline9 pipeline9
       (.clk(clk),
        .d(logical1_y_net),
        .q(register3_q_net));
  system_vv_model_2_0_0_vv_model_2_power power
       (.Q(power_adder_s_net_x0),
        .clk(clk),
        .q(delay6_q_net));
  system_vv_model_2_0_0_vv_model_2_power1 power1
       (.Q(power_adder_s_net),
        .clk(clk),
        .q(delay3_q_net));
  system_vv_model_2_0_0_msdft vivado_hls1
       (.A({vivado_hls1_n_2,vivado_hls1_n_3,vivado_hls1_n_4,vivado_hls1_n_5,vivado_hls1_n_6,vivado_hls1_n_7,vivado_hls1_n_8,vivado_hls1_n_9,vivado_hls1_n_10,vivado_hls1_n_11,vivado_hls1_n_12,vivado_hls1_n_13,vivado_hls1_n_14,vivado_hls1_n_15,vivado_hls1_n_16,vivado_hls1_n_17}),
        .E(rst_app_read_read_fu_72_p2),
        .O27(vivado_hls1_dout_re_v_net),
        .O28(vivado_hls1_dout_im_v_net),
        .WEA(vivado_hls1_n_51),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_rep__0_0({vivado_hls1_n_134,vivado_hls1_n_135}),
        .ap_enable_reg_pp0_iter1_reg_rep__1_0(vivado_hls1_n_136),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .clk(clk),
        .control_data(control_data[0]),
        .\din_re_V_read_reg_409_reg[13]_0 (delay23_q_net),
        .flag(flag),
        .index_V0(index_V0),
        .q(delay22_q_net),
        .reg_resonator_im_V(reg_resonator_im_V),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440),
        .rst_app_read_reg_389_pp0_iter7_reg(rst_app_read_reg_389_pp0_iter7_reg),
        .\rst_app_read_reg_389_reg[0]_0 (vivado_hls1_n_0),
        .\twidd_im_V_read_reg_112_pp0_iter3_reg_reg[15] (twidd_im_V_read_reg_112_pp0_iter3_reg),
        .\twidd_re_V_read_reg_117_pp0_iter2_reg_reg[15]__0 (twidd_re_V_read_reg_117_pp0_iter2_reg),
        .\twidd_re_V_read_reg_398_reg[15]__0_0 ({vivado_hls1_n_18,vivado_hls1_n_19,vivado_hls1_n_20,vivado_hls1_n_21,vivado_hls1_n_22,vivado_hls1_n_23,vivado_hls1_n_24,vivado_hls1_n_25,vivado_hls1_n_26,vivado_hls1_n_27,vivado_hls1_n_28,vivado_hls1_n_29,vivado_hls1_n_30,vivado_hls1_n_31,vivado_hls1_n_32,vivado_hls1_n_33}),
        .twidd_tdata(twidd_tdata),
        .we1(vivado_hls1_n_50));
  system_vv_model_2_0_0_msdft_5 vivado_hls2
       (.A({vivado_hls1_n_2,vivado_hls1_n_3,vivado_hls1_n_4,vivado_hls1_n_5,vivado_hls1_n_6,vivado_hls1_n_7,vivado_hls1_n_8,vivado_hls1_n_9,vivado_hls1_n_10,vivado_hls1_n_11,vivado_hls1_n_12,vivado_hls1_n_13,vivado_hls1_n_14,vivado_hls1_n_15,vivado_hls1_n_16,vivado_hls1_n_17}),
        .E(rst_app_read_read_fu_72_p2),
        .O29(vivado_hls2_dout_re_v_net),
        .O30(vivado_hls2_dout_im_v_net),
        .WEA({vivado_hls1_n_51,vivado_hls1_n_136}),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .\ap_phi_reg_pp0_iter2_flag_loc_1_reg_205_reg[0]_0 (vivado_hls1_n_0),
        .clk(clk),
        .control_data(control_data[0]),
        .d(logical1_y_net),
        .\din_re_V_read_reg_409_reg[13]_0 (delay20_q_net),
        .flag(flag),
        .index_V0(index_V0),
        .p(twidd_im_V_read_reg_112_pp0_iter3_reg),
        .p_0(twidd_re_V_read_reg_117_pp0_iter2_reg),
        .q(delay22_q_net),
        .r_V_6_reg_137_reg({vivado_hls1_n_18,vivado_hls1_n_19,vivado_hls1_n_20,vivado_hls1_n_21,vivado_hls1_n_22,vivado_hls1_n_23,vivado_hls1_n_24,vivado_hls1_n_25,vivado_hls1_n_26,vivado_hls1_n_27,vivado_hls1_n_28,vivado_hls1_n_29,vivado_hls1_n_30,vivado_hls1_n_31,vivado_hls1_n_32,vivado_hls1_n_33}),
        .ram_reg_1({vivado_hls1_n_134,vivado_hls1_n_135}),
        .reg_resonator_im_V(reg_resonator_im_V),
        .res_input_im_V_reg_4440(res_input_im_V_reg_4440),
        .rst_app_read_reg_389_pp0_iter7_reg(rst_app_read_reg_389_pp0_iter7_reg),
        .we1(vivado_hls1_n_50));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlconvert" *) 
module system_vv_model_2_0_0_vv_model_2_xlconvert
   (q,
    O29,
    clk);
  output [31:0]q;
  input [31:0]O29;
  input clk;

  wire [31:0]O29;
  wire clk;
  wire [31:0]q;

  system_vv_model_2_0_0_synth_reg__parameterized0_137 \latency_test.reg1 
       (.O29(O29),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlconvert" *) 
module system_vv_model_2_0_0_vv_model_2_xlconvert_0
   (q,
    O30,
    clk);
  output [31:0]q;
  input [31:0]O30;
  input clk;

  wire [31:0]O30;
  wire clk;
  wire [31:0]q;

  system_vv_model_2_0_0_synth_reg__parameterized0_135 \latency_test.reg1 
       (.O30(O30),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlconvert" *) 
module system_vv_model_2_0_0_vv_model_2_xlconvert_1
   (q,
    O27,
    clk);
  output [31:0]q;
  input [31:0]O27;
  input clk;

  wire [31:0]O27;
  wire clk;
  wire [31:0]q;

  system_vv_model_2_0_0_synth_reg__parameterized0_133 \latency_test.reg1 
       (.O27(O27),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlconvert" *) 
module system_vv_model_2_0_0_vv_model_2_xlconvert_2
   (q,
    O28,
    clk);
  output [31:0]q;
  input [31:0]O28;
  input clk;

  wire [31:0]O28;
  wire clk;
  wire [31:0]q;

  system_vv_model_2_0_0_synth_reg__parameterized0 \latency_test.reg1 
       (.O28(O28),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlconvert_pipeline" *) 
module system_vv_model_2_0_0_vv_model_2_xlconvert_pipeline
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_2_0_0_sub_module_vv_model_2_xlconvert_pipeline_145 conv_udp
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlconvert_pipeline" *) 
module system_vv_model_2_0_0_vv_model_2_xlconvert_pipeline_139
   (concat_y_net,
    d,
    clk);
  output [62:0]concat_y_net;
  input [62:0]d;
  input clk;

  wire clk;
  wire [62:0]concat_y_net;
  wire [62:0]d;

  system_vv_model_2_0_0_sub_module_vv_model_2_xlconvert_pipeline conv_udp
       (.clk(clk),
        .concat_y_net(concat_y_net),
        .d(d));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xldelay" *) 
module system_vv_model_2_0_0_vv_model_2_xldelay
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  system_vv_model_2_0_0_synth_reg__parameterized1_131 \srl_delay.reg1 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xldelay" *) 
module system_vv_model_2_0_0_vv_model_2_xldelay_3
   (q,
    adc_tdata,
    clk);
  output [13:0]q;
  input [13:0]adc_tdata;
  input clk;

  wire [13:0]adc_tdata;
  wire clk;
  wire [13:0]q;

  system_vv_model_2_0_0_synth_reg__parameterized1 \srl_delay.reg1 
       (.adc_tdata(adc_tdata),
        .clk(clk),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xldelay" *) 
module system_vv_model_2_0_0_vv_model_2_xldelay__parameterized0
   (flag,
    q,
    index_V0,
    control_data,
    d,
    clk);
  output flag;
  output [0:0]q;
  output index_V0;
  input [0:0]control_data;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]control_data;
  wire [0:0]d;
  wire flag;
  wire index_V0;
  wire [0:0]q;

  system_vv_model_2_0_0_synth_reg__parameterized2 \srl_delay.reg1 
       (.clk(clk),
        .control_data(control_data),
        .d(d),
        .flag(flag),
        .index_V0(index_V0),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xldelay" *) 
module system_vv_model_2_0_0_vv_model_2_xldelay__parameterized1
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  system_vv_model_2_0_0_synth_reg_129 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xldelay" *) 
module system_vv_model_2_0_0_vv_model_2_xldelay__parameterized1_4
   (q,
    d,
    clk);
  output [63:0]q;
  input [63:0]d;
  input clk;

  wire clk;
  wire [63:0]d;
  wire [63:0]q;

  system_vv_model_2_0_0_synth_reg \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xldelay" *) 
module system_vv_model_2_0_0_vv_model_2_xldelay__parameterized2
   (d,
    q,
    clk);
  output [0:0]d;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]d;
  wire [0:0]q;

  system_vv_model_2_0_0_synth_reg__parameterized3 \srl_delay.reg1 
       (.clk(clk),
        .d(d),
        .q(q));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlmult" *) 
module system_vv_model_2_0_0_vv_model_2_xlmult
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  system_vv_model_2_0_0_vv_model_2_mult_gen_v12_0_i0 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlmult" *) 
module system_vv_model_2_0_0_vv_model_2_xlmult__xdcDup__1
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  system_vv_model_2_0_0_vv_model_2_mult_gen_v12_0_i0__4 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlmult" *) 
module system_vv_model_2_0_0_vv_model_2_xlmult__xdcDup__2
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  system_vv_model_2_0_0_vv_model_2_mult_gen_v12_0_i0__5 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlmult" *) 
module system_vv_model_2_0_0_vv_model_2_xlmult__xdcDup__3
   (P,
    clk,
    q);
  output [62:0]P;
  input clk;
  input [31:0]q;

  wire [62:0]P;
  wire clk;
  wire [31:0]q;
  wire [63:63]tmp_p;

  (* CHECK_LICENSE_TYPE = "vv_model_2_mult_gen_v12_0_i0,mult_gen_v12_0_15,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "mult_gen_v12_0_15,Vivado 2019.1.1" *) 
  system_vv_model_2_0_0_vv_model_2_mult_gen_v12_0_i0__6 \comp0.core_instance0 
       (.A(q),
        .B(q),
        .CE(1'b1),
        .CLK(clk),
        .P({tmp_p,P}),
        .SCLR(1'b0));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1_37 synth_reg_inst
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister_120
   (register0_q_net,
    q,
    clk);
  output register0_q_net;
  input [0:0]q;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register0_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1_127 synth_reg_inst
       (.clk(clk),
        .q(q),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister_121
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1_125 synth_reg_inst
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister_122
   (pow1_tvalid,
    register1_q_net,
    clk);
  output [0:0]pow1_tvalid;
  input register1_q_net;
  input clk;

  wire clk;
  wire [0:0]pow1_tvalid;
  wire register1_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1_123 synth_reg_inst
       (.clk(clk),
        .pow1_tvalid(pow1_tvalid),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister_30
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1_35 synth_reg_inst
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister_31
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1_33 synth_reg_inst
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister_32
   (q,
    register2_q_net,
    clk);
  output [0:0]q;
  input register2_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register2_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1 synth_reg_inst
       (.clk(clk),
        .q(q),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister_54
   (register0_q_net,
    d,
    clk);
  output register0_q_net;
  input [0:0]d;
  input clk;

  wire clk;
  wire [0:0]d;
  wire register0_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1_67 synth_reg_inst
       (.clk(clk),
        .d(d),
        .register0_q_net(register0_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister_55
   (register1_q_net,
    register0_q_net,
    clk);
  output register1_q_net;
  input register0_q_net;
  input clk;

  wire clk;
  wire register0_q_net;
  wire register1_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1_65 synth_reg_inst
       (.clk(clk),
        .register0_q_net(register0_q_net),
        .register1_q_net(register1_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister_56
   (register2_q_net,
    register1_q_net,
    clk);
  output register2_q_net;
  input register1_q_net;
  input clk;

  wire clk;
  wire register1_q_net;
  wire register2_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1_63 synth_reg_inst
       (.clk(clk),
        .register1_q_net(register1_q_net),
        .register2_q_net(register2_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister_57
   (register3_q_net,
    register2_q_net,
    clk);
  output register3_q_net;
  input register2_q_net;
  input clk;

  wire clk;
  wire register2_q_net;
  wire register3_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1_61 synth_reg_inst
       (.clk(clk),
        .register2_q_net(register2_q_net),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister_58
   (q,
    register3_q_net,
    clk);
  output [0:0]q;
  input register3_q_net;
  input clk;

  wire clk;
  wire [0:0]q;
  wire register3_q_net;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized1_59 synth_reg_inst
       (.clk(clk),
        .q(q),
        .register3_q_net(register3_q_net));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2_43 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_102
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2_109 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_103
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2_107 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_104
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2_105 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_111
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2_118 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_112
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2_116 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_113
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    o,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]o;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2_114 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_39
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2_41 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_40
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_45
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2_52 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_46
   (o,
    i,
    clk);
  output [31:0]o;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]i;
  wire [31:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2_50 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized0_47
   (\fd_prim_array[31].rst_comp.fdre_comp ,
    i,
    clk);
  output [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  input [31:0]i;
  input clk;

  wire clk;
  wire [31:0]\fd_prim_array[31].rst_comp.fdre_comp ;
  wire [31:0]i;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized2_48 synth_reg_inst
       (.clk(clk),
        .\fd_prim_array[31].rst_comp.fdre_comp (\fd_prim_array[31].rst_comp.fdre_comp ),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3_73 synth_reg_inst
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_69
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3_71 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_70
   (pow1_tdata,
    i,
    clk);
  output [62:0]pow1_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow1_tdata;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3 synth_reg_inst
       (.clk(clk),
        .i(i),
        .pow1_tdata(pow1_tdata));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_75
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3_82 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_76
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3_80 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_77
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3_78 synth_reg_inst
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_84
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3_91 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_85
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3_89 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_86
   (corr_tdata,
    i,
    clk);
  output [62:0]corr_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]corr_tdata;
  wire [62:0]i;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3_87 synth_reg_inst
       (.clk(clk),
        .corr_tdata(corr_tdata),
        .i(i));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_93
   (o,
    Q,
    clk);
  output [62:0]o;
  input [62:0]Q;
  input clk;

  wire [62:0]Q;
  wire clk;
  wire [62:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3_100 synth_reg_inst
       (.Q(Q),
        .clk(clk),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_94
   (o,
    i,
    clk);
  output [62:0]o;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]o;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3_98 synth_reg_inst
       (.clk(clk),
        .i(i),
        .o(o));
endmodule

(* ORIG_REF_NAME = "vv_model_2_xlregister" *) 
module system_vv_model_2_0_0_vv_model_2_xlregister__parameterized1_95
   (pow0_tdata,
    i,
    clk);
  output [62:0]pow0_tdata;
  input [62:0]i;
  input clk;

  wire clk;
  wire [62:0]i;
  wire [62:0]pow0_tdata;

  system_vv_model_2_0_0_synth_reg_w_init__parameterized3_96 synth_reg_inst
       (.clk(clk),
        .i(i),
        .pow0_tdata(pow0_tdata));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_15" *) 
(* c_a_type = "0" *) (* c_a_width = "32" *) (* c_b_type = "0" *) 
(* c_b_width = "32" *) 
module system_vv_model_2_0_0_mult_gen_v12_0_15
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_2_0_0_mult_gen_v12_0_15_viv i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_15" *) 
(* c_a_type = "0" *) (* c_a_width = "32" *) (* c_b_type = "0" *) 
(* c_b_width = "32" *) 
module system_vv_model_2_0_0_mult_gen_v12_0_15__4
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_2_0_0_mult_gen_v12_0_15_viv__4 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_15" *) 
(* c_a_type = "0" *) (* c_a_width = "32" *) (* c_b_type = "0" *) 
(* c_b_width = "32" *) 
module system_vv_model_2_0_0_mult_gen_v12_0_15__5
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_2_0_0_mult_gen_v12_0_15_viv__5 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule

(* C_B_VALUE = "10000001" *) (* C_CCM_IMP = "0" *) (* C_CE_OVERRIDES_SCLR = "1" *) 
(* C_HAS_CE = "1" *) (* C_HAS_SCLR = "1" *) (* C_HAS_ZERO_DETECT = "0" *) 
(* C_LATENCY = "3" *) (* C_MODEL_TYPE = "0" *) (* C_MULT_TYPE = "1" *) 
(* C_OPTIMIZE_GOAL = "1" *) (* C_OUT_HIGH = "63" *) (* C_OUT_LOW = "0" *) 
(* C_ROUND_OUTPUT = "0" *) (* C_ROUND_PT = "0" *) (* C_VERBOSITY = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "mult_gen_v12_0_15" *) 
(* c_a_type = "0" *) (* c_a_width = "32" *) (* c_b_type = "0" *) 
(* c_b_width = "32" *) 
module system_vv_model_2_0_0_mult_gen_v12_0_15__6
   (CLK,
    A,
    B,
    CE,
    SCLR,
    ZERO_DETECT,
    P,
    PCASC);
  input CLK;
  input [31:0]A;
  input [31:0]B;
  input CE;
  input SCLR;
  output [1:0]ZERO_DETECT;
  output [63:0]P;
  output [47:0]PCASC;

  wire \<const0> ;
  wire [31:0]A;
  wire [31:0]B;
  wire CE;
  wire CLK;
  wire [63:0]P;
  wire SCLR;
  wire [47:0]NLW_i_mult_PCASC_UNCONNECTED;
  wire [1:0]NLW_i_mult_ZERO_DETECT_UNCONNECTED;

  assign PCASC[47] = \<const0> ;
  assign PCASC[46] = \<const0> ;
  assign PCASC[45] = \<const0> ;
  assign PCASC[44] = \<const0> ;
  assign PCASC[43] = \<const0> ;
  assign PCASC[42] = \<const0> ;
  assign PCASC[41] = \<const0> ;
  assign PCASC[40] = \<const0> ;
  assign PCASC[39] = \<const0> ;
  assign PCASC[38] = \<const0> ;
  assign PCASC[37] = \<const0> ;
  assign PCASC[36] = \<const0> ;
  assign PCASC[35] = \<const0> ;
  assign PCASC[34] = \<const0> ;
  assign PCASC[33] = \<const0> ;
  assign PCASC[32] = \<const0> ;
  assign PCASC[31] = \<const0> ;
  assign PCASC[30] = \<const0> ;
  assign PCASC[29] = \<const0> ;
  assign PCASC[28] = \<const0> ;
  assign PCASC[27] = \<const0> ;
  assign PCASC[26] = \<const0> ;
  assign PCASC[25] = \<const0> ;
  assign PCASC[24] = \<const0> ;
  assign PCASC[23] = \<const0> ;
  assign PCASC[22] = \<const0> ;
  assign PCASC[21] = \<const0> ;
  assign PCASC[20] = \<const0> ;
  assign PCASC[19] = \<const0> ;
  assign PCASC[18] = \<const0> ;
  assign PCASC[17] = \<const0> ;
  assign PCASC[16] = \<const0> ;
  assign PCASC[15] = \<const0> ;
  assign PCASC[14] = \<const0> ;
  assign PCASC[13] = \<const0> ;
  assign PCASC[12] = \<const0> ;
  assign PCASC[11] = \<const0> ;
  assign PCASC[10] = \<const0> ;
  assign PCASC[9] = \<const0> ;
  assign PCASC[8] = \<const0> ;
  assign PCASC[7] = \<const0> ;
  assign PCASC[6] = \<const0> ;
  assign PCASC[5] = \<const0> ;
  assign PCASC[4] = \<const0> ;
  assign PCASC[3] = \<const0> ;
  assign PCASC[2] = \<const0> ;
  assign PCASC[1] = \<const0> ;
  assign PCASC[0] = \<const0> ;
  assign ZERO_DETECT[1] = \<const0> ;
  assign ZERO_DETECT[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_A_TYPE = "0" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_B_TYPE = "0" *) 
  (* C_B_VALUE = "10000001" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_CCM_IMP = "0" *) 
  (* C_CE_OVERRIDES_SCLR = "1" *) 
  (* C_HAS_CE = "1" *) 
  (* C_HAS_SCLR = "1" *) 
  (* C_HAS_ZERO_DETECT = "0" *) 
  (* C_LATENCY = "3" *) 
  (* C_MODEL_TYPE = "0" *) 
  (* C_MULT_TYPE = "1" *) 
  (* C_OPTIMIZE_GOAL = "1" *) 
  (* C_OUT_HIGH = "63" *) 
  (* C_OUT_LOW = "0" *) 
  (* C_ROUND_OUTPUT = "0" *) 
  (* C_ROUND_PT = "0" *) 
  (* C_VERBOSITY = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_vv_model_2_0_0_mult_gen_v12_0_15_viv__6 i_mult
       (.A(A),
        .B(B),
        .CE(CE),
        .CLK(CLK),
        .P(P),
        .PCASC(NLW_i_mult_PCASC_UNCONNECTED[47:0]),
        .SCLR(SCLR),
        .ZERO_DETECT(NLW_i_mult_ZERO_DETECT_UNCONNECTED[1:0]));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
C7hzBVI2ovkNFUTeCy598nuPdmivGO1GoXvSg1w9wpyoctQglLs/RE/bYG9h2nD6xddzWvHDEgaJ
O51mOP9qTQ==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
lTx5iIJG6mbUhsGvFnSPfQ6oAA1LqB1aov6zTQpBc2api/yemllfDV9kPcsugtNzib08vIQR3TRO
JWL0/yXPhLaI5MClWMFepVdOQGRcnlGGavXViXYpSllBwsR8VEnBDgqZ+TiMyoO4fyemY8lSZf9Z
UTe/eIw0E6UEWuPmcmQ=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
YAw3VPymj7dSAXjjT8mnP+qbP2onJwdTHs5pjgGnaYgkS+QSyPXNq3/D/vbTFA52YNzajZtDDjSw
IOIHJo297gP3y+yf7K6grRIJxZqqChkBqQ8JpQDY+spjlv6IeRyTuofwngr72/7uusdlSuNJ2xt9
59iK+qCYBVyrY2blmyewz8Koygu7xCxWYB7yhKeLephQ5Q4/97ccU8Gs5ldj4ajJgF4J+5ak94Td
S/NrdFU4Eil1ZP/+5KsDFYTlcJYWGEtUrMwacsobJhc4g6HbCEMrSHRV6SJno7ifkSrMegKZTC52
RJnJWc4kHZnNxAvHVl/AjlW3FHtetwNqoA9mXA==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
klmuD9KvVLwQa3xCmSrtgvzdlHQcbfqMjlhKDUaYVLIPp7nhoalCCD0OnjNNgKqDpXjct5D1SgjN
EYpNwNxuc04vcGwmLrRWZnGhfGvW+qFh18byIHGw8ISvdro6XFqCBqeiu2t+2y+8BDk4ECfkVl1j
xkSPcWqtkD51Jyk184IhC5z3P1cF57GaEqZh6XzaddnyUsuUuJ4B4Y7b47pUqIS+M1CXOtn5uEqP
FPkD3wy98vyruARSXYMlhfrS4eqVFsYSFQrkChN6SAS/MWE1I3R4FAS+loe3aSkqG1/NrYoP6pH+
l27kehqe6fpq25u6cqKwQgdBowMoq+29rt8fng==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
FcN/yURCRLNIql46cHu/sBB3omRRsCyO9W/H8Vunxe+HPi2uUy86pnF+nF1saXtLZSokCQY32G1n
GyEWU01+Zg0yHTVOZnbjTCzEanqF7b0ZentGb9xX3xVhJ95SYlA60C+uO4a7G6NxdgEx9V079pFK
Z9xLCISj57bObGKkj0oQPd6x0hQyMg6eiTV6tcPQkxdgXYoZtjC2ZoxxDUwGF+z7PbS7OVhKyX6r
Zc5LHRBO02xhyou8XDQk0wnIo9qLNBmSvVirBPCv2ySKaso869lKk07n94FqE1nZSSkW1zwT9tak
ZzPVgb4mn9uZ610BX8AaVb7+rzLSYaOIRuD66Q==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
Bhu8uJcLkqtTqY+x5iJvreCAG+HjxudnLrNnhHFJqQ1fHk0+W0An5Ky4Jwf4v4OdYaMuMXtv6g+O
3SDkzjdgUjsKM/W/sB0523KcJxcPrutqb1q9UdTOUWQKnATScj7lsfINkKJg6Az/2d7FyPxhXcTc
1vfet0jOjmx6/tVhxuY=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
b1EcLQX7jdtQ3pNOz+9bZYVVGXW6XXFcN9vxDQzU0q44B0fjj0UNmvR3vXURqfHpoInAZZzO+EWg
QVhWKwXT4Gd5o/VI8tsMH7zErjo/Jl8KB2Gn9Doswoy0F75GiJxGsIOusdw5B/Dj5xl1NfHoHjHV
mXAlNPkQlkkDVaIOCRSGhSOmU52YzGHX8/Dlr1tUAPpWvCfcLhyZCazwcBgnoF0y/q/4B5fLGLdi
1jlake6rzr/HLB//sI67NkYxSGQYg3Fsmc90L4+HIwXyuVzBW9AzQx+2P1fhuU1CmdG2Cw8NCY9p
+7TDUsd2ApjvTid1pvcK80UfZl9nJpDfRdUiBA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
gxOpUyJTLGYbhbTAB17awD92nRQO/fA/r6aW+ZS0PFt7cYJh9hu9he328L+aeZFj6+akTr8qLcGe
3QKmxQLvaMDWDpxwwgoptbXmBu7w/qlvf1ruQ5qaiwZoCxVd9bfifIveHNvLhmyE0QsT5DAUrghB
D8k+/2xIwokddP5hVBAAB/Z9OIzcNvbhIrpfy5EDCLvyfLzbuxLTg74GRZzv49f35hg/IejLVHyY
ELR46goExusbQq/zird9ZIOOOvapMz2czSZK0njCYHuSaNcAKttSFLfF5FMUbh+qSZ3ZbF7mO/tx
8HxoftyiHl3z1Yb670WN6FPr3ZpHsTJoJj0RBQ==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
hnXRzQShIMX7HEPyjaaXgVtuwEMrsJpJ0rxIvgim6UIQ9XKc2mcYqeY4vsglGeRvbPQxtVfaCL17
Njra6pp2LUfwvZ+QXSVHbBV0YUplFdoxrZlI5GxVLRgz/UUQ3nYyoIiY5sQt7x6yNkKOgtHWjXYa
yTsVJcBwbTczuAhYiG3oamIw4wCGvn/U8L+bZlvgHS7g9Poq+20CaIbSdq2avDZN9O8ErD8DZokx
L9oD8rl26MSuCkHkNt/9uB/nb4b5u6Jd1AuZ9H/1jo/xAjmA8pJmju0L1en7TyVS2bHWSb12FQ5H
UMtlZIgL+91tnUIjshBdi67eBop9srqTcFPEFg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 142496)
`pragma protect data_block
856R/uYnOczEDgczdgMtZtcJOvIOm77BS1k7O2Vzcnq/NkdSzOXCcBiFZ3CP8fKjIaHrIKtZwhus
qweYs0e707OLY+0KKVw9YI2Ih5Pt5uD1b9xacnkaYEC5qOifXE276Ze0bOAQXA81wXbZ8KALdOy7
MoO5a29uorR7wYUAGqHjwH+dCSLvQLv9NmjYpbQekDOwZ9jQ2luHE9eWyasLbJCf1z9uxO7Tg0hm
/XC7c0ygIl2Crovrv0OCi5r7adPOSxBlLY5qemASix5tJeH59H+QdcJRMg3uJRyJyKsz4Ua5Ry2F
X3BFr75Lkwwl5GzXp2f8UNlR18AEEOofV8+UcFOwFcUuzgeUfgv3b27xlwyhz5VqFAjGdMycVJDG
uRhM5J4xYAKicOwBU0H64nvsOfW9vmPjr7Fi27WjE/Itk1AEv/Y4Mr2q7VV/pfEX9rJTLjC4lvs+
qgL9Wo8bBHBgA+oYKfOWZht9poEfc7Tnkb3m+VKKfIZ6Ybscj5uP2RMhhaGBl337SbgOMaURdnlJ
bS5IUYSu93HjDCvdOKZJ7Tfhqx9emX9LcxXuEyzgDvL1yjwDXqRmfycUYVOQxoAUT0Fj+xaaTkpx
I8ySpytEHr9Mai/zaAdr2svKDMZhRFah0G1Mm9X/Eif2VWt/rL9idsChefIsMLNGVUK2EqE1NvjZ
SdIk7q0eZCzSEHL7vhaxil22MzVd9Gen69E4lltijsbKPJ+Hwg1+yPl0kvEJPa8/mP64/8gzTBCx
24qe2rhz8MjIruwqZXfEYrY9yu1xwN0pcZijF9Eqs48VUdj4kg/f3GMA1N/rGsjrFePzUfCFrBaH
u89/olXtQGikm5aBX7EoE/2wCzMBJMaGlRKRvM6Xmn225mscx5B87tkxLEkieZbGM2DsFs8+T5xP
U0iooYGQemLl8ZrlerwUgnJdWvHsxpAkfBwHC02fZ4ItzWq5fJOiSyVj4j5byXPR/kGhbj1iHGjz
gJ7AvMfl7E0bolk6XjUmP06eLfijvtFAMcqVcWH/O/Rb6GqQ04N2d/hqppS4gDTTRpfNH+mZcnXK
uf9eEclkilh1hpqkQlie7s69dDRV92X8JaFyBx/X3OHkqrYSq5qExmRaCcC0DD5kfl2dmNLyCPwX
ZyP828zlIQZ/QCJMoWxepA0d82o7MJIhCSeOoD5Ij8dRICxxCWeJTjUKaV/BQShuFye1iHVs/9O2
RKR/sS7v0Db8DXLdmRLwaluD883e2CMOjeOq8MnhxrQLMO6XrOyX6IWrxe9ErbHSUwuY46KzIjIP
ceoRduEDtoXmrBVLSnwT9r7FSW/4G3E3yGsuKVUwnqp6nkqBStmujhlgVtY3lFkYg36S3Y21iMnJ
JHQhH96c8qBF0/YcRQQ54DvBi1cKRkqj92dD48MrrYNY3G2Zoi04VEqueYf9H+LoVR5orV6iRfG/
UxwjoWPcG/dJPg3zAnJMbGS1uW0XCqMSpDxeGhaEFFsXMhu//u0b3RRm24/H2lT9kn/bT/9nriGB
geZdQZKwIKVCBAPakapZJ5Qu5BDsmtCD+BnxBzzA0EUp85jM30RhWypSKtyI+DET+80yX/xQmoYn
WfMyF/lI6X/+AqteHM1qg+mo1fFF489FhIkLIOcwf7ETsE0c0OOnjuMbfjpo7U7/rotJM+M2Q/9c
EHvYAu0cZSB9Y5n8UEyXmxovCOh7LuEgupAeg5HXGLz0eCoW0Tp7KjHhec5k9H6qzNxZeIjOmXET
0b/P+/PyDaxumJOQ/1rpT2/7yp/wv7myEMoNskyJC5CqviGROzv4of6HwGKl8cfFAWPnKe48hCeN
6ltM74lmJ576CokMltajGx0fYrGW8K1n87FZqyb+Mf1LE1qPjdMdz5dokXdv7zrNq6P6POyEXBXS
oGqaHRtluwrGfW3zs1Hn22A96F9MjcLOv1UyXuMLjj+wBC7eNgcQEpblGpp2CYSQpSqz7XiB6GPn
ZIFyR4gmgpE7VmUO6qXRo4UwDfGQFcaVv8i2xTiqtcgh5fdr+b4hi8KBDewtTem3sIir6/rGgaY7
ciNeQiFu/tqExrwJZHb98QSMYygzfxt24Pg3WakzhPdspSI5OgWRoMdvxdZaD28ubQXVwAC1nbag
lcXFypQn0dE0t2KHbcoMuDNHBjnqq9cuwBKXS7QTttrD9ELiiybIjMh7sPlIQ/H8eAykDtQ7h5ni
lLFN/cPEnTl7lstg5FAZ1CyEj22yWuMiWgNiDWO+qnvxFLqneAO4L/9I6C2wq2+B197bHM0Ty3we
IbYMXO1Sq4epBG331cadlXM4AasuR/CIrXvindvdbH77I3uoUakhd4GRZdopBRWnEPAioMH3wemu
vMjaiMvAOEKQUAe3+t0UITQvI5jtdCrfugarjNOjbTehKB1La4zjVw89YiK7YS5ti6gZg6IaNxr6
pjgDGVstmnL0Ajq45BVWmCiVmQs7XgfjxHryqEAqE4UPePgDfvDSiA7+GK+smiIAScDnNtwfQnoT
bt6P0R+P8B/oLDXAVYMoXuygY2KTRz7hHsdE6EidnhJ9+J5P+ly0OTnCw2lGGZwGYow2F9SmE0wR
F071bGjWZbTQEd9//Zkrb1It03k4meK6QdHu0F5zf235037eJzbC+63uGhjhlDqO1zH1P6uJMOq9
0BFxwVtm9kuS0pMXxDwQLT9wHERr+WZMuOnN4aYjwqoRSedDG4Vr/jTYgpn3ZxBr4QYGMf3PA2gE
JAi7uT4xgksG4dwJNPKsPO3lYZKT7QrmkCzzAIaCncbxBTPKwAs7pRVYg8u6/n6wgeC9Z98gtWEd
fx8/i3izT8zcFYw67TXnpckHna2APA6VH08HVMBpSWTdsO8YzWOEotyz2SVd4SngVhe2cYwHNLca
RsAjjPgiJoyo7mrmyyp8fi2HQTxuYXLO+O1k5rlF/tWhVN65ThQl2C+qK8Hm+IPXnoz4bGpLF1kb
4C9BsvD5/p2ye/nUNPbSVDu5old+KmJXNqrUHsRmnmz9sOv3xDqrlBB8h3/Mbi3DeOkd3pLCKgRV
lTA8WfBoxk+Wkp6HAETsWrNLTEU8/lbFmfavEvBRWMFHrnfE67eoh9o2Z2rsyBjnFWcoUwf46hq6
YwZm4bexIr6XuFicYgiApTyrmQyupWxrvey3I+RCCdQ9Ej5b7qxFUd+PmOh7Ym8nc5vJ7l9xbU7R
jjfolHP85VRlumX/IyYj1m1ZEf271oRGKnQxpar8+w0adJCpGnZbzhI+1h/hAnNH/ci5wLSxKkDi
+1IDUy+lERCqHljxuzmV+WfJ5RAS3e/ogb2yrwWqeWM/iRrHpNnYzKXYWLg5SbxoEZSkCLUm974k
u1UNP0/45jhpSyeAZBzDdFnqX6ZM4GiX9eE4pxgnIPqn8XFTsnJmgwEsFnQGpM37epCQHDZOSfsM
GwzfBAtADWCKlTDigtLeZ/pkcqDDLPKdYEBGOFKJkVCUvlII+Vmf8uDCsTgGii29JWBpOB5PXEEL
ZRZNRT9Qc42tLv5LWZimrn9xuRCsxkkbHmgXbVooAIRbwA17eSRvsfzuSo7efL9ztpZEEb3YyOT5
3+itIVn6sKvgz/UJRDPs5KC1U/ih4JkMoQM1zq6eDaCPCET16uZmyYrbsxfmhuPKDJBPhg7faE3/
sVRJ2hS6gGGE9Tcxamscvuhq0h1yHbzqOt0GOTsVABufY3+ZqpX3kM4nygbSPn3DCg+UGE3RB0w5
5yP8CQcEDQJtJ0R87VaT2LaEQ4EjGc6Cy7Tejv9XETKcO58R2N2I5rskhN9EHkmzzonI35SivMAs
S9SjbIYss5ynQSwV6pZv+pW3fpxI0wPOXal3Gf/C9FBAzpE9+QAP/Jko0yM6NcAb+pzM7EFPbSrY
fQTItQn87NbUerkp/sW/qlt/XmzzD/ddB3lGmAkXWaEIQh4ybUC+PDD7gIDPQvfNf7BB79M86o8h
U2w6U6JXhrO/F6uuaXx7EW+Y3w7OAekxZPRh6T6mrUtgLebQlMyN/sdZNwTtMriBUeeOzRm42PMV
raQKZAhCiP5a5q5XEn2Qkj8LfVrRNyXOazeeA8O2xW02q48QWYAbUPXsHxx+FPKvqUP4yAo4rbjC
Bzrvo9p7aCcLpGEEW7mH4cqhS5joGYdqX7MX34Fm7yqSbeHUJztScZLmb/ltraVaqC6gwjfuqeku
xBX4s7S4Wpkd8JI6jIORWWlV90NxW9SDnH20CAplCwgvrBqqz+fF9oUl9ofPFeVOsnjHtq9L1k6Z
haAH4NI1P430/idjF5hEa6RAKsbiEYgv/4e0ooxXF5OUQhXThCVEJqE05qAbG8IHnBX5E4DQBrkU
BkIa/MddFoFIWPSF8edlAR9BtN2UL1OFsE8iyV4MLUCzsQVyZRYtRRVI9uxqqzDNOwZwsgz4RdBF
Cy7i9cW4OugOmC826usg/JmTtqzpLya4+z6eh0IwaPw02sWE9AhFbgQDj23Q6sZFa7kVR/6d1V6P
e4av5wIRMKADQjFy2tP7LR50fRH3wBmA6D63wQ6YqUHEJ0uQ6az7aX7pTROIhXSa1x9Skz6mJr7M
j3yZm3Lngus2544ny+t4KI8v4KbWF9q7mrF2GL9CGTn49z3vfI0y9U44YdXKvyFQ1PmEJIak/zQ+
Y7SeLmTKtYAko6Lu9IYXcISo1ylqQGoGjkok/uw6Wr3coLwydq/J7SQbcLysXQgTCShYfJTT5JOs
vRVhaML59hpn6995NZVLhKUgMoldfwdeX1FuDUw2Q1tRw3BHJYYAAmmdgrAsD1lEThOtyZ5i7RZd
h7CTHi2gKw9of3Xbt1ftr1d3w75j4flwefary9tZa7kE7NNMYDqmGiHhEoyWP1Vboi3bp8lxKnTh
waIyB68Traw4913uM8crVu+vOBjVlPL+6XBDpenvpSO8QddpvaCoOdS+nMFL3EwEx+e1WHzyn0Lb
hf9feP+R3RLIViM6wzMsNNnCZS1sXkP7R+kApOD2ZClU2MhBDWj5EXrisLY89sB8Y+EjInywmfbL
JnZ96pnAHISlwdJRoMIQsQ7AsXQpre3KeZ96n6JR0cs2IPMdja9uJsQGOrMM9qt1jBA3hKbAuFdd
Fzd+VuMdQnezDTn/qfWoP5hhstGMQojavG1C4TsgakflJSuQ+MuJjEMp4FJZExYG0KxzS9HPbTbc
CLr+RtxFpk2HQyANMqHyEH+iKhXccKkCWUwXLq3B1XF38V2UACg0IOQl0cB4vnqkNkulN7KGFL0U
uOn44Z8BBH8GfVq7h9y1GWJAHjyFMP8sTb0yo2tSK4XDWXnbgXDt+Vxoe28g/CBAWc36zO1ML7Hx
7JRcopkLBWQuxCWJCeI/7hGn8UM/vPsgHpFhJpHICknaIKMnruOdRO6TrL2rkEAp1r1grYOVE6+B
P3VLjRScNZx128gLeU//fBrYc0kn+cPW/uS5KVrrCq/dZrmpz1clBSUhLF6YGeXg4+qP6IAyEh3S
PtL5VJ48pOnOSKOscj7l3t2cDBIE5qNWxK0fl13eTSAw6KzhvVfl6+f3Bom3+pww21uW4pDXcu0s
K4VxTA3Q346jIVVnVydbBbB+kuJ6xMbKkDhJYLI8gmNs5TaFGc2ewBEFiaAOhLIUQdTEkjWmMUdT
GVrsGfOF2syN1e2m7tREnV0AKhGHjN9Sny6+ilV11Qv9FLxuXN+SNsbYDq8jH67KXtF7HqXjNX13
BLDrZ75dmYhUXUqjloTe8bf89rnCrLGhd5LUzszpTrFBEbV+yHMXCwMQfUIhA3yix9TnhFLsDeUF
xWhZTqMVyLl+9Hl39MfyyYc2jhYqdis8NQ/07xwkY6HM+HVFUXsEahQs4nCncdWT+5xEY5mGK6Qt
SZaN7jCHqzQiWu+LyBxIjv+JRr8pYUXAnZH+80CyAq2EtuIePWdXBu9P3p3hy6PNRV4qtpWunIh6
svOdzenWHaWW8c3HLeGl4kjkuHA6UAahozdS6V0yVmKIG686FOVEwPTjZW0NVhstYfrwK+XRch4J
BItiAvo6695OP4I/8v9mWBKdh1sfAg6xTZHC+H/tfBxqr2Sd3+rp0VR6dwCzlZLpD4yzhc8qzAcF
fGAUP4bZ8u2Zn8GAJgUcVLUQ0MQEiMKM28yM1RCsVDAb0x3d9rhIsO4H/8qxbvuH1gKezSGcZ6YH
2UYeDhNFdnCBVwOntbaYMUQMXe0crW5b53A31/0e04B7gMUrmIUlcEzqgtK70GDP6osAbw7FHnBL
hYeT4Q8fiOCZL8UgaFNxgm/bpO3933av1VSL1eqUGQo7orlM+mmlOoe8gpEnSNlD6CYNQdHVho5D
/oSDySIvw8kkMLPeklz0seslxY29gRVd5qIDsbk1MMnnO5qFPjukdn8xJNjn7OgM1S8m9u2SPYrA
c+X9JjAn3IRnqO+pf0QiqSsThmFlh5Woqg6+PgiC/BtvmHMnkvvtiIZWwItvnsRwO9HRqq1Hl2cR
oBVEOWTag6EFbL/zrxmm4FjwrMMESnHt6PN5dMjfk92NVPzk93j3HlJXzHb/DrPqAfPLe83rmqEX
hKgoq0PTLjlrV/uXYgOvBCVkrU+wsKpCn/ZJcMOm+cEGM7QnqeCsORvDU1rMEsm35A5AROWSJOgR
CWQnglknZ7GvkEOy1eps8hiqWWYTrzmNjb6YHj1qLvCEZSueZh9XbkCQOLl1ycPQw31WqRejHbT7
8RJKNee5GDN15WN3PQqLt0Ob8nxQC2vXrjBpZaodoxQcUSUNX1EsocZuNO/b7lrEN4ef+rTGeb+6
VQSO7vsI93a7EvoHH6llr9Mx9vuD3rC+uG9Ner4m1t0+AnwXZVntozH5SjBbvhDWOmnHmQ7DZOi7
rE5fGQv8l+UByX7Kbq5ftWRTwti4xISlc4H/oweWVjfddTjzPKWruWORX/63wC6a2ap9+4dqGQ5n
eZj+KGcTVWZ92oYRHDTG3wf4ix+JSb5P70MZ4mc4SpaZtQRxQYhEMsMedXLMreOp+le6Ft/Nj4ZA
ULSspCO+yTIW6eLaKAwChreYA/Lq12qTjPSrR29lo1JY5ZqpMhzhlDgIJFFbsOrSNtkoSvQzAgGT
LPpKU/S8iPeJ8FU5HnFBG/MvXkMvTDLH0OuKBFPoUxv78E/6WZxS8oM8h6aagpfjF9Qqpkg5sRXA
3DB3vG2/U/KonnevryPgYMAeKZlJhhduAGIcPLKa3wRFkP75pBLaKAeOFqdu7uEzL3LULdZGiSXJ
jSvYDGpntmKD9RmZxvtf0F5EDzWGSSAyfytgCFi2Omze11DRUHYOrgV4EinGxoRm6Ge12zzjA+GE
0MVk1S5ZAYG7GedM8BNoevpASHr/F+nkR1lwPPIjb3pDZN5BvnjK4oodsSeDI7t3G74eBPPAThhO
YGgDDlycKwbJJYJVyG/7xO+jTIE3JMevSMZb40HYLGzT9s1JW1+dWhVJ+4HVETCXnhmh4Ax130HX
hqCmTTq1lHq45a2CZXwM8pd16EZVmI/B6mEQ6sI4JSYx7DHQq4Egd3zWXAKBHNQwLRz4QDsvqfPZ
2MdohUFRdo5wNub5Q68CMUBkrD4iea7qUdLXV/fnd4X0hHXy45kuY2TAx8A5MUodWJIfIOKWkW6F
r2RW3b2Y2Dd58rAfbHwwtVB8DGey7/bmVeeFN3I6SK0cMoJPBp/Ac4g5IYk22jhdqRtKAPUSmuTy
MQ6ucGzHWuYyqB8LE14bFznkigINIPS8ozFjJji0rHlhPUiurWgVAoukNlx3h+vWdOTR4rE4kUT3
Waz/BWbp9KTpR+lP+ZzDbAzm63Ax+aKRgMbVTRGGxX9ft29pNCpLWA6TwUFSbbyOgSOi9q0w84zR
FM77Q7/v+CvDudUCJsKIanYa6iN7shnlkxkiPZ9DTafmptxldH1nUo4Vkn12P5eYytpBweQLMlRP
4nZyoc7SG9XMaCmbHIrjYPT6fSQJ2gYeTFho7/dRTgmv6sekHFBX76cxupFDAE+bWv8Ez0HaR/QA
0fP7LARjNe0MPLoVAhOsa7s/kWsgwolQgbMz5/HK+7QgrSW/IxUw+3oT2nWqUelcF8PKgbuBYNFT
2LdX1wyx+8tArgKi5ryF+X3d77A/Uo25H04qIi72vhTQ+nyZ15Lagdc/GW8Rfs26DKHoQPou+mqp
35uDz+/0V61wNYWALYsTmYxkDGfjORYUb5LTfYQeBVLIoZ/HAQfo1g6ngkWdnlTzn1g6KUeqWfE8
P8+x3Y/0MBzEe5Ux4HH00yiEJWTJ6cgQ2EklHygmem9rBkNBqOrH7MSrKJ96Nwto3w6oJjhM8eGe
IZMbt3pnQEVV5D4Oe9qPHh2wT+r6O7CInW63HI8qGYUg8NRgDQ+czCB+c8LXaYqYwFpzzSmgqJVw
tAzIOR5FjdJxnuXY8e56qYU3LiDodvVsDqfj6RQ2OIpb0tdicqdd1yP8+H0Q1QG29xjEXQuVif2p
hC7dCArL/Lc3QUWPFzSwC+r45oDlCWfTkH3s8+KrOjsCWLC4JM7GljJCjcUjp+q1iNCSmKU9prJk
X1bhJBVNZgqocfTCIwE9Fxs8AVxH9PuBlsEuafoyUlxUZWkdDBfQs4K3ReGu4jbbKWnld1a6V39t
bfJE8BTFLAJ7m/f3/8XUOhmp6CNaWRJyEwmDmYaiVe2FZCr3vqJ6kSi42Is7cpAJyIvcHqkCb4V/
gKU5sl1O/4IAEewyCQVK40RTu2BA7X5tuE9QDmIg8EjwViEmqOlnz9AJBmjKuae+U2iqljXV3nTb
YbhWQx4uEsq96sbWT5UP6pho6rpQ4S2V8BStrbuJWinO/WaCYY78rEbgfGoXeaoI2Y9V+GF2IB9P
dMa7R4oFf7qNqDDPr6E1ZuuRKXtDZ4PkxpuEzHWV1KSfDegY85X0CL9NFRIzB8/1j7+TZ2yEEYaB
ZLuLIvdD773n4VxrSxKzIDemydRktNkHcMif+ziyNfb+306vSDoKMbEa7kLCvhr6fHOWwKzjLD33
B3CXprK7XAKJ839dQFbCdMB0CiPdh9cLM9AS3CFrUCh0Y1AuRpeyLmEo1JnWiJC9n0PIxzbmtHDo
l9ejpM4o2EJ2u7Uh3bvEBwh6g/4NxTlcnQhK6YCrEUk65F3FurAQyypCdukNkDTc3jYuWbYysOry
0Au1O/7eEIiQv+1xsmElrfCYpynHYBkyXMX7tU35iqaB9qiub5shaskOqHDnS6I5znHLRL1U/GRJ
/o//wimWicPajGNy7liL4LIyfIufWjorYiAdArxRS/bI9piZtzo0QvBO+xyETFAX41CMsQ3aK7pc
20wCNWN90tn0t2rd4dlJVDXwqc4Jje41PqhYY14ZiCdiusolfLEFfB4mPCDm9C1fmQgYnietOOrw
cn6iITrIszzLkgFA0yLEI4DkKc0yqCaWCRNEacxgYfDqjNpe/J8ySzyr2d513oN01nNvWdryNNbG
BKBN/vViYWYPD1Dq/ErgFTEG82XnaBBnEzwe4xNXoY0GoO64EN2ZbWoXf0toIP47pIo2u6+FWDw5
4f7T1iZpOpyWoJEDqLnKs3VqYur7m+Pm2dzKZ9g5kHjIpHk6BV4syUoQ461vO56QTkEbZlSXI2P4
RZh26ef8450XFae/hT7av51ggPU8nz70FxP+PRlT1nyjwO79sPdrTvqph7bSOt6FZ8NRBg6KCsHO
vnTFeUYrQxo+TFBMtiL+JhVywwxsi+Yl5mLhVM2N+sSkyV3zUcuZFDPnr951PojDcgixZZ2qW7BN
5euegxQebbA3yCVkfWa8YP/LqG3vnDIw5rhX2b31yM7WTexb5z0ADhrVr1q6GL/jr+stQa81eBjg
tbY7UmhBPJTajfgiwzDAa6bc19ZhuYQyCbNkrflqac6pzu8nAGU7Tm1O3UBAZad1F6tn2TUUG56e
YnrHcPVLLCy+MaKPWT97vt6a04PzaT0YjQHv2O6mhVTa0odzV8MqHUqHCCJ/86KvRImSw8eM6BQn
c3yRnTJPngYS0WhDameP3YJ6XGv/QC0KFMZabtLwoZ1DhQkNtTRwE8OLPmSTb7ipfhj+hpUoOxWQ
9n4iH1lyy9T/m1aM/sI3vLMd2gqXv0kCl3rb8+W75pMVv1ivuZl6VGkmYMcW7Dkg4NICGXotbhQz
mDEbqBkI0vvpfEbffucNN/X45XtJ7i8ZYPFY4039p4NxLun6zK49neyroaTHwStQ/gIjOhe5rMhu
TxZtveFqPfTvheunFfsDFl+JM0UcAuzc4kSilh06Ho+prxvhevvhIv8ogQTZF8CLxsK676bH8Q5H
P/ZeF9JORVnokQBP63EsinXhQNFvUCneBp7L6pipqYVEPfije8TPfmhTTmYaq9PLQbSrfpPU2m+e
1JiKUcmp/VAk/3IYf1tOWcF8A/bvK8/wrL3ORLXA7Tx5xJyWmCFs0e993MgZFGNuwBmypApuRXeb
1Ga7wIFMMIM4F5p4uWjpPDXH6jPK568tfdDkEtlwR5Z7h1BC1r86VXRkbRH5z4QvAnzNdM7Ycerq
vFCttp9wd73FZi8IDCEWnyomXW+8D+5t6xTC4MxhYJb05S4tU1einKOYvxvAwJh1vywtS51iwd9R
WtbQUnw8KQSrzVaSP9tJVkNjxMf/utubPtv4ZwZe2hxIk3pQDusslRNNkrr9GYG7eej94cZz6Yju
ToOgljpMH3TsyzTA7L0Wg9N8xjyc9N57teZKhhoymLIwbqHvRIrVVVmTjtjCHfr53v8K1RS1NlJ1
9XrT2dfI4pe3o4cseQCa5VtltKqcTqdLj2uXyobVXOijFcV53FJlhrQuhJdV9o13Kr6qopeLreCi
ET1mqQOgewvIkk7jWG3GzIDVjS4cmTyPvHckpTXgpxsInrFNzfcfK6itO/eXDLz5IPEbL+QVugaK
muigfMgIGev5uFVLswlxCtbWrWSlJ155GDj0FVbqo8FeIR1F3WU42I9FunZROgxso980MmMWEIYm
AYkosUx0NBCAM0R+tGQ6yS4Gdc/5ECNz99YX96Wrq55xroRyiQXjus4Mr7TsqeXRKeKJbGLXekjE
TOZKsl9W/6c3Yo9DmPx+twUBJyMEFmpz5Utqt6B7ietI3cpq+G3ISIUSeiCw9RMJpJfY7ZTB8+iS
YtETf+4Fq9QLoBQN2q6v2qOV1EPaotaVJS30HTyZhoMegjlnKLEL4/NDdkOx26hSmB1J8mqHaINk
uKGHAu2ADjWoLLX40sr0DnMmHU+DxhyBbwogIk2agET4s48W3VKOMX7nwEkSIJ7JlbRxBLTC9ai0
1XeeSCM03BGLor5XDBInhH0aqOHlc3h+/i382+JGJel+N+Ha04EsLwK5hjClUgNOqMZ4yZ/Cja1Q
Hmjp01yXQIVhotjBnhdrvHn+2IXzQkKIWE7vdeLK8oWb4Zmr4YwC5j+bx3Y7vk3J6gvpTWz2gEut
h3N/h1amEMLCGlbcK7J57YhNFtXdHV1x39ThUSVQCKUeb2KPn5n4sibE7Y7cC5PC0gl71rV9xuga
TcVQisCUGy+k4sZs57N045bNIKVwv16gNu6A1NNZ1Pv4VCb24thGCLFeBVhkdZbBqNb8hoSs2M1y
/yocNQlk4BoroyCduU6AIBTO/5MoJyx481FfkQ5irXasZASYYRHCpR6QbOJh9hsmaZnzAbkLdua1
uJwacCFySyL2Wps6/BtEqENDcDFes9YLqWUFUNRnxVck/kzL5MOtBeTFiE4frZ2JPyxj7r+lGJH+
Yplnz072wOLwl7ryofcOMYxSvPAN7oLRmF6aG9j5fm5683jACSWR3TiWYc2Z9OyP4A9yPPLNXY4s
E+cJyjuRp+cC6TZ4VbSL7d/kn+T6ul7Q8wcgJKNMnmG0tfumpkOTxje5s61VQ1u0DFe5Tn9Pss1Z
NyrsTUlX7OWrujiFdDLXJloyr627cN/ARG7kmuKqU5b7uwk5NvfyjxLEhP5UUNPsB3Wbn1S98yhI
0zTLfowIdNlSBPMx9Sia2AQdKXsY0Kw97+FWP6SP9kF4BpO0FxzaNh7v6cGr0cACAu11DROlvdNl
Yv/p+6NURSAK9p9WRMbTGW1cX4xUzxCCJJezGVguAb/W8Hi/12vKDyG5Z2A2d5RraS2qPrTHyQsh
thX1JLkmwIrBxbvn4182PFsrut/Ymti2BHUE/tZVLdbJYYTf+YXvn0eO+P+f8jyTsshLVNpXj/qj
YFRlCwuPvSGgnzA+7WzeVVR2sVCcESQ2Tqrnlrcih36bAmhxEPHbDd42kacmzoYFidKKp0XVWuhS
SjW81daDtp0TUtX7HSM+fUO3l/9XGhs1CCi3cG4i1KERpY81NGRvHe0bHbkgg3yJrvJ1Qd/fS5N4
vZqdn+THkI7XCMP/hzz+3+ag/458qlxUl5fzfT99r8ZXzPk0GLJ74tLTZ2t+b5oTF22hC1HLwhO3
jDPsCSTSfueeYKzW3nmMpPP2WKtk1jxO+CsdguvcPhajMNPO9PDness3d4nAkxQ3Yjv5sGrrFdaK
778Dgz3CDohcCDb0jfmKEzsi0M2A4kU1xNo1YfCcVR9Eb+iNkST3vqJ1SeHmvk+2mAQf+7jxMVno
/o3rsq+NMM9b0dfdtmhmTTbReuiTJruYz4UcMn3pfUEsOpMvGarOSRuqjVDgRmoPKzrZXifwDr4S
RI1Yo4pNPTthVzDyK0LcDWtVqwnaSbSp5LVNXJzd78Qyv84Z4+60APB8uWvxG6XIeoD65mNtY5ze
5zpEhA4Zk+/sZ0Lf2F1VEuJISDmmmJdvon2hTRDh7Qx/BTCcw12EAIBx30wTx7nnUNIM8w1gTCvp
Wpb3qg31PJi9NpJpJ+aHwnOA6f2oSe8oa/25DwA1s+FUJnu9jO+9T0eDETfY+0vnt1w5GF2jkul6
9kKFcDsXgTM8ftYCEciu1IIQZehR2daVtYsNipRRSWyaQNu2AAYYaqAMu96Ab+/1jmlk65rtInkB
0kIl0ctJbVBlldbJFVgVGp8gEaVAK5/atwg0k/n+CUeqV+4WEjPrEXuAprs/rUqeJOPQZsRoZqzH
5uWcsf/5a/13sAm2gA2+r7Ygb7lsgKzwzQn0BkCG3ZS5KhJ6PnokZGpJxNCV+BFaP6t2Rjbfk2tf
IdaKF7eJwLZezk9B3tXQKd+nSaoyLMfNma/pGwsBHwSfk6PlEoHkKSuF2Zd+4X93DlQ60JOc8OcN
cRQ6LX8Bg0IFbFIDIi7MNCAvuJzfloZQJshvgRzyEeheVWAzcJZ60fYOJgSwj65h9YiH1VbiNl6m
hfVeOVF4qMkC0NZvZbKJZjWE/D4G/pd9LsgJliykfAmZsEOfORw2P9nyXYI3Yn/i4T1rVAicNO00
NWkq7kuCS5Bk2vV3omt49AFv/r4UntS+hKpT+s+wbpow96eXGazuztY2R0XyYw6h0bUFk+eu1qjj
Ak1cTyizeVwXU6VLr5uiwVtgb+DGpV7jvwOg/WqJKdNIjnkurdNIa6Gu0WTH8yDOue/l1YJyFnp2
mj2tClXz+Cg040hCZwAlu2G9EYw9dZ34t89C0I67L+jRNTCkDn9KpuQPwZhC8flAe68vNaj+ITLc
XoHXjWXqvOccro4unvanYMGc1mowwD5jtxkL7Qx2OeH5jW+ZKhiPl1K1uydj6KuYvHzGlInE/xOm
L+o624YT4KeKbgMpjtoBhDy8QnaVSpKyFtVwLQw0GVuJwOGbehCVCq6WRG6JrBSwyy3gpvmM+atp
indDMDRfmBAajtvko3aFDO4MqNQH8M65tHWDTGyQ8dL3pTIT2240x0Sv0Wj/g4jfPeyuLGZssJhv
LTc2D2n65Ge8ufh9EHy5fUE/dsXE9HH2aGkywKAGlF+DMWEGfJccB6EU7j0eigiJnkyZfrspYOt9
1vO5+qZNIzdVf/7cU8uaRtGfFd75DJlpoVaEI317kopiOGdTBfRWiZeG6m3XCyqoyh6xjAyfSEsh
5FNFa5/0s1/N0gJGryLhs7Wunx2ls9ze7pwRwQvpnUN6aT3hJCPZ8mU9QTb4iFviyWe8Eugp5Ux5
cF/GNWd5PriET1VtcdrkCBwmSV+r2uYur9Dg5nfLKICnRF4/l4ecQLH0ZRa+rCnfvAWUbuCSpHA6
dx90fcCX0RdQ39G6QcuiQRBW7jtpoDD78O4KzzwpaQu+4eldgBj68tA4/Wal8PAYw8QXGQj1pwXg
UVTC8OUJ/eU1zoFSlLxAD7u0BuyqZ/4SkVDd07BEnfnpXQLqTeR8BXqtPfJDAauIvi9CgklSNoiw
OTCTTxKiz6gx1Gedr7gPbpjzPMZ5MPlMxQpl7q9hnVypoNtb7AjAxuBopa+oM8AF+mAkrEo9kB06
lSMtGZ63tok/H8PsEUqv/GPM/evA/oYrskJ+MgUhRODRlMCKDfTKzToaqIs77GwQpxSO/XUHTPq6
Gxq4epGdmLeoZgDv/qqpuwnJRusRBMbKE6b20QwX1PqtQvXsG1DFqysMvtunex9MxDIXSaABeqWh
kEavBKIY90aa7Y+IIQDM8WCh/WVqobeOr6e07ErZnvZCXx1bNkHUWY6T21ZnLPxNZAwHNzzt1/lP
UnfwGpuU5rqD5tPI18hv8x9730xMyNqsSF1xIy/L1PI4JWzPX1xRqd9ZBkaIiqI9QXa/pnJYdXWU
xoAJti+T98WkvQSkQE+4PoyD026rvk1uUlFpaH5byYj0dzJFq0RQijFXaAMDX3CuZE14qj3Dl1kD
Zj70VSaxuckZ7dN7FzKTg2aeHs/fIlAq+xofux6n1IvdkKzdvGKl4kkAs3gy0hlirc1c85pbfuaf
uN7aVirnx4KeWX9VkyY/Eo1wzDyA7G+3JO7Nl3coZTPeR5C5WjO8iSquGlFV52ocJuzmv1IvE5UD
2qi+qUeWA7jmVUcw+BM8y8KYLn/U6dvyjgIXSEf6zQlGpshkvXt2OyBff5hhNT0pW+z1yxQthGhW
vtC6OhupU+b3i8gjDzYsY+K0rcN82rLbkkd0jphMVdUa+fsU6ZHlW1jkfgMdc34V/NPi2GWySPxc
ubD3z3hrOcoVHHyPwQyctMJCNiDvMDcB6tuRymLcIGExjY1Mvm4ofyhpCNkrC57e+F+dmXp5tgGo
4Wy53LCqRHprTiN9ndYMI/L1KKwPeP5KTaim7jbC0i+ZQhbCptrHceQKuB6fGairhfY4nlPbKdO/
qwjrohlozAcpSOT2szX9OSp3zi0NMgoyBZsYvDrySOnpBq3JjSWffE6doPDYI76AlVmIGEOKMMcE
iWGuTmnZnGzjQ1+sy1r36PwGLrHxmKoFKifZXLWzvYgjo+0B8pfma2BrENtbxvvp939jJg6pQvLx
LqamJGyqt2EYFjbZHgmduZb/jzlsH1h7SmnWACn21PbdjcB9+ZipiYWyf29XT1eVHT2mG+eADBnZ
KYeqn0XuKaLSauQsLIVSt/sAPUdEANXm7cFRijTFW1BM6jkHUWTjfL+GyG1wVk7QZ+FaLjHH5Rxh
miW3MI0HAGPgZti9M/TvzKE6nazY6GPhjX3brIYT/tVEloODdlh6CrG3m6IEMFrdht3N1/bgGnqH
D9EwWHyrPmfBkFc646ysO+mI6E07D2eVmM9UfI3IY7+7gDAjsi5XaLdvExgZ15Cz8anCF7DBlZN+
HG9m6RyhbdTL7yMtRwzU7Tsh4zfePW5S45Wh/pmzDqknpnLuoeIxGYVvJ/ZD2NlRh7emTeNCqnrG
JmFGfoze0Ezvr/OkV0cjLYni8OswBWE5QLTxRD8HL0qHdrafSyX8JjBd9XvGtd3IyNk2ucrU/ZFq
SLWBs4UvApIT/PB+9sjJvOphvOQKfmwRJh6x2E/ZYpxLgQOzRFGjqpZYhKB297IsluvLS09KWDIn
2eX1DUgm6BVArRwnQHBUkfiszCDhHKAeGo/WXPhLFaCjFywW22NCdwkYG6BJoZF2oxPp1T6i1ZFT
DfFjHH2qiwl0GKiz8zH6J9WnKFkGgx2/8uT54Z+XfksgWFKEGUfJPGN1jyvQ/vsTSUMXYoXkNUJw
jOLm5IDzwHGi4gJgHIQ3DeZSLVNnNKW3sKTgG6Y6NYeeVdf8q0LTCmE7hiIKjkca5+kB/vr/VQz2
Ioz+CDF4Nu8ovKPT7WSE9AnXfWtiUmr1cE2BRSdcfvp1lnYRGzI9Tt6OObBt0HCxyqxW+XbYBwqp
GNgOGPj1bdIJpfPHpqbgRNQyfV3fnR9c7Y1WvzG8AErYuBfVkTVqrhEU81UpMWMdJUnOL+iShLGS
ax1IgVicTqdHzIZDPA/Q/hWJucInVeJzPTLT1636LcWS5CYrfGs3I3FyQ1903cDfIMIXNYUSxFqs
Zqp8Ww2NXzswIWzLgfKoMGLny1+c8SW8Vc1RBA5na3RPuf3VGEh8/+3nXpZdrzUsN/sSMem5D4Ql
JjcYGvr33i+921IJAM1H9BIrYuJC+fis0iapTyZKLJgw53gAEe1sGAd1dmzlDglRky3/GafIbYls
RzR9uQlvrP+UseGESH5VhiAn+zBlbIHk/Jzr/43tCADf3vNx+BhL24ZMrF+S976sVrZgssQUFCuA
FOGVfvnCxexWonBAp5TvaTFTaAWH2hvg6H2yJTvIuLrIIPx0+NPRsnFVRk0EfOs4UqC4A+rsQ7be
pFNBpEKzWx2+nA6nookTMrnQl0VXGDaOv4hiBnnQ9xVzHWcgqrhDlF2smlfuvYUCCfpmYwkjjkd0
NoFuwUugtevjybigaRCCjAeSvJuDvzfei4vKGrLJ2JwFRbqNhhL/Iuj3BAXZvU303OL0Iw2DRxAC
Ln79Ledyo4mbRLGIZBNZigHPEaR0F+E8EFT4k89IoeZUEH/SBB4lwS28KtKf7/47zG19nBUtkNCz
rbRE5VjG+TsYi59HQu2W2OWCPGw+fqYtcn0MsUPck31d8oGfw9K454Li9+Ox8L7BFvMN77kCYifH
id4yHxaxrxWuJ2QnTsQwYT7+z0T71likzZwefLEz4p4F3aVaB502aqbm8sG0P5SIyiSe5y4SivRP
pPPxLLv2l3HYs19PO+8ouK4CUS3k2xkpQP1I0hJjyETQcAPyYCR2b71eFVF3UdxmA7WR6MVM9Xuw
UsngQOGvdTwrTm6iDGRk4fWR7rSf0mUz8wDAjqjbvFiSamx4XUXXgBSliLbi6uH3YUQ+8JDu+huN
S+QclFxz1wUkoxKkMyfcJlnHcu5rUVNsIgok9lp63FsLbNMNwdy/N40iJeb7de5sDh5XKveqlVl6
yifuuO4WIkXcBFXMVhRAI9gFyQ+7dV3ovpwrD1rT3nBkjlzrajYw0rHpsae6ig3DRt1s5C2i3BTp
+kOLYrGZycQMv/Q9UeOqsRps+Kve15Z28B/N1cD+wYhsHTrINV5MFv1TR+iNKoG7FGXyMuhpLMKc
fGMogTWt5/uT5INGJpKzLBZhIn7KO0qwSCHhi7OjkSHiezKc5iEJAsdEnlc9EpTj7knoMG6S5cc7
2PgzceWGMhVG8x63lGVaNMDwNqT4ijRM75NQbsioAIsae7ABSgYx5184nKTbmvxflxW2W4obsWpD
BsRiFTR0zBU5UsHiKgbr6Ka3aFLpEQ/luZg7SBnCVPk6/+AlCme/FWf2BrnYWfvKHRrXLg0HXTho
6+H+zf19/tqBOXbzkPTZx4xyHakFgVPnwU7oi/7bnNN/gteZBE2BjJzuUrB/4gbiduuVt/zYhFaq
RIYjgwRpt4qpXVt+im1NdcF93mlnyjSy7bTwR2vQlXDsvX934nrT9jtnBhb+Qes5akkps9CheX9m
DDllwujLM8MVxn+SaqOsOetFCoTY2W5kaBUszjKgkAEy+fJmnPHidBM0ov4APWu0bOCmqgpsLcFA
yIg/r6884mSsJRKWX9gz0RRxYr6vnD8SFLiRmKiwVPUrYSxguSuTx2l1DfnmuN00fMonOgbYgEhC
YixDaVq2eiopZuZkD5ERC0FwGcWh74hiIvtqw52g18JAaNaQPKqF0/eeKU8lcHpso+0G347csdJR
TX0najpZEF7MqIVm17PuKRl/TFzUjObR0bevLLxoWlPLFG9sNqmhvZaTw0TfyNrHngbw+kmeSxAI
BJSorvxEzXcbgNKc2w/oOlaMalt32BhY6wHnEhO5T65UGIA94q8MlrfqO1WUFgKjl7Bv5afUbfZA
JeUjIr0LEEwILCS6AVyYJPLPV6PQ68XUJG2eiJFY33y0LWyIOLsPJFDJFqXewSjcqnhSA1PzhVMb
SAVrL97xvhNaKSbbBTJHKqEqXcFQK7N7pUMnyCeYmZlFptbn3wfF6NUzCSa7RTwy+pnvbnkyECEf
DO5bqUm/mVmaPHCk4ptuqh8yzjDlu0Bz7kRx5HHcRoez4VJYiGeLAe/OFHkOtkCsi5yUr7rdet7C
uOvvQZQLRlJqq/DvExsHYk8RvjlB8186FUFGvsYDyiLnsCW5ZgATRRnBHijDQI3QyvvKe+/ImCd7
uLP8YXS2A4PIeFahcwMnP3+VeVvuchyqm3/qjg7eigjwHDcmhlH7BtxpuPLp7oMvDiZK8XkF5P6X
bg6pqPrwbW/o4T2B18DB8xBDWUxDGBkrPw6qQ+2nSheQ947v19kfNCJokGfPvc9Wndvc47wA+b1h
pH1452SgQb32r49Y4FHfMQZa/6osWU3lbniC3R8it3esybn1RV3K9Qu2b9IGPVsU1lNtmIhXYYuq
vDkB6u0ln1sddG0BnPFE0MhhpJQgJ1socHq2yYI4+bTmPg49Vhk/9ClUBD9v5ZFNYbdoDdNhQKRI
QNkV+qiX+UAePBL/KkJDFHCfy64e80xNanl/uTElR43PXAOYs2nGhCrlXHzGhh/wOQ43xYg/pKwe
GmnrM+Zm8qvJg81OjV1QdRgYc/3yfpikztD1loG4/zdWtdKj4j1/7Z0J3BGhBl9T5UyJNo5ZgkEh
Au6Mx8Db5L1z0RRVljmSjHNiGplpzzn1g595iTDXvz1V1Vk62YTdPFvBlIbtQnuWSlbzXiOn5vYb
KIs1407WDeurUw7hRQdNFZngO0uGvwfFpJ6Ixab9ndj6pZUfWccoXT3lmFVqSxJwpyb+6MBOLfx0
BjvU7XL0NBr7avmkxdeGHvUchMhrLeTkcGLnbpcowpdgfjbWRktY4L1AexZuA+gbxWdFk3TxKmZE
ZB8N+ssBFdltIaH+goiusukxp+6fGPn0vWm3epa2geuhuDC4LoGlwSzAJrcnToQii9BAoefdZWij
LDHzaPVyIjshNhhyFEpZDjYOTop7AQcYeIhTr/izMNv8Y/6a5/wXZjGdKR7fCOSW0r8F1wEeG3xV
Iw03A1FC0I+42cy+RIw1YhLCZoq1TuY0UkR8vukgJ6fYVDyO7GE/NOUC/tQLbOJoYdVXL9W1SepN
NmAtLL/kZq5fM/7dwU9frdI/jniUfnegg23csCru3w37wLIzQ/GL0AvyVIQ4Phe0yc8NsFP2569F
wrAHyOw0G0Y/B4450KrFcgTOZIVqWk3jKX7TOvNI1AN54rdhDCW2QonpicIMM2gG8WJtq/RHp/Kt
3NUOtCiBYZ8OEIDyXMBWiq/Bun1qeQvlZ3+xHLwPYJ1XZrpyEWDMcc6cG41a3ld6AoNL0a0sAkiZ
2oCrhCl6XbXxojpf53eKTTFhJfNMXqWMyZ5ja84hnXJMU2h/CV/7HTlu335LKB5MK6SIv15K24Gm
elIR4isXzvb4epGd/YSFbJNyijZh8ELMZFjPqA9Yujc5wtULmvWsuYyjPV4n+kccBHmRgSay9YBG
TkRHATw6dEOR9UljgzI6ThPsUh+eKPf9cfIZn6lzOVgRNta748UuK3x5vNOMaS/3Yi4hCgeZB5gf
aRWg5BcxVcjWTkpbboay+Vtt5cKaXNfVAcraTP5S5mYWJVhZHhTv1gBG6YElT1Ha6lNETV/5JiuM
dpI8qTB4HsVzD3VpZrDI4z8BCX6aCU33BNuTvEdyIV22Ot+d4eM42WXo9EDmwbfdrD6a/J+AKiAm
wdXxQ3W1i/G0zybqWe9/5h0uk1HB0wPNtPNShR2m/RUzmxWioQyQWBTB2oQ60KukvlY2z81td4zN
H9qkKHOspRNaALnPoGBnoxxfFCKmKs32YTJJu+kB9r0nMF2VrRPBxXYixRMA5AZ5fT0P3paUyeB+
1SmsjyD9Vnww90bcapBeKEmlLHf5zZCS5S4XKNEYFQ8NPX+pjIzVSKQKMpOGzZ8944oauxexKBbp
cFr3NU65VIazEkm9b5n08koJsI2F1Vdh2zxY5sKy1XsjLDt507eoDNUb3swGD4N8rC82oLwID/yE
Fryx1V7lcn0bcUrXLGAZXDa7gKxv061ObVRA3Bbw/i2N4vL02TdAkMqLoXvptqO4SirwFuYbVefU
W5Ltr3qhAXDeYctv8Kbyn3YoGtrQDTSqh50iS1K7pR2GxQnxVubMMSBzsDQgzsTgjKHqKkp3QN0X
7G6N4Q2NNpbYVgS/oYP7vvqjwjDXJ6zXavAsO5xRKzzJ8VtFCv5jaVr+of53TdifVmfG66Vs3xGL
UkyMo/otTY9gHevnpW21f4yCsGLgiq0Fty5Fb7WWJhv94y0DYGnxukVZGj7WofBoALR+h2WRR8kN
jZhv/9Vcbak8nFT1/pGM3PgQPsOQt/aKm77CsfbEzyhPsG6LQxlNL9IQdLTokxPIa8kfxl+pitiS
tGct40OwrXwXR+5pJ4canGiV958LoAMj4cn45f7sXgyENYDSFh3uykhGZ6bEERPgY1EgNEnyPblR
KsLMxKkqhZ5MTl87/yDCSX2gLlyZEUmPHT0xN1CBgM++Mw2RnPr3RJ22ORcMwL3H5zIGGmQqE/p7
EcVqpBsghxDcyvRnEEG/C2VCN57aSlyUQCt8UwlKhxB3kE2O54QLZuMfy95pqLJcsflYZVwjo3oX
tZHi6nE321YAfGo2QgIOKIUryKxzVqGfgfrFGNSueghgIkvx6mUHaSCsEPFY2FpeCwFIDfOpDy1v
3MOdg1MhXdY1ZsmyCPqFcLlc6hexE7agRva7Sqlq94TJbdCNZ/cOH+TT3wk1EeHpQmLCIet+T++Q
R3Ke542Qq+b6ORRE/gA4J4uZOH9Hng4pQN07QOP2x4tzyfybFaRqPwlvS+/XI1tYb6pHs/zOvH1q
camPqpHgGvtSyJGUnQen0k0nAp7FzOS5W14vBY0P1CIWWZRXQ52gwL/XUYgzsR+jsEiII1tDBfa6
9xg9O8wnAnaLy1kTKr61uunAXgSa+v0bQFZrW7LX5Y1Npss3gF2jwdeRxvE6QNUG0cRDevF5qdF5
MS9E/v4lTtcjKIvVCZL26guZTOhECX9TGOe3Fi48SYYrqqMTi/TdfSUNn+BgNXn0+Bb6sDtQRR37
+ukbiaartxVC4SZeVTM6XxCG/NtyG/Fd9id59JE4yDWedP9qpGGbPW+hch+rBaba+H1EfYeguuKC
Fid+eHXyFtRyQISKR6Uji+StNGwRFJs+k9K6DnQ+cex8OGfgsc8192VvzwFuoeeeo27cqkaQL0yZ
4AOnJfwzOh4vmJNENeCJAQBUzr0dDWAk1x3moFIEed2mcPffIi00DmU1dRSMkskOzJnbTjxHBHzD
Zfc+l4kjnMKfRLEjYhWBtm94FWY1n78b1bIDbBqyYwbxNNL/tP4vft3Xxh29ooBxWdZBhzdRR0C4
P7sB1w2X4yFAOE5iwiUczRMdHpa/cH5MGqhwKbSoB5ozVQIaOn6+T1yLGlkXCbvzlS2S54Ry4eCt
kUSeylH4buFprOUIjzUPo1uQvIZmfQoePwtQT6LhvjL/6yYCNlAtitfr8TX+sSJqZrf8EAP5Mk7M
NJD+vW5vSjVVp7q48SnMR0mFN31PbtKsPd2alLHJfW5O6WnJYbcn86LM3pV+ZBUnIPji0IxnHDaP
Zb1/HwM7Jt2fBRu9+TXP//4CbOUxvWEwA5fFmxKD077PGFyD8YD8Zn9n6I3kcgVwuwmUxWrQyCPo
DDKrxTfX+0Cqh4u6PNRm7O6zi5YThtvksATVGuwYgX5eU4KAy1BIum9iHvPMVLVWDAnqJ1x4i5PS
qoYql+BQp2LNz/3BjitRnCJqzEZ1YgFs+TuGEfgH2FFz/dqs7cKC60e8gS+erpQ6zaRSAOTkHR4c
fXXDnXyL/lhu8Q7wqpfIfrdh2cIOUO1kyl1W9B9gfHXzGQxVICSvEnMsgR1j4QyZ5ULF6YB/xR0I
3Bf9k554M8IA0AhtGWcBcJ2C+QEgaJ+d62Zz/S4cwyXB8ggPRScqDoApzkFOaPo0DiX8dzvEB4KO
m0FU+qtjolyZMXOxVtAmCJbQ4Cj5diE42ngs8DMayjJ54SahrI05WwWQxbs9LW1kMOpyt7/vD1Rk
u7JPO7vSHqdpwA1lFsGmpBCI0EleSR3uNsgQWRnOfVYvn/mrFTmmytxSbh4QqbP/T7cppBYGoYZ2
KcOeSqosGnPRNvTSicR3RJIKNOX3qR6gaXaOyd6ZKD7Z9U9+b31MeOpi2BM1BLaeDQaKfApFv78l
Gh/CvH68hSXtxEX/paoeWYgMUHOCOw/P/hc9BwRZbAeg62hvCcmEzCdCD0VM6ngVKY/0/8iXAwdx
xWiJOhe7bD0WkoEHUkJsvp8p8JsH+VRVYjhbilWGIWoAIuZyL7/s+TRSHpDiEPWQ+Yfps1Po6wt6
kU8Zof6IuN2RUPwEsdEDHREjKH03UyTCycYKGpq+h3EUnjlTLUcTQX2J95Yy0XBQODzRLxYbVz07
v6SHT+5G7ADlLb+fYPEV+L4zF3ItXgseTr3tIECZLKn5uo4xGSVT9hdZ5jFWUVL9ANH3gsFx5oVB
erybcmkz5V0agN4O8Sqjj28hLPuN1bfsGyG0S184JhZ73NsXZAfskuSxUd+75ip2lo+rcOpdc3Qf
2PsgdQPaLV4JMUec1y64UEfYcId1XZPpMeaoOe4DrYDdyH/r9vYWlbD4imzahIXNEknVq3ub+TwY
f/b+t7/LsBFE61VFKZNp+iYFWbBnmaPQQJw+Kp0K6EJAngr4DS+rsukbPt0YahUHvaIPDPcgT10v
eCXmYLzEF7EfbgaVU7W+C1btd1tmitORrNXmeC2+8p/CyTJUslVLr981O/0qsB7tNN5PJ5oXg2Do
C+OChIUvWj4yCsHzQ/kC7mUjioLLunEZNroF6Aqao6h8iWhKZ3q+QM5DTddDTwgQCuEmqtWZY/LF
DE6vbiAsk4oxLGNYHK1C27OZs2NrR5XR9poe4jZNDnNUXK81Rl5FiZIIDpaq+wDVC7IQ/eXnyVqE
p588y4Y/tldHvlL2cVLRPe1MHbrgpN5YfmWvPMI88h/SmZlPRUV+x1cW77W4OHErNlAWkTFpTZkQ
3EADTymd9kEmVOKt+dsvuQKQUIpU0xWvQXZ5WDZXLIt42R3jLbDUm526Wh0th6zJbsJEIJSr5OXD
dvdJl0/T3CUGCa4K1ilW4foVkR3shBqPpfeXvVZE4KsKMJ1kXEqrRr07ZV5m0ULJcDUiePJNs/UE
xgKCLSdXH6akDt3Gx893igLPrHdvy3Co7etCi5yvmrSkdD855HQBkX+KKGJWt8tgTlQtdeTEiPJG
SxgXriQGGg0K00C2it3AF/rSlK2erXMDsLbmEKW4fsS6Rg9p2bkVm62oanhFW537jeX/9gX81YKn
4sTgLl0vC5QXQ073c5CKsB/ulEjLDMyKEves0fbAGY6HhFj2j6uVGk+N0fHutRchDM639vTS2PAb
UcN7+3RKzNN+nJzwiS4H4zGGYniz38XiOm5UGbzz2AlRRbmPhb2CRVHSTFoVjcR3pOXljDgPbJvA
d9fKIrN28lpOIhrW+wevxtIY2JAknNdMrQPbATEsm/2dqh6ZbcBXE+PG4o4jSM0uCm3aYVUXr0jC
uiPjnR2VhyVe4ZIBpYV+p6ElH1MdB4kIbqFVQ4TG62JVXkvqz6h/q6Cot9yta216Y2AVN+wjsfML
CpPSFYCfsDn+mYa4TQhYY0i+BNHZQLI2J3zkUGj+KV4Bq02Nco39ftd8Gt3dr0NRSNLBnqq/PLL5
fVwm9V2bTNw4jtGP6WodddoV9peMQ3bnQBYlfAWUV62ntTd6cqianBgC9stgiXBiiSz1PibPW22L
GjEdyrMDyx1md9Hgh3IGjKvT8amhm6YdzHm97GlhZ3x/y48hgnKXpvboJO3IfOL6lw2VEZDaWcU+
4ienaVDNGWMFs4ZvVKsX0n2GQ7v+5QE1OOh5Pvrrn+1P/7f0BEoCfZZVZYvA/EmtTZ0q11KSzafU
f+HS23LegKwPFSCitYxd2WNZMSJD/zVh3W8Zn1/lYPHZqyWzmSxfbZHPTQgFwksBoxTi41OEFz0V
g0W7Ey8w8o3Bf1mD8R2ZlcUYxV0+H3RfXBmWA2W7l9eD10LjlU+SH7mwpL67bH5cWeQwrh73yfZC
+UO7N1CP/gkNI26ggsDzbYYTKYtP0j+tvHw7jzU8BJpqA84+H5BGcAFU2Mi63hphMBUto69pSn0G
AgSxTRBX3iBrSWvvFoLPhNBvvKZXueS/I4KLbckGpBstsJaD3zPZ0j5LnD7pqq/aenPcdI6nzebO
Er+Yk8ACsbQoiKUh4EbMPTcK6lJGOeUx/EN6JFXDuRYdkI/Bi/nb4g4n3xKrL9Z6SCMQs+dPXT92
ouyrnv7sYKkBQVPQOI6x9MY3bwsmY0PIhHQQ2UjDge2OaPBUB7f3rPdBVQhihcdzlYYI9VKYNLGD
xrDthLuzAH3ZMSC/e92r8OISqR14Ofi0SWavFHmxKz6Zc63H9vJ97nyGxTeyM5lOPAqsknMgCq0r
bo4D/whn5S1oNnVthxUFStEyJ0QnNTGjlTe9G4Oa5BvqjGtvgs9/++HwG9pPlQJHYkSYMQCQT4+e
OtRQR8xSK8t/t6MIpmPzkQT/NHbVqnOoGbWkxpCgWb9jyhcTdggaIjeQXoipEAynfRYQLYExTy25
9IWcft1xXT7wuc8Brn+mQVPy5FnHRc6XAKBRx+FAErHw+se14tsIU1ZECNly8Meg/YMS0wA9vG/j
NzOsE5ALFgm7/9V3HYkrP5Sy0ENVu0G44RIHfUSkscLRUby9kfu+UF0zb7gXSjxwdVvINuBGKmfl
t78udm82rJFNg+3jU2x1pr8HIO6FHcftON/Ug1gKxaQr6n0jIeCohcKL9T//TIncAO/0hnneI0vz
nKr6YzzKKufx+khGqpJnbTw+b2Q3XwNngXS710hX20k71Wed+vTcIKSH1Db7FZiAGHd3YChRzScs
ngbw9sSks87+d/XRr5w3XbYi2x+NvFahVjfls2HCpZc8p3o2w9uTqUytfGp9It7w9mgjOeP/6467
lje8dhY8d95D8mEEEhNP5zcUp3Nk02cOGPshcnBs3V7V/dWAXzfhnCVxnr86WN4hxTWq/NoJPPpd
0U+QD3G8I9ONSbbf0suOMJGhkB77FnI3BUwiWsUhcHbnJT/AgiJ1vTwGQlXTHb5JHCtLeYSbbHMQ
meAjcBtlbZfi2hkK2yFCWyueq5skTBI2Ic1CYgs6gBHreYqWQOrof3NXAgHuxpANytLqfFK9cW9d
qwsgoqK9lQ/UVQklXr5i+eud1V3gK5atapZAx/1mnD86swyHVof61myXxDF67rqovoLRTysqDKzQ
BiVhe5xZG5/GIcMBCWOarq4lVG5svix/Tc44RrokKxtsUcf156V3Qvh70pRge9h9kLpLfr0RcuWT
u/CgPoBrw5rb4/qUOFF+8KC+luD36bidaUcX770yhUKuWKYXxgDQnYFP9fWwXo157zFHQUkikZTY
CGsWi81uugiPzaWCfinUff3iUAdN0sKP6mAWJyYb5ES2qjPk+h4EPD58mk+dhYHSHUfcLx9SBEms
lewxVRnUo0xq2JzuJ9wNxmMsgmB2xV6A/GVMxLYJoqKGPE+DOgnoE0I+5JcKVXaiuRi3WPmz1VeH
M/AhrmniJ1Iq09o4t7NwcE4vn+sZoJCwqH9pW25pvR9MwwxrBmudtCsJjf5ggRL9hu0NF/8Q0iyW
DxTGRWXXwozbCa1LWfjFWCQB4IGbbI1Y50mdqrp01mFb3vsREQ0N3zBO0TKW/+48nAcHbppiAvv2
CosmToKrzcNikio4pFPV7wjgdPS6WhmhZ6yKgeePXo+Dbt0lxmeOEpkRn0uEkDsu9+oCzOPfWa2S
7X+xFmu8GV6db5/pwxR05D++pNoVv16x9v50xy9ntPDb5aMWMeEy9tQcgmKqWG0+eYOh93XteO+o
hC85o4VrC3wmwo08uaAVqGksedPsVvidecwXAZN5Oxo1H1+JtX6RAFtfTjASzyURcsgKFzxOO/9S
5i8S8ewlcq/mqrwd52S8dFzYny/xuFB6ilLsN7lmubBJaTEegfzisxNloYguqR7JsJMAwbOUjWeZ
NObw6Z2hGroA4g/BxtJAhQe1qMSCX21d7F3mBRRdV3rNYr7uifOC0gyTg+d82QPMBLWQOtKeJcir
JASJkif9fUxyR8bdMl4waM0RlpQupTdv2YKFmdg0ViuEtwGZMcsQ/lKhAoMcSwRRRtPYr0KIXc3j
zUzhd1xsRJWkL4IZLMGCHIiMBuW5GErpk1nouONNPV8q2v9l6rCT+Mn/xUPzCay/2l7DDF52Qe2C
oKtqpY20if1fcIq6S+XEQW34DA9Q0eqEkMwSAfIe0QWAM0ERF0GUJUxdAsoOYQTMK+THz9fPVSf2
k2IyX5qXcGO/ma829x0YOdhXMUepXKjoxSg6R+jNFnNTjS70X+otRVfyGgarTUw0D4ugwEMXL0/5
Lh8buI4Ge6hWJexbUh7NkVUvtnYgNR40GhudJ0yaCrEH/CQBsAIWWDCHQ07TsAf52HJOw/vXjjOs
bNhmAPfXfOJxpk7vzV2v/8p3ucnU/u+tkH8UZyXK83SxWNM4i6DTILiuLdRjOXHKC5i3JJaa1gWd
depfxUsXhFV+Rbk4QtxhF/S4C7QJk4DMwq4mWP3uH2kwf6b3VCfm2u1nVyhPTL+Wp1t83CxYoWoZ
5rOUvbvBQo7Tvpr8cnS60gvA3KKv62X7LZOBZRSj+ttal6PFhmmJn+Caa/tehvA//CMqyddR4yTf
l4tGtzfOSl81ct4AcgZmXGFGuKqj3/2L7wCU/zz39jvD7xxHiuINUcJlK2oGB6TJY7FqQJyurGgo
g904pFeKwxByMtZvn3Q8c2ikmc/A0e34nDNu7OirBEjTp8mPPJ7ntlbwefoo7glNwZyUgMtzgGoN
PYRNSX9SxleQioDkpe7hPbBYBfp53mwWvGV+dvAaYNXclsWiiHYKY+3Ego0f2hxUb1VUPGfW6kvo
Jipx8FVf/vzD/pWHCTqWXF/7XWtWEYnoMASHQUQUoiWAwQha/KSURLx/3i6do2jlCXZ7ZR3w3c4L
4gBIzDWCut/sjhYmaQGRNw3eSfE3/Ew/neUyvNe9POjXkFq3fxkjy5zcxtTD2DLkoDY7vP3LdP7Z
En/s1Ga+l0jKLqdlHtnEiMGig/ytyyzGyTUWuXQGl9dCZ1U+YCQinnUwdpMl9yU/CnXRenPT3QA8
SaHOPyb0JbqVQWUBKzWENTjJapbmfzhLJW8/8CnEgHFxLSNqn6S6AfBMEyU1jXMTZJXKuVcrMayv
MHiQUY8BjT0M15X2A2p5lloKCCDmVTy1xrBnoLQrhOo+ypwm9nKfJR65aWzbsO+KJaNPwc7YLNQf
LiESs9J4Be+mqfI2yLwDYHolT3vPWPbq3uiYo9H5rJHK9g8uwYIISTd7ZO9OYpX6nt7w4NDpMojf
XvzW7XqCDrV92uuxb5jkQZsC1WdfFle7AK58cZR7gxCtN+/xUYhs8jxv22/cCpPiv3sEP/HPJTzA
PcvbX9xoc0RD5AI9owPDI4y6wK5eHIyUeisx9YO7yeMxktbUhmVJ77qqNp5QPjCkU/cJvx46/OvN
ptAGO2sqFnQ0wbDxrYiY8pGznJ+iSIZoX0YE2VqQhre0Q1RKLhn5ml+gCob00qPdpm+0t4RprKQb
KYOzK4s8+bizAimNQcGsScLpL4571lxG2OshBQI+rkfI39ZibKTvyyhQ3R9FXU83FhSpTqd2KSjW
HNh42Lxnict4PxS7t4MkuAgsjvrmNjfWb10kOFnff4UwGs2ikRBREhFqEMb3vWHkRuJibzlqmxyo
k5ceijQvs6QcAPFZCiq42u2WhLyx9LN+LQE7sZMwnKFdYwrxe0LTUjMUb9lvHosd4EtH5rRzEmlf
85auQ4u8nw39plVIbjfBLChEkE2iFhnFOcEL9JxKPRJ8gpHRnhLhMNLoyj4Fz62tRWM0K1Z3qVnS
DcvDensKt4weY5aNMw8sd/Y7NqP2fudiVakuV/3yFbCP6keqU/PoV6ibaIpm+Vfc3vNP8Ia0SAbs
14vtH25f4tQzjweYNN8m4ROvLQqkCTUOHAWRDGZH8rhRrWOvMTC/nlJZyfJspZ1OvB+pr+qVNKcn
CzyLbMYlGA4JuVPpDYNih1YGYAtxbBgl/ouGXZmDqasQ/Qil5m41HxBpPp4rdMC7231DjGKrMFuF
iW5Oo93xZi4ckXqPY9R7Fa5bOdh3/mhNhebgVqwDCcwIKb67qrzDROfU+4dtUjNC53FH0bdsKlcp
c+dCjBkUieGCivdTsmHeHRpZKS5vwS1mpgyjZTM98EV/uUpjuM8Tiek1Hxh3muYTg3PDbaJNzm+X
cXxDayjJzTdQV5tj3HJQVod0jKRMDKQzrVjLc7CSM66m1wGEmnnd3JCXqg8sJMWHDXZLmX5T1PVI
tcIgp3RD00rlFgpZG26MVHAYZaK13bGyzft3pp7s4SEuTg3kuexX+zHX4nLrkz4cBP9Ju36am0ef
azKud+XF8WLsFQCQmalg5FTWXspgw5x02DJwCb7yOjaTaYz520chWOKF8x4cjImyR0YUqLIs0sGQ
hBd4aI2i19GI+Zl55frcxbCathGXhI6ncZADHxjwfov1o0UfPAh7nmQcAM762yQVZJG0oml+TRLW
Z60iljDve6T8J3FO/w/B29BVex9jTjMy3M5I4wLmgXz2Q4NfwxMmjUi50pQi8WkPP5oUb6WLTeVz
A1n1Oa83dCSIfsA1ACnarlM2jXxzR9vHayuSp/I+Q9i6grBwdJOE010XbBFkBvyfOUOpokmF3t6o
24Sqy3gPvxYx7vHaOx/pnifaGsDNofeRjRem0vWPhjCrEB+enfjNbceZt974LwbyllCCsin4UUCZ
WgakJi47W6c6eQ9hios1//Wh7PMldSgoEmaQCSN6QeFIuSwi2Ay2oP2e1DzMurbz00lvU0D243i+
v7ZggbCRfzQF3CQAvSUYZYxJ2Xxbs88MotfD+6gZc5yQqABVgJI2Wtv4akvVaa7OmYZICj6oq94C
8PDVnpsysz+8qkSQa8lxJndpTjLF+/eYWt5d18alp0PIZ97qUcMcEIobCX3s37LGE412Uut/C4mK
wUrdfVCGWAZ8lHxREBi/JqlxfoR6k9fhjmNPC90Ve3ioV1SZkjd/4TagalfndBgArBz32zfBY3w5
+Gu0xQq3p76GQUbphNYnzNgE0EGK+fqm7Cvz6TtfY3hu0h4cZFhr/LVEDp0W/L5fi0kRnlOwJa+c
dXVwwgQn0sMHo6dZS7FP7wrQXgAHVox/gfjLeiIY7vi3LI/zB/8eoxexSjC9uRpBIJHXX9X1TVtm
Mo/oiJ7BfwoDrb6cih/gFz7rkcKZFSuX2wtSyL+wUs9O3xUS4cv3wYGmphHJZ6XjT2A4+KjO260I
myuaLOkaHdrgPLhem8u04e5QQdU2RyKJBbzDJjCAxorfOv2tjw6GqI0buXnhyzqC0w2NwYdsDsYi
cUpOFrvYo0Ij0qLHpqMt8hhrGhlGStUMNcT/FAAXJdp2tNu9SVJAPYtPUKPyYK1kpHw+3YId/DYd
0x/PHtLEsMkP2qBWQaypdHeqGtz/8RK/KTBuqfDI6WZoAM+Fc/QHNNTH40X7ctoOPaLRkULJgqT+
4DWEigXdggvgqnMb6huU2qnW+OpLDydCL3B2BixwZjAhBH3u35SBkD1w7pqOnFvF39ygQ93D3WUk
3vp+HQJEjxvNhwBl8AKlqE/YxxXg0D1FL3MFnPFGIIyiVDguXQ0MxX6F93rYDW5ya/skRIZd9OV0
9HR8dWcV0Jjdio4IxBywSbHUMQ5En4Gy8/pnTfbspi4cBM+NaB86JexnqOLsrrO2Jq++jKk1FFPz
tTI6e3WV/2ChnXs2SKxb5mJdVkd5yUm4lKK3B+LwJn3514HQsoG+fFXD9my+g4x52VIHMBK2x6K8
W8/lZBB7dwDmlmWlD3hX31FyHBM26KjZDs5brxc/ZBgUnlTk3YN0f7+fVNJsQx1Tbc9481g+SgXW
xeaJOgtOeQWwvEw2IvgCjA7fmbIaWc8OP3Ru+/KI9qLEtTm2vRuVUkMct5tkS7L9a+83XHt6du0A
no50CNhAAO/uxcehCKwglJoGW/ogr0w/HOBT4Ytlsh4XyVL32iyRh8S7qfo3G2oii7VYyhpKfs7m
P27r2h+lEmDUuGoGdqZIPprzbEpk0ucYTg1AeXMk9Le3GdtLTT7zhd3uB0ZV07VEwjiCwKpWKQ5r
xvJXu2A5AMusNmof5Ztfk+iorGi2hj+xPlfpzpbqNGR+Wv1IKp6bh8mBal/Of7TgJXSMZ35XjiRJ
UIwXE8/ixgE5XCH1B9IuwL+cbb9Dxn7ursmvY+l4ZRkg+f4Ak99s14QIqcBd/ac2xXaDAxuW0h6e
hPuqVns4qv5y8Nn3uVgzym6GjP+kIdpt+tP63WT7GKeMyMmhNYP91VVkUEhG2AGQkxjmVNgPN51N
MLhjimK+4YxkBdDS2fk8EXLka8MIIyMFmkddI0jymE+883fXe7aKyRcLfN4PiECXfIlc4Njosh5R
Y0pAyLzviPhUsOrpsEA5OoRY/hzD0VBNs3t1VDjCwg00OuBrXQuZ7Ufys/Ytnf/lwBTzcvaZpg7+
Iszd/p/maNCVoa8Z2FQx/zQIaYSA4IywJKdbfCgxFp2W7M4xnirTl5ABGHQgK8iNI/AJyiSoWvXJ
Xh83/DspCr2N7Ra8zxpWT9GFb+nbqsiwOCYQDd/2afwKuM0eE9LuBamhCW6yy6DLn656oaib7yJO
FbBeX9TiI5BlraqeEhs8ISOh9qgO2luUt5pVCUR4tGM0nSEtTiAbFrG0qh1T/IHSh0l2hTO/uE2t
AG7kCIPI9mYDM129QrWaN5eoPtCFJLdIl9Df3SInDb/HunPskkYRoLL2owbKO/dQcohwYoed8/VZ
FQ2mG8fhFm1fJVkLgT0iKqnFV+evFSt81StNoFaDT3fwhsEd+xgUljnISpP/jqNeIwkAvDh44ZpH
JR6yEG+hLKaeg8GvXrYF27l03OE3qFwWzdG1Hzyd56g4HJKd47X9oyKpsTBa8OFc0YsBXkskuv2n
9BL84cUm06Ivxkaxo4ZcbxkTNVn8DIP4WyzsI4GKO+jzD3agg0p04EW+PJwdQZ3ZCeTbvWZh7VBe
DgiiIIP2eYdZnpKLPN2I/XLtOP28pWht7MSe3XovMMlldVO64m9GysNjj0pOBGwGS91YZjXhnP1H
2ZBVUmutQaEVsFRuZqOpGPDJu48PKS/YgM4GbMpxo6rFjQK16JNM/OVqU/nhTyqD8ITJtAfoFtPf
DMiC/yr5/F4A46XN1UMjDM4vdh2IV3pAa7UkCeiOepeB/S8qlJDwYyuw0KYD9EjBAt6TPSOgr+V+
ucPCBU8dDRc2wdydDU0/PbRW0+x/auL+SEh6QFsN71odPFlNn2VMWQuUShH+RoMt42ZHiQga2WIp
heKvdbK2la2o9cxU6VuD4gTSLnJNf6IRpuRGvAm3Oy14a8AYKW5hCZvrjsPStgk7XKGYjVySuv/X
H90usoAqEIMZv0FwB0XL+Ro/v508xUf4jrayhRdEi0ESrVaQPF317DPAzKn+cV+DHqLGTe8YkVse
xC0esD3mtb/3rgMKWR4sZIMGpttAKv6OoycX7m46Hp7VE4+1HEi4IGKTkfdw4MeyGiD1JgY5/PR1
4H7pWyAkqUIRFLJkCHqXfw4TEbeVn9dSbxpZDgxyj3svBtqeosxzIl6ZmtgrcRtQftlxPjlbt63y
0Jk+6PWnU9eidv8CbI46tk2y07AyukasyANXkgZJvtcaIyY7YCRfE4vuaWheY3UgMol1ATq62j7Y
ttsLqcmdVOvf/pfIMVDfQXZuBRoip7jva3Pedn/HdEW0QL/vKC+FF58lcYHdQcp95YCUoFcxEWja
VGfCMvHIvLS/gDGnB0MX9uYa5auZonwoocWg0wsVDaX3OPUzwr758ndCCRlpBKtl2rcFgWM+cLWE
mB6DI4HdA1q0TpuvD5cMHgJt80upKoL8B8BPFlXVvyixPQQT/MAs3wPfAsqcBsEsF9sZu0O0VnhC
hTgOOYRVSOapItY/n6BCZ+Sf21nkZLaSDYzTRHhooT/BIuPevOXHi0WxfW/cgd2hR/REGXEm7kaM
5q6or9Qt8Iznv/vLIUuAE3MCCWP72wfbrnRzBkMIWr0H/g+yZ+7+tv9XGOlrwdgQ70kQUxPlpUgp
QFio9CyEe7MRRMk7dxlfvGRdxuJdwGtIiREKM2ktPTSA3CgnUd2CYwyf06faSbkiHqEgyBZzivqf
Weq/w97GOqAzt1lPK3eYjNLk5lGqEZLUvslzL/cUq60dd9jrQRf7WAvIe6jf8ZxAGehmzsinONYL
NForqkCewAt0xMfACstNCuuOm7HSzPpp6QtgNVrZxamwl2GJrx6Vz4MSkd6L3I8tSVwfe0dVgk+e
9fwCJ1qiHIJBNjFRA02Leif5C61s/UgxFgMmSupeYS+akrTyo54QXO1x8GZu/V9Okfwo4hYjX9gp
C8/JRIj8k2XESZy4Y1f93cOwM+gCOSTpd6LGmhHsvtu5iEB0LKL9SLCF+b28ZKa2DTrqf0PIN8lW
QfmwqLMIl3R6XBvsp5jbzE+UoPnl5yPuKziXgLNfoXSSRkZptj01XG9RwM7uJLJHibAUb7JkSIR0
oe4ppmK9KzSCYQagFLFF7UQ3MubVDGS7Ws86XG95jQt03mwl61wv7/OKh8c/Neh+VwfrkNKXjggT
LZ7Iri4CvhmfVh77nNxGtCRRbHsT7dzcCYeEatpE354RS3pPsBZbtTdTbsbftL3+UpSaCM8jkMg9
01nvi8ktIJMl8GBcBD98ZgQxKtNRSJUBZMJzc1m4auZsFy6cfMrKueSSO0UtyjWW5BEDczXbI3NG
O/VHvDTC2k5rZb4oewnqg1VsyzK6O+dEdFjx0nrY8if3LOh6bLngZW3FIeKCDALY28UOv5MaoUJH
MSD1tS886zMHyf75Kjr5Po/Dg7FEeIXD3foBgK9QCHteQtKPx8PCSW3E3IfXymS+3025FHJ9kjcC
FD/3jRN7G97Ace7tqOUpMb7uNAr7IaNLiKdB4JFbnNuql52LzB5sn09bKnvOz4fAlRGMHGX88jLA
F44mIhUiVvR/LAe43XYrLiDiv5hEHOaCWEJrY0WXob2N6k8i6XyByTYARRFwyECKmaKl3CUTJ5jm
07/36VKvzqxl3RSyYJmc/SQiSWBwuoAyW1qnP10+hVb3GHWugm7GQCUkgyHYay4bLqELdGeq1g2u
yxPZUqtIzssDYACQQzz6pqRs3Sc4BDwpAFWmnWHx7DPD0JJIHs0X9XuigBiiHezePRrdi8OSNcT6
RlnAB11dwX/sYf9NrTRsFiPbfTX1T2h6rwJKFOEcvQlm82LkiUfnAe29KsYNjRXoQ8aAx/goA7bI
z+tA4QFmNprnOdJHdPoQPwVBQSt1SPYOsDcGqvQWP1PBkNNEarcTA/aBCnjlTARqErhD+X1f3Ytb
4GJByGlpkEd4wjK7mTJ73TC1h3ZvboOuR/lcUaL447InprAw1piwNqfJ6dRReusHE8s5K24q6AAm
VEKAh5cr3CPbFsiucfqdYkrw8mRnvhVCM9m2zYjDoh7SqaWrGthHuvOrf+TsfHSdAq9l3QGbK5yZ
u5SAflSN+tnb1LGL+pMJGtIyNd5YQxUiLqu8P8owiaTTR5Pko71r0A96v3MMgS35ayHAv+xjw15U
/XftouQO6yoYI1SRkjNGvE6dnGThl+OMEyw0VZ5BX18ajSCve47DHns7rFXMUNiq5EQK1a1YOKF3
gz/vc7URarzbwcKRmE0vExEAHIAinsCgEKijrR1FVjLjp0D1t4BxF+t+v364K2bzP+/XqATj1NVd
NteybwVFziaSbXyihzjWUDAK+B79mfOCXgByWy7f3cflxmq+e/aap+bHHC33EHDFB9kT4Ibpxkmh
jr1k4WfCuCQkPAeiN+H9zh0eVRZbCuDtSMTpLpBbFMF3wWr7Z4SbwDQVqFbxwi8/pWoPhDgIycot
RW7Jw+Fhr+ImcnHp52wqlfkTdJZEJSKbRC/4HNKFmmVZY5mDEywbRFTf+xhtgK9xfQM+a9YS9K5H
lG0539opCy02Z8WxaOcUpmsKLpcuo3ReCFAI3q8MpUDmjfm/qm9iv3Cyn8ELftcD/9CjZmG3GrKl
ROFXRBpqVY9fG4zPr8FoD4KTzaV2yelntSO2vt4O01eYox1lYdyABZ0gDuiS5A5erWaoePnnD609
m7eNqEXUeOjzbzHamUSy3r4NaFHcwek7agXU0hw+cFMFnFGsWT94vqa0YG75UGUuOF80H6Te2gvN
3MuG7ETBc2+OohBJqebKZXs3Nbg4cCbzaPYy8QMdV6BSA2VUw7dg9NLjN79JGjoYMpStCOuQjfj2
zzcPvmdoEaZWuF1zBOa5veHSn3PozThOgdQs4OJQGgbo3SMOElLrH3qMTki15mZIFPPTWC2MN4LT
pGE7IjjtLPM6+rK8vpxMkGR8zdOYcWI3xKnT3rJgF1LUThXQMGsh4STF1mcubLQmmvWyyNSRyy+8
KdPUKRRcAVHR+XK+1TyR28YaIrB958lhaSZLfK6EMYfa5VZBaXtZ3+BKzeYutBnn7ivozKdL30Sr
J/1ZyuuEj5T2CLCX6c7BXG0mBf+G2gvzll/a6iR8Yeaj3deaj0zq7hp1skqluHbxduf+WrC0iTn6
/+m4SGOM0etbB5Cc1umoiI+l0fa39jJhmnAWPcsr5CTNw9vvt5TZeiYSPFBmt4Flavr7X0Oe3DJy
kVThLqOU07hHEAdFi1SUk8th8xv6qgyGTmqVM35LfkcpMe11sqwoT6tnE02qlqTR6ED/sH0RkZsu
eR7mhL5Y97yzzmzDF1vfwkM9IA03Cyk8U1dSjLU+os6WXbeLzmQMNkCFpUDOIoVvoMMnZRVobRE2
44Ltvd2NKMDGKx41qSpKMll8ekWJsz+/cv1M43ldhniz0Lxy2kqZxVnUAwCTsgbaHIvTtv04VGGi
pwTFkexL7VSConny2C9de8xWccMStvcAQ/t9BhUZjAvEJD3chCww7WDpHlBl2gMsGSpqW+8eCRHP
GfgD03ppqcAf6vjdapYgFxJQvuZmDtdw0WKp9u1WAtYi8QJSkQeo3m/NfViiG1zlFtBCamsXcjl/
4ebY2TAdWbxd7i4j+/DiS4luMR7HD+YSRECca6Zbv9pYAknxG6R1Rv+2RH6Y7PZ/PjlPFqJT8J41
1MyOYVojNZp1pS/N4HwOnC239hCIbyncmnk7xsgO8Rpm3xfTwZFEB2gRD31mzQQambaNO73d/lbD
eYs3kqXxsIrKriOs8kUubW3gAXWHEQZ+dALpwxS7arpsRQKUXgOZNfYDjE61MFA4X0+voJZ9unEi
F7QLftK+pkfxBHD/kjqd9XKRgwytMlMtdltrqIp11tTMw0GmHByZtKbWMCXBsRKP7TqTijNLVijW
cifFkW/g657RLY9FzzJ4k8W8eMuxmeVFEV0gxlvTBV38ruRnk6qjXflKsmeo8LXi7yBKvn8tMWI8
8MxwKSm6UF2OxQRHh9O5U7wFelNNBX0lOpL+FaR2OAvlQnzGXo9PPat1nFtfkpHqB6dukCcc9etx
u44RDSrm27lZONIy2ZJGTqpY95V/H0WxLo4zt26qaMbdRtaViLp6LQpORXmyjmVIK2YG9LiFnD0x
wNA8NH88R55OrNNz2J34oPl9Xf0sQQ6xlG38Y3j2oORm/XQUaVBW4c8GBIwTO5sDcC0l2SuP52C1
3/JBKhy/HtdjERh4hya4LYtBNCv85bwY0uOM1z+PscOZXCoDmA/FHNx+B6VRb3p/kmt67W4kEpWR
OmvCj77ypUyS+ebZqAq7oVIheQqZJJgCM5hSKVwDmUOiTQ4/Sz03V9KxB74Q6FX/myZvS1lqSQtl
CeKOlAQgfsaav9RDoB43f2PQKwHYZFjCtNgOgpWceUdlVhIUGT2UUlJEusmq0bPWBgg/fPb0eM9u
KU3qKJaqfkHv/Q6+RqqUE1hSJZsldr625qfjh+KymUKSGnzHWe9Ik2RB1E+z6lFddhNxsnmpNfBC
kTLCPbyNXankYC8a+9kYRX+hzXxJnY4UbR7KCIM0Y/nB1FL1U+YbieuVtvbJ1qybBKkCGF9Le+9J
mPj4zc9KqcJPC5+MBtsECxignIkA4J9EKBTKTzd1AI2EARD85nlwfbPVILCrsKjji1O0U7/K5Z/p
G01fQeVdUB4pM9DDC1ahaormwXgLhBnlWprKCyWd5ddOsPOxq1g4QFsOPSLvHFwrMfsG8zg0d+ii
VqeFRRmdj5y862i8cefj/FFD4UDpke7nc5KN4QaXUtE7ZjjsSrkSwwzk22OBFVVofhABjbNYtFJ/
172AtsWgBMVSYTnbINWmcebHSoMmHkz6pzypLwJuveH/S4AB3H5OJz8j3yQ8nUOUNiuGZp84V5Qa
YkCpsx4+LnbDLMpe8b3rkuP2b9WD5a97f2Yn52sl0JaIwgbgrhopnA38dY3OStfgLHk76VDT4Jx7
emWCizQfB7sXsMKNZJ8EZa6Am7vlxR3PI3djuipjurOCBZXmxLLVOSb1H6lGkYSR2Nc8lSIqI0Lh
q2kLNlq+BkUw4waQMFzJN4p334/wuK6krHl0njYFgEtagWz3jQ7uHkBpDTH23XQ0laJ3oWWOrKB5
DM3/J2dd5MZkVf2z6I8us7eNVKrwB1YHh0a7YlSU25YZHx6I9KTdwJXqmergrGxWU6rHstXpqjht
sIohSUINu/Lrq6W3TAq2DGv0zdgegX9kqH5TpcynoUfEXbJEPzkhrGhuf1KlZ3dCjQlcmA1xkWMJ
MDxOK4zHgByga2kHPoAqc7nT90dly8NznRA9NlEpWYA+oLZ4fOf/1zuJI8VDI7OULnK9Rmu0IwdO
Nua6xk3GKPkm+0nDuCMNjd03Y75u3V8zktH416P5jr9ptpFcYLJ0IlTrHAGegAE+5GHEoE1EPKST
FoAIQStWhZr4978ToCnXAtRyZx3YHNS0ReusIYiPvt8P25fOSKp0HYtQmR97LJhBMUQPWHwiLE4R
QZMCcKeInqBY8yn9BrzDgP0Y3AgUDIIwoC4LKmuEA55RD9sFaYh4I7foRz/1QQVBiXBRTYaclFUu
YrpW2B5aupCnSi0mLJVMwGJdJcWZ5WbVOVJ3ctrl6LvZ9mtOlWMaVacLbtQo3XRXCjGazpM+T/TR
enkpUOats3sYTSQ+MGEfbW2z6AgxXuRbhvS2JdibBsBpXaBfIlNj6s0TOt0QvYGrSeLDSlIGuKwI
gBdfV7ac0M6RbCMRaNzQJ5IK5MaLEhgrzC70rIMBlNPLAV+NLtUkrG9ZUyxA9N8zy3M99Iq3qkew
+LoOB0DJPLpJHNCb5TdUBpQeiJRnherquuJ08qR/gAKxbKLOORNZi00Qq2m7pytMYVilN5WHVz9E
iReoSnTQPYQVCvCrEeXKj4oL/eYkiVfyj+TvSYWqZ8o3Tp5+DkkaawMmHSDsscP5qduVvs6CRhxQ
bc8VKvBxy8eOtlRormUWUoxIdPAPITeVodhL4Z+YC4eJYij4dy2Kc37YlwPS1kB+j86GMeiJbp83
diwFGwz6Sxqr5khqSrQtOlUdazetNSvmEhtVT2g7Uoz8nnII+JUDO4nk0YBoCn8BDoR4i5qisyQ8
8knmLY+zQAq56j1Dq99VPvxhHaLy4EIoDPTbq6KI1uwmGir4aVbjzvQ3l45bHt96B4COmby2+Eyy
Tqlo9TQQH/omwRds/d5duYIA81yr/FMz9HOVMpm0fHRHVcQx2wFkIlU1dv2LaEo3bHiXMvIMcTOt
KxLFQvnxIkB6u4sKI5R5iA5RbU8vdYdIUZ02aG0mceyD6046TaEkYlK4KGF72Y1mlzyO/k/rAz7R
DAj7+RG0xMsq3pZZ5pcGIh4sMd/a/GgHOLN5JiWURZ2AstxTQqPxADMtckf5Yr9KjoFKU3z7N8bo
baCGjBM1JUIGu6J8O6xE08zTspKnAr+YJUlV8kEwRnudkO9NreXFQB8TJgyv02qGxRCQX23TIQvr
sUyGNi2Jfy2BxSdykiPYLgsnJad3Z347kcO+dvyYTcxP/CFsFKJzT5V2oUVOVbpGT6FD4MWgPZS0
qMCCEV0VdRWaPjn51w3oWt6s5Eh1VWFzbpdkAt3BYiA4DZ5b3XVYv8UGkDGPV8OCJtPrrcuN/7Pz
jC1auZuHfq3wTjmMEwUttXFh0RE5qRtWv6aj0hrfr0/6/Dj884da6Un00y4mLm7KuAOyp5XYK1fT
lpYWHViKuCFFNv1badc1ATa/enUAHLcQu5RaOGWTyInQ/QJhMEbJOeH1HxQhGcXd275XzAa4pUGI
0x/lcldFqQKgVSmUdrVJEW/06a5dozBPrl+CUdJ/v+g40QxEz5US0i9S8ARRh+NDVtERLyJBD+wu
q1KNphKYbsrq88zIkF/+PuASZcNA1rtICVb0l6zutfIB3BH76J7P7jmBrMKSUv2TZdd+HoQxWJvN
VqGJe82ykpcnkgByPEhH2YhTQoIgU8oI/f7M0PBk2NUcQMzuTCq+DSXClkXwU58udSZPCFkxDSF3
sGHcBtTwxC7GZZbdGXWtWXmqKLIi6BOjD15e/0GxEKmmQ4TQXrsMFXhi+2GdaCxSmc3gj/jr4EaQ
9JuQ3dwTXVr7cvfswdmWT9idsk9sSXUr2Dnd/IfVBIr/sLsDzgRVRkt1UpYDexKU6KoEypqRgnJ+
Vp+CsT5Q9iefivNeK1WSFCjY5EAZ9pVSN/f2x05AJ0ZK3Nr0YutPgr3XRzQuazJTp4MVcMzsp5HZ
P+nZ4xmmxxczofgdXWcvWg+dmKxCWDAyyG+LCmwdkP7uDJgGjKlGNhEMW/iH35FkZzPZwGhDl8/X
ul2SCDfvBkz5XZaffA2GNRQEqMsQRTcY0kRbErdLhH1OHn3R7Fg4x+A/botwi4rDEaimwuy7ylnl
GOLrvUiLKym7pFfONzd+Qh5D2Hk39XkAR4t1pnuJZfw+7JElH8HFZG9e3wa5YhU+Q0xiLmOxiNrY
oFiVxMASbLMNovRZcIbcgnvipxS605TpvxsCOMewqQs71B8b907A4+4HrPmzJcyOOSCnZE6cafIQ
hUseu9tx2NFQZ0nqcih9863mM75zeoGCfzHLEpG0zSEG2i6GB1YZOE0NVOhoBzW0GKDPdGuU2yIl
zrr4UCnDWos+HHVoaap+Kq6JUeEH7NkwHGNatcAd4RqSBoOozM0g8G/S2vn5K4tlXoVp5vdYi70+
jJ3GgPDSpXxHfN0Ckk4+wW4nyAAcrW65hagQ/Jdny3Fe9QMMTXjtv5d+BVJouKH64bmSjINOkup7
oUkjtSkGZzctI3FjLBhl26jZ1eMm/FUHPicKKSF/jG655CZP5fg3gjEYpbEmKK10CtBH20p8o9w5
4PXCtoX9H2TmVSRehFqwav4Pq6qs3FFM12FVCslH3KQDmV4l1Ibd1iJd5FlSPpNunieXRjdMSbho
4DrrsXBc4zctlAS9vL5ZyPNPL8Zz8tD5U5YxUemxftWu8bpuOw0ZCgTUo3r76PfskGNcsjsaAx5Y
aoYQm5YxJrlvXEQCp5IQUZcsnXtEI33yGJN2a38yqKz0OtijOGG4G2p6PiCKabtsx83CC9itreTb
Olb62q+rUKeGIKEjbwgcjJx/TTlQHt39aoF2KagwNPqDfGfDyhhaeXwkenV1b44k1ykMjg3aTQjp
nf5wMjRYMCPVdc1LTu1BUOCrOhMHtmoQtV1+Js0g5m4CnL4rZBeHzMvd8pwJzlcsg4ZgSBdcHfLx
qdUdaPgi6lBPij4KmMJNHdju+0WNFvLtX5vfdU++E3+5sQxcX1nTCeM3Av2Uux7mkFA1INrScp5c
7P7aGvzbe5k9M07uYx/cUgPwfXV1X8UCxkl6zl+6W10YnKEfB4D0Wl46sF05MOTUnkOrwt1IrISx
hF+6TQEgHIaWglXNqBVTQXLeSmtPoMt+F9eqvUG2IN1MjWwHK0oGt9ofj5UvIbxDbL4KkbHAFKxO
KXeK5GaESK1d9n0dz9uDBLMaNfqauIA6WmGNB97Z9gol34gb7JPKYO/x4UbThtM88/VSnly/VchQ
KSFAJaFZDS3OMOLcATuBbyz/6e2A52WRCYWVoa0kBsKMMY5qUzj9BfXn8Jbtcnsi6L7QqXGuMPas
xbPN0clYqT+pQmo7/r09rmMaV6dDWjj9ULvHD1lkfQwe7dH/x80UCAzGatpM4+rRg1FOZYVgbBV/
D5/dJTTX2yOgZxjh6/cK2PepMSC/jDEElsD8G8TKKFLLFleAd/+F7TWTCi4PewRqkw4GPqFgWbS8
N9N8MF7/sa2BbkZKCEcZuoWtoXUwVjzh+tPs31FZWP2D1UIOxaUIXGYqM4slEOsKV+bsQHx/1WYX
Dtk/JqxG9AP+hVqo9/dxb8S+3Yf5kOaMxf+AV2RHsuU0TfqR88EQhtDUQ9WuANfZKuChyaFf5hcW
1dADf1ZgsxcOEJ8V2iQHPnPb0geqhPPRlLe9EBOTAtFl0cxxkWovipykVKCc0uTmBfBOsCmLRTDM
4sIUgRwlZY6zxfbKGeidWdskr21S+aJnJi5b9LTsisEA8OErgDLXsmVHFbgiXnXLHfaQQQQlxLXJ
/5VyUMIr5Qux2ApQgas4x75Kpm966NrIe5RvGeCayY3XzHMEkPoBNToPyseVb6tCp9f3y48fPxcJ
XKPT25oQMFAKoJpNii/VfPe8wHAG864BzL09p7+PmfSDtu8lAyM4IyFglFf2kEsETb0S62nQnZlg
IA3sjGmI/eZIUIvgZCDKddiIB/CiYMWcTiiVhjKPDL7f2xkXgpMPwj7wv/TulIoBw1ktoiVluju7
S3WB5IoEOCKHfRwBT+Nupff89Kom94Ru6cevd62aX+KS3+CNCkl7CjUqU9ExSOC+Kj4rchZE4QpA
UZ259OHmLZ8crKRLAW5HLUkyu5ABCt0UAxEsCBeyA6N9ylgQ/FgZxS0nTxnh7pXVCnS74C1wEYvA
ebTWwdwVc40eEEfBAZZ7rq9ylvu5Dt5/lTOvrcXUjI2FC86xZiLT6CHiS/i1Q8KshRU4nX2p4rHQ
36w0WXqK/R16Isn8G/L1r8rJi49MxcjRlIzFOr/ZZKu/IV3VYNrVYNWg0M6enYxKJj6k8bw/oon5
PCYScTfYbDvCqRGeMBIYbMenjXg+H6ZX3rvnJQUuarvi8dHTHwzOZP5n1BKrQkIOX9qWYim4u/AB
9MlnNpwedsrFdi2uNfSZ5iimYHoG0hXGDvCa0adr1F/NI6/SpzBLVC9BOlDb737GYP8P9tVlCy/6
3DYGIHItIDlXTu1Lzz7p63lSil8hY9Dy33zRRMGEtv+UzDDvYl3AwxeAy8LVRTGNLpOUAI3MP1JC
/jSTb0bSGXH4mFz+88R9hFMsL1vFTdpLCImf1a/2KI8GQUUu62bZy17YEnZTFe6OTIlXgdfq5I79
/Zs6apLaXsOVVvyR+6GjBTcqONxC3zpA9o9Qqei8iyvNfQUamPXySUenupf0ZAEgixxwRljVyp6E
3FVViCac2NO0VEihnf+lFegpiTF57sRyjTssLsSghS6X2cYXmd2sL81UQTrFgzGsEHnDxhM58ql1
Vo3OLW/Gh89y52D9XbgS4W/yEiDuKvQ1Vc+zSQyuzssXlQly3b5P3OG0Xl/Kjd/M6FsSCYDYsixR
clK1nj4rMmhUMXJlv/TyA7FF2Npmdsblqtx9NMsAbAl6Z2bdVGujp/7FGM7loSvoC9K9+lWxrtjN
EoNW7cCJGCljZthq4h2nXnKHjijEA6f7adT4bnr/K9G9lAKy3M5ejLf+ULOa8uUedxfOkxVcaAjl
C6OhkOMPIG9PDJ/ETPGXlPaE0r4LZX0ldEQ2FBebp8aETbqpooJkJn46ohogetCLFytBCjXxKsM+
QJ36CZSK75VlD6II3AH8kuK/J6gLdtsLLEaBt4eG1+Z6qWivI4JmwXBdvB/Uts8iu5zTfnE0IUIA
PQgMhXj0epuA/zAERst09k2c+zIBtPK1N3uvyw0IZ9tdLiEt8knNt5v8uVjZ4oHO89B5BP44ia/o
whUIXet/V9jN98Zs+Hvpya1xWdp8qaZHP6l2Z40zytBZ2zpDygyn/TVRvS0NJFgxjstnnOyqLM2y
DfkoQhO7KxGIodg1frnW8Zcgz+1WPR+xlgimZysxMCIjcUnlrjupsW9CAb4zrEsIQRbFnCyjd0bZ
OpFWbcsHKZJccNNhX7CbGN/zG+l4veEBcQU8V4Hu6wWy5ZIdMk2OnwylDCujVKj0Pr6s5sa03A2n
G+sDQTaYstl12PbDB/pEHoF2G0znM0O3A0Dsf2g5Nsk6ZM6bLcwwhx/13FJI3qX/EsIIHNk9l0tR
mswvpI3z7fc5F33yPOUDjGmUMr2oB4O0w5El2EU5Gmk0HvGtuX3ExR59h9LCGEMAh7WaMcYp0iU6
J87On0eM1jNETSae+wrDTfmqPW3++73zEODkkqpEn5ivzboVTtuDN3YcM9ysz2nqdAuJnrXSPSyR
eH0CxrO+lMQJj1hnykHTRKmPcL47Wo6uf6kB2vEawJJdgwnzFTCKhSVJHJvOpLtcN4l32bhyFTFt
7AZDKRHsbA5clt250J9skmY0ASfLxsq5hwggVT+/TEaRkoIlv3sYTWg1jDYXlqK7/EGQ3JSfyIio
nw3kGUQScqmV4nWVhZiy7rjWhXwdmGXBApq+ZYmJpJeiPCZ0Q9Io7N5Gntpkjswz/mKzaymJoz1B
XAU9NrqDklvm/hpSySgB0jGTPqFkRSbRls0wXbTQF+8s/1djHOGEMh28HXcIXK8+HeMz79vZgkcH
tp5hgn2tYSu6tubPjjQfCsG8Pc21TIaldPB0CPPnJBtjFnjIYTtvxKzCDWAiUbPZ6UienOE8SjHb
CK6d8OgDlyxi31CMkRj59fWj0c9JbvOhOHlehW9ahVy8vD6OyMJP+q0ZxmApgCksn1dl5f5DA19d
6drFUN/FylIeNpYGy1DbHzc8PDGBymlbuP3WwFwKlE3XY4KOgOCIpJMIBkOw05Rjz101femRxgIc
PYmNQTJ3kz/gi1KTjF0XppUYBFfqDNhSSPtVIesqDlZh17rZBdQtV2HXObSudwv/WBjCEYts4WKO
0DPP7pVDGA5ToRPbZ7ick6jTHTTOo5OG36uv+rh6fYHeHYuZ69XrcRhQopf/ZKT9bLQg1He8P51i
J6u9Iagu05Ws+iqPfcXhwAkg4OhmQzOPXkwotoqTESpD3IG+hxgTRy08YEWMLuv5+Icdkt1DeEWj
AbtnFMhvx9GCqHsuqvVvYEzkh/sCslQMLlQaFvAAPNboJEncF7Tnu1oQseXyBsmz88ASlSZ05x03
C3nAIxNt/pbwAzgC7fMmkUCSyH/F73A2ksB9LezKSSsFJbyxzO8TTX3zz1V8UGVvdlpOd6r1xapo
rw+ZLKg5n8saFNCUvPje5HGMvBkZmIxZ2dYG9JWh8O6sdezcOv9R0a7qNhQdXmYn4Tzu1x3ulis9
J7bosRoyl87tE4f99p8O0RposORwAeqHUqdXkUl+NrgLv4puxNWTNBU/yYw0LVG1vZtao1WQdJca
i1MxkX3To8xN3UTSQMrb5+WA8dJoXL3JAKBIrdrQhY9SGCHov5HnNux/u5aO6Kaf1jXiU8Vxd28h
dccQYJsstdIu1QGlYPwNN+tKiatt9y38tlqYYNOjqVbqrno1qyj2sm99hi7lCqYLUL7cLG0NKO96
2iKQmTamXhQINA1xLwY/9KS3up5kTqKBOtKr3p1BP40alQVIXjpRZ5zqBGRvg3/DadO/Y2pmI2od
iJ1V3Nr3RRoBapX3iatIVf6adBfEM349fGA+a5yLjnMI/PA2IHzhbZ4iINJ2By4Oc+0wB8wmpCci
PHY3pgzaDOwK0kTQ3CeRHOPlZ/eIrEdml008JuaPz27bRdNyoBwVB3SFKLoDReGx9kz5M+JLbL8T
N8gvLMKsCOxnb0+2FUV4VwbVMD1S/KVK/vxS6ppHs1v306txHbUZEK6rDIFvGL6oadJQHDXQlIHQ
W1ZentObH+Qeq+pfR5T38dri0gJDIBI0eFUyHeT+fECv+9LwU4HOcF6lTXDrlL6LKklL3gC0Boy/
rwimOEuax1eRTlsIpqhswlP5HhmRZp9WUHLFc3hIRouok3sBsInPhvr8vVEaz7e1n9wN09egaAAv
6Ro2/laaYBQSJ68Ai3BdjMT0blAMnZqoheJKOyAFTm5pah7U2pnL/GbOunvgfugWGtwCMK8MX4bk
ExxNaYLwuFNJ5fKgqFO2nYjm0j/b4TsNhCZRrOCnR7XqA9XnBTGxYO40any6p+Du8WRExyI9l2wt
mOxC/BcXAgel6hVIHpb1N1IArzRXWKX/98iYPYrLntp/7rxHEFSnApCMVRBu6cbrH8dpsaOImJFe
v7Ln+7wNsEftgFvFjnFEfmaJmNWdhtw4j11M2TB54+8RnEIDvQOKFMf1mQstK3+JLUlH8EZjBdIG
mFFKjnlEQ9zj76y5zmkPFMktTuQmwo8SWUy1MvqvATh2iPg5ko81l0f1BcbjypkJPs9RcETu0Bqh
Oa7p0M53YfTzYTVxC1jcAdU1UdBdQ/Su0dG+pjxjHVPP2CyweGGHJ1kmarbk1B0NTV+mKBttBaQh
mpRZMIDeDFkHPc38JuErqcfb6rH0jYpIhTRrV8mFjb4kN6TiF30OFRjq22EgZiXO56Y5EjbNfw83
6NYiQhxWtUocHchsIcQFjhqMzgVoRZv7yevnO2o6Fq/Lxv4/GRF2D0eBAJCVsOZBduriy5uHmWAm
BuMK08AXY7wUR+zFouSvZOQ/Oycrm3+vsIL0hHYHhILOGeAbn6NAkFOqRzROrw6DkYWgLyq2KfFv
5Us4UMmH5BIUdQqhOL9v5D55jENMkiyjpMqrqSX/1u/1Vtzj3Kt6GFBV/7v6gm867vwMhRWdtqp+
mnaNc6I4polA7YufAfH2CFXi6Hk0+N5zXIrN4KhUSlMzN14+2RuyYrk9LzNfOpiLdMXToJkFYFd3
OEUrTEz/8j2WoDfC2cxVKnPBx7ZpXFVt24eSwDlOJ8w4rH8J+P0W7As7e5S2W0Ub6l9vhpA3T0nl
i+0FRqjKhVlNwmA2L3NEK3uRsRdGevgaU51xvx94kMQhfUEFsipdiPDp6cQl0W8zvqwivFLLzjO1
1exrq2CEHzYXb/KoSiIEFojvfX/4DproIxXgHAUTQItjt37Ous+fyuWy2vxu9UjnDFA0ErG4qyMV
0/I9t7ObEHaDzlKCadJaTkmoacFenC5EuSPU4dGw3QaEihS7yp4bRDDxeRo8TuSQ/mhQJPfXPkxl
6cj22oIItHIfJq7QnSqeBCK+R+QopJ8w3VrH8G2Ddtgqq1KJlXwdMc7nsgdYrPBtcF3aeW83CGZ0
E8k7h+bxrsVQ3AMhq8cdq8Js5E7VMGXhLzIptj7eGhfP/ByhKedj7Lb36KOT4q7AL9TFzFYVRAa/
C7NgkPLCvs4wTyhfiHsVNoSNLFlZ/VXo+iu24yb07K/dgPPkM5hhgzf1k3B5ThWf89G8Dk+2cr+/
v+9eYlvZiYxZbQc2BIKGic0UBHyxEUb0M55SLEPfi54vykv761N11vt16j5RjW+70Fw/zoP3ScJC
W837utTE2u1mDJTjIonDcUkVE3XGtJPAwkWYhRcuPPC0pr+hUr/OrudyCsFFyJEZ1S+SBo/kd6v1
pvhuCOWGUZzY2m13o8zDXi+0Lk6zETNnoEhSI+i3HMby32/25Bg101CHgMR2SyULzYcgdU/wUIJl
wxiDRSXuJnlV9YsFgd/X+DNrR5h4Fpb98jX3weSVofyOUoY7HZpGrNoG6fBewuAJ/Zzv3GSc6QhD
XQd9NvQeBHDQrkIsSeYO09PWSvJvtKrslU9RjMxrniCsKL8Tc2EfNBn5NP8/ymnqV+sHLCCQhZ8H
hny1zuWHNm81H17S0y/cMXxH9wQdeOc1o1OAqFvoUhSEeGAa0uY8jK44J3s7JSq1i5J/Ebk0/pvH
sGWqP+KJXiCII5xme0yV7cBC3l0iTICSfHXQrmFaWdTfBx2YK2J+0R6R+32d3+JtLs9n7rcz9Xmf
wB/9AYki7Tk0WVKAAnrR7d1cff9IhM9oxzhNkzlWY0raCgraoD4ZNNUXFqfF4rpr51Ihw5sBJ77m
plTpYjYhp5yp6SW4EtL7znrwobBVvjYQgCwuxkSU/N/XGHJiPRv+RaRxbbB7sKv3ycZMOuYRfZBD
eJLbpK1Zw30N/bZzS7MWHmhPDnf8X/rp78ppUfS40dcjOetnVybuVQmN5+yTcPbwJQ/Nd0Lx6+dT
cI30jHKdjyQhV8YiNGCAyQamNgF5JaiHm260mLNLwsm51RL7eInoFsvIAR7wTAdUM20XDhsVWFvd
UUcEgtRqWZ4E5IIkic/BobvlYX7yeRCSw35kPVkQN7LCCqtyelKzjc9cYm5gRRtcEnodREZBZlUv
HLR6NUg3db20LqLMsAGQAVmKuy0mUF1c7jhEm7XE0a/tKvD4gsV+df8Egv0x5W/jUNuNgkvUOWXX
ecdt2bvUcBDDFtNek0zSrFMLu1zdmiVMOtqaOCHC72qDxDifoYbA0i28kGEQ3WBCVk9cXMpZ2qcH
/Ba0cL4MbsYV6NzAI28/VX0R0Q31pZiOJf1AA0ownJXZYS4fL4H5JpPD8rlx7GHNUlB+r9fu6qcX
1NE4Lnh5zbF61ZsOR5bHy4fC9magDTHlJLieahCSDdcW7Ee5E3GctrdkHVZRhJhsXWU3O9KHrD8v
2+e+dC5rAkiDg2B+jtcX5jr5kHxdb6HglZHGwITsUWTkCN4zWtiwX6vmTsULorhp7XzJaD1LHbT8
rsHALphOZm83EBjpuKkiQvjaV2veUEw3nTwNkTCPGhkWja5ki/IeOHO9qCNMCXPbEsB/h3MmtLiu
lQhXnr8IDfA1nujLEhjbG3ExmOzEKMMMJMnt27ebgCVJCRH4WxqJhGa3XXAYpkgeLaYDerLj5Wh1
WzLvAQmVLhQiCNm4jqbrCEskjTIm5wljChr1eYcFiYVIThKUIhPG1a7mbzhKTNzcUi7swzwFRIA1
9VLJV0aRegT0iIHNULEoAnEiFGrGH76r2fbrWRTp8oLxV0Zy0nS/tU/6n6LN2TpRVbaGzkSxg6X5
iITybyxc8zw7GsxWjSZ/KrqC4FmHP8PRZI9Jz1qDYeVB3FT56bR3blolKkMUbTVVP7A58frKGL9E
KnNXvIrEJ+dXDHN4olXyjknJIGWGPnT4Y0tj6jcIc80BOvf53s9GhYAM27QmprWTumwGR5P/V6+c
vrtN1qsZG9gh2VzAFu10w8blkxUHoqH07BxILDz6bVmfW5BwQdm6JJ5CocRLZJoT2vgiBVAPqA7W
LPFGFfN9j1OfMgDzXWXgao0HaxwG9RSl92oKVIlR25Cgspd556UVzKo4p+N/HPuQTKekM0Qi7c4W
K6aAQ+z+tmDIK4cqwUxm+kn6tZmppo+OhvzlA96ngwwAuNJGzWIXTFgGjjkvrDboP2XZp2xGKlAF
Zrlsdr84MVrXAMnckWxX34cL50zp2Hd8RQ77/lRXh2IYI+dyjcU4y1557sb0EnwkVMLbItzmqYvY
h7wVbcBaPGpjxfS5FXFpiUTlmTDMfi/YFjlIIN84MduZsxJjyWl2yOTwjBB4PWnh+KZ8FfoBMI/I
Tx7Cvd4SLzrgJa56LhSKnFCf6myndHpJz5kXWtfSxcg7wHHYc2FiYmnXDcX7t25LzJBYekpX48TN
7RyIExWJSvq6hSIwQ9uprvK+bEEvoLYYsATqcEF3ZpmDRxCs/JOabp2x0VBD7Ig5lJI3lKP5O9AA
7GX9souddOkbR8A7ez/7xuWsNEnK2aeNUuuhkuypTYDGujess2PEUOxsrpPEsob5YZNOeubHIKlX
jMNnLXgwJHvPOg4Gp640CP5+OKEvHcpdfM8lCqPXY/OajR+4Etceh3LjsujxopaiIJ2IBOQ764yv
i7IVI577+GTqbMTB4aXVOwuSqwe1mIqva91iiCrFvhj0MnFvUZihVwPiSFzf0vtxosqkjsH4ov0S
jcZu03H3feihry/kGTT1YiFqswQcoOawvEPykqSNs7Tt1OttjUuejNZ7DKjS71q2rV2i9cKrMd6m
88LBiAzs4PnBfcMvOEc5D2pInYHbTatS1gaeCblQ+1Vai6pdlBBQl5wMdKQVTGLxdzhndRPOlUwB
SgTejEQmBfy6vSp5Jvf9t4aL92+DjtIBBdrPyc3/0f20sdx9wF2Wq0iYAe6GwaAUScX9TaaXOOno
/kIFWVsEhO20kVZ2Wv0l2DesppuhLeuGMWCgydYt/hBTkQmtwvFhXESLS2YOpWo5FJQ68cuEaE3h
4cQp9AlZVaJD5LxCQumYtpdAT65pGP8ViUMavsCJ+pS3/TMjHoOV4gT6WGOu8lP5vDY+VyjtZVV9
TgTbWkMnVSTMKkePGKEefXJqtjGXBJQ0zuiGVFXuSxlV0OV6jP9UU/1PzDaFXb7FxV21EdASJKqm
fGlhWTngRSLK3GkWGG2D5WNVTc+9968ATfJ+kH1XrvuhoT8Uvcih+igFYbUFt1dnkYV0k8MzmShe
QvnxOfdcuXlt+LO+gZ8dIkMMtgJvVO7qSTTR4Ncx6u/QbRSbD8LiXwgsIP29hwJpbybXMiarFsrd
q50y+qId2q7JFCKwBbRyRe0JY+iCNrwN3fTho3mae3bcYNGfByBgefN9RX22VowyYYq9UI3uo8XK
+3F68taY3NuWMnHusQftpL1pKRx+ue8jji01GzEf+qrQOMIz9UJ1P3m42QAbeN8EpxYEP5SjSolr
od36EMfSC6MSBvrCLqcKPoG2/SRQGH2wU//2hkIdhBqF5AcRJJnDZmU1wrhGCbYQY/3uyK/07JYY
E5HHfyvL3zKYNQaudJtHDMUlhip8z7XukDQ9CTaBhPtMciZDMCBadW91sPOQTUJDHifMZ6azVW+M
9iuwkjtDUsGEYG1eMXpX2Jmiu1QDp8hgY1KmOkYqGUxjUoeiBRZgDOU+lK5fBCje5Y4AcnbG9apg
JjMHGwNyEzrIIJDPWM218+6BPFN6xJW32R58U3LCO6lzF3EZurdujHWP8hqaoPFVLnQpg7NkmZLv
t7loTwMuBmwLmMtZxgVQxMB6HVcOT4+y6B6QZvSiDGeloibl7Gk85FIakk+IiVPUW4vL+q8E2wQZ
26O0GWNddGgaHvSsu+z8Rf4XGdAxnwZaljg0JdC/L2cS8wSyKI1lZTIBXcJPihiC5tEcdDwiCDrh
tguVbvelqIcw5ffeaajYt5t6cNCfgWwngGw0Vy9xfPxy2WPG0NcLmxJ2CK9XkqnF0Er308czfOOw
A9/jCjSv7IEg7YncW/0MwJ3WQWcZXbXCFyi5t6UBicPk4eODmC9z0HRByJZWN6ZrE5l+mXxHhePO
6Uly7aCz6J7M30vh9gvy8/oucqktYs1W+7K5xHzfEeNrdtr6A36OUma0tIkmD3WNwnyNvRVvswg/
5kfU+LSemfp3+3rzWwTiR0SooaAX8aDPMc/b6U3L1gOmtLL47kuf0TyzSN0w7v5VIUces4Lx6+RD
CbVK3qvIqBwk3nvTS5Q9SpuQJRhuDtP4twywlEijjYIPI3drCtcibOnEcb++fdiTm+qbEu/6cpyd
hEkfeq3PIS9XNMl6CkG/Pa9BkM8dpti0NfH0BWV+PAJymNlvtDj8/HTDPqbL/a2oEYqchdhsFhMQ
LO2QFBzUKgF3VHxLRahQFeiHT0qxZpZhdHWLSqGMM0O1EJVA7uwprA5ivtwkavzS7zMxORRm41/H
VVK0/dEtqB0SSt8ebmsf2ExAbNnYKyho4Z953xUTG4bcK7SZ6xH7wSpC1COvyVAqWDocQG90LIPM
Vql73+DUhDi2hrjijgLsHYFJ4NKJ24yRYR5xaesVspBsOQDUUL0/scaXCCk0u3ikACgQP/NOU12E
+VjYXzjPPwodzYrTz4p4WKexoWhDN6mhLgSF4uanlaoGoomF774l5/cSj0rMnpEve2mF/QMiRa5d
m0TSKDGqIrVDTHmu27+hxufg9BZPCgf+G3iur+9xr46w+VtOmIyQ4dsUgMTrznSxvpPTS33yNGb8
KDJuECq4lrESv4ZC8U25fhdDWk4XU+q9cshV7UL80x1Vj8QIhKadX5QBEKypUJsFyTo+BG4e+tLe
Gv3pZ0RULb6pWHpjjcUFhifAJmmwVkwOrkwKArCcjUIA8AZdQnoxIVg0HEbdIejMkjwMqqhOKL9R
l7xUNzR9ZVMi0Y14igkKU8ln4zGIAxTcql4ZAjdaNg/oS2y0V8YY/67SlSwSBUE+SW1NRV6HXgoB
rOj+0h9GPIwGK24Mx1q5HjEgWuj/okrhj3NXtldFtxjQ2M3XS5KGTv4u6rAdi78KUtDRAK00t4K6
NIkYTDACPkI4LForSaj/5oXaUkeeP8rSAFMWVs/jeI/vw/wFlLZDqvmM8qoAZlaiLlCa0hzNe2Vx
8JQu3iq+Yd2WxGTcNRumZ2og01a56fNB0e3M0bs7rj0hepHF4nr3tjRZfrkn9z2QM0+kVei9Flnm
RrBtwdAL3nvYgpLSPa9kLe41UvPhuAaOiArT1mvRCqkgSro5+6IG8+oMazhGQd/qaTbmOkvZd09+
Uy20CfL5aYsWUotH4jQk9KbrppCw7sJf5kGb3TCDu1i9F05KHbceBnMMZj6DoknHzvOAcKUoMnfQ
arsnJZvZy1riesh5WCEQfeXGzN/j7L8tROl3UnJdmpOJ6eX4dBQ6uc7VLHWaCgZ1RzZU5mfXjmUn
Hi0Ey2UqI2aVW8O1WFqD7/21/8UsfQ773Iwte3lQ6hZY8CtrGJe44QB+nqD7zWFJaYF4wR4+Jxve
Z2EyEsiEgAS3ee+8IRTjIxbZK7tlK9LbsbYQDlBsX6nuJsyEgOJjafq5vboVplRr8ApIhSDf1PUP
jnZhdiFTNILtF+1nVwqswXP/ZkMP3q0ZI3ukeSvTLuyYXeCE9SgsdhTLwofWXQ8ccJ19mhI7NOJE
aZ5DOlrg195ekFBPhEJ5G6h+Juv2cODAFGvQQKVBLId9g9rIzvVxYzvIs03W8sAeE1Qbpdgz9d+3
Nsi8cGbRK7ydTPFBoXUpBH4hVInrpx4RvA+BIPO9Sje4NBaAfpnIYJa8IZyQKlb1jrXNHUxh9Wi2
d+HAeUravsDVPiCNxqOMnM//hifcfL9Z6lyuYrgPJ0IIE+UW7HON0sxSPMDdxuWoVRhPZ3vvtdG2
rPHs6c7KMBX1fY9EpQwTQ50UbGs4zZwU7Hs7NK6tVmiq2NMMyhxefKFU/5sLka+GK/cSPq53LM1+
xB0gtiwL1omMJiO+PH5YonqjfjjRwQ6wJJif2HFub7z7759f2/PsxnPrRiS8gqqAvjWuobWgXx2S
ffpCS6HrwlXobl7BNIr4Xg1bZutcHsZlUpzHSayl05iYOc9lZTZA8rYkpJKREEnqyBwjezCVhfsd
+ay7Jv6LjVcJRjfoiJk99B6+WDPYNWua7apDQHUevdCug76oqC33IyeTp5XBq2Bm8ITQt3G3EKrt
cGLSsCY7TOFd86beGGOrvOQBuA4HxkaePIplukT0CzlQrhK2K0/vPnW4vFxnGu8U5Xpqg9xblM7v
ybnXm0Dq2lS6cfpY13CHtd0M/YVzbWP1sdkfDG4NzRnFjqg7U8utWPqPkmf/Za4YSWjQaN6sWdCW
bsPVFOlb8IQBpWc2GVTgm+RFzGpXVHOvs8QHBaKfWAKKdyWm01d9U2sm9z08nkT2jKxAiUgoFpT/
4dhqTosjoKt1+g2PlrkcO5sG2ifyzUXNxPXT3JkFy8c/GMjNsyooFNq8Xbp3QBiZwLrwb3JcWQLm
XNvYXY91OVWkTukmJ8UpO8ybAk998QJJ+aoW9bVh8k9CXJHeek7M0BiaeKCN6zO9YD9mHVJhXjKM
UWmgKRs7MJ4N8Q20InD3oYahFsGSytfKM+oezzVXqKbh36IGPyLTR06cFW1JCbRwa3T5eZql5btR
D0C4gIIYMMxeoEtxKXcZEh1vNRseCywY98h9LeK1pBEbqPdQhKOGQXRERr3Xqbsy6NERO0razi8X
auJATEHuL9nX+S3FPTV0jmEdCkRBDIIRWwD38Jk67EAVcwFit/joFhL08rn2KjVeswAXTOVWIzOu
yh+Vydk5jYucFHvvLGSLt1oYG8LA3PXrLczeXQKJu2qmPWcVvs7ldhD/hwZS14hy3lkPsG6ShHCL
dJtfb0it8ish+KCkoO3f5BZRbABMJMP/RDT04918s4Vbx1k+d1K7nkPjAmuhOPGt9y5Zwu/JAleK
HcbA1GavRqz8/lOjY/VPhiY7VarfCIS5fxBIahpklnNzefhrHidRidWrY0Ocd19AUeySplYeTIUM
z6hRRk3ksUPK7//S7tpWUnbiaY26mKgmzlG6FuI6qHMMSXLVyzq/n80OmA0zfizgugb5WhwyVxUy
pW+QokOyqyg5//aZK4HMkk+eQKJtMUJZzfh4JJSwtKBVTZ3fBEXnsdiMxgKYDrK8VCx6NcTkbq35
FvglL4jdlk+u68qWdefsSHPWLGP7W0LyEAY2CPHKWbClH3xhEH4v5kXzUReRype+seYTvpjm3GJB
ji3N7Wnvd3znfcvQckhkE8yXqhm6jYCaFFOEljPbKhtZjNn+ZqRqPRFGZevuRf5L2ZbwpYVMZ8cw
vxwhFw4w6ex7pdN2qy5FhlNpadZ8lb5QyNyfyg5h/xgqCf2HK/o1iAT2JC0T1BzQPNmpz60meaW7
FPVj9gYrjPlg4S1kbhdrsFxmk8y7lg4WxJNIxu8CXwIQKs91mLf66MWtI1XI/BrjilBtQqlfGpwN
H8bvEj4yRVCS3LBfCH/8a1s7sQFlTG/idkHruxa4j5LXJGpJaTSygYbFPDYy2Ko2vSGCX62YPrpK
FbdxgJ+Hwy0oEHG3DGS0zh4NoJlyHCaTexzfwTQQBWEuhH4ax7TPnhp6CsWaALRWqoRF2EwgyDT/
wsuiXXZWp84CJUtvmkMV1auQy/JBeqjxB2rA+00c8/Luck/eXYpkd+KAfv3M+FxfZxPVRS5msLKS
ndLiduUyP24aestwCzrpzFOtmzkDRU/PU8wRzsqYvFny+TXfyijVDrc/1wiXleN25435KbjXg5YT
mFmJME0xfNXpjXHEQV8bC80CslZJhu0s9VCagm8Qaxs950N9tsH/Z5vJ2YmaQ5hPwVyk7KHdKOso
U7do0FpFtcwhqVcrysLGiQVXzCfoTP0P1oFh5v+ljcQ7LZzeI0Eh8O4s2gewQwP16nuzuEIwcs5+
EVh1mXCryWu8/1BtuhXx5m7P+3DbluUqsWlQg83acVWr7Y+m9bke9nsmQ6bFdMv+QzQubOFf6Udg
Aplm/rryHnlecOKuY3WJdVv5Oo2ni0g3n3fg6ruWhh8HDA5l2JiFg0H/Y5qE20flwccxJzsyFcI7
f9Dv6QqndcLKnq9JFaZyL2Z1t8+YCKOAx1BC4uy4QdroDBWQXcbcKei/5uc2ovwjQt2B3an02QTo
v+3B1PVYD+U5JXLnpD9OM4esKQeT245PJ0V8MzaXM6ALCGpA+wTu+bA0pI5K9tJ2gZT7FrVn+GwV
w5nHzpW8Hkj4E18BLTy8mtdtbYWvnFjvxh3q+nfMgKd0kDsD70/vyMkQ5fNwlzDQoIcS5Yf4rYgR
AAa03BtsIIU+iYs0OFCiXj+tIrtxphNsf9NUnJIRTH4rRvvwQgIdxoJC7iQv4LSqdlSz2Ce/+Upz
OKHs+WelTyysU5fRhTJlGyZKFnYssXTltP6RUVR/KomNemyv5YeCgBcKATmOndaAVvCDKACoIlOZ
6d1y/q8vSvPOK1pw1DB7jgJphml7V4jTPnXn5YisvbuFv0hSddTUprDiBANegDjCeaBvicKZFYlW
ce7esdFc6t5mMBMwUd5MbXHMsSnjNLlqowgFV2dJzg15AKIuSA2yNbsuSddhc2cs366eR95mEwvf
AV/348APVuNRChDJT3QdC7vJveSNUaaoM1lrDXaZPFjCwvCuPeWOeOf8Z7pqBIy1oDB0T4FGPeTu
UYik63y99s5w5l1UAOHdZxWf0Irff0B40VhQ4RG/B0PUv1HEJVrelafl8o242BuTUGs8rL7bfX/u
TyFp+5zHGWYiqQCOJfLX0z2fxsY6QWTNqSVijGPqMGZbnW26Pczty3BzN4Rgp9HiGHCNQBCgtnEZ
HvXa7xFlk6YfgfunK0RbJiDqA7W2JDv4+77pIarl7j33yiUJRehNxkLTaQasNCHrVw7XGJlNP2pV
lk6f8WB6dI79h8k4ggqVEmud8YQ6HYMpd5D/9XWmnr0fwk7CFUrrJ79rdxzE0+rzOatuRohU8yIK
XXOdya17hZZqoBrQt1T7lgDX52HZIdbXQPuauKEfEoY/jSZhoH8SctPUSBAM1B5VdzY7t6bLkOZu
Wg4mNTIxsQ7wWMxxPN42KTKHVcSmwTBPkpFBxNE+JB53/vsbsbhpOmDnCXYv7bRb0uc5trtDfg/h
C9KBpqz9WjLQKR7+8xPotNPSv8+tavkPZEji5Ggrs4qufgARbBzNDI30N7RcpZyqbr7a+C+FHvow
Gxz2seMo/zd7A5alqMFAXQFNYa83IM7H0jVvZp9t5kVPWxtvlSeDfgQpRmlhxp57xK24bE0YK+s3
6vk5k9qofMvRbQXt9BYmZxrCoAubwagO2KOxcR+3750thEOeIhcH017n8izZsd1+p+hzEHuDVsbE
KwKd7fwFDp7DiiVd7DdGdy3e/JLo10IkSFPNl6vqBvNWglVFbcF5REvHMKAK6leIteaC93O0zicS
lE+FNXAhUl5gxJMBxOsXoba+DM699ZyVKcEwfLkwtPOLzLbBQgNOjMr/0J3OVymyJlmzzz/hRvhE
RMoGLq/YT0UooOvmYAa//VyyoMu+jJ9BLgKN0ML2FRCc6u4DB2OO6SFmR1aorT+6Wfp8/6XEBs1f
0k90bKiYzKc0BuR86K6iw4M7Rp1vjaklYOH+/60RK8yLeVWKSnVNQa0u0o02jnX1ZYnmnLPOAMz3
FB76ABa1NSm8YtnvfU4FasO2GOVuai292W712sQ5uyycwXkpCP5a1sb6g9VVIKb10N+X64bHWDnh
j2Sbv9bdOxHw10oAugb47Hd4ThdlBunpgnTC75mJWe0Qojp+nUP6QMrQVvd33jxZpibM7iDOQUkI
jJWSQUIYaQbu24U3QQOBXIPZMP8FTVZoKoboLkXOqkx2c0f+3Zqnog558gQLW74XWcgNdsUJh4jF
lEDeIxbPPL3QzQ/veXt3z7KSXCp4NH5oQiOzEvJ5RlwZRwmxteVpBULSlXmaJQeCEtw2WzieSyY2
2rC6nSxxKPC8VzSNk7bXKNSGIdd7SfSAA11BbghglxzQvqoEpcNP5A71k7VFqHfRzUUg0W+ql/Aj
MPvs1NDtj4DKFJrqab8VdrfRsxzbLEC3a+ix4zTK3ZondEmaV3QbEFppT3bc+TJ1YlcLLt2vX0pZ
a9vixcO326QWic15VedWHoQI46gOausCGRPzwz6pJJ5imkp0TGyVdviC2V8EWJRgEPPZYalARl10
/Scfs2HVYJLUSokAJoYIKy5gqhnw8euMJwuVKZ3VRAMaYA/oshOUnW8D36RXhsS7koxGKc44r/CB
SHbYXwqmnUdw/UtrtfU8m4rx/7dp/aqWpBidvCNCXijTv97cplx/tbWHUGltMYSsNI3x4duWmwpJ
illDadnW44Y6wXOg+GVKJLgpl8IsR6QpNIOaLPhBJF1X17TIquW1BQAGRBJMq1mettIdOC5nwsUL
uQ7KEYZL/eAWCeTRq0YHaByghGQrMEG9TvSMWdXIrFik6w8ucvXvXudw94AphoHO9dgZ4FAnDMKn
IeOF3OzEP3cpJBm8DK9VwyoxNmIU135k6u73ggdVlAz7wR95w/cypn8GIevpCs7iem7vnmH5kGm/
y/3nj4ClB0ODCH48dHFPg6sEOokPLIWbYjU5oERRZOkXedZO6Dq8E1Ym3OzMpKJG0mw7bQPLo/6X
pPqAPgd2o+Xfg1GueVe/V7LbIqPzVI63L12ZrplrSFciH4SAuO5floPRE4QEoZEGihqG9UcXIaKv
lw04mu8CUddzzCdnSN5Osy/A0Ms9LdRo5NFKrAT1YNChw1M5shq6P2E6IVfmWLtt1S66cCFcJ7tT
94vyLfVNL8kQ425UdvMKySVm60q4y6LsJ2pZBc4/LZ3U6Z8aEenXw5Qi9v4oQnXbYCuCbGeuku6E
lMjBo97Q+MuglGhqOc3Us1kl7YCOkf35sMGg5mwhrtbnnF/GXnybRHSD8dGsv8E5H1uug8W41rSh
56STg9kacSSY/UR/qdVDTSesi5vT9k8FH0je2xO2BEL7fJpPKnqk2+K+Svs0SVsLC+qMV5sghnEx
e6avisHavab63frN0r3S0qeBoftSAwJdZ+MzMfpXWSPkhKMNhDLKK1ZMm6ApsRKLZwQl+3S7xGZG
Khy/IBnwdD5MadPfpV2NYUILc0az2d/51h3jacyOa5Q0C7hJnHuNYQFtFvJPbaocI8jhLDsKj57c
yS/RDhJROnaesJgsDWehWZp9UA21g6UkGJEyG+Gb8RhmlUzKWNysnTzWbXSiG2pn2kGbaunHFd6C
3HuVbh2UvMP2FADjLmKPa3ZOq2EuGAAJMpQomp+ktlTa84tHaH/YEiOKKfMEqSWMYfhjsvc7pBDC
BjRFin9O6URQulXFlUq9NMz5k16g4m4wZD4YAS9sdp0D53yli/zbu/Xe91lmZixWa9gYvfOQyo8I
hLXxrWszkgJcV0anfZT9YzPA9Fvy7zs12PzyGSCWUXrR4VEGRYbygRI0+zF77A2mNWTB9Mqmycvq
KU14itPqEl11KDdBz9g+q24tukPIcm/d1VHp7Cyqgr5YJM5rCa8EZ3Z4TAd0zTGkoAh0Z1WU9U/8
wcDsBh7jr82YncaGZaw+6G4WYU9DRPuepBkMZtb/FTHol1+4WhxqsuZUq1l6k+7o1KoootIRWsX/
AE6xN4rrAeI2DxAz3/bJob3UTa1iDKBnkiSbj2AiQpM3HoyiqOCfL1ZRR2+lcP/wIQHhyeZjjsd6
qRvC/EKU3Pg2iCyNhVJiSJoKkw0jn+kTNSGiM78nvxdSFNQ1XV7MvV0YX/EgFULJQK2PoZYVGttD
uJqWn3XPaytW51cSouEOK3pJqneAR2gmBeFYjn2uDsrJUzS+N0V36CVgotAPp7Dr6cG5/7QFXxHk
6+2wHKcKgNkOWnSlFc070DoPvMKUopHO78CovKXgzMxUz4EaHo2zT7n1Vh+iwfCADihx5VvNpjEJ
r1t0/pY+dnBJ0wleHmPhn1ASIYJ7UoLIXF3oa41aJ/FjGlmAKk213wYinzK/UrPTwBDpMOGAdCrA
RJxGtk0ImXlYme+OvK9X72CWa9rDWyVN+GfpW+MArcBr8W7SR//DvXhMRNKgPix6Lx59mJTLV6J6
4a1F++qZBPA+aQ71+yEKwe69vvbVl3/ZqYDEKVFgJCwVAMMh3c8mq3LkXO2VXykf88peTucFgWJm
mN7jv3j5Yu/H6RKNxH4Uvtd693wzN0Kddv7grSEPoyRRztzv/TaCAHi3854NYdC5pNBY1rK8i5Lg
Ryv/l+vC2ceEjPYYrrHUYSSZgw6krexJWnxpsR8fMNOCf36qxAGMtf5z+jRDLRLNgS1SPo69aDbh
SeCJXM9NS4fmWYDMB/68LFThibDQYHB2oGULUsQMtKE/wzyV47Wyf/N7bk+I+qYdfbykAIkK0vPi
ReUCqJKI3PCJdM1GmGjq2y6JLyAiu31rRrmExEI5aC9sauwlqleh4ql2y9A+V5EUNtHOYj690WTj
V4A6KCVIngqn/Fyk4gIsnyq+HbVjz7C0oB1LHDGCKE3KPoEG8QtgVmpw++NME/kJ4Zq2ZCbiLnhF
enQ6k6tFCe0nwODdQgpcLpd1AjviGTkWWnrD0DYR4xSX8Q4/2U7Kwg2Ik3F5jy+4+MMO2g9mAbH7
EiQTOMziIi6D8LtCd/a3jNNa77+1/aedmAuZnE2knls8VhWzTab3meThR/yokm5gkW4HZoQStEu+
pdXTuyOGSos9w0BkMV+OKdK5NiTnZ9iQBt3NnMvVD7vGduLQan/HDl7Rn9Wpl+3ob5BGDyDtYcpH
Ebe6kMZ++PyFl/rorZKnKNfDvoG+b00LDPBF3FqjJs+zvqR3swoG4J2oQSLZGH4P9y/lA08pFg/C
VcjkABtCYraJvfHS+2sINaboD1mTmijurqCCd+eD6t8rNDakbBUq0jOOwUcLsc5B1tyqtnMXekar
wrnMdfpsCvseNQ1xUS+WNhIoJLwxFBUxGMNJwLHP+UPz0LyaRxJsdX/wyTuNdASuLcPGbISG+ebr
zY3CO5V31zN7XWwDyhaEZVf9AsyWaUonT2reVuYQpLE1gCnLebbdKYX7Ot5u0yWcte1SD9TKhV74
El8rO5VN8KzdBH19tPWIKw0m5vmGSDuKJJa91GMwjLO4B1jxI4vafHWFZND2Y1P2rdl3nGgu/MvG
cVyX/IpHItyFhGjDsZcbgK71YVpMV1fJJbtWbhM1+NOrBJULZfNpR2wXBR5NPdM3//nnZHEVqvt6
8ZY4/eEguN9J8qNMhPvVzx2JnPTgTcuhwmAYcsf4UOEeLNO9YLnsJQNdeTfpglFYfvpl2dp+Fd5G
HXUYbq4j8KHqhh+X1tPTLxYty87B705UtbanJ5xqrv5Asc4l/fFRU/GcHt5sEfNajgKcmTvz0QaF
+zDxHnYZcStyt8sQ+GnfBjKs7DZIug7fOeVXnAScvthnacO+ZWycgtGUgekNN2XfL3jf+PTHQ6AL
ojVoHLMWRId2BtIGTRvN2XXhmS2GGXsR7irytSgurIEgQyFtDaOGUJLsMUMJIMuwYXftDHlOHhJ/
6qfFNHoB5jGATfA+ftAS6t4tF6PUCFsgHkBHCM/suLZXBx+yhi1W8ZTaMS8eQwxuC2eTA9bHt7d5
yrs6+6g1gkiJ9l5pMaoyqPnQw+UWMcqAMXDIb7lqx3WHmlseI8Y23C6WwgOvtnZu+w9MXn2Sxdzl
+jQ/weSHS2qNJD6wG258tVVNYPTOe1qnHzBJokpa3Aj76ShykO7w9Yf086XXN3KBW3vDZsY64VJz
R7Xn9wDY9XUO1bUcVoMvGScgJT/euUcUPGn4hirPioDKxrBgA7M9W0/DuYSceNKO1lPrMtFlExrF
BbyCctmtTQ/pGFdWcElh7+1H782dKbqdZwXBZxIUs2f/vfwfl5a+6X6FN5O33G1j6md46tnU1xWe
mUdl6nfU7DB2iZIQXHAJzWxsKrduOu5q2tIzWbpocL+rX/D3I/1Pt54TxUCAHTGnJEu0AjKqIqe6
sNRs2GVTvsRH59n/FDxiBKQv10LhKrCt577HN3f8FHystD9vXhy8HDSUEruzQYu6G8z91iQSrSHW
WBiJWdi7OM7IBTnmnmpSTJPIjeOhF5BkMzn856ThOJjRWTthDRfeg7TbDlpMuIq2FgHflBjaMJp5
Src7Xw3At89o1PEWsKHC+1iTv7k/VcEN9KYo63ZkePI8GEFS54qqZbGcwFvx/yQv1vyTc/o06ldv
R1KYut7O3etZwMH8dNveHfCfNkS8eA8sNufMd25ygpxsn54eOJBNCleqoQM48Wot5CJ6UYWQzdS1
rtrOBdrS/xcf6F9iaHotRnxzcy5nD+C2c5Of2908Ks5v5SePzt3HiUMYyZdlkMONQXHYkE1qJIW3
jUA0OgRqhJq9VGpwTM0uAFv0LzTbNxMaC9rWT03bcz0/8qSiLfeiplNY+4EmOIy30bUdOEd7n6tK
fxZJ6shpgcqPfvfE7IsUAvsaIwcGk+Lpo9SsEzzlVF/4noo8Xq9YifIyBsO38AO6MlS/uUO7+8AS
ugpo8fFx1lZQTtWYoZ+h7bLtGjdVh/QM0T+g3jG/MI+6lpKC2KD/yLWrgoWNZ4KlmDZh51QMB+S5
B3Ol1Qn73NKoAv05NFQoxzKb4tm30l5V2o2dF8m9d6C9B4jXMOw2CjNuYUAYCd5G+kVLD+7WYXA6
zmS1FlFn3QxomKLUxwYMTc6N+W9dXhksum/id7y53UhFokiYnGRSXeii6eRPvkNdmY9Xrdi2fSQJ
wlUiFHyourjT3ZqRCI1RNCOxy4nJtsRzAB0LP9uW27FoRqniiNsG1QPHIFdhca0G1a9WCOv+p9xF
w6SRbCaxUKJ9YhqeDOv5OGzoXZAHEjBu14945gIqwSnY3LmHlNFllvQe6xi7Y8YBKnF84mdNP62w
nSsV1ViRFGIB/7p8UKc2rLMbvdQGSwWAeRD0PC0ut38380Vo6tU5wpqRzTvfF5lXUDvYsZVs04qo
ume3lThzW0zYw/NkbGIVf0YCDvkfumjNaYKtoI0MLfK7qAGgXbvazNIV0r7B/4rghcXa2k55fx7P
T/ugvPcSkELs/aMhdIIrRJDBFCEy1SCY7NP1KmEKS0Szr8BQvZxi15g/7t9dMdDdShfQug45i3jB
lAWxhcsIdK6idSuJnye7JYHuyho9XZebC5D2dwU1+AnbMdRKUx5t/oUw07THMFcGv4wqvNoWvS6g
tMwZCTl0BOfp5Vw0wYFRkRO5OyPdcyFlKwbyNgDD0I8IzdsKNSQ36hpKZwQITs69kpEFgftdhM8g
4aSqPmfAU1NTBp9a+UWyw84PhFPqhv//4tYkvFZ0M4Kfz6KckcMcTWRVtaWFtboKSEDiIn7/kXjj
mh9z+azORqHkYPHwYQd65PfTmvM0u+IWcfRkgRsFWp19yVUyxt2b6VDxJr0RnTaglbD3gJEFiJD2
sutV9c17vjneEX3WclVAHCF4rIPrDabAjxWeeZi9cOliw+tW8eaehDk2//Sz1a8p7NO6eGkSMRzq
B5NBtIvld6S//AgsbrFarphXgaXXxFiud4qfSsmjtd2pw6z7SDtu/ZDas1Q/QHDEYvWBxwx469/Y
RnnMjQc3+SqV4b61bMYiG5+yFecLA2/r4GDNhUhmUifaPaMDRq2oWg/4quRId8Zv2rpVXBjXmTRB
PRYFkaU0mDmwkRGwzdWX29jnwQe/AuxdFpmeHmd+v1A1zAoyu9GatoZJPyEmYnUurJghB6cdDKk5
3ZN+wuEW2mf2yDgu91D9zzWHshg4+q84g8JZR9QQ7cnLRiAt4s6Hw/bjBBlS4Xer/Y8BuY7pqW8b
hhOPWqnSYhrp7xkbJRN2TIHSGuz0vSvWCUMhozWRVAUP9zWu44FNFUizLh4ciqVXd+N12K2M9NM9
YD1VmT28RdoEXVkN25EEgZmiXvJeoHGOmULcgY7W8bS3yzJ3M1fMCIexIw6yTshSkVf46a+W/IZ2
/elU0oF9BwK4PvkONgT+rzC9OnotdQJDIOtya7L0mSQdqal5veYW/hp+ZwFiLasndN0Dy7jt8/76
qAKQj0BqrFv8CtmPbahhmJqMG3XUu8Hp2tCHxqnDtO0xHud3vtSBg5Og6bXE9RQgYlY7QKYO+ob5
DDWyMgwucUGiT/342zxYuCXWTT5z2Wynb1bia+hM4QZx1FKrCrLJrtCm3QvNdRDKMbIl+Kh7egRI
0GEKpRAZDCv3nWmFPxQIafr6cc2Bngi6/6lDa0PVsCICyFSmqSRx/gDXN1aoIAU4Ti1w5lKmdlOg
hBlyUCRP7CCsC/Sqnnmh+fsEF6GnNZ8i/RaRQjBEkcahyf2Fky7NJDISMso5uMacRWgRZDllvtCU
iMPgMPIJBqNh/7BhseFVHa4N/e1dTz7ZGdhbwWfPXPf4oWUJ4cbGN94DsuTYsQqk3YMKIpIV8hJe
zQixXjqbsvTf9BuXy2DI/UFt34C0Ve3BrTtfLBglgQzpc2wJQKvjPLtHzrkbogeQ1hmbAWTEM9Is
sgnFZ/NWMDFc4daOJJZDAZlBWmJmnwID9omXqHEp9cnC/Z5kva++SHbDvvIQ78GVNAD04EeqBzGX
q/n1FU+iiQKzaYn6DlLvUocM4m2ItkRezKAN67u6x0WJs2bVq+7otr2AUQ/YC6vmuSacpngw9rRl
nDesti8a1Rs9pqgC55YfMgQ/aaEquWtvsVJe0im8bcTB5Pf5DrgcTh2d4TkuhK1cgs9yWYA4wWNF
LLnsmhxwan4/UlxJ2hACFi9B6CM9+Puci8wF5AEebna6POqKcxA+aJaX4QPTrkEjCJJMzWEf5ddX
esfQ159rK6TcnLLa7D1t5p/OEQp+3xDdZ3vIVyYjJjDJ+VMQqPK9d1BXKxKfgAgO/8T2iqeIU44f
6Aa4xySLXPI29UvMDd/4CGep4n026+9pgQBPbsu44tMXtKDoDC7dgQhtX4RElxpBGVlnakRMmRe7
BtB6eMTeuuJKsGsqRNHYscawpdOqqLge+njH42EJxWsxio0lq2i/ZZDF+wZxbbZB4VnqTXG4VghJ
PO+bhOBjkH20mYyJafTMdzU2i4zJ/SHZZHQgrwZ1X6vVHEZxWmXtGGIDx49CJ1Bbz/Sg+yUC3dth
dqiBdllc8YHXSwgXZrkV7wcxhgDpaqY4TxDtStSnOryjp2DlhSiIoFmusfU3M/RItJ7lEJJrKlsi
fqWY2UXRIQZ4sTe65yaCwnREB3qh3QbkKUqBxhBvnEq1haA4Py9BSwBmtSJT/X01NZUvROGm/ZQr
NFybAocfQrKo0fSKwSun2ewcpF6y4wRuwC4ugkaAvFyRbMxmmGSedx/5UNKqcUJyWYqveLzY1LJn
8Wv2o8nlZKi0ZtVyW0hdKzXfUnBOKZj/bN6pSzy1Jatr0rqnnE/m57oi9k2Oxeb7BjuC7UtkwPPC
T0aQu356PouTt5NJPum/juylodXppaE0E12gdGv7fSumUaIU/SMhVFLHEYgqpt5V3In34X8ELZ2I
nm+KejAhGDhcBNeYd3ACrPc6aFrEr3XvumuUkoYJJa3iNr1m0fuTJnEQzWRGpyNwUlNYlTVphKTz
GIGkElfxVL9+gDZ1r+k/eo19nGJE+72REHZkfuv67fRQARFCvFzwyavyGMiNIO3lUufYyEoK5puU
/yP2sLZv5oBNJAkWZ5XAMLKunN0b8KLdfRTYyuKSiEm8hp0fucG+FQ9Swu8HApZEDJpZuvrU1K3R
8o/mbZqfZZz50a5OsMvH7L9RhnGqw34Lcwtk2rdS9AvWDixmDJgAFZcbkDakDTdzm661jZP8+Lmm
f43bnK3IsOFML9NMnT4WhGUHg/ZA1YnByYSEe8KO5/aDjW+OxXS8tKpQbOcMglQUs85GP9lc6CKP
FLfWydBfr2fk20MaPFwDeRuz7xX2uui7a1Dh3SlUtko4QnYIi6CaLIR83jVRoemSKQhuR1NiLFjR
i9aLWpj8alrYsyGawjc/l6wb4gTPoYXIHFlwbJWAdm1q6gi5k7YwsvabcP+FpVuZbvbs0g3aj32k
Cofa9w2pJ6F5IgDaBNqQ0mO37i01Q8HZGCW4411WHMOvlhl5Sq8VUMj3/Loz7g95x3h2G4+KL75Q
QP7qa3F8buUfz7/KyoJ0DcvQhGobNoQC2kzdsPrR4Bmzup3zyeD9ZzJddyVbFQftNrP8Ee0potXF
NEX0dqKzouXxuQm8Aaz9f4MlfuyOb+Bltd4A1QWpcUeDK3Xuasiznn2M7SNxVdO6z+83YYuP4bN8
hdKDk3q6ff9LYUOltTbd6M1vyn4HZ+WBkX976hms8zb6Qvtx62BhPjNRH6KoaT8SnmToLnVn/SLG
/bGUXkYktIWxRiA32cyhWj86fECK6FgoARvIHxrVylzueLoLDiFb56ysBGfSVUn7tcgHijDD91Fy
hoQ+xQWkHmXfaSmBqjoAHg8Me6jAVeGZlzHChRKQ9pXuhBPU1U08rvWo1C7ImLXMJARewYiJx2Kw
lB429GBzfvsz8gDeZGqAlvx/S5GORqzMKwxdp+QMLUEeV4PKnAgbd3HZjf+rDbhvUF+Os38vy7ju
P5wyU52w8Kn4igbivownEHPgyMZofrgQU4TymMn4jxnevTSXM/vZCnR9jFenhC5R78sg9DRW06+k
M/GpD5CKZTCce1cdi/y7ohVT8upM0KjdRAw7AnnvkF0SogFwYOsC/EQIJqkvSRr5DglgHMxX2h+F
j7MoDsTZhO1ltzXLa+gyYps0LyIWE7avFM/i+O5apB/5KZqHzzBsTdJEBtLKMMw0JPLmWrILCXvv
Fv/TpBLkGSnhwgI6mBGeMEwy29h7ZcwyLb+iWz6icEKofdXWJjIrmevOisjH1srqK50EATgmJAza
WcWlQ9eL6fyYAdrAjhcNJasM/OHc/FYYu3P5XwQqZTsUspo4ovdp5dI78WX1Pc9rw9ZOWPVvM66C
EYoveNZJuOl/d0EWw/6otVW9utiKUQBMWXpRcctbqc/p4CgXcNc7Pbcst3E7cI3U+FYWYu4NjIX7
FOaAy1P7pp+Twh+hzn/j5jzCj3VZgWwAf/NruDv/ndVWtvIqFVTx+RK+gLtmF5FZLnMtxg2xlKji
fxyyFWlEYaO7Ig2qTb+sBNSmkygrIFrauf1M47qk6g6NhRgXycje+MXNPnBeEH9t83/HUA6sTPeu
cmFx0lagPgmSh5SL4gyA2iMgKADMj+4iZPLugPGouLHy61698JbuQ4mH0MgN0AVedH4vD5QQhP1r
qYwidsn1rqmSNe9aKEe62cwKH+hpQ3GkNAOnPOEspxuVQuHrG5Y8IO8VdsvM8ukEwUDlU7Q0HYIz
6XkdlE4QVwX2w5gPe/DbAf+pQyJc/JKcJTeOBu9Lbq4fI8cqAvT2TBwT0ACw/9kXy+qP7xHy1pcL
D3qt5SWreJLzVMWO3U61mEeiw8mGixZfFXFgEkBeermnFQ9mbxIXYhDBnxx1RBraHMftN/QgR3U5
CMiH9mDt1jNHk3kb58u+LU3sOHimbq1nnhnhdDAB+P/u8uHONVZmQG/zDLgrzUFjlSxXk926sAjx
uVLq//b/EQZfTfND9uDCxesmKZMeQpcTD/eu3cpMEusnAEdR2zSwNHaLpgBpdflVrxseL3peMG2T
00vYHtMeQGfkkcg1WTEkRW/G1F6OaLnhZlMXppf8h1W0zN9oihVmLkceYOHzwUOGhdPba4FpP2H9
z6lddUlhrn86drQ2DpO8jwdPwdXTpYtDc2xIn9cT/Xkjcrh3dH/vfu1Cuv8se9nGOcgmPprvuVtC
vToyK5ZVXTPTwGJ0STzIZj59Qc+dI7ORFBligEoJyo5pbliEFsVBKBI5EBLoVVMiBI0v7W2+r3Rc
ctROwVgTQrb34UiT+I5OHUZRye2VhHrcTITJT1ATkUDa9fXblndooL35FEEicRZh3EeQWoLv5xB1
NisACx6kFBdaQUtbvNtop8vLek5psEWqBl1bJ26jMYm5IRFb1Px1ySCqKFw5mlq2IgTyC2plT836
aI3b5YPZMEwnie68I4tMp6W6+Pn8JEXsgPdK3cxRF/5a6ojBm3HtFbjge+6o/Dh/ZiB3ofByZH5I
98KCynuJZBCOsKJQJGbBy9/s0NGQ/08l0TldOjZPjY8VCcEPXOHOd3nyGAvkXH6jMRjwRZVk0das
2JQQ/UX3Ren49JRWZomnh6JVL77Mhbn9srH/1PSVYIAbbLjxIYk3Y2x7Mn08sTbCQ2NoJ/s0emG1
MwEk606c0P4mVTRNpOM+rS4qTg7PGP1Lv30pGaae8kIISBJ2+Espt5TbUZtg1IozYkF3X5BVswJz
Ky2Rxe3P6fge7soeHYxssflpdazBma+0MhPgXuKHF81Fp2/RoxZqWUYqvyW1oWLsQsShetZCPnhz
8+EWJTbDNQNjd/lkx8bWzLg2//5J3L9OgiKl7A39yfVOZQ+/7v/jgmjL7UsJ89pGw5BGAeemHAkI
FbuBcBR5Q5a6xfcUfNUcf275AhsPILbgks+S2+5J+6GIzG6ppA6+tOiLHDD9dpscyE0ZwuIFY7TC
DD8e++2Qjonck47SdNQSu1mjela9OAo+LRWPLHMWVxmDQ+iYOEWP2j9MBZlRefYOKILthSH8btzI
XYSkgMZPrpUB0ylFiGl/sA7Tq+Il80umJYJjqF6xwFROhfz9k9bbA73Yhp6uQzPPA7+LCagzSPiW
aBz8z1uBu35LJq0EELg3kyYLkOT5tUno3dNtRkPCmh+UBOFNfLzZBC9pQVrJIXH/9ofo1mbN1C27
cE6k1BJViEeP6ElE0Vdd7KkNi34/UwdumTL6VxAMT5CapqA77D10Hmyw5AApK/XqfFTOG+4KCAG6
ruMnYtSuY2li1Vej36m1bx3u8ZZ23EzZA9AVNDcQVW0wcdjm1eO0yTBHfqIbvK/fTk4atj53Enuq
wvpQPi6+YPnx1XREIku23E7+Qfr/9oPQWBOmYUCB9Ipz5vGCIrWAUbv9IBvRwekR6kD2w8LpTLS4
A0n83skvMvR+pT5ZPHHYw5PBYT4V+K0iiwQUFh98nqjMsuETFXJuv0W4Vt7orXD3fzM1qhMXDdpS
nsbFEdhtmbDsdavPGzqNw/jfPWqxqREvlOouV87xEUKMNzn7GS+EttS1NNo2b7bbrTxU4gMYL/tJ
S+uohiuZU8a58I8u5DseehMxV3xEiMZZhTJIzkUHzDTFgKA3v2kImbNjkTe6Vn/D0zJ41Ruy+Mo5
8jwLa0VT7i4rR0QzVy/tJ5m1Jsau2iAVULpAIqsByOwKz7Ln9I38bgo8HvTqMUVznY90ARkT3ATk
gPYpnSMYx/zNbBh7npjGUJoMfFGQm2VE8xM+iqh+qbzhMxiUdx2yBde3FJrVba+/+wNAhjS9SmMl
KyvKvmxs01gOs7MvAzWFyHgwZDRW7FneiA/MGDeHWnkIqKG1BGeYCVDhkeexopiqdAOrRSroa84O
D/DxIVdKqTgt+WyJQK2XfTzDWM4zTFrfLNsI3HEczIFI9htHiEmUeMT27Ay9avwd0yKFQblFmEaH
mSSB2msBGmlFT7mfG3itHD8h021b4hix3J7N+m3J0eRCrhQJE4JbC1y6Pi/KTNg7m/n3ogFpDFnT
R6rWSOlMzuBRhLJQh0Z6UtGaIWDCUQXGW5kc0PuXZiRgG2etGlApfGt/UvTqyueub5uPByktN6yw
iGT3zrdSDuKQcRgYKl/h9q0JCMOvWpyQ7noUN6yI8c20xJuWMM2sYAcWNBw57GgnQQ60KTEQLFI2
F7m6LNtq2cOICkmJ8re46fi714M0Vx2FPcq33WYjS9VQXGv7gx+ckRrwGKr3ozBNUuMBvT7iwj73
KrHeX8K2K1msjEgS7DfyUlmmrF8MgYHFOJVDWcHZaotizd8UPamop7tHwpobMezWHcbUjsgJ6DQu
+fbNg+DpRZkTjsSMtHJ4vF8OKoaarokgae5lYSjZ80U3yHhM1AJ7bNJ65r4CKI0wTzNlx1ZkSjd2
ciL1xdOgRRDvUOS32511TPNjfhX2oARcRQYRcuEkXM/R4iKicf/1zij8eLikgL/HZy/Gcq5YECJU
+pEsX5zOjmmrAtOL4rbwuP08NlHYW7COof+8Zhp7ek4e2YbcFd37Tmi6KVyOxFrqpwCr5tWpxYh9
k1kC/+etua92iWoi21yQDBTXY4ysw8aJJ5ZDafzlxdtOq1J5QvSWOAibq3MCTLa2e+X6ehO3VirR
hvl/6vGCBVgy3+oi+hr7oxinylMp0j0N+EQ1J86Z4lPlvssDAlbiY5Egfrwu7Kit0ezWkVK7OLg+
zBkZ6fsRIuWqVf94dfi00A0a/hczAmJuk+xJ0bp/bNQz5bOZ+hqK+2abOjoAyn6wYSbi/PNpaVOX
HyTqW/BHrLPCMc8UO9BIvZb94RDpS/BfE5aSTc5biF25VNk7e06pB5Byg8GGSMqmiw4aTV+d1tt4
g8dClgmrTUB4x+lRjInCI0F91cGzNBDijbI/afDqm+Kpa+xBGGdPdAXTNAlKvr6WXKZNW3Z1QZr0
A6zbh6L3uvlrJni1EjwnXu7faMydB06unmvSqggY74deoUl1RftI9SAXQIRdiD5APgcrZtWYEdTg
bBe81I3HYxW9SEKu/QK0BAXUuPV2Vn8L3U2fYVOL9JdEn1/fng8fe6WGZKec1P+OyiPAQJm7surj
g9og3BAX/2RxiNpPjelcHY6rh0bz7wiaf7ANzqcKSTQoNjzrYh0JoBbgrS3YJVmjFQTjcQkDxSBY
dHFo0TcMHTE51hEWifFLa6lXTbr6wzbZAn7sQHTNypx5kHSOqkiLO20O0O7tIThT+ixlhbwk8NMf
f6W/x0AY3r8ubpMIoX1K3A8dPjgYUqpJOnQGLkMscsViZzGYdU+4gY/mwH7bDmQtapnvg2ZBRgb3
4z0w1U3SdKvUyCTLYoDut7DYzDwFNASo/jvYG76qJRr7y15qKZhJmR9Cd0+ZxsquVmRjYrPjFi7I
moVqhAf+4oh1WjWXV+nC+u8QNjcr+V+h78lylIE4WEq3tIKDT73nbPuCk2DhARS3htFQ5ghF6JWq
wIEaVhyK9rDUSfCiLNkw+sFcgqQABRjY5TkqlBCKpdn7mRmxM6j2vN/9qf42NWr4kX+Np0lS96V5
3yqAM5ujEgFTA3iH0AUDHCsd8TARJ8cl4G5ns5NrH7O2yOJUn8nEPUlZwVO3RixebSxVXg8cpas9
Uzk+ZBsG6x0OHYx4K/+qDp6dGG9zzulIjitbHEQQI0oL7/GndFWlOeq3k+d+riy/z7eKl9k5efDk
0MeIod+qsplQcq313nHXwdD5mkDGsMoBinPI2MUGkNvOi+ViT067ccIIg4GboKlJ6n7lsL0aZK69
aH9QSoQwsdkiaCSWHQRtfPpqwumJ1MszoZ/SpOtxgBJbk6s6rc7NyPlyW/Qhtv/TKEh1CqP926LI
EHC6AMjqLPXdnaw/ynd9ESnsxoxhS+FH/jbtOkEeAibc0DlKEwlDTAtjCLhzbY2ouAcCeCWiId5p
5qYUv2f0H7ZCTAf9n2XYaoHnhxHvGVRe50p+YCVUOFUYOpqqkrpMMpLt4uN5+hY47Q/ylZnaIfkI
QBoI7PVj+gnjopI6WIEGDKSxpfh985tblR+nRg5r2H+QXWFZre5R+s+e+jxlS3Ph8kOIwKgSwY65
L+0Q9cC+zmnYTO4T4jsyLcL2/fU3nd9l5cm1389sxhE8SYCRktQaxZV4Tn2CBVoSJ1VOmLxvEgMa
bdK2/tx8Fx4vGXR9FYFx+tszCtRGGzsHSkrhWxEwywjojf88wSOQD78dmqJeSvDSaaX/Ek5xtMDY
PhONrQZvmtiV8N0Rd+YRA+d1Eu4ptqXVou0YErWxHxqx9AiOqIc0KLROjFNRy3VQ7A6VzydPyLB/
1CKNpbBCf3bsmRNGStpZ79C7HIVZZBpW9NhCA8faOCo4tfatKXSeSC0/iEc1XJ6+6qkgXYXefQXz
ThJVHf85iRUBVEza2wcbvNagYsrzD5CT/Ftm34pCoCJPgW9a7LO0MqdLLf7pM/T40DYgSfMlsS3D
0/vmGCUQRZGyBhoEeya8MPrHuCuWRRfm04X7/u2weNXMM1GYwlhvWgLjtI7tbQ0Qr/wA3qQGHhjW
4B5kC93nW2KD0I5xhEbS32tev4w1hJEiG4yTBbefvAX6476fsGYyXBrGNqF+MQSpc8mx34cntBSx
yKWEFj6vMOBOTdEKGUl2AlfndEzVcN01CPpY/wocTjSJnjrgdOHZItoJd/II5Zh5OjqVQKS9alHX
C/knToNq8+6uKlmsgr/aRuWQ1NIuAlwZe9ktJ4PQzVxo4c9VE6ZcS8G3sj60SAn5OSUDnNr9N9mt
fUXO//x3xnQK+IsauUIgVanoD3hqVHQduC55qUfN7PMS5jY1/VHAhnz1Ol4nztBQ0INadDuqM6tX
4bAZPZs5GOUNwyJdk5VvpiVAW7N+HBTf7YM/v9uzrYKu0duWZDtum+OvjnFSvibkzkZTxHDuJpos
d3iybw0Jx8y2eK0kAlHqwU+ij9O8k11LW1EWQSiFgzKawrIJW+0yBHHxwIU7Avnh4Rv8ejnI62P+
bt5OMXAbIWQzFKNI6Lvuh8JxTm4t8Dy19z7obBr/ClYLNLIu3H4zFOUGenqQwWvPpEbRiPTGmmy8
hLcXyjq8snLCg6Z86yPZ/QQ6HjDWzd40unprFbAZ73ScCZG1lgGMHfzN20pK2LCioYAMEd451VaI
2Jz3T/8tpMDo1RVCY86cuYyC3FQV0nFy1yS23DDYLXZQ8vHi/LVXETnHIyYgr4lwAYt/fTK8VixV
+bGClTxgFM3eRC5yHiSYyElG5LHzAuOSSFSAvKGWwt8ytPWeGL7S/Na43IfW8Csbh44AtKI9FOHd
nK74f8VUB20Xdl5Gz6+/X0QgDK64A0EkO8DJt9/K7TgSqVABi6bI8vZXI6o+3Veo0u8E1vfgE4rX
DgKB+RPWERtWqH1ht+8nOGKQlexO8Ly+GUafsDRa5Q/N/nmd941jZnJy7sOz++jc8AnjdNE9jaeH
h02AbOBnkzn8db71ERKG/k7XnPgGIUXhcgCh0xwKD5U3QR0HQ7eR6NiaSW3CJWK+hKfW9wPZfW6b
dnETtkXg+WllYzHNLbXIM56XhgQX0K0VMu9um/DXGZSwBpqBzD9iEx8o8teaUVp6J8KSWTgGqqgB
PAUy4sm4FqzRidHBL/mAIs1tOIPPHMIy7/xhcKogspec5M8zTrZxV6qJgfH9vIs72wlO/SIWQRLr
somFETp0ebfyBHt7f6S/QRD5qXZ43M0wfo9m9jkD0ugHONAiwgEgDo183AskjCKCwlbi+qKNSBfS
BjgRcPS5lI4uCn942B4nSlBVD3q8dy+duMRLeEgMDRTkdhKSTt3PDfDPhg08N9zqUS/V9ua4yhCo
JvfC1rKXLaJnuYVnr2Ahe1BozV5bRtNuxuCNLGQHpJDsVzGNdME4G38cjBCrR+/aIUkIrkNtrN2M
rhLAgAoPPnB0deeLq2fcSWn1DoXzkpDXvV/KptZV+5fs/6xXPbSNS396pRWsVquOL5TCa/73L+Um
TJS+9kyehrVz6YIqf1R0BiScrGAcwazwpXGnLT6BXPe11/+CaV/dO9F2KEGCpMenlyn7zfg8Pcwr
Zy6/tSGkgB1yyApnuz2fdcxnKcuZTgA86zIAPEHWS5+zNDlDErekXLRiTefA4GoLpV9DHAv99UCx
KqW/H4NLt8J9E0bjk7TMgw6GQflJHAfxRGgkqV4ofkfql05ws5drYcFdrJlasLNJGHNbH0aYqFio
RfVajwBriy1dThy01jjvA1etDvNJejGJaWc+c0TSxYXS50RoLd9nwYI1pSSukU9wf5MvZlqjKE54
nlUX6FFIdjoU+IbCDdUm9IJ+fYubYz0lcQbwq436MIsVg+x6O9uzZsPWn2tC7jTOSb4QacfSlrGG
iFy4dHc1GIMn2RUDGCT3lBCMi+/6DxtF2uHyNBCw76wOZ+zlm+VYzl5ypTFXLiO1KzRN4KpFm+Xc
widkXCboVbzQ+eElSX/IcQQOuc9cgIyOlwyVcFSesF6ua90sXNH+jhncNsfd2juViL1Q558qfm1L
s+nSInHgQEzGAVARIVm7pWUTAUfRTETKbZ/zX5DqVvlWWQnILlg5P8h8iDmVsYqsradJcfn+TL9B
er4NvtvQlddW8kAFWHTrAXS2ECkqkaRgc5PjN2pBmn0ceGNO9z7cr3FNuwPmFfONRvREIEvV1gXD
O0AdESz+1uL0yDK84WEm3Nl3SQgX3qXwBpSLYVG17pFjGZ4lgB6fgMp1PbzSqmhTvaMIbiGm/uNY
hlJ78j0bK8vkbYMJLZqPdVbOTmpHOsNgdzuMOlj+DJJ43ctVdMl39u4KX6oON0E2MKom0279x9NR
5140o2+0pa7lz9S6e3wfsRHY9mizhVFXm2ImnPtJfXQeEBa7UsmwfY5cXtILmvGsSC5uLAeqPLig
QqFkG3GQRT866hySFSTSLq6dyUSggendVEya1zlfykd9HVcWAKnXl3quPWb5O/JplcE5/mPOg3vh
/9vNElmC48S9pR+mnR+uLirm36WMUdoeZOZSC4mPN/9Qv3drY8YD1JFX3mbO8gLjqfSgbR4MseNU
oy3avML+YX5QTNNUbCQPIx5wkZC75q4PJleLkdPueqx4Bh3GDycT8T+jIYWcWieCLGJCK8nkEIN3
Y+lylvg87AoZaSfS7iazBYm9jhyb6GqDyumiW78pPOeX6od9U1yM+CSgBTqVSkHzM9vib4nzKwFb
XKrXiJtMYkfgIPN3g9UPKHrfBxyIruVdDl3lUc+tbrK9YWEozDzwQuZR2CXtldLwhSlGGDHJad6q
UONa39vhva1VBXxHldLUCu913nwr11NuAPG38XhY7yknzHC9AeDVC44JMR5Q7HYzxmmf1F60Y55t
pTlJzi5AfPEmT+0iM7aKVK924EcNmUUPe7h56twQRxy5fPfpncTZwQ69WxXJIHy51073oRATwKzX
c5wwTVqa+O2siNFTFDoD8kPOpCe/g4MK8TRYw6RziAhjzCQa+jIO5nL0ws80agVDZA438316ciTV
FGVCub0EmTeHr/CcGRZQXjwpjbidms9ublhBAb74A54AB9ylPrjcEe+23qIdTXAb4OORSKi7fOdO
mJO77NmOrTeamT8vmkd09wKcVRzgRxYHGCjO6Z+4leOcXspuOjcJkz2iEXdsDsB01i5QeOSg497l
XKqU91WvWF3UqirTBCKofDb20zT15azBk5IT+eQVMw65W+r8jhBzYxkQqc4Z6uXeWsH90TR+uqbD
ivqz5f9T2EurPNmLxsiJLyLeJqdElwNr0Vi8GEZnIxcds8886jQgAjjmIiTneT4yWZINWlhAuYd4
DL6jgKgHWQokxNE5cATlh3GOgV9Pl1QARQAjMHsYbjnCztO+0ZBG/j5nabZY+atuNmi8r6XRP9/3
YmsRXKhq+e85/SQPD/9rh0JXTGlHNnA6JNydqy2NSvTs6uK07iFEslooii5n+TwM/On3zL6g+HB1
zNB93bLGkbYqLzsdP736VPg7mAUMdaGymCJTjbdBn+5ZLEp3upBZIUpVkP90wvk2IV6GCwA6kl2G
2O8UbhiwypoRGvIr53yKBZ61JO4dOYpUeYuLK3lXH4PKKxT4nlmD8wUyVQhtIrWHXXbJzxBMCekz
m7dJb3pI7AJ2h86wgibIFIKQoG+vp7q3jNHPia+TMx1Watk6pJy/U2Ew8lTEoVpN/w5L2ZY8EC8W
aZYKlauTpgEkFQOQpdxIoOnXjZ1yqD7GZAPBerV2u7iXB01aiWOTHNYdjUh6RdrmJjG1cAacwP23
TB1N+4pyQuwVaHBTwxM55f6vC5WXZlBjs1V9kyNi1cFjZpZ1YZbMIIYr0cFTBQjzq5fC3vttBu5G
On1GjpbZPDUfQEKeEkTKzY5qz7vObFZAqArr5ie5zX/bLFdqmCrB6biV1FkEYsQOlAr+wlm3ECNd
GrKLbaw3zm7yYLuVM22rPbcl76pzwONGfNlZeCDqky7JVdNAS8fWrDQHVKqpWWoe1/7mEAjZ7EY7
Mzd+jkykNobXc8ACTbusy+2ikkj+tWN/DYmQ/NMNosBS+oyAxY+O1O3IzRLXEkgBkiDUXCpny4HN
6VjObotzmZhW1iY+uhwKVvVBwtAsvqzYd8Td5bRzXt9Puhnq6v6xBIDQ9kIxRkxpm70QChYQQWF3
lQn73d3EYmP1JklYeFl+9Ft+Thid7z9fYt3m6B7esRx8xM8lFiJ1T2d5u7Fv7DehKLu8HI50ySTU
SewIVQGHhlv2rVQUPZF5Q7/JJ8vXWvTJUc+FNpY6bsUSJYrMgfM+gcoPw8nS+/xHE5TfVEDD+yiz
996uHfSXAdRswEWBD3IVkgoPr+hbf9UabEnt+c65Yrkd6TI8QvhcWlqeImn5Tb7IA3MifqH/jkos
k6nwnupPKhJ1v9mILNKy8fPe0lUc7QHTeiuemxhaNgY1zSy4k/b6jOVXwggrx9KLsMRy1Hl7kHUy
9q9B9ec202R/CKsISJPatd1OlINWcQh9HTBuDmz1cR65DEziYiGzKAynSUtYXD/uAW8FaRnF7b3Q
XFXrEEbijr2QFe0plqvS6T68iGXVYBDyv20mf99WQi5vQSdzzDz8uaiU1ttTQvUhGeWc/jcF6veU
y0MpBIkVrALSZLZSo2xJFmRZlRbKk7pD9Li5QE41Rj/yTkvYlsnm94V6W5E/OIexDmJKboI3P6OE
4RBh4zZbJgl5g6WPHr6PU64PoxVLagrWs2s8LJ4kFB94qLvlgRofVkg9bfRJqM6PG9Go0YpOXGrW
oDYTxm4t5bCmCS700qetNcwhC4euTfB9P7a8mkTEWAW+V+GYqukFo9LbS2N2tz2kxXwt+JEhH1au
vmA8lpKCME9FecRaZ0iolMLt0v5R4BWvJ7sbdAhi+j4bZDfdhspSpzOVbHJ/YqjprO+/UHxGcqUj
mbrV9g+eUZl5wHPfILjBxhxf/DJ8qAQ5lpB/uVkEVEwlBkvhKUtHLFhfiaeQZFaInJh+3iPRjwT8
HiYqYAc8qTq4U+Yjy9jvoGQgN8SB2V988ROYCUegbh0hiDzb1EoqF5PfwNdCmQZaeW//9TSO/Mur
E/97ID+Y4Fr/Ovd5qpJEuulBk3QuJlFBwVrjfBOI2tejTvGCSp3gsUJZeMPyCmJZma+LgIadDd47
akZ2HnGgaBpWyNIDtq3XiPUwYBN8cL4HAZR00kLqD2VzWZ4jhxDrPbQiADVh3/VglpHVteui0JMI
f7hOKN0tdHVCfyGer82DlZNk7GiLEZeJlwHAjkQRAakqjrQF5+OOlXnuTMFmgQxQc1arhm66uC0j
NeHOAFHjUXYdi9a2AET6inLK6sAy8PELiACRbIigw54L+jWLVoGxWq/HAnHTAYqtWbXSCE51hl0G
ZByFQQgkx2kGbIFkyF0uUtCYl4XjxSEMicQnUQ7Iis0tUGRjuXBFjXX56cQ1NoU7iNz5VHVt1DGg
daMNJAU1S77zXCcHzag9iNU1LKvGs/eJ+c+wOyh22tOsnQti9WdU3ElMJWV3g+HFWArbrjq7TFwW
DhrWHATpyoouA8eJYjl2z+RbYp8g31AWr6cQozw0t8/k03k8oDx+oZjxs9LPnBP2s56/dMEsBrsr
Ewr7OMN5u/oImyFQL7HZOnh6tvrizU4kTNhHz5ZB8e3aM8GyoA1uRlXoqLivBD8A9jqWDKuetyVT
a35r99CbDUCOqzi/gCZ9Hfe89EDx2Y3JEm14lF3wvQnO6+pm5I2g4CBh8vp4qWQVx8arwvoXCm+E
RsSbPZvOqy3zFTYjToWvKxDY2Jc5rmXEvNzI99ptr8oy8o2u+jv+bT9IvFXuCqnMZ44koAJ5hwtr
aR/5cCJT3kVtyQ1k4BsOD7bnDWv3m3JlgYRBCo1rJSFpmFD1gjgpeMl8s5A0kTWlteJ9dl2g27Xv
DW4Fa2CNQLX27U3rhkqKTq+IZAHyBZiGT0fqcYgEA6ekMjdq+st2o0y/4HIqGPDECo69/Pz0SWcQ
bmLAqCIwfriidZeWtwtQuhiiAw970rDbKlVhWxdgXgAQUoQn9J9S+siUDiPIesrApue8zm+rupkA
SZ+zYxoU08TdO7+kL9bWYvFdSIJs2aERcF5fCjOlygVtK5flMbtvkI/yknhiC/lnvui7tli+r8Fr
KK85Pfw4IHMx8vQ+ri5B6T6ibDI+kWKaxWZl4FwAAihsHlMUtwmQpRnDAt+OnfDyK3xqJq+kJvF+
dCU5fW990iLddwknwmoIq5pmmGM1opk1W19lV8eDUtcx8CEGpNCn5D1rSimUeva+YmU5cDtJ3wSS
1bGw6saMuVOraF4eVytb+G/A7n6pX6n+SYNKPMb7Vjg+ii4jxh0UdwiYvAUhjnE7E12vf1RFAlwD
JHxbAhd6RRBWMWMelvMHcu5uZB94F44aL3E+H0GF15nL4Ka1sum3AtsFzJ0qlspsQxywVcPFSvKl
LLBit3UzRPbknbBl+94ATAN+Fiyl5HbBFDZj8VpIqCT/pO2gmoM2gVr+W7jfau+hHj3nzRdKc1sx
X+Hk0SjadS4MCE3Z9jG5c9yK8nLd4nn0dShG7WH01BZUcHbes2Wf69+8h0I0Yn6845pZplJG+Xdp
bwa6JxpTQXGfN2BrXGKyxLfE+GZQfRh26XKEMyQ8jYUa26qLAEmY5PsxJedkEqwr14iqSA1sLcyA
vYbda8DJOCNT5oKc9ywtgt5EwD1Zaqz5+NGReuGnt5U4UJgjGnfCGzvaR3kSGpGQ6es7s5ikU4xe
YqykMVHgzTPK3YofAxE/nu+G+R4wk9yWAEO0B++jKL/PSGhi2bY//9NmEiItzKF/MSE/LdeDqKRj
gjADbYLyXAyWAADWdvVYFXX8yroje3AHyMyRqSrkjwFa/f7VWqDv5DBQbTjXcgm8LlyaadekEkcN
SarkvgJG+bYIhw8tVHXH0+gPxYixvGLC62wF9mkK/IvnyxB6azSX1TWsW+24dZXcuIZ4gsgwpZyM
DmHbej8jGwSWdC4KtH5/8J+QW7i3PYsFbHKl4wMSRV2cZ/LLHx32lXkt7B5d7wFiFsJ1B1atUtji
Hqwg9U1F9CPPgGCBOvfC8loNegsdCCDcWrpFK9N2cMneT9v8rjyOaDVvrBoR8XlxVt6JVD4IStq3
JWUM/uM2pihcW54oLMRSfdM3J0gPd4GccDXgEeuXDaEfYiD2NRqaigb1dOeYf3c81QXwC0zjvMFN
F9VFBIFPT2Qvj0doZnjPyFBPv1eA0KAaIFymMpEIhy/0ICvYyNxYM9sG3zQDiBvyRMS2MYsbKpyy
qDfBejpOju7S7CAFbCEvbLNJswUBD9/21KaNULifQ82mH1CArkR76HVIZuXN3o1KYok6UuNwWemC
hGWxjmNIA7EYYph0Igy1b8zmQFFc+mzuqnbvxmMElczuzni999NCVBOQCZICNPtcG3hLU7zIoBsk
qUzqnIEUhXLkR5QYIZANO1yFiQ70eIvFILIPjU28/3UjVf1Wf0Lgc6BcNVErDNLkMrlOutuu4yC0
VQZ+fUWB88mwOqtpay3yO8rdjPYlYvOr0LHGK9Uc+UxtgWK+KgVutpKAiCOSTFkrqaZmb/RysjyB
U1p25OIA24lFZkV6Bp9MMm1OBPQv3qOd4ythutfcXJqkeEiTTQo7eZVpj9G2y6K75lTNCFDpNgpp
8XSku+9DN1ppb2zvQWO4bcmsVveaJPDYD/EvQYIRwkh3nsD+01zZ655kdS9jZtSLx1/P493efIZA
8UbnxV6QMbEMc8DZyjReL/JhG88D33iYlHuRAVZcldK7DGj3ujpz7gcOyjiltyp3TdRST7VWOCrB
H6XFcRvvzFER+wMzMnH1KsMUCQFjmZiC5FIAJ4sPS4QpKRGStXTNJqTWWJI+UMJ440sRgC/0J3hX
ifU7/3oZxe0BmibA9TNERx//hjU1OHBZqUiEqIPkcPcfhSp3icpC55fxBaOinSS1XqQEGqxp4mVU
k84fS+P9hymwLKHNONBqRP4KLui/B3zk8KQs6p5dhCz2omalqOHOPrC9Y/l6A8qkK1O7q89RH01f
lYNM0ScCZfoYdYpUES7DDb9wJBTM/SOUySfK9kS1DgSjkol/1ZG1xm4wPM+a2ETX665awjdKYWQa
5V34mg9P3lfJxiJJ2AkKgg215LkFwHnan4Fmh14NEhE7xJY6tHKTizTwfZnh8cOKyzv2srHgZ2on
EmXvc5G4C16f6UU3cw9ja6mjcU8ETeurqRu5YueVzzKvCvaoJ0cDEMw/1DBbYUmDXhvBxCCKqOra
76to348ga5X3qrurz6SN4xKAJw+/ynrMME31FDyyTOGS0XzEBjlmhAyIGQ8m5uPBh+H1yv3TzM1Y
ghHSQiXrgS2YTNRzJuNHS8BogJKJZee/hle8LnS/+XN23Nlk2YJZZUxDBh8nowDUvUjPccstWBhu
mhsYBlviwLf2eVMBF+pSua3vs199iyrqclBLV4oHo8wptuFqzutAy8HIOJUS+gXPyY5/KYNQn1g5
TSD4Od1Ud+gYKNsXzQ557OMv0R3rIpXpmJXnT2x1uQUBHiJ9oexip94F/1Ns6rooGAXFsuvJD4Bo
Vf7KeHJLZ81IX/Lri5MtZWFX11/1f/GFN3cgDTOnFjHtP0wXzpXnWi/vUclrU2nxdp4cZyWPazPv
W1Y8pOEAA0qaNl0JJgSQ/hJVCPneEwF1MpCCrI1FB/8Gr66bZoW+B6K4xegpNT7zZj3gEvm9yVnf
04sRgKuP/LtgHVhGDSF5pMzJezRLvOUXMLX6ZZx+shCyScRqiiDfjbaw3of1K13U8TK2gkjjVYVi
8fJxg233AN1KSZMQTe4zrxCD0KW5HbJfUvkJEXbbS13OM+TXzvWUKryNMr7GSCaLtmoylI8APsEA
cqjzMSdoijjYJBkDfMJ7fF2LfH344uAkku+NTIvIieYhnDgI1ZZFCSFimNZXBGme/0SHkX91o1l2
+KvWn7pfSJSDJvbrZTswuJ1CDmiNZoEKcdfhKZxcO+RZxhUtdhgms4/WQnX6v+Kr7EdWnBOHJrFk
umciJ1LKeFDW+7BqmtN6UDO1nyHiZ53JYAvyzTDsFutBriIP+BQNUKyCd2hfjjVDCGilBAQ/XpAT
I+UkAK8K7IiQf0PgwfYCcHo20FtlE/es8E3Wiun1emU1MnLQ90v/TwUGQbkqvYHYYoEZXNfIdkJH
CFmXOM/AiH+E/ZGba/PKF+MHXNS2Ho/itRlovEEwo4+ixqUNbzq0ItpDwMtNecH4vPVhyqazQNLN
I1iWtPHGkhUY5Fe0udBx6nblnwSmn25PnP2ca35CQr/2Kk+ZJCby0sCkpezGwnZcJP0DglZMMAts
eVpA4iO5l8xf+bvVrlVC+vIk9HEkRE+iBGasXn6ym0096DBb1zGkovp0XtDnFhoZ4wIDrFjnWRGV
jk6+nT5A5XumyDqJTLJUA7xuPx8+WsQARxxou/QotqxKPz7KrF/jc+yqyVhJzs9ZiLgbArpKZBaY
D5Rdf6SKXweYdw6+G685TdA/3VOJ0+QokFwoVgQM6laLpW5dwLk5roDHdXEUMx1PiKe2AylNkxW8
3pO9z8TabkiDQx5twrq9cDqWBxNm1RQeoxlexggKkZvoOgzIARoOBDCM9sdnTU+6DH/UWOKFTnv2
KSv79ZNVyzaIlsWGvbyNs6r9rEsgiEYh62vj/rvrBWD3g53ojnv+6JrNyAnEaxpd58wD7Sr3AjpA
N+FPzwRyUqClpmdrsLmAzuQIfE319/TAq+ljPwM25P0AdXLtFa+Wcjo2iOj+GXlaaQ/LJyibho/n
2rsA3vaKGP0NaUiPkcC1PT1X9NPtJTr71F22FwsG5vsxhlMuDPK6bX/GWpTbTr1mu7LweueRsdPm
kO+Iia7HwG+tAtXz+fZRoR/ewXhulV3lmrb2FGTP0u6rI6zwXJMMbQRrek6hc1M/5fc0q9K3y0yP
0rV7UYncLQbQTIbj0YOQFKuciFS9aeT4plJIaRHZWpHM7+1rSmfeJ7upfwpWDGFIEmThkZqk+Wtx
CuSWK7bMdnAoFUUQjAzQXHfZU3f/lWok+lD4TXK0lC3b3EBnIFoi7yzbmA8LXIcP2wuDJu4SrDce
jgFfCRbS9sEhzLmRNes55wgko4ooHLtKsgy214gJXeHcwCPDYG2/nKbb4Vt/M4KjgbMplIhxZwsT
aZ0GWT8vJ0v7B10q0TMY3PLnNxFQLyaRB7crJohlLOlAXH73kLTtFcgF/EsmWYYKXhNaZXXTK351
NEKV7s4hO2qrSmjafstErcReSpdta2g49yjQWPC3rfxdcXnam/xbgjcdBkWJYvON8cj73gVVrsi4
r2TLGIDXXoQao27qW4Mit2omhegQQkoKahm0WB+kIdqY8Vd5Cabgm4+UqCQQyMbUzxkjDGqW8IcM
l7oQYQSe4d6FGBgURNSqJ21m5vo/ZClf15SjAipWtdaCtwQEmOk3kwKpefrLbkVNki9Uw0NEval0
VHULKdaA00ZIkRhBoXZek6+xfKpOgxqSYdCuAs4tSsCy1kgU38SbzD2KSpVW8oLjLASAOiG5TSfd
W1FmXwnOWj1mrOygsnkkH7Xluz3FIw9Wp7YdoSWeajNtn1XhL7MIqy1IvpK0aepIVYrgVCADMAZP
ed1a9Rxt8R7hK+EAsTBB65f7oxJ6Dl/y3d/Tx11fpmVrsf6M5hUhUImj4UfcNGhE+mism7nhysx9
Cxxvvk0BlUDTBXL50GhHxDmvm61AIJ/pXHoQLeznhc2Lsh8xS8FnYbAK1Bp/HCfA3UsPnzyz9kBh
EAna7MakD3pNP492p5nKsuZxoAnhtzsRcgK5L1uglt+C2wZ2wIwW8WhIT7o4lodBEFzyJ/x6PZrT
W1GhasfVx5PtQnp+dgaCVjj4LwWLj4QxXoTxwZiw12X8TMzNRrXYhOhwUDRhfSpAWNcMtLYJCoNr
fwdZP7OINAI68CbrHlFIGX8uvJlZBt+zgW4jR6dVUYXgWWy8c7W6yFAzTeuYUnwFVgpENPZW8Wz5
3kcCKU+MF2FhixxFvtSG7S7ZprqSn5n1+ITzuEhQJaEnDrfmS+Us+D9e3N91GmISJoX4I3UPfspV
KJF0i//1rhvixAAnQPAG2LWRkkAxMEeXjDMP4FuKt3nk7aMqChX92L6q0N+41Mx0laoG9WWZOQCL
a8vo8EUOw26fFEh38vyfC9f3dTvsaHDVmysIIV2rnYrGq6gbnJSeqHcjaG/eqBAV3aBh0L5GXCxH
QK9y/+bprVOkSubYLPdv66gqtQaulAHrk42bpX1uTdX2mpk6malpx6vgdpans7wrQPmMyOJPyDH9
kuMrMsdmUC1Y7hoJwMncWs7DaKUgQ7HA6LPM9A6hwPaBTp3hhTckuzTKETYWYgyP9qh7+PZwCvBz
Fuhhs1uwDv5fR98TPFvChMcCkun6fInw1FZUIvOmUMEvP6KAwwcxgvnxU5qNoaoPVpKNOLJWQmNn
LfiJs6oSM6bKCoFOioe5LxFfuLTM17cLH6agVyngsu+VN7TlSraVri0drsWcci1WUdaVBmabS6om
a8VTEHxrYONVjhGFPOllMQaCxoYDb3jB2T8t2yaH0ePkNZ/goWY1YMUOedET6dtHjTVUPabS088F
WaKVLpoGPztHbJN61oGzGh8ErQG+XKZwsEYrM2NIOsnK3YiGScG+3HkYjoPvu03AR7Hjc/IQ41fg
eKBjBDhGqlolC/gT6S8MErbVm35BQE1YurN2219N3CJm16Vhj/TyHnCf0ePrAUjht3g+r+CkwtjN
7aF24MITrXU7u9LB9ffjjDtYQgpsZ2UwN1umiwuW0MWJDCw4lQB2meYLtLYtzJBk0QzRqhmCxHK3
NphB4BDMymp5TSJ5gKOP9BQTC2BuS2MAvEG9qZGD1MRQpKbAX0koWOmX+/DL/Dh0I44M+R4AOV1n
Vh8FfS+7p/0vvDWBXn1C6SL2IqtJhazhKTXqjYJV7Z0jrr9/HUDEZzlpiFUDNhkVzt+vnvuS1CbW
emfVpZAle7HxW591U2albrmslx3vOMZ7Bos4NUvoqi3158QmFMo6UGeF9ZFQEd1P9AMSYuWmGzaw
4n8v1bK8gBFYt8XyjFgglcJshqg023x7+IpytrNyj1l2gWfolbQcmOhNzTKPi3Jt0LrGi0SkS4sZ
/OINjExqOO2SaEL81MUxGmBDMFNzSIouYoET/J0N/DZFcuEw9c4+E1n44hM9A/GZBlNEmT1k2VwQ
t5xNVElHQSFphGbuyNpNvaxptaLel6plgnxZ0ceuFDXCD7BKOaQBku1S8NyYlqgVzk0cXU4R+mFf
q8OGx9RNirL+lcd/FyDyUY/5PoEjoscRkHWYEJsGJGjONixaK8KNPy4xnNOUgjURHpVa06w/2FtN
ESMY+/CS+nS686/rc4/8LAGTxU29GeBbqEWxLn/4xEwbEVYH5KIbsQKxA5f9md6xye0IjmkHTWwn
deKRGkEkutM4Qh78wyqAoBhn7OqN1xNCPxig/7/lY92Z4CNWmCRwun9riCify71qwXxwrMNOtLYo
RWrBd2GlfbWps5LSaOpIzUbwVaPh/5W7iFR12ys50kOf8CR3aIgElfTEPwSN9JoDSDX/AIxFanKj
Ct+ybOJlRDH2ZwHsnqyWXyqfmdgETW94GKY6SxVEYVXTDCe4RETO755f1S/SwrPJlCB522HKP7ed
RBtQjWgs+bupE6LzWuBwt9EF2HOPKapf2XnChw1s7v3HnQZASg6oYXJJKM2Cxl64wi+ExglBn204
YOQ5RU1Sr98DD0n1TDpyuMbiTzQnHKuLtIPy3aPUTsXsgj3D+FpDJzTUXtCBvhrG+fOXNkFpPbHY
v2033qf4mddYof42H+MahLLK7wzFbXlMzZ05a2d1hyhb27Vo6aJgDZtBafJw0HWCVwD78rVluYZv
g6T57rjCELgr/YPHD/0G+jLqtwxLrY0xlHP0+BQVZJxs6wduI0MYRwOo6o/53uM5tl9vmGn3VIOA
Vw5PoNikcWVe8rTHJYL4CrgV+NuEWedw76tGd4sKzK68TRvvXxJtZpCWBZvDjR9bkcrkvpI52Gn0
jL3SVtCl7ufgnQgFalvMJrMfSSE+fa5mETUcyjO/GOHakWyE5puGQQ+ArldWMyLXTCjucqcJYxrL
HN8Fd+akWMNfj/nIrH9inxU+/ou+yPV74zksrAk7ZVCacoP7r/iNcBSq/ZQcMFa0cKwVvOxsX2+J
YKeTlnv4yK8SG+j6izkxmYWqMwkYZxwKy/AAgUuhQsd/Ig+XjG1+DQOpWi2VxiR3IJRNfdDxsKSX
9l7TzskFRWle9q6VqNvS+lGiJ7B8nJH3ECzgAJ/CIsHbsIDVbs53GjNzoj4/t4CtHP06z2M+d/ZA
BsNAif1Szp9usYFuyNRJ0ePFLkyVoesikeEL3iSYAq/+6Mtrmq/6hXWEvLGVftuwNCEw2EM08bHg
es1lpt4qOG5E5pitpgHJCeSVflO1aPl1y0lmgTh1g4vZkrZqYWctYV3ha84sQ7i9ZJeVhJK/BTyl
rKtst9xSo8Q3HWhKM28p9l/5sM+GoHwY+JAtlJpUDoeK+5718g+eLJBDoKa5NJoPFC/m5GZ81HJe
lYXwEOv/A3Q3QUn6x+nTEb0AJefFcHpkHWUwx3DtZy8H57lDFTdDjUQu+j8cbC0Cpf8BWotQBWTS
1nJlqittiPwCTJlW/AVBBTkeF1LYbV8IOU8pZacSREdAzJcnQDuyxKNEommv+/rSulVG1vbj01A4
KTjL3IQYtDe1ER8UOJlbu0iJft5F6OeL+v/boTq5eagVNZ+xCVVKKZmBDkjtysp5Nw4pUyQEBFsE
NTyX/UGhIp1hc50ZFmCfKs+rccmfeL8ZVMOyV+dcjA/pQNIcKwZZGLRFYtLmemdt60IIoMuyif7Z
Aso1m1ubtdALcmnsWxAefppzmlhHXtZGip5xPdLpjn06yeL+BClasyzDPA1xSdLaJDTedMS43EfK
f8esxCCftAHsUNdZG5ytmJ1cTPw8xAZ3ssN/1DeTi7EqZb+3xT3bBIKRTpmIc7hxC8svmYIkBbox
w7h0BkFzciuqZB5PeawqqWtBQzeMI5uirxRFNPTUhmFK+fD/USdFtNVKlevjHDFoocWwRPoY03ee
ZD13+UJTRkJgaV7owvxhURYokdESxkz5q6yNi6eswIMI/reGE1XIS5UNDWznfIh+CzL+xD4VvMmc
GkOPrteM8Y5UZd2vpJOqy7B1aVwUHd+Hq2voougNGUwLJVk3/QhhWk/7U+/V5eYAAHWMR/NaqEx7
ydSTJLsA2Zv7mbDZMlMoFFgxbG6Amet1du618mKUXfhiNe7a808n7hW1eYWuv/ago34nOnJxyHr3
awc0az+7IpCq95c2uBh0F/IyNSZ0tUNSFJ0tTUNXi4nPvf7bPgX66oaAzgcwciL0n9jp+CtqEw2k
mk66er+tVxn8I+TXc0t3OcuwuQE25m+f0o6utyn7JiDaXsqbVi+sjtttClgi56U45V9nGwivNdjn
g3U0Lb2yYdl2+pAQjGwgHxpsbleiCsysAFDMF98Go+z8PFAQdmoMmFqZ8Nly35vV1fjVREEDjTSG
gHJdwUmus47wCMo7z5ahH8W3J4W6C+ev0QvFMvIr7JRr1d3DBUCWmNGSDgDcZ7UFbGPbsCwHEtNH
mrBcUrYk0H2kfQS3xTyoHtxgicdNRedDh/F/QtsPRfQgr/UG+TlayHVpspmTOLuSeBhW9okgXIeb
Jo6O8fY7zL2MeS+rSUGLNenmUEHMiunCIwaKDR1qNwixp4wRvosgCLnzznK+bzLAkYRyeVe+YKKd
eQUknTBaw8G0VrqFou9rhUlhSXOFpTEuER5hM/MPCu9Km1TGzz5TcQCi9CeeQa9oCt4EoxuAW8re
DXR2XmurcjK6THsmUAKqJnEc7B4lAPDmFBgcS2dImfNaLtBzGXFvMFpjVF8c9xnZElkPCCeg5mO6
mgtgGC5hHJEzpiD2++X1SyZCSL7DWq4HNlK89h68x718/FxOIOr1U54q5Y3RzZL6PKdnDic6jM/t
wnqGUgD/ySRb1PC35cPOXHgr9v2UONsGmiXho3/U9/EaB6Ol/9o0WuVoJq0h8k6gh3tOzLtliCbb
me4FL3adXbzhsPDCcisrt867m0SxReEkXvCx7L9iEvFMUtTF7M2+Sb76P4DFG5sfCg5/zyeNaXUp
6Qbs1mZNxDlEJXOaLRArZHGCGYRZGfFY0sWM1MRHmvGsltWzymW3cw5w1TNW/nWUSsqqP0bnpX8k
JcAuiRZlIHae2tH/LR75fsfn77KeYgYLVVhpBKKxA3fVSxTZmG0ELXDeH6NtMcdHAmdoWDSrNEk1
Njnb5pLTwbvgUuRSJzMhdQNkPOqvwnCTXbnLNhXxUt2S1/A1/n63AydT7/HBvq0BwtzHgkh9rdJs
mvNozStlBBDSYnIxgbFIBw/rr4UFfC9dR7b6hAKPvD4Mg9TWK7KD2Q8Zyu2zszmLOHJkQf2AaIpq
D0DXAqBavohx0So4UWP50/8szV/hIwd9nl6VOxzfJyxSzJ57I6RL74PBwHTOdJyXTBi4v7Aqer8D
CHcL++34uDjBYGJcmjLHRJDF192d6pduvgvndnlYhmMs084saNGqHEQr0HHdqDImYEBxEZsINZ6y
BCFUtpa4ETuQ+6dBCIzgKKQ6x3155jggWbvEDVt1XfuM6ksNPMq1rwTuuIaUgCJnF06LZaSAMs+O
7MRjiIcByODCI7rq5jm4svpFj1NqoopeXHvTFm+GVTDJV1mbcAhuyxEuuqHwEEvb/TYfsY99P9TU
76JYFINrvuswk0/nSZ4wrTsy2qxNF9UdJn4j4bAZ4OY5wnDlS07BPmg6B+AelOBVWZSL+zsIhu5L
7AwIrTnSB+KCXT+5FihwqcVLxVnZ1tci1eOAMTwqAcjkkdxMpRAxGOpSKv68tz8YwJZBwgfAB5s9
DrwOYGQV/6pZvEB1b5qZr2K0WpFthH1ZrYt6BrBGBvjNwFT0wFYOwm+XxQdUKUDM6zPfh2RTbQOk
qKXEmgTxGA7YRgVXoP05Np4NKFCUGtEQfOOiiysBK5ClBbK+lQYDS2rYchaZD/2gSHQ0ep5rrdOH
QO5FkA6C53WbK5sjW5ObhjaTpdVt2o+45D72KJOSYljl/Pkxmh4agS3UUFMKLZQ8D9oeDMvJiFWM
B03UKWoPgva9Aj5beZuHYRflksXJQy19G/le0fnLJbx1zywIuPhZ0LYQkP9N7y/y26gwtOvcCel1
+v7a9FqOEJlYQ5BzgTCAe90ObAgPZAdvyGawodkhNX0oqTMzxf8v50G/46ZlvqOHJoM+ppgWI/m6
uNZ+pjGQ0znhgSySDrUVrQtg8ODlJwfcCyJ+Bs1UPbS2MMVzyUEkPD6ItHe+YuTt/pVGTeduOV9C
blr0+CnqX1PTa1tCcGJf2TLoBHkiC4YjV+Jg4lEdQnOeCNhmAH/43ILrzdb5WaYcGfXy1Im3lqOs
QeN3DOfbVdpEGs4Z7lCYP4g7zqPxsQ698g3S7YIlx+9f8l5210SvzTJxaXC2ZeWCOcfZfIinThb9
tvD8TSmh3oPKxEkjqv7M/ovTNH932Bk7gYdGUaus9ZwpoasjkAn76GuZBH9eGba7gt/sVcePiuqc
QIM8ubWVyH9ddxuGGPJ+yYdNMv/50pTlv7WuCIyK0bNaMquuSJzxEVg4jBwZYn/WHAThIE8YR5ry
Kq+96HCkH4oV2Q+XMRgalwBTynm5FPm3byOLSZ+fg7SbSiO2XQnUCDKRNBaS+EMoIeYDVGp76sP5
SXpS7Lg0gO3iQgaU78tY6VGdeDl2T/vZwzkgllm5jM5z+SrFgEEIoATOWcauIVjZ1cE5V6MhrfV5
qB4m4mC0ha2JI3ErdNkOoW291ppWa15y/Oqf2VPToy/9kfWpPYWhsK+dESfjXTTCjAvOZVOS8Kc+
a2PTLmgOzs3qpnBALoKmz8NiYyeS+YVc19/cgEhYqcdKqrWUtYvbdy2HzuBEtua6I68n6juMlOYr
6jvYO6CLHBJh6n6+0L08VZl9W99bXdsSgycQcXaExJs+tIui06wbKnBo564LikpelSPnkX9hM/HY
iciZpefLI1HPugZVh4dEzu1HfYNs6qTOMOHZ10QFv0TYNq6/sUJt4k88P/Jecgv3owq+30s5zV/a
5nqYdmvu19L9RiIzFg0KgB/0guw0cb/gF6LQqYy8nEAgkortQ0xaltG9XvsmxM9PRMQO4nnRKsPE
aO1WxNW36Sdq+tqHvndNkYQIKNdkTGe98l2avNtZ+ZVnNqKHNNdXqrcreHVK43htw2BGp5NK7gWV
abXX8T3HPU2LTWPzyPseraNglNRk+zNWVey+k4dfeH7j2aRUfeV1S5k3y+Y9DbrdAF+P+ZUwYRbN
oJd5WBTdhsx7jZq6qz4YpvZJfKWI3Cv32dlDrE/iQWdvP0jYKchOuDn/6BhZMB74of4A4MTNrC3D
eZZ6CLkeRQtVgD6PpyIJ3kWoKhUnr4urTOrnOipru2EB8hqW9mTr3Gv+nPmDm5b0eGMXcu8We0Gb
5O97Jfdjhrva29rttTildRX06d8djdykwklFtPwESS406E0jpyuKhw7mNloBhNq7sb4mueOyI4Av
wm9ObF2U2EWLkYfMmRpLFcNwnSnxkOLjZACwPaLTqT7PJfV8wy8B+X5dB6TUz/e/XMJMKP3ebNyf
U5Kh6Vq63UFOkHoxaW8m3Z+/x5jX0AIEMrgmgSchc/Mbq4820HxOaBCt2Y2wWNcu9N5vYvEOJ8YE
5M8JRj3FEWQ9QwejTiq4VVh6GlzCJXniRnhVPlkwCcXvIGAZWKQLX3aCYpmr80GdJ0LTUhSBmNKf
H0ZaXccSO1QRBFCzhEtYmhekOwqS0ByUnmJLMeEa9EpX8X+zlereqLiUxVEV24OjmRaN98obSy7r
VlUbtWjV6lERfsp6Of5Zi6llESYRH1IOVtjp14Wif93pC9bnBx1Ww8kXQCWhxImRQw35E2b+BCes
jukBgML/4Qo8AqgUqc7pRXVg98j3LbhtpMkhJqv0zfMVZvLg6ccHnSHDQwXXu8uha6v7kl90p1LX
9UcF1jxc62oEp+MshQ8JPUdgPVEp1sqEPHvduSuhJUEXWoqKvmLifigR1QCuinRgzbNaFUaKd7qF
m58PbR3J1AgBXGy9UwxzZJ8V/OKxuI72XZOxYo8mtni/pdBSuYeqCBdDkcVB08CYlJ9gJNyiiRqd
/Ecd3Heb0KxAXbdusNMxY3VNYId704KDxY1aJJTiA8G0kJr3qRaVEdsViZ96BKWfiHQJ0N3w5y1K
p86JtpkcVwtekX0ZA84rEgeItVLJYjYSTaWzJ0Pde/nqgDoJ4Et5y5CeY03pKQp9kU3+aRT+Fux1
ElVKh2K8r9w559i3NfJSsCoXLMnQxLoKBX0ZOhISRZs0aSLkCW9kBfcvsYFpyS7PiD8sAY6fO/3/
AMek2etswflR4JWBP+/Jf8I8GxuWynsa8Y3tLjk22CFG0DN0J4bYQzLfqyLWbwd1vCLr/K8z8/Mb
hcjQ1nG2xcPoyf3wuZRCVMZ18J3v+HCAK6uWe2OvYkOAtuC2UOeT2ZAwnT9ynoX7hpRcpO/6Wb2A
Q2Agle60sz33GIoDoJn7AIfc1hXSE1vA1FAnclcmtlCkIrl8Brn6DtCYWDFmOsjxN0y8zaMJzaL3
z4RTgTciUNfJ4Gh6P4VZF2cznrqd2w1XrIgVYuTOP8zdDXA5gnzG45pDTutqFzk971NGUDVOQxj5
gpDra9GhuLyTdS7rw/l77jF4MaLG7YMSIXh6aZWMcNfa64pjgXdISPyEv2u/Jy1C1dUlPaAuGRlH
sX8j7b12WXCapWRGo9t7I5GijgXh4b5yqOoGtY6ijlPRKddFcVH19J/nx2YQsIawW6lt094Tfw3o
RQkLSfOyvUd2H2c8FDWs4z1U4KJ5XUCpDzZmD81ysAGawsBA5hEERNLCscTjlHfeqQfI9qB5rAZ5
r2WQAjsCuGoOTnfiSqUWjHxMTF51k9T7r02fbVTnESFf6PU69KOGfIP+liVDwefDL4CwKIZSOqgX
z4Z6v/WmkgBkZh0Cg6pf6L7G/mnvajPiy0ocqFTFLZLnJEW7875+d7KqXY5GOjLxN58XpFLyyq5n
bts+HpaktZAbBChgv/nqKYgdffSsM8a5EwPRzdg8LwbCEFkXjhDk7dBIdXeV/k9q+dzeK/iLMJP/
c1VnUxzTWRo4JO4f3WHtuQmzlshCYlIC4zXiDZi6SLsqH2gYjaT/2xPbDCQ0OGT9/j5OHws2ptC9
WP9RWBPUyhz2vo447070sMZSkxsYxI3GO71KTrKpQKwIm98gvAupvnw8zHX3/zAjrQOkdVvfRP2Y
EBjnwJAMTkCzOXsEDeFcE+0jES0RCnnEObP5GAvjhl+b+cSW+mKslEGSaZ7/q0axIT0i0mrxPbJ+
aTCSiuV5vxcqD+NGZlbFzQv2bBAovevTdWgwKOi5EQEg5c9XA9CLgag2ZOP0Sth4r4hGWnaY/Ui2
GMArW8xxvAGSYOVi9eeSqUyeo2kEiSEqFQyeY2nyWwqDpS6FmpdYiNExlAV/JYtH/I5VCfr7vc64
HyDX/MNt6Y0nj81A7TgFrk4LwqbrdiHmCZW6pCTPjYMzevxY0UQflStUtumjb4qzjv44D60abFWR
EDlUJCpeRHnRj+RWhKtM6yFRW5xtcuuxVOwQ2Xk85TViDjBOPCi/0g+rrcK6n1lqWlGrLwjJb849
AB3gsuSncqSfEBieUjEkQFUhX/OvuOjXLnMBnM5FVluISiNlREvQOpsr/kA9EtD9vO5WzSSlPtgl
8HtfXw9y0dJ1m2VqGLWGMX76DPtG0HHsKtbgoLkqXcCBsoMwsOt4VsT6JFerfXLaUKRRqySGKxIN
puU4knVL+OCP0W0G6k70HVykShZOCI+4009qEH5FF/u4+7QWVzk8NeqOK7Cv4Eo8nXxz6CDYqKWB
RSRzf9wKzow1GSEx/obgHZwlYJcTnnWIVV+9bswJ9CFAi5Ye9SA6h3fOeyv7ZmzFnEGMRyASAInM
pt65CnOOGBGE8xsy6GP/MmVuGtJ5RL83tIFxsN5ZiCjeDEqBbEZCE5bFc3sqDQnwpCThPFleOD/i
DTvSsjHl87W454KpcjQx3asaeTzd5qetxiQkWbVZKx2cp4TISBtCeh4UUq3altR91PQtGet0h5sz
lmJUFupNt6u+3Vr28l6PsjJvloMLoIUpqsldqw6qC0a2UxC5toNgOeplrdsQIVg3dqAQPRIBHRRW
xUBdxO7u1H0fKY+CiFojxqtHFNoBw2wHjkT0VXuK69Nfl2BAOqOsNPWbqWBSvQZSVz1W9SPdzry9
byRykI003KpvTTeAovB25+pKiBOfNpbnLOh6s492NfCgrhY5Jl34xhK+SD6PhqRzFU9o255023f5
alZAHBuOuaKtPQRYRnUGX1qjmg+hOoL29H9idZBzI4rNh3yFA6785qvcXY4x7lHGJsJiuhJrARaI
kGNTegWXVqijuC5obk5PdfGsnaj9pq6XP2EhS0/gXFZKwcf1QwO/GmR2hc42U34sR9BnbA9hgBkb
xSfw+dVzD8DiZlWbmU1U5cHSF4CW3MEMTGjpnrKy0bapjQKBuReghaheGQBvIX7+h8qkx9SoEbfn
dDOtiu6itd9dwhcGwTNTa8Uw0vLbFToRPQymb4kWe6n8X7OymqA4C91awHTN0BrJ+CldINHGqAqq
9UtWn9lcyVgeO95xAMtdv9Mf/5Uu/N/iqBsOrWysxDAxLxNOsxbDUY4v2VOstOMqxb75iwUvOUzw
h1dUfHlqgjLhFL+s6FSy4rwzDeyI4xxYGxsOpY48GmXpj+/we9HVEbHvCBWOS2ppYwtGcSuOtJgt
Yj1bKmVws2qAfC537FxzzCHYNexTFpsMygDu+R+B1uBRfMxgSuunyWLgD1oNKvrJlHcJSczVT1d4
QW9EEFKYCHHhaBkIrjFbBI2Q0lmUyCe5zmjUJn84mhwvevARPYN2cVGYnnJtCMuePukTmmE2Gesi
giNfMllKngySpYNBM20emDTQtFHc+wQ8YDZwrionFCGVWNGpICnoo6c+g/A2ZQqCDc1x783O9/bQ
gm8CBnFO2X6Pnmi3ocPMe5AESIYJjYfat5m1++k24occFSFwkJ7tX6ymIRmT8qI+vStQw0z3FC8z
Fqpw3EewxkjPtrPFBuIpkL3wIYFz/UyPycl3TehjOBxzGc69KF1WFvBBjAZWekcvcNdxxspHBEbe
hx32xcHIgpVAgJcoKQLs/Cc6dNR0vehSFhM5zvujoGUW9DErBrwxnE/Cr9W8HIu6q1+5iQ0jR5lp
z9ItbnKfVQuiGfBSYFDOPqN1sxDV8HxOooat/tvtDmweK0Od463aK6p4W2otJDQFHIBPUkw4vlAa
Gs5JAdRybXNC9ZP2r4Er2M3ZMOR4TwG1C8CXGmkQ1LfEjuitLDjtfdSxH5Wj3SjJQgOx9ad7gWWH
Hj7WjEMde9RLMA8t+S8vYDp357TL+Pz+xpEg7DBVJzDs+3XLHuhyShha75fzn33YAIFTfMnXE2Fl
uJHp2y/qLFTK8wGGHfb3X1+U6viTKYU08RtQSHXn25T6cx3+gW8GEzACSGhTaDA2ijOFSXuMXfSJ
MKsQOknA/1aIv1asZ4yguE/LolX1bF0OsqP8fFeUxdPuJfPkoYjsS+ANCOpAQtQPMLSH7dB1Hqik
pFRaEyD1dMMKPv+CzIKFIRW9/GOByLvI+b8J9dPN2nt07X+7uAXFDd0RDMNORBdy+w5ztH0UJXHe
KSOdpROegtPDbe1tUzrTemZd6NmTlAH3rpXOd+RHR4/sWUufk6Hs5krkQsU41H+jRiEMegYXSROe
PthdZj4v0QK5qCyfqaKyNnV0dA3vfFWYw1JxKr4Tgi6h5LJilJCRsXvla4aPfU9fJXw9FGmnFEET
FAAXkHPLSrK9vLBmoCv0bIUrnSaFFgv56VS5miLvYW6p0xyxnajJo+oTI1Odk+8cCde9w3/PabLo
WESBctbFqqC1PlGtetusQCW8A7VkoQjjqtyWRM0uaPmhecHPdABUFkRAQh2kdf2CRFiyobnDy72X
Tro1PINc78XvOMvKEHRFR7zAFCwPnywhPkCCoQ91NWjEDFt0/6WfPcP9kvPSnK7muAWTkpdcj8V1
koMJV9JClZm1zZPDAJ2bjbR4HlGer/ef6HSwaIYy1DWKHRGIAETLkQ6XsDV1SfXOyAqON8cvleNH
LxdJoJqDUYN75BIjLYqQwMS/yMPQttrLZDoyzWu6mPcOhp3bwLCE9fb2vGUGxBPVmATOjv+BPxzX
6hrrXuZs2pUT5KKXjLi2D8rjbnhCUvVrzbmhTHRB9Z7kEPxNbeAgBHHAYoVr0Z7OHo7yEO0niaFJ
qYJLw7zWmGeoBNaNnZ4hOA/qfuHudZwX7GKa0/ZEbOs71AZ5tGkZuUhX1U1kwl3A24kIzpECrgzW
rDphkrRochQFNfXD7JsNIMSkGQ9yzEGMcZy+AKAWJVLdLMBSzAb8iRR4vVPuELcacTgam8DqFg8Q
nNTUPXoNjnEHFxa0FoWvXHqkc0u5ffEyAtC5AF6zyrCz/6tu1GtVGZuKzQ6TEupQTitebGLBt+5i
yMlscDJoORCOGxBumS8Z6ENAjYP8hhdrrx3P0ysWG93/lfVMJTUI+dbXAsiwJQ34A5dZ7DwC8oHY
GAE1vXco9UmdAndrxDGoeKSErp1bp2LpmOCOneTzSv7D2foPKbm8IlnAbeVaVGmISYHkOw5Gq7vV
o348OZO2WYMsK0TgYh1IWFDuq3nQDTU2zwW2EGGUS7wQNQ2lcCNh39uOn1ey10aH007lwZ53wS5J
N2BIIXTWvBJ4hyYl6ZNfOxjAfR2mG8BSR0KjI03pAUVZsHWmpXNTt7MgvYutNv1TLfZ3/rql0vZc
qG/P6Oqnausc+zZCygRr52Xziy8ewf9GzOTAnsIH/EuWZtoOWSrOVggkYOtn5BXhL6wn7KQkbpTE
5FW3JNGjJDlzMWwadkWkD0jZF2fqE177wxR0Ym1TWp7RmqdekGAJfxeuw6bhVPQBpMg4QDJai7cH
aMRrdRjIajpe+pWAKwcl16V1GMLV9mbE+PUaEAjepvPgaWXsKctcIIIZtXp6j7cLcaUWdAK0V9Vv
UnxGG2NQ0w/4Qg37Qb1lLpYs0dZogv2wqwX5CEA5Q7aHPWFebY176TwDJJvbMiD+FgekhJuvDz+Y
r5Benoipgc+i0SDLaNlevLVqnLIgzins+a8T7UlbxpD1m7wjfUoGZb6UMNdoBEzABDnKw85AUQBu
xleYt6VTvdJSZIyDvalVPW+lKYYnhoueeEFvWD9DIfm+icqUIqjJhz5Fgk8BrE42cKll+flMhx7H
rkthmbXgLMTC4FfYTbAZNZcxxa5HBPBbPCXcW1Kx5UrdrRQHCqsosMUTZgQy/TMpLyndDYSYuFle
LGSz86tFuig+mG9dU0dkze5rYn/glCsCoVTCO0OBO4TCDhGGCJBEdrYvIDKPg9a8qLRt5xU4mwLx
QbCO5yFNklOa5Eeh535PvELmvlPT+xeBNkTjQ0VsxqJ4FQQPP48yTdxfgQ4thnh093jUbgthOUvm
U/uN7wk0YvChHrafO1fCnIxrGcTPu8PWxKjbkuxpdHFKjL26V/7RZtlOtCBNYlV42ixxTwMKhVuo
iV3T2R/AVL+TFIVQnDVh1hL6jjAXfomkK9IG6iGAcZaMvdxBJWQezXkF3HPLL7ZvEki3fQEKgJPP
HxKOSt5QPc9bDWFclG6OoWJBFp5DoPhJLdD1XzW4/r/OYaeFWjVPvnnmCZ4VA4rIsbiQy68HPOON
Xsfu7shl+OxcMP3HO7rTq1rvUrpZLyKUWGtD9T+vB20fsrhwuJA0HNyqIhW4Wfrtp+pL0X6zH3gn
WXLdSei2jrzo4bRcq+RZmiPObyPBVaaw3/LcCzAHKPcYUt2wwtzTUyoiN8vcm4XiUReHdHUARD0w
VlvyBwuXE9uUy181ppFYTPual/y7GDBuq5kZyxYW3OFnwLo40L8dK1dPNZ+r/I52JovlYPJuJ6UG
gbO3Fv8NqLYrvSM653+Och5+Zz8ewi3NLmTW1FktW2A+vby+aPKSp2zeK0TmouQnFQcYgMXfJapX
oCnMlxnGzoIphJ4VzmAZ2skiK9CGXb6Ke6PKdTsSvz6jfAt3j4BJa/eTYRBoZc0eh7kEX1KIBf6p
1RniQnHrZwiE4D4fOMn3zpd7VAsHvo4f1O9aYWxXwDlFrUts6CdHQdIWvwZ3aJirtYxFoM4XUJTE
RYlLlLJs2RV0akC832lWju9NB1xvF2JQ34V6qlihouAIkpWZgA0eGga9gX3kmp58BOj/50z82JO5
4LFRgXSB6seG8B2h5GFf/qazF1oxRDn0idBMVfwIZoMkq/+kk1eXPoVZAWStT5N0QjryTIMqH65A
98O2J9DIGCCTrF7mJJ4DoD3DeTvsSPzPNEozcTk/Krb/bpUYPVikfyXEwPZHc2Q4XT87iZw81Uos
aUE0mhkBa2+0q0GEw4IJP/sQTuS5dJMlGQC8Xti2W1g3Faw+9njqmGxL5mZKyXGiquJwno9NXNo6
N3WKP0gyC2ce492mQFuFbuVT/tCKf5AteYc/6HatYD8oeRO6wNBH67Fjw07LMWDylz8rd+hIc1v9
cCP0K5GnUFUj2omQDJc3iX+bVz7ZihjJGhhaGKdwElb5Xc3C0rf7ZCzo1SdEOkJ/cz639xPw+CT0
fQKZzPE9WtD3THzwOmltjtRBfjGLinhvkFf+T21RopOkbtem5fYU4blErP5CC8LciduEr5yW+Oqh
I9hVn4Kzo67UWgVHfQDPZULuUHJ5YysizIq1AqhOwdF+7ZlGhO/UKv+cgwaSGwJ1/Wd/PoCui0fl
oppoIlVCfU0L9OK7Jx6cpUyHWmZ8FCCmzwyqZbpi3ij2tUWF648iD3599EVcarVREXncLBqK/Eaz
JHsOp3CvhzEDNNnXsH41srSCrOWbUIwvcZB9xwnnuu+4EwPNGcktONsWg/KX/CNSDiPHvgeWhUC7
QQxK5jVZocTnX/meA7uOUkWUTdyPH2q1tQpqT+/zwy4Pn3y8v0eGVUznYoaQLN7meFS6C03wTPT0
TMS+ayeXVgltN5TyK9hcSb4V9T1RQIWZ5djlGR9m6H0BTckF6Az9IjVjncVlT1J02mMHfg23170n
UToRoE5eCQGuq+UVhg/qWXNzOUtFu1j1BOYxGF3tFoqkeHCuEOEWiqRNzX1qL1wXAhhcsQ4VWoNT
9uYc/Y6zQRU/hoKH7orCN7HxmsxLkgYG0XpOaht149oQ7ifnx+2FgYL3xZTXf2ChPgJpxBgWWfoB
MSIn6DYtPJ3GUnPEBgl7MxH+OmCAJkCeNYZw7FQPfQTdDPB608yudBb8aifvJQtD76tr8uc7k/VI
ZhnLYA34XgP1HTIQByzlN28uxN+/5r283MfxPwj5r3RActpz4L6mynRdBdoTw7Xl6nQmTSIrr5L0
wNQV0875UTtAzi7yvC1j368dJvPvbXAkYBWQOu/qUVb4GqOhnb+5fKiY0V2gYdD5WiKrHl1Ar4Xx
VVEolWGU603v0fQW4j6Nq+uEV1HRZQKPsStLs7qoEZeUk4zi3qhCo5Ql8t6i6nruiJySrcIiuAWt
6YpL0rENf6tzlcAmP+5j25syhBiIdPHRBfqoOhM3/3uUn8zNh6BQnTsrIJXSukSmklg8NgWv4bN5
ORP3FCQPi3EJakLbMPZUpmhw7uGYUlBKnUAl+mZp7Y5MxIOVPUEBOs7VNyebi1dATqn2WpgzTpiC
lIcWR+Zr3ro011L8sD69LdyfRlbykJQe6FckyUkVNOHZsO4cvPM889EZFYuWU944lf7OYN3GMcbv
ARgPqAZ3OlHRFr4Z0bRZHwNBTOPcOvC9gdvqNk7CZCPr5m5IK4zeZE6uAKiDUzh8Ih1MdouO+cIt
IAzcDjYphlvpxDSIc/lxj9/OCJ3LDuVlNPv9UTY1xV+fhf4Zlifkyf+a0KED0EEEXcTQZEumqUA8
zYpLBbnIZn5nt2UCwO14RrAAAbKFegcVkpHHwJ2OYoHZC4W+AgCmtS5USNnHQloq/hbdPbQeDRrF
ZABXof1arhRjH0Wf1+CDD2M7RbEiTQ11W1QxDDYK/X15r/Cz/QD/blzlKVzBVd0wCeUZAUg+e4NF
6kDNgQekaECTI6kf3v2Ig9INNLPxLlmXs8nc3NBDIDcD2iHXk9ebMOKV8wDNw1shAnx4eLgWTMpb
p6QSim4o8Ssnf1EW3m54xhs570x/edqagHzp3BvS1Mn2NIx+y3l0/Lr+YurnfGo9IFfnWsmCmiJA
BlbqNsHvk1N0CqepFYI05J/0CtOahY1gaqIAvLXPojUHXqK7h2+YrUHgRz/Sa/BQILTzImC+oSDd
1Wb2l1N9TZpNj8qotQCD/VRpgpPoGxTfArey9pU1alqb5dX1qr9cRMlXyClBRDx56g4l5NjTON1M
YUTIiVVyEsOWqssGXSXU5/JP+D0zNC2D2lPsPtpsFPebA2zKE8EkLkxba7NVGQdyynzMvc8tdIIt
QtjAdE6Mu8NflODD60zxLDlZ4tpOjmMUvh1Rz/rydbzjgufpzMJBXTjnXWp/Bn0/2CoNXX+1LLGk
GSAcBDa6hTVvEAjWdUSjUgW1bRU8RyGuB5vXTC8jWf6RarbjCw6mv3G5c5O1FxLfzaPl6qAzL3y1
NtYNyTtDexuH4Ccr0cmovAQdn8CURPIz4FFnsLjzEb4GxIHKisHqyin/lYt3UOycd+dDkAa8eWkW
Meo8kAHFDG2Hw+Qw0qMBxDqrFoOBnx8LJc8Bx27WSkfWq5ZlBRfnw4mpajeXfpkSdVGFkUtFBOGX
v2EvEm08tyqQ0k1sPl3MEUAxS1KO0q2soUFJNHZ78G0jdW+KELDYbUc0MXRYpLToIGkALj7mlFEg
6AVmax2wUhVaGvIh+GeUX4A6SuVBtM1XUwssCVJ+wlf46vZNyerglCz8/uEp35hU1r3bhjWBRWn3
bVboRLcm/HG3Myp+hoGn1StJThTgryVaYBziUoz19H6qZAtCGWG7ru6nJkNeyM2pX1Jci57BoXk9
1GR+dvjn43yJnYakpOaTHcPghQEGhKGAoOJPTQIENI3y6dChhrA7zHutxGW9vU4T2ie2+Uj6THcE
ZROIJSOkpfOZ5R9RTGOt5wXWVAtNUlGdjgfGGupNlBIT4tJdQsi1t66ULBup0XfOrUqOmA4VE/kV
mO7GTiCR9tec3xlQGV6jNm2AJJqFizufERVOX1CyZRDbuF+yO3tQL6QCbNN7uildzkt3lGaMuvBD
JSV2snubbNDjg74rTlojdnAVIwE/KrUN9hw69JMd3s3BXv7Db1xzY1eepM+6Ik0GV8fvztOXSVzB
8rH94FvgCKTfXbvsLpdQJEtZBDFmy+Nxl1Qrysim8V0ut7MyRPEPyaZnfO1A6/AcOygFWY2pBUpQ
Q0mTk7nqxMqRX0tCDKrHaHBIgUwfpqUP4GGCBiA8Ayzan7HqlmLvHaQAyUvEEKyvWrQFzpJwls+z
92lhtytabk9eiRl5fG3tbRdNaV3wp7zTFe9i2cGQYJWb0cYbxOORnjCzn5G83+1s+kVC01oJ+UX6
5IIvY/0hR5yVriM5NTJGJHJG1MpgmMGiQ3t+yBkmbuyo9C9sP9iucNC1sBD9exi9tw5zQQwqTAc5
N9vQkLXxTF+NWHYs17iQ+vp0I+qeHQaol9dVwwZKM6qoqG8d+u7CDLmB/qKstLs9GzQyPRJqjTlN
9jjd9VYHPCP+r09Tft1TPDUw347yvtAdMBeZ5Odl1qYA96BHe8E1hLWYRs9bJrSYCAGv+STFrKR5
SUbp2gGOeSwDCKh+5MyIw9W8sYvZOpFMxGj5pWPsaSEYwDHH4JIrO/DMXwVzvjpxcjFU1bWeQOWf
GiUNwMw+S3G24XfOc9jycUCj4WylCYRo42Fc71BaB716ckb8IhQ4SukE0mYcyArY1QrZMKSzZKPm
UyjpFtGM4ql3susumoQfr7KGLtXNlDdYjtpocV4+QiFB81nr5TwsS7+kB9DbxP42GnTrNqWxOy+U
2wxkGiuM/n2fNN71G+6lKiGBvEnMnTROrV4sX343GrKRfGvt7eseiuBjiQyIaR7qg9pDyDn4qL6Z
Yi4uD3OXhKpms0ijrATcevckS7OtTjQ2e1CKSzmJbSrmB1xbSGfLDkoxwonhR6bmFSyEampOkx40
1p397O9BmMJLDZb75I1iynlR6jNBF+J6+8bct0NSfQ54efwACuGZoripQ+qVRPp54zZC7GZZEgu/
ZCHKJHx0lSFrUavkSBFPyGzZBhvOsPhxaAHP2Mt0u+/u1D654YTFqsbltUK5pECkJNKk9xHad16k
XAvlKUX5jPL4Y0G0r1WMrXapLWS1H+pUv4fYAGK2/UGaAnsN8IX9bYVJkAT1YpL89Op3xbG2UzW+
wf4RBcCjdGolKCK0Lql4RXOXAEK7Yks2xSqzmxYgmvKAIk+dQXNt0MCcVIaTeoJ3E8WOMMLtiEag
7i4aL+kpomehtq01fMXWhOaH6xSlbcCkVKpe0On+v6TU3lp7Hs3Kt1R5Xigd+FIn9LWmfGYn0Q8b
dFuMOSNGpo+aOojXsUvOLYuWclER8Mls0vUb0AfPLt13jbHFnxlDIVvDO+hnZX8TAsekKl0cjQXF
SY+WZ6jSpydHEa0q3CRkc58qo9IKZtjjdalRdkPUUj5iOSnxb0fG8AvQPkRKLFr6W9JRFJluotzB
yF2WCtFKfJMHTthZVKDL1thccmVcU0fRSlb0KoWajMpKubvLVyExtQHbQtEYYXh7tPKu7ZHx4N/L
0lHCJFr+Aetm9N2OUtD0Ov4Nvtu0hkS5ifap82Va8fFw+xthuWkBMQk1D7Oz+wmaVNGZfoWNOTBz
+DPW1cCyl15I3NXUsRVZ6GWugrdsuWkw+/IbpIeXRaILe/3VE/H7e41iwR0OAvIZbSleZVgUYe3G
xTi5VI1FFWY6TBz62K3tYKW3upiYwuMSEZEH/kt73OXP2LHK9Hk8Ip7WADdOfEuDDJX8DKwhyyb6
iuK5T6va9lOhk8jAzh7GGMOSl19cX0VUq/HcXfTDrlXer8DI18H54dvthNyF8pLra6hVHmRzd8L+
Bgh0QILJGJqUZnCTqdBMKBCHbxojigVY8jZ+2/sznbJQA2hjUHEu1+n4xSHzI6Wn3ZpOyq2aCAoJ
eEKYS9WMk7KPeDP72KM4Rh2vn+GExZmQg1sIPUameSL/XmDPRt8kq9ezpClJKsz4mTTRKnwa49Sl
7xy5gaUUxtVuyFCJ54SJDtBo6Z3fz6b8IE/PS0K72A9sRLDrlZ9KYEtNdPj7xgQZKDDHo72vIuB2
Orv19FGwcynh522MGrkUoB4oJF2OLO1DU37Cbgf0n1HDG67MZzux+fQ1NJ70EfhhzF6DLawOEMOL
zJUMcp2XFC9++AhgI6aa/m2/oBF5aL9G4FdSmTa6fzKKSwUUE9XF3slolll/uNOvFGFERJrSpzYJ
0hYsvwBtBdpE/GbtIta3wb5FFaNLHpwHgH0+09boZBw5qoNJPqy8HxvqEg4UVMgPi9dgvJjhlBju
wVhCMbQJ6yPauIAoexH+jN7YmTRgpBBjxu5uZoCYLRvybS/+bdpy0ykhUlEQkgvMerChkWLpvAoz
N5moDg/DB98BwcZ6xMuoIK9t+EAETlxc9/LCnCt9fyar574rl0LpIWXEeCa7UhG8CcIMSYA3TjgP
tE3gKiayZcqw4Mhp/PnXdzHoXTQPs2E9cvhsT/8FiMy8+lT1niZd6UXJV+vZ8Bafugkp1buejXMH
0CgnjciQuzx8LYXzht1xpVZiybSMj5B0Kp3OBJjDoJqbuIylAwGEgySHJMFJ21bNkscnzrxlLCbI
jKl2PwgX5KtuaMophtWhoDv4Qw4oyuCKMGBHVXYkPcOdBpa7pTv8ASMBu8wMzfJdeLoZTJbi8vZp
AeSXR3UA4Ia5Wxzl9kJrR2MxAQbb7Gd5x/XCZdxaZakCJJVPHDRq0Swvm1rQi/Q+tgk5muP2m2B5
yBMyEh+zlenZ4htJhmgmqYApJLGmGuHsE/fe1LU/u9AsixUkiAJLAusQPqtK2M6yFCMKGNnT8na7
F3Xri2FgERAXNin8Pr7v6dK01Ijf2Z1N8l0pzYA8eVB5jZfIPEDfLggoP21eJaDMtpwy1yRqWbte
AqX/UnmuKY+ZtWXr4cHXtzV6t5KHXpM5YLgkUhtnpH6/v9W/Z0IN+Tq6XnAUU2CF/o4Q2OwTYMDW
K/vOGpGESuFQ+Kf7nzRF/w9hf1OiCyeyz3mSldo/QdSgN1fvgTs/krovtwQx6MygV7/tAh34w8Ll
j+tjm/v2G4I2DhBKBEdVURL/l6nJU6JzMPNb5/rK4j+ib322Q4YIzVP9AHl9xcAP86PzOeKXUANA
Zrt+V19qghXymnTZfXeGeXk27y4kMtG7S0h7MWPs+3pAwyorfAifllT6k/KwbXf51IIhciRRPfOO
AC4uGU5M17gOs5rVMnpzCovqizQN4cIunFdOeAvMPoouzcFVqMa818iEIfX9RCJeLCfqXPUKvCe2
WBUKw/YQk10EaWKihE/tw516Taf4i0e3UTPdCkK4B34Yyd5v1EW2fMnr9eAemz3xQjeUGDWspZ5E
nm1nQaE1hh61fiLSB0PYrxyhFjvs6wZv0BBmcRf4qJtsNlaLh/ZiBL+KUowuMP4dpX5EvUBNiIpa
3xFGWuMf3OpU5DlHE3WsAb6TqbjeVinCGxyDqgIls0BYRHAlozAySNIdINLE2ci14RxfShE6jXW1
i9xbnf9UTc4jtnbg9c5ySTIJiRdG6wlWdeIb81NmDJKts13nQV5Z0a6kjG7l90uFRPmuIW8XFhNe
r30hJl2zLYyCbJTmgfbTSbvEBVZS+pR3ajb52FffM7D6vv4mDEkt80i0tUIswicjyixNLpgvMdTS
ahGh0SyiEq/4DdKF3QKpNQy5xbXveRcLtJTDehbMMg7ZVGTFxXPfXJOys26eInzL00FTB0ij6z5M
oWJTH/kt6SxhLSrl/WKtf00DdjEaC6WAJOQxBruh1T8eSuwvTuvqQ6ZTn3Pcgn5BUSHug4AFNsxN
6vE8Vrbtflt/AygrUCduthzgbgL+WH1h8WjYrFT4aCws1nDJVC9vj6zipnnzv4MMY6bqzH1hxkMp
/ofmG1hJG9u4ZqRsWlLKsLGK5r2kSBGh/CZf/pU41UCinUZB0R56520MuQrmMjBYNssPx+pqupvr
yMNjGbva5NmpInPhKd+WImyugmGJR3EG2OwuEuGvlAAVdum3Dqdc0anvb314JOpP3C6AzokoZWJq
BIVFd0lpjQSbPjZ4pEiQnbdaYBhCBCp8jpmD5AANADkTSo7wNtngMWnscENiAP94W0v7c6VXYLis
X5/gwnlnOhmq8OejRQmeIB+3h18I1qxXt50i3mrI363K/U5Kjmv3ym1FFt7785nWKCBDL7yim7N6
89gqBzLlxQMXja9cr8apWF8fwHfk4jYwPdcZafpDL6cU0LCM7Zle5Fdxz/lV7aWG9i0wjLk8+140
p79d5WqfAO0EVux9l096fPOotCzQTMLeKS40Gzn5aWhRgM7t6gCVYvl4s+kdKpl2F+QMa2Lwst7E
1/Sm/m8a7Z9rsKkDjO+U6kN5JolcIfsuFLrk8fkZARIc0G4hYkK5HImsQxnxUH5jxoDWpxvWxafe
NxH9EEfbpWkZ9bXrqt8BAkPdyIkhkjZNY6nipCm0kSVJKt+Ihz+xDSMOkco/qjVMbkIirYCYDIqL
XPSw7hAaddhLvcs7f6FcpwA+1nWbZEnJu3j2Ys5VOmDx4Ml1rBd9MjXdKL80ChGVSs+6K6Lnb8Zc
3mf6B7W9yjd8TyDBlq7sx6/bVlvNMzJAb06x4ldRExH2RWvoFWlvKzu4/+2g4tt/IVLAg1bKMqr3
QnRo2S5ezJus8IszHMNbsr6ErHt4psW4bnQyN7GumjRxFKFZXeBZmUyyqF4y+T6XbGRGSXqlcJW7
LFT0CymWtRv0HhrTXpWFygYdgaGJOZ7tS1iqSNGLUE4NNaGEB+fz5gLxoFKVJnuPpDU633ki5AZs
X0Y/ogqczrePduG+8bgQSCYRacwmJE8sJjtRjggOWM98lRevZs0EfdIEw8aVJzRQjkF/um3zIu2S
qj+jHzbJnOTF2/ruAKNpf/ThTlRFbVlhpPqB5kHiXOFBn2/BveIvNFc45xzHmeWXjo8gNZ1QpAEN
IKrVNwa56iXKc6Gn8d01mJO64Pz9QEhMN0y56q+tozpWP+Teb5xI+tLjI331n7duF7xE6Cmy1zhk
slNIhhVFWbfqeokBIu6d2u43+IJVWkYlt+Ob6oF0kCZxlM0fU45qAmwjXfAHAMcJFQfv7VLakPcl
WiWKrBYc3W7Us7olBJFTb/AlJnDeD9zo/Io4z+xR998y34BjlV+QkMAr2sY5gTmR0t/5sH10NaVS
HFoBVQI/FQCb23m4sKd4TmojBTNsu+CKQS5viUiW2cgtu0CdzK6VKKegjp/fYaeIiJJZhVYeEvSI
OKZlQo7Gpw5IwGJ/aIQuJ8RxmTmEdsQexfWrhlaRAHhjXuuRwMRh5OoUsSl+bWNJ2uyIWvKKDiEt
/hw0Urf2Ws6mchbBlqIsZ0fPcpuW4Cu8XA1Pp88D8PVyqqGp26OCNMtnULhipPqPjSds/bWsAIJw
mEOFXltnHOzG/XiAY/JNI8nnjCJU+FGBZysAVfLMJ/VklbOhUpdZ0OG3VB+VXGyY+9l7BNZMdRxb
HQKulsFHnYJPCBHzy0ynHu5MYC4ANpjQGibkbg8pNOn0KyRCM/3bg0qO7M7zjpkCTbcGTrEFqimo
Jmi87lrvYu0AZbgOYDIBYt47UZueBZiYR6QidmTdusSGgdh25jX2SMCpgSL6TQBdYFv2rYo9fbKg
+RfVkJmq4pipaVCrourW88McoTqgD2Xk6ZdLtRrYq2AC5Xd7hFYOg8jx4Q3F2PwEVFTGgGYh47li
CGnN78Z0y1Q22QrKOuLcTI5XQa2KMPQ496q0u8PYEOZd4wOjuosANEMPUIgK6y7aw4xWMHK8pj8A
6EklA2d2ke9ms7GbzUIZPDp7avInkP2bUi8oIxL/iFak44H7JToHn+agQs+2TAYWM6XAqrvw4U2R
bl92GYK1uTKm+2fi/fLhEyGxAppuwQ5vWS7sf4hn28HrTMyxklk23ra196Nr2gEqKqDX1qSEotDu
OgJoUOXQwVAhG1DzKggVBTCNx+eZEOeEVFfwsGV+0cAwDJbT9IFp9InT9tckUUPJqZMFDB5ppNHg
mq1EcvhI7gdnRLlUnWG+deq8nU9TTEhNGEK7NOLMlk3Y4TsHKXGQdPGSI3Mw/aW0UXJGIR2ltVbX
SW0Dz7TkeG4vx7VinX+Qb7MgyDRrGz+bQMoTJU7K+29Gg6y01LzDlli2fhgJ8SFjeTgy22eXh+G3
moMV2wnypNQemI7kB8jQ9cHxgzEyXf6fpW/sPb6VBlhCh9kjLjckjjC2f2pd67rK7nLgyvRhp2aU
nVA4QDUD82uLjaFl9BuEtZdsz875JIXh4yFQI8BArc80DhA7fabokZ2TWZxrFG43fuZOPYkfXepW
8QvZJBkd9djclSvaoWSL80mLv96tJx7jM3Rw8yQ3dES596oRIJB6QMyzj6Yuyyrrkjzb+Q7X7yeT
ONVdY1BSX3iH8eE0081HiIDrPzcGzCB3cObrybLoMJFqdbSalz1KVhYhftPjJVvu0Qre4WwoeHAJ
fI0WYliogCBzzVf5pmjZ0GNqMxUbfSDyUpJyegd9G9UjJO71GazzI4JnN83sCb4IL2s7ETkka1wc
WPpyUR9Jpqx1+JkrAkmwarwVsnrQjHYpgREo2UAXei5Nk5BrjgG70jjNLOS1evLVjcraQmh1NkST
QE3GhwCV6OOU8aA8YzU0sbIGLu0IRmWpLUaYJg5BPJNrZphL73IykFZ/ib1R2y5uf6ElAz7/j81F
Z/WUa+2ZPvODkp+gq8N3CxTtcQwUOOy9YD3iODK6XDtbtgrcYdz96I8jTq7r+xl1BvxPAaA6bgJ6
EzurCaz/9S1Lma81q5YZWnOb89D78ctBqBSKX3uBIp3iOC/WKqxeLg/0TfnGg0I/9a0ULO45kBjf
22f9y2q8c6JEwIvgGzmQTTY3z/Evb7i09l07H3j4NtQvy1Qds2nMq+BIrvBUxAolsuOsuKhMx172
ygI1hiUf/ttNSYYIll6ixkNKnlgzhlDoStkUfJEvd7pGKhhtfnlSJM5rJvUDaSxfkN7WZMVOtiAT
2awXFGmefRi6mzdot/lQMO9V8c8Xf2RUnS4iHGvZ7CvndooktJJpF0kOvCbzbZHDuTWv5jbnu6n6
tiUofCIxuRDI+XCXChmPyg3wbmGGopgbF+7ciz7m5+hTbE1rcp72uVkq9yBVzwraatY+UhagGi+7
4EO4a/RY8DRAgdKGjWy3hZ4A9c31rjhxidVmU67M5/ptoKdl2fl67c1A9r3gaMEcocZhDMvIDDPv
BQwrUCM0tRauBB9OuJllo3R8ezGZ3Px2UuBKibpjttOwiPLiTR9YVO8UJMiqgggYwwztFZ+QsUor
z/cyQrqE8Ay/h70GbZb22bIcS9bpqZHmmox0MSarJO3nFidwL+uMO4gzewvq+zWpIwDCNNyRqx0b
FHqD1Q+1Fo8AQaXCdcupO1NRqrdXB9J+99AvpyTV+zXrB71hbFAExIyCF5j9epqNM4ofI7vofqxl
EbNhGDIlmIfdfrj/af+kdpinokOCbjdyio44vihoZ2t4is/kVYjAzCg+dPGGdLr5AU/TQZCU1RQH
z7enmY5sySFsxgin4fLYL5Iddxn+0HBXc83OHdTVJhCBBrITMkLNJuTqdV9t1d3jWYnfmPdQIuQd
gSPn235zGLtE6J25RGIhghsNsVYCsBvhUG97ngpCcQWel2XjntP1gLAp7GDbXjKE9uHUmXMqcP3f
dg5BLE0fbT1THIaMFTlCAUjr04YZthKQC88RB1mo8UM1JJXQ5cOLed/0wSyhfcXTmqnD1HYyp+RO
+KbFAxF91V3gaSwAHxr0nGF2Dj9irDunsogpKoTlZV9K+4mC9mDwfl3AKJQ6LrdBuxgX+61dte9W
tTw9XxEMSw4S6lyePJRlDzYdmwRoGCHXBoMTmFCG3b349RlpbGzpHJth6ul7a0vVMOuGgtpeLwcs
NtvCIC1PLytEY5VKx6ieI+1mFq39tcfDAiQyP73XTe4IAZzdV17t5yPekEwneZQxzGoWU00XbmXi
Tydh9lm/2G6xLuJr/J6YKnvvt1gZxs6J6BYZ0ovYT6LeaNzfUmKP/99eZ1afcR8UpSivgkjpUtYd
BWwulswlv2Sh8G0WvESeUBstYsoL+Lk937vN21AdsbigsG0F3EUN7YvbOUN8T5Qau0/ou+w6x95D
7qU/uTxbkNAx9+RpxKi4VloTgp682v7kt7kMyksSac0vsBIoyor2loswP4T39WKrKUFPyz9KACkS
pMk/Ka2DMT22AiR9iaRJoArWl9PvXDJPU0GpprPYrUZvIW6A2+YLWXQN9q8Rp12Hpt1+ULBENNq5
i3YBYxVycpOeEkGZ74/L7FmxpOTMyAmH1JhwkbA20yjihTXeFqmewh2f3FfBUDW95AuyVxjsOfUJ
B93W4QEtk6YPIVmqG08r43VMGXYtp88Y+AXm+qtneKIWGXz16hkHUNFg6y6uGkE5PBtjoLIGIhS3
Ph4govaQsCjedLVuULjE88aKX+eU8syNa/Ashe/2n/3TGcLc41/96dEXiwD69k4jd56cObZ5FhBb
erHjddqw3g8L0jAMfaY8Pjiav0k0D2oDSEjDLhjsSkfdGFEoAcrJZdVMUjvZNt85X33T8mZxOh6R
Iuk22ZNwyar8Svs+7V7WfdE3rPvyT74pF+pGNBVrSKmKTjBARZJu0yWwaiUslz0bOnQLazWJKUq7
keWrNXzgdcg3Vf9ACZo5Om3YIT3nryiHYqokS1vgOXq8XLdcU7RM5C6kSHtGUPZF7z+eaG92ygg/
EN3ahw0Dg3bO8vvyygTFjalG1QyTn8uDW4oLr+tvFv1ax4ilV87W51/+tLYNYWRi6XnGKPA7MQJa
sPauO6Ok1/tDsft2qutXrvULCb1P31tz9OaSKwnlyePBOYZMD2GeZWKInUr33Hswoz23vhv9p3wK
1twuGkXrqavzWUKH0KMptQvbePRjC9Wkxt9kEDvxG6kbNP79OOV6JHpffAOeh5x7rFCBJKkkHzoB
7NNdkwwqAosQtmrw5pJZ2UmDSuxCM1TDpEgoczEDMeiAQmXWBt1yjywWkvswpvQzK6wA6TfzcYG5
1hLlRG4HAMJhZHdmDRh0EC61n97StjdfqLszTDnWue1RsIQ4Fy2+fbq5eABkSugJmYvj3NETsq/R
hIZTCpgva503AKMDP3UDHOOIMdepnjIsml6mZxpWOHEuh8hKmWOIx7cYPeEzs5hP3FFS93yxZduu
TE0DXJpfXLkhW+6WM+0WXhBpatQASfGVVrWb+i3OBTjFvGHI7ry2N8YcFJu0BNedMSeOXoIBY/OC
8VhE6c0wx3Sa26JK8D4MEEssZ/sRN3BSOqmewLvw1ZdyJmHnBnVRQpRLp+t6VWZreWsj56YZkTwl
W3o7USm6Y7tlUci6RSKWOGkjkcEHSyeQpoZPwBS6sSdvMkIHUGW+SqGkTpCdPV6rkN9s5l168Z/F
od1Jc+N6b9f/eO9lyVNZkEBVGJRkIE1wm1DM6s4qJ+qnwDtf0iLlDjkiJxJKQsA9tJDLDnLkMHsy
pW2+s4Eo0vQsYySBlCQuOTwaaNFzO6TVJGZjmhalRp4/zyMvw5csthsv9eEaeRIqyDgkttSj0gDV
MPrq17HaaR3pi0OeNqLmj1xI+ZIJx3unN7+y+ae2iKDoIWsDXPPj101aBPTRyUj/EF2oTj+zJ812
x6WhBLwjETnZWwHJrm4dx5Cj2ieNFIPkG5onw5I0m36TbhJ3dsPUZ5HsIvNo3ZTOgnbyFOjjZtNm
ZV8uMtOEY2PUGEZCYAF/65MjlR5AUiW8DVgWfFKKSwgdQTw5s4p8akWPET+DSrnQVI1EZK+qdves
YNKWP7ndojA/Ti+q+9fxlHpPtmdzVgshXBOZ4Z/nEiDrtKn5MUcTMvhmRsEMEQLLwKvCLF9ijWmO
tpNf+2J+L02nNQjQ2GTA3V8nL1Uk8suJKIA9FiTQ6hDBKwIQRo75tfjOMP2SyySSnr+9r7f9iQRf
gio894EU1JgPICFOHHjudTDg5a+LHo1K5fVv8zUIF9SHuPd+11NXtV3Un7QSO3hGvwoR+83RgTD/
VJ2A1vRzuCHBW9xslemjKXTvYUTvQlMcN2JNFKJVPLtLbMgwBMFS9tew+ElvBCqZU74aHn1LUZmK
oMhJaHytzlHZUEeevggmMNVO6jUIVus4ZdyVyfBz5twYl/zbYTpRVCWWEV24XQIcb5mLSTkgsRM2
slB95Gt14siIj9cERXIULgG5eCMXAd0sNHO0+zH12BGIxaHY35Q5gTq1vWlD7RTJdSIpG8pFiW5E
WRBPeA5szb+EyQ5BEghp7YsVE9joT8bSgTBUCKezhXoTuC+TNxGnDx6WaxGCygoi4wjkL9yD84l4
QZhZ+1TtVLDJu72mHU5yOnue0CxneEkCM7e2u8PTAPK49vj+1KCGz9zNi66XkAP1gaUqH59ojRe/
FVbaMpIOyjHRNNeOuqruG8/bUhiHD8x423C+abs6kKqyELzeSynHtitlN1G4nq7zdmb1aD4zo2T9
2GaNd041P+DiNPCg+aaKw6YZllH1flHtFsgEQGzZJbwxyFlmoXr1I2qqM9whWAIJzq2yIV4W3Gz7
E/VeM5Env4UgsDOGN00rUxznGF3HlwwptW8Ltc5GaJ7J55PfLR3gJx8RwrxdPZsZR/E0e2Gbe/5f
yfGY8xIbIGIfsNvzuTkkoXsqT4V3lJt6ufBizVTWiqRnuGEoFhRO+bAQx5s4CX4lG1mfQlv89FR8
75d5D6ljySo9ZI1D59Wk4DyvTXLrmq1IdEV6XGiuZoeZfYjb3T9uIjiEdlMLB8WXdHpbRv8lekgc
efT4MC22cea8Z9FOFqsUK/4keZUwVCe6HuXVzcga2FpmR8weT70beluQhhe7xWvMXnpIi1oD/4rf
aRmiKRbpwjW/6Js9CvsjrNu34fjQommh9Na76OXQIXx2BWOk+a3ICpDrDvm0dvI0Z+YApoSXKBV7
ZOshDAppK4Tm61ei+Tg4c4Q7Kg+9hftA8cAq0TBKxE6BdBWSJ+pwGx4KeBYuebDY6QgyGk02wSkk
nfO+FlL6YvzHgjVTJfi+iCw22TFjoV5rbGisVlU0GW/IY74lKTJlGpwtEycAB+2CUoy7OXTQ7CmX
RSfB/vrz5kvtqh51DGyc0HJqzPFxRJQlwCzzTigFBh0/cA0oAtZyBIk6Hx8Tb+lOm7FvcpW4ODHJ
7B81fzaZLC33v5XoWLtlIY5P0rof+iqRwDPzSaGnHY12YjsTK8+7uDOALj/s+3P0p7j1Ef7Cg2Lc
hj1AtC8a7hWkNvgQzSlzjvk7LeVpOkYHxK8L/7rVMN6+bs2C78r/yApswXEDH7Meek6I/ZO4bdr1
169dT8dz7Me9zSeKwl2iCoDCcsioV1ZdFY7w7A0e6s42mcmDwvCyqeIHcO81GiMxc+1JibEd+Rvs
t9w9T5d6zIxu11JUdPyF9VrYwVN/gU1oNlYhRYJmWacFsQ++RA540JIE2ZNSh/tUPMHXN0jYh3aC
8XcJkIq6SBCNUw1ajPEFF82Jycwu7Tqe0Un6SLLA0VJNanGP9V/Rula/wMIULTrBL1aIRbEgg8tZ
nHj7lHEZ77H/oC0DRif4xGEhZqgdCUMPHOT+Jn5w8LTYlsBS1kRrlpPZtJtijp1EHAlH2riXeY8e
w5aJ6bnX1fetFpqkdUDbchvuIoKFJro79M+JOKRdWLPnXXjn1/LlxhzmS1eOzxWiEfdQgiRcND0+
iQme/sCTgzg/VP5hDHVyXzPbpvyX0DwmSJG8uIHPRgLMVBpKZwlytlbDLX9dzw51hdXPDp/L1uOd
TQJ9nHqVDwKZqL+k/HD5q6NBuf77qIwe9K0rCan/FDvONHp8FkgS7QzkMJPxVU75fnkZkTPKpoIp
MRMtDshcH2lTccY97Z/0ruWxI6XvS8wp2zRY+QdEn4NP/vjziZmScMJbE9wUwk6VO/Lk7BYmTIGT
pU2kZs9wDLAvs/SLvgyiltPIXQUHStEDru7LgOqrKNKb2YoiUecM2HVCcYY7y/Qe182O1I3VPkF0
AQLZoWRuoIPi8LKz0PmhHSsiP8BxcCNNBYc6WT/mcUjZ3Z5B9/dXfHBE+Xm8UlhAy7hAYYs3Gh+r
HZWQrRA86g3gsmU2RY3oo8v/udxr7NbD3BFrpHMW+PGzYHMnl2n+taBZ5m/YvYRIIfY9aT7LnYfb
UuhrjqlIE+xOPLPGP4PWeMPJn72u4ItjrWKz30tul/rhaYuzFHLKliJjtH734zvZX9uZGipDSPvS
KJGekJov4Os70aR4GgBcKdfnBp6GNTN/BlCH5OWsYad+KT5MRpI9zXJTzGJhDPMeQ+lQ8rypDfAn
wiRtUf5QgDzcNy8BPDwQcvdInyHkSqAtYIoqrNebyaVam7cXV+3DXBgAvH9Kp0Qjd0Sd1fBKqJl0
2haAze6c9+Rw146d3I2VjM0z4a8BE2FHb4uMtZZtvLB+wOqQKU3AKCVVY8h64+j8Jnto9GmliC1K
25ngGtC982qSwcqXhdpZzw4lcC5zgfO+FBKWAB9bNrzx1KuOq6mTOhclAWix2jAHFJdMU1Pt78sz
+BMQGWaBK/pA4K7Om+rCDCHsYbQMaPp0WT2RCt5xoFIehxEiAAbVlNbY+5tFrkJnF3+aXYDJXjN3
4PxXlh2fJaI+asSdG9J0Yhct5kf1763NOovZ9KT57liXXDd8nQ2bHSJTk+CuNoHxM/hGF8As6JZp
rCgXrazKHSxYOm/J/eLoRKflwHivpsPL9ToOT/9jngeoCWpMFeFDJTa49nsgpoFTIGQD5PBIFStA
KzCXXbJd5O1xg2/T7h8p/pGt3gQnP9M71q5/3WI6MJLQgweEpU2UKX1zCqUBuv9/p7/D803kmv4t
gJ78NVQefrrlf2d7cQfNrTnaeyhTyg55TuorvUt6ZHx+hZmzT+dVTBk2+FRXX/2LDbOwJoPlL8tI
Lw0suWVv4E0uY/i54Ii6nbxK2qQ7/lqGxwKvVjfPw/FA7X3MinyosG7VHGEMXK/Szf35QneFpkgD
Mew/KFT++19V7s+RWb1mD5J/iSqZgZAJeCtdsxE5z1dwfSQBii6poaysyY4lilCxmxKXWijdheTt
JgjrVgQocP1ifoDfEhvb6gcRNIZHqpDT+d3VbdaCShz9dzgr49G3aN3uynULs5e3vSwOCDZwY6Qe
aci4KXj2EHO0zzUATaynvj9c+qMd/ivr699EttUgfqJGO4FH9gJxFc2g2vOI2DTcNAL63l1KqdXH
q013uoPHxzJwqr2sR+JX/6QeAkP1J+0d7yE3AuIEfRGOhbllmBq9DHKYZDweFmMcka2EKL8EL1pr
YqBBmLAydeem3GZorPiTl9TbKc7i2Pa13hQgrZMLmE1lPPLFADOOHPgu7HUtxZn4pJDcls5dfIIg
F2QBfakMoyJHiMFqX+WoR8wcxZ57L+p+w+k0uhxO2gY0Xkyt9e3XDHV+QYEkyMdzcBvfp0IeacGy
F6oBiFf5J9CNTW5tWwKylvHGvQE95ETEPCEZ/7riku+2/026y2St9oZinYJRrrjzVdDHqUdYSwic
a1JY9bg+YMcKqchivxTpWvomJgyqvpak0C7NYFGzda/YbJBAw4W9Hvdr1Z6pxLGrikeuTYUWF1YZ
yt/ZUvz61siG+Z6XuXdunUHk6ffqFRkNZ0PV3xdbk8iC2JRfIRWYIYW53lmLiKxKlmcHOyUzSMwx
LTcrqTAxPk39q+iNbQ0N7ZzdhLSxh7UuubQBZJQdxJ1saJfBZpwL+XzC329wMwa9kT0xeojHLrCf
syDNKmtRniBMKuCP0uLTXxr1O6qdg/NrioO0GWCzHda3oUbuSvNrm2AU5wCfwXATykUjQm7hRrCX
b7azHtSlPpSMw6YQjTfLXnI0pXwcDtv0nE41U6olotIqDzIgt4IuyZcj9mmLZKOIq4MwD8o3mNFu
KyB4GyF5ROzXOseq+ZQZgryIzWlEWwho4nH4J90SueXL9BiRzDRGfK8czTkQnZCPRngbtyMGjL29
BkOHymLcylpntf3jJf+RXpWkP26zEnXXnQ87FFX/2i7jVvY4gb+0avVJYlnipi6dBCXhGLvkolp2
gpja3GMGNAHm+DolmwqgBXF5SLr1Z4/JQmX5MA4+oHBT2ekS2bKw0NvrXlo0mkp03aHidxcNCN4X
k09jR2RHYpkHRQyYfjbSwcqiSWSxsHmN++RzJxhpR7u45e6dH5UtakMU+YQaLUkOI5UWR3yR5Q0B
tRXE8Mr4yWWvnnk8/7yzzJz4pelq+lujxPd0MuCzNHBxevHXcnV02U7PXDlcHBQxuauJd9N7qWsK
Pxib0L7vROxVSDQ+KjBG1axk22u14vkuSEk2Epb6cGXYYTejg5IN+k7hVNqGJT+mVw+x6ZDNnaPe
yQdPJqELJlc/osDingWIFqCeOo3PdEEKfRlJawisKO78ZNWCdK5MJ2cGo3yZ+8rQrrfO86acgz3w
pi8/4IzP6x43RWYh+nLk7Uflrn7fyShzkblKycVd/lY8hDXHvPQkOKhVdF/pEvBoCcPVPGngGLOP
eQxUp9Ypq9EIhmXraKnEtmxBDI/zqBm2Zvr4ViSENFIQFBIcK52+fMLAcMinRDr2CBKHWHtMpLqV
h9J0wAe203rAlGRYcyDV8CfnNFr42Ktg/azlO5zwEm14Zz93nluGdx4nhN5ammRGb3BErRrd0jDa
hwLhq3UCHgXraaNR9MC10/8dXjAx9JTfCuiSkwGSXtAjqGsrSz4eYt/5MrQo518YdBmPJIjnkUxA
3jJ0GHOPmszR6H8GbrCSni2SLn8kYTyGDztsNpTWcwr9ubuRHbZU3U939l3jk50Asc3Ji5ln/5zR
Cgr57UHyqM8gtFstV9KCBc6OkzwNGTDTKjKenlKCzAaHfFbCO/6iFQIL3K1miqw/nbnyJso+C1O4
EyNn6Q5m3CPFJSi8m1Mf1gxjT2p4ZogS9KwX7c1qr8i3x8KCn3zse8Y/EufiNSKenHRU3XyaTIt0
7qk0+T2Q5StE7/bH5AzWpsTtLbElhOvIHTaxNphytGcXZCmgGZI5MLcVcgEoNTwUi2OnplOvhlDG
NfnAXt7bRc5B9Hk23c6MXW93FHxDUJzt6QLXEl6xwX6tzAPBaxxbyddqgZvGcAb3abST3COP1i4H
4sXtvpuRFiHqGP86wBlgwkS/BkicMiRDRl09UIeB+DmOxQwupw/MbHrds4EkzqFzjq4irp9mbkLk
M0PYnAxdPuMF7K7dG0GVtBEYamOte5FDYcZA92SOsgtUx70gkUAYxY6epTcpZFnFSg5EmjJnVH/C
lZZWWkK3uzgGjQnt5a5riQIW0+ARNvQzs/U98HmOLfONkpSbdLKZHcfOIg/09jhO6E7sRZM9VGHM
MM3jVwL2D3P60Sz6rp5tmBjrf4zr7NPh2e1wOEuJ+4CjMkLCuiCP0/dnVpFTPXyeRtFQHKdNnWD4
NJaCwEs3CKnoiF4mhnbNnaFUhStdn4CwGMZdtbMiKWKWrf1GkGyySEBP16c79jKrZGhdQNh7UHes
6+Ry+PSXI2uyirG5C7kDot35NOwbZ0PGQz1sGIJdElexCwaKBNV94aZQzhkMXfhdSt8lixi/dmJq
nD/wn6RaFsYmFU3dHhwwl+CuGznZ933wmyHCbWmNkHu3CHHW9LgirqIHk6NLDKlcvNIILnLLZyDa
o7QCl83nZ4yk45axEZ1I0A3ypIjtaVi/2c5lQYkCY2i0EM7OujfQzLAigARYb0sB5dvkYRIuiITx
64kkWECSFquLo+bQ0r/sbeT1DIA909NkHYELx5p+UWsswm+6Y2KikDRU5Igfndj6mxOJN3JUV3jK
mqu2V+jX8WWkCYJYudGu1Kflc+jnNFNXYHjq2ixGPPtvLcX/KsKp+gv7l0ToFGtfpZ9tqS/xVbkd
BUqx3fBgo4zGDntd+Z6ScPeNORP0vIHzmIg7JuUEXRGG8ZH3RX+kEmh9zgstzX78s/4DEqtXyHd+
nw90xFLL6UMujTrZuVykPvEXvswRC1CtGot3iKvrJErUIvRjS5Ez25GXddDaoUVoGzoZlrwDNdro
JlJ8AU/wYX1Iq0fItBdxS+VrF0JrAiVhg6paAj503Q6dBIewAIHOxjONMBj8a7G+U6Yt++tNuXfg
hhcWWT6L6tlwFrQCIKJtnbwKnFoJ9U9M7HpbRJJxn8OC46FnwZbKnGLt6YcghuQNTANdQynFursS
Rdodje9pc+r4/9jgbC9aea2Wo5uVOB5onXdnM7sgRrt1PXgYqyzf9tDPn0BB1KWrUcxzvYb/FN1T
X80ZuUMsiveXYrClqiVXil2xXZYDlyLdFmlYC0TtFQ/IeR4w5yMWZd6pXma23QoWlu4NMcHhyvBw
YeF6e1xuH9sBWzF3UHoljIAsBpCvQs5uNsF8uL4R2E+baQfAZNTresta965G9gQh1JGRymw33Y3U
yH9unLbHu9GgGvMTU8quxDHY/+pDPPIRVVROv7X9S8L/jInPThjPQTq+e2bvAMpAVbjtxo++TNvc
/XIWDKTuI3dIxxQ/lYzyiLvUws37fFqqZm84FfHeFpHYPGjl3j4r7D29w61V2mG8f1FRkzFlIy0t
T4aAVYhrUutnfA1Gl/S8hMEAtbT9eObOtPhh3WEH7ui6NZrtSXpP7jtemBnXLNP2vKpEVc27urCy
b/IDGKEwH8cjjN1b38//2hQTbeAxG47pT1Olt9Sb0GhkMMYepV49wQXxMwLDf5oJjQaoHpB1+3j/
a+my75jf1Jdh6B7l7VoX0EiEZSAysfXE/qYq7YNLlxHvSOoqpCx+uAQ4KSOy1TVYxD1gmpVYzcNg
QKhwgKEq+RL4SLirQAX7ALdSrpYmX15jKeVII9Mlfse2JCwG72fh7pwNNjADjS7MjY4WfOrVRlbo
e9yksjdj1vJhprMahp6VtwjxhCkpwOrvnkj2ZNIrpBGOPMQph3vhwcqQrdSE/8YJvrAZyE2YqCrc
1c0+JmDDY3UXKxdR80eyJqMSeiHq3E8bQDQlirRKGC2UzOmgzl01HMzrp9L5GXEv1lWFiCUi3xKZ
3NHLECxXol8cMO7v6LVlhQlD3pc0NN85s0+nt9R4bFpEM0lCpFmOO8juFgfK+Oie4wR0LCfV3M1K
igo3zywIokBfdb0pohwG+obtXihCVBztVE3nu3XHt904jifKnpDF846qnopSuacG1Nomwn9KfMI7
I+6NAegTK4EC/zd/n5Z08DzyctydsRWUCZUFE6a+fzUMOs41IDvksyShJnXTn/vZgwKJ+Thz5/Vx
D8rqcqm6i4UykMLlPF09LRdLF11OLm4vp6Fey9h4L9Nor9IQDfmAtIrq7PByilnxgDsLO34jqC78
SftZb5nlqWQq18NyLHmGXqIRqauRwRDepop4C9byjQexWIF3/LZyrtSkylxWodgJCKnJTfzizhxh
Akg28P0JqqIdPMQxGKgP9UkDrf7tTJi/2O0uX48vwtXMIdPNKjkJTo1f4YfHKKCLBOfMiYaxIX0t
VBted1/Qtf7twg3yBY1dRlag2KD2tfqm/RYqRcevKVzznFZzcqe6gkHfeL7/qJiRzrnkIZa0Iw2N
pnbtOs9tLa0psMqwjWzBCAQEA9kgN/fLIRWj4X2F1CDIBN9z7hkVPvB005KNG3/VQkDJGB/I3T1/
sxEjfjzLIe1bLmNpXedl/Iwd9LgDThaYzeX1qPz45IHf7ImQucsFPbuLb+bi1dS6lY0Qr2LzEcVB
opSJwQZGoN0C2e/EUBoLnh99hosPbtlP1LQUwGrnsXMCcsCSUcsW85a3krsYdn0BzWeV4A3m+7MF
fGAMZgNFXfPpjwnCnSZTbanRaUIzYSqTfVeeRFhdBDNo3NVKtzoLziQkulUtvbtAzlPMXd6k70nZ
og52Hg9yzUiikvFsVrfxfUz0m7QwTFBzbE/mGSgpd2tLTuKVCYBTNTsO2pX3tZVEoGwyttTHSB5p
mZw6SzSTyax7oZiItfwQKEc3rxCD3rmVY+DTH9tg8MWUImKirhnoDdoONf+kxHj4gg/SXGjAfCtV
4UT1jISUOqvPq0Rh0PFp+m8X7A9YdpCOGm2CdPp4V7JZie5iKYf2srvMcTmVVnbUlOxFlzr4NhpM
S1BfKoNhd83FctunVVJh6aYAIOFGC7l75mQdWNBszO/fezVV4jjOp9uMKW1jVauIpG4/UeedYiz6
ZRzElHINUHLtIIIn+4sS/BxHUiOAwQ9Ch9w3eb1F+DhpJQZgSw5eWNi94BnyVsYir1Xd5rh5BO8a
zkQaeylgwEIBDqLhzYss7viLgIPV3KAS42+jhnpAxs4DTpEIEwrrizJsuiTDDTV/W/6CvHJAY84K
cbl8BUTE4yiWMQpg5PVLvd6PhZBXTqKgoez+GOgtqeOMt/TrSOqERf/Ich7ZdvnkN47TnnlXjJmr
z4oCk6YJcYo6LXuX3kTx8T5p1bZwrEeNjpTGkRTCoxKrNi7EcElyxPTokL4J/RmPGdQOFjhWRX7u
WwgxiND/TUeuijWVnoXCK4pxaB52K4aEW/FzTuNc2ik64h+amjewHjCqOwISj2cyd6T/ZDZ+cwCC
fowjPPdYNO0SjSKzXf/GBe3Xlnfs4OfQbVPuXdK3NQQUfHE6HjhwLmLXEk+N5HF12QAdxGgyDeQH
YXzKKqTL3ylIihr4bIaeTZv1Tqqk2nthnudUq3ZVsx0NVnxxjluHZgBbYIyvQmvPzKePC6Gf7Juu
rKTVnRnScoxJkQGyAnAMgh3ZfOPV/xaPJRldRkN2LdRm17zz1fhRdNnd4K9ZsN2WiKafvKBpwfpT
s01sRanK5ul2v5G9lXjJsRIq8kqotmcLvf0VL3djb1qeJqmBlMZ7ayvE8ilHhx+7vGF5iwmmp5IQ
5Qqmx9k49RS5/KS0h3AvehaK2wLR4Q1uLUMmL6Ftsb8/vt6FtgmETvZH1f7CdDg3y5LKFNFX3glm
hddfagv0vLKhffgsEkeKUlqGdIF3LQU3E8ZniP7zt9YCNv+HeiGVU3jBL+56l1fvZ0Gm5W3vU96V
1ceeLq1onSItbAvJ7sVHcPhxnuaexKQo4L+ELIuOH/fZxmTBfvxUPq7rxSrH/ynlYi3xfOgMTG4i
pe4+YJDIkDQuFuWGzORhDOOtcmRnfZUDDEZOrFW46g9Fc57L/O00AiOZSficSTpxWJ93ovFExBph
dmUlnZ7R5XFV/WWxZnaJ68h1g0GTeVz5TeiHl/0mcTZRSCKf4zORcTtY2z9bt/EuvVgIrLOpOGEF
hVBxHTiup/6E8e8ka2F3RbU0tKo/RDN2QX/dzGsMQ02c/wYqU4C5DyY9WCbQ32XsuranKGDvuiFs
TajavblEAYef5VsEZKPYW5orhGdRzj0a5KtK3Tu6LLhjEifzaKV5fpY1PCp1TPXrpzRRAP0CjgED
PQvg3ggJqWcdPE0a4IMgj9ZLCA4emKJHRU6fxykfjwGMWD2e9bxSVBE82ik6v85EYHYspE8s5GFw
ePHEl+IR3IxeJVzWNFdr8EldPsnb4jd2P51TRrplIm9zi5DNwxplKYA0XIdJJc9+aM/qznm6Flki
jl72xBfDXALvfaa4Nglm2Ntu+5p1FznaLqwYLG/kJAgC/MaoYx8Y3K0OHfDwi42LAqVrAepj9I6a
PppSAwZOEJBiDFIy90VFzGVJSQ2X2Bo4HfqKGViBs75W0RQ6LzwgsUArghLVlQfoJV8hK81OBZ8J
O7HgPxEkF5Mwu+M2zNfnTkxXwAMR0Hn1JGwhKg3xE+5udw7rhwlq4iBsqwzcC2yeVd1Z/HuwTDi6
h+b1KCJ99C73AM6dtNh2aQFx/CGSTev5O3M5JMU5cGlR9vQk6Ynoqi186c0zVGXfD3IuAn8djIyq
xBJ/9jH7MYj5eNi2GJFifo/amFre6GUcu/AMiQIxJlk5aGN7FXeiF0LOzfNLSTBcrMyt+bvi0QH1
ITqHoLrE7GarPbxc3R9yWqe99RmqV/890ge9CBQo2LqGETVPjriL+6lefTiZ4ZYaWD4J88Jvnxlq
TfM7C/gPcagwgTD2L36DXdlJoGglt2t31Fvbm+Ly18qgXUQf+gkhNn1a95M+SyNs6bDNwKRcG6Yd
QZIWZ+yGbg0xfmrmrY4X/XXep4XatPST30SxMJWEKSICm7nJGtaoGOjhnAe4r+wRYmuvGmFcr2Hl
z5xTK0vOORLlcjx3cMDoA4tYGtWC0Acic0bv7d2U1GncunDlq3cFZOwYX+icRNGJx6bD4HBEsRYJ
TJjkMgFo6P1LmFMXXig8VXBl++XCwc6Lb89egWQyRHpJ8v7L0MPSeV711ULYuDEpZtWQ1zykGuUP
eyDyvp8Xql+91qyEJRQVM7Z07n1eWh1wNZGT5D7ldB34K8AY7yo3PloJkurV4d1e84YB03WY27xA
Q0K25R7hkCGDPDr/RsOSYHhPH7sJCrqgwzbo8k/VV5RHBulf71dA5HS0SRx6/cUSC9CuyHZCU+8F
0ZLC9wZtl6sgVLmqFEaHZYdNI9fqBXDeclRT3VBxOJRR65gZAnmMDS7kS5H27DnVsQch8i/Zgjvk
o/PFXOvIgWg+mcnBUcYYwbzgvM3tYudErsKe+W/+CxFh1wpMQIatr9iMolaVDjYKFJYvLNSARCsL
EF5UwMrrCTV9vSUZ55aC6Q30Hjkt+LTf6FG9049rkd6I9udOH+5UzDQJEH8LgqrmwzmsVQQQY9/A
OdhqkBkx69UgnsyzH3tfV7dz1bMZSBYnwGcoGWssP4xiFkBIoSdwt4dwQBHoTUTEIwx7DI0yJWMK
BHWcnZpxBMWYlODwWvqNKUVxhcUZuc63fVEiidp586YS7jd6QXWAjlZzk3/AGYg5avVAr+hlW+rL
PLk5qRZUszEoMFz5hq2G44J/TXchGDxFxGjrIV+ol/z6jmxN31+vrdOgmm+4Gu5rFizmuoLoOEcS
4L5UwK3mDmhQUqjaEoew5Tz7yysr+itctgZ9HK+/XBea8iE4zrXkMKLI+IZJxWB+g+xO1turf9Ro
mDdO6Avn6NKLriRgwoX5lXi6UNAnyC4mf7AbT4dAxeZ3vtgMqCXduwMgzGEO63EH+cXDCDZ3TMYr
OE1xgHr9uB+dBKJA3wUHeyMpF4/7nuZ9G0y0YbrCCxHuiPoIZzNHf3eLJjg96wWxfq4YZqyb36UV
ncvhM6L4UKUfahgDn05fz498ugHE8vaAhBMYcUbDRQbNiAvKhzNW20K8A84tGS0sx5rwHKUdE2Js
GNj1PL4gi+WuGM48SY8SNk/3ErxEIdjOU2rX68A4mnGTWxHpMU/zaqI9hrgR/4hts+Zmu3F+6JtT
xVtUenC1dGnLXpRJWiC0UoJvGhY99epK1id9ax1Dk5MfsTU9RCCyZYNi4tULeHhJ/shOh7Y7gefW
L93vdq0jnzkvAuge/ngoShoBg2kqzZvTJOmW7v/TUvvWsOpJxpYBVV6dlKr9dhYNANv7DwZp7OWz
IPQTdDFyIxOJq0wIx/kF6PnYa3Ay5CYsrFoFk+XP+cLMyvqqvkrR8/I7nNBiONa4Xj4KyqM/Vm9+
AjSYboDa+j1bB8ZTU9L9uXhzMrUVo8LuJihJXxzaQPIHDGlYFR+8jmFhZlNpsiItHiUa7UwInFwJ
prchFOGXgwIRgl5njzWK8iwoPOGKWMLJcaa0uz+aHjByyPCQAF5I2GrKcuHTxz1rriXHrqp1yg97
nFR/zySCn+bOyWOYUfr2FH51tYtaNx/jS83z3AGXRmDjGpU8YBgsObyloHHPJpja570Q71T6FV53
ttBtxqa2cjt8/6TnLT+nqsG8X3oBnxP355/ASM/wdlFlrGIjvgr3oaXuMdZUSxSiJ8pGilKWtp9E
54bHQ6zuQTAsbX1z202ZqCUUyztJbMdUW8aHNRqxZVgM04DuiIYMrdfu1ga29icbaGb0CeseKM9V
o9Ns1L6zy0t2k+vsh0ZMJR3JeqgdG0Yn7cM4OzBDfsC1cv7hq4n92ckfyJ0l2TqO6PvLXhNfNHB/
zZJfiwSyMw6gHaHmptgO7hcEUeXhkHBzq0dzEoMDwHjQGtVRq1UStbk6kM3AQ3uA1QbynBtuC1Xh
jMuZmcuOXsGAayNbtIxWgXCh1Zfx/2yYTveVgvpww6SFiiCDw9nuBKQbPZEMGOBGpIFnOBngem+q
yMjF3I6rvgGkTIQ7C3OV4gEQEFzqbTHONZo6XAF1WLhtnGFDA3ahgMDCgHa1+UHZ6W+usUW1s7M6
X7qGajrCdGP5CJMQFGEQxxgOCD1lHYnTQU8h64jKYI1n7hv0/lOGmyNkX+O85ieNXLLnY2OEFKCB
tzGS5LTiUQ0eSlOTIp9sCPN9z7tDj5kglU2Irbwp1igvNeO2rK15YKUyL1jnXyYtuYbtJGqQXYp7
maekhIjYwDc1a12imoqnIE07WMoLODtM9n40Sw6oZikwAqA4GJppT/eSSBsTKxLvy/FORFBmdjAM
If13KdAV24yJVwCkKr+v97zVAVtdmaohYExAPSpV3U+jYV7GDrd5CFMq+JlZFKf1XDPoySc3IXmv
bo3gAbWxeyOAfqBMyikDFvspva5Wj8VygIncoTssnAzwqhPxrG9QgnZCJ44vclSuCkhMVTRypaii
OlfJqRh4y0fyv7w9W3K8eai4x8zErLHYI1vKwQ61mHHQOjtySTEHsEwWFIRMr1gCUiaxuSyzm0su
dF9dBzM9YyczJNUtmIm1UenEGU4Xpe2oGp5TxEnooI+iTXB36XYMySyjHAbzn7BLZTzwBGpVE/+Z
RKZ/6hwAxj8GgAs0gMLghYdcMpKHrDAAqKeMtnkqp98cgpwUkQO8icQewSeiPAjjGLwXGU6HVWdo
IZzf30Q3xMxu/ItN+HTNFEzYPeRmzNxLZinZQNRuyGWI1aioUA9Ku8o5dAINPbCyJdMQbSng7TUo
kTTlz/0I0s66woYmw5UuCKxxACmTJ2xMloKrWnfiWaZPqTxYqt2ZUDLTYyFvpb+DMgBcWE2FUewA
4JgtG2LYTp9ZfVgCIJ/d3C8Z0xiGi6dIgMnU5Yyx6JNR0m7epaeHabq9I5hs+EbtxjLxl0ft7hB4
lCrt5FkyraAL+zT12V+24uYw2Ykvh7oqpgVoOG5QQKLvZpKHdg0vP1ULbDSwTxnL15Tcx22MRel6
/NyROO0QY+PL75tDC1K01XyXOBBExbomz/EPuypll09xj6xTYQ9XtDNdnfqIWXZY9tUJp6rMdhsI
9Q4DmzjhaMKOzTx8y0gPnpUz72TXtceWVYSqYmyHu+sSd8F8SQFbba2YH/CeQ3bh2hBnafd9Fi4k
3ndEZ6V8CeYxnuoQDInCTP+U3BKI6jJj47vpR7nxY7nRUaTkzcryqedzt/GQmT/EIza9dC8GWPW7
/Z/7ZfrocY3khFsJUve576bnSKKv0ld7nnN1fzMaeiM6yD6k0+Vsqs3tMIorDP3D7fHmaqgkRrcT
19N3COybl2LP7XXacTbjgpy7j5z7EEiceY73JDzrmXHvNT+tkbBTTb5vgNlRL15kTyJJrTdfL1lY
rWbFILs2u2DMCXg/tr+6AcyntXt0IsIlu3thGw+n2YliqvAHM+KnU8eWKMWealHF2zDerxYi/Uxi
M7Jm2vZH6fwULS/nyrX9izazdV3fG7bNa5Y+wy7bDOLAlLUWj33Vmi28YhKDZjXGsDKmRL9ZV5Yy
0fa9NPJ4/gN+iJBUJ0EjsM0gcH2gR1X1CQQPBPHg+0F8iuf4hwM0dx4fwx8347i6BBdPoCRIfypt
ook8NaO3LwgPLhF7vi3AGyHlc11+ngL/MiN0KYnB0A2bNWO2Wer4zb1bNkJPnnuQeqwEe2YBFvZ7
X2f3zWWNCcO0sz8mTFoJyA1BhZyLjyE7/9R/+HZeYS8C4X8hgXlk/rhXlOjSN3n9GogFtT0KcThF
YefG/oSuIX6Gjmev9mJDTzt4kfQiTrUEeHKRDIi5gEy5fOXZqy/jRQYBpbLVhaEZtOrmL1/zjIS4
vrdjlBKrujfflS4Q/oew3sYA7wkdx2rsPk9mECz/g5Ci6EWQ0Kyg0p3zgzfPtw1y7I91ci72xJyv
e8S9VfYN89U87aiwwNVjNMhGfw2r1BKnZpthXhywL1qWs5i9xGntuwyvKAjLOrj2pFYXjhDo7PZP
4SS7lE+lR0IqPUwY7uvCqyPsdFd9ssWeMQO0P+POXuJy0t3eJF9ZkS6j+uXrpNQcUn2JHWyIUKbS
JvbFF7lNsCRaK53UwIgDm/MxnEZ4Eq2GpbBj+ta5F7R9InE+YFJ4vzKTL5btGZGpIYW6nTIfimNh
0zOqNoce0HQMZnyR1u8I8Y66NR5z86KPVLLlDDE19KvSc2U1BHryzatNFwsGfubKcziL4mIiaIHP
J7isMZdTGZPeJB4ZmbeKcSqEsSyZ6oAHn6dBdOlBIFVT1FvMvyfL6YdEue9WsLvtNaQk0pTa0mvE
hBkGWwynv/TUuWjSOUezUlUYy8WFoUDWExPd3G2GQ4gWV5eP6fYiJWp5DFLfNhLkEsfRjl1ajNzb
bfx7q5f6k9mjAXC18b1nY0EevhULsITo7ajZrwPaSUbpXc+BkGpBXy7/yRS8YgC6vywAivzucQb3
RD+ANBhY4gqFHsmq8f/2K1JTXCZS5NcKK5ExpmOd4MzqyGMezGapJ619/6f0rmh5F0wvJPCLCBy7
JQVDCWbLfRzEmBnwlh5Hc21H/4RFNkPF1xb/f+6//ysqADvoFlsLsHs4NvuwfCASwjkMwiKLONZk
DO0GaT4EugUCLeYdhwH0qK41v6k9Q3U7V8lF3b4FvnIJOZaIeJO+RdZIEhe66s6Lh1HvxFYtXns2
Fmh6ZKgOb412ak+w7npZyxpVM55hvttIKTt0LrEfa1izS6NPrAyL/WqKAE87hS6QGBQM0G2C089W
tMtdTSDQiYn6h75ZbSiT0Fcn/B/+HwUuxi3MoeJ5fK2a4w2zOaSUlZXc2q5pKOVi28SX8C1QDuq9
RIX8vxw6Uij4kRvV6yE+vfg1fdb1A90SZpRXtcsaNcrN4hNroL+qU1HVVuogR4jkQVXXpBmdfo4H
lvECAUIdAbPWBvLBxH33r9aYI52ChN6A3XmoZ2uOkWFiPRMXP5IqYsunHfzNBM62/GgQXbjVdq3B
ZVewLnRace7InZQHsbR7HNC2rsOD2Y6xMF8d9qA075C5/vlybB4veGuPODABw0dGksySnfnNfX0s
f5DZsqkp2EBdhFPUEGaO+H4QcJfL+YzfyA5RrI7xgc682lt+l+K8X0Eh3ZPwiCxOxZopxwC25BI+
txa2HLXPvIWj5k0p2nj03gKSNaOq7gUbl+jP233GExMljR17rb1wiBOx0nXY4WY2m/dktBjgx8Ul
8oFlrjAjD+evDKfoJC2GImBii+ffG43R/EjzNUwsaZMAYUSfJC9AgM/SkJv5ZL8NE+a0Ar9kbvxm
RvRATPL52JC5rq4ggGbaim03KQXkxwWFRvgcacTShEcN1s8vcMR2SRcUOxckGHtHKKCXZrvxDPhM
Rbt/dt9/e5K4MLbZ0wawNNIea5E5x/oIrziYQBHEiEecIvRPwQ+Z/0JDQaHt9pIArPDnR5j9Fe3/
Kfw+p/OEmWdYjYw/YXhrXwlus1JPHJPVwCJmM8tmj4smYS6FpUtoELj8lAe+F7Lcvj4f/RCnxuj7
YowqOlw/GhMa5vlkormZHhaBeUVymtgwa4m07IGjUx6auK5q7qbdUe3eczAztmlPN+xhznWl4Huv
Kw4gscm7xwNIKZQ+Uy72k9qGk8cUjqV+Fu8HTnjWJMpWj3+3YVGGGfBYeXsiJv+B5tnE+H9uWY/E
8L4tOnzPuJ1rbswrUvf6V+0L9Eh6Ju60WkbnxUGllPZx+OEqctq/fDG9KklfHogA3PZ4FZFff5pt
Ku6L/n59QCL5CMh2mc8LXa/H53udK1uoop8iPkxAYKWRgiLmxf3X+edAZ4hT2N7mQoeXA6m1rbLu
hBLHiHup0LC9z/CBoFTcG4nX9KSWDQWHYuhoWkD8bGm2QVy/KEZdFXRj1RL4pdIQZ3b9XzydHEV0
8WcVQsfBUBgpS5/0yUYmLy3J75y8giCQVgoEc2NIfzu26LP0OJm3c1d5QfAO5zt/8ch8sceHF3+8
kNQve6n9+3+FEVCc6htbl0RO6bTmbTBqFWMKuT9z8WjcxvhD7L/VE580HS86OH8S2OiGlitikds4
+MtQfNoPgUI7CpSWuKk5II9l8Z+JwYwu1jufm+oE89sxwHdqRDrUZKIrvP5syon3ArygiIaOhmlf
iCKpNuPSs2kXteitqzlj9568s8VVJIJaV2EgvNr4kSWm4SIg5vv4i7aX7Yp7ESSrtXyvOYmnFJAo
pDHTEB4H4UWSoDsm/t9BrvWWksScbIdUvBuZG52AJQ/KKQ/tsPhfE4XC0ej1YZkimiqjC7nRiT0j
StW33N9zX3KnCTxe7Rym1KH2eLp5c0LrN+PUXsC+37NKf5/yi+kfctRUkf0kACQWw8R8shaQvLeA
cUlpmQmk2a9i3JOGmZOEJmMWh4Ak5tJUMC2yN9ncWMDFB6QPnF1pWJY3lA7YY3Xrz83tzJhOh9UX
4fsg2tfryJ+T1bp5VadhCp5rlJ8X7fEXUaOrZchS9wmkasl9JG+tj1mTMXSKtuGjkhMNiJcSr88V
LR89YqWcTUf1o8ui0o88cNAv4vITP8uTZdK9cgfc3oZTYjWuk5DNjQkgrtmq9nRpNfOMOxZXBaVz
TOvfQRYul/d4Ua+NL3d5RQf9FG894p++v0CVBT462FB8y2Lh6kBAYIYon7jOaQw5sW5XaAtCA6qr
iPaa9oORtPr+5a0Bd8o1M1e7eHIA2Z9ha5cLM5kWQC4cbLnKuSWaI2gm32Vqu6p18RXIGlYbA/zW
qHBzTzL8TWfIGHyEONEuutfY1hxTYoU8xidbdP+tdggR+ayZHIniGwlm0ov6ets13iKYoOjJQSWE
ainFPKk4IeVgNDxBUkdnrvtnm8YPVjeMr2fy27MXGw7KUARc2OB+Sbkfi5bUTOhCVl5RJw3m8vE6
TRZwH3rjHzEY8fHyu8SyJ5sEnrnVBxyiWCfIt/ChAKUJhMY6+ftQ4hTX4v3aCLVW7UeCug0K2l3W
BmGhSeG/SlnjKQPCcwH92+0F8hIoFPYppKzCY0Ebp/xxfBWaYZotcQoJzbEW7EOSZ+mTWr6U0RFm
Au6teV4PmaWO6/gYx2Zd+3a6B8ze7qJBXQ5UkN7oijgyEb3ZpfsCogLPPRUFpZK2US5Tk73Ob0pS
o/zZY/Xtmxss5N5jy+ec1thHyqKrDTBcjNEoWoOLreDr3ASs/x5eDFBKz27gLdfaB57wsNnxlbPl
bnAdCbtf4I+FCjgZ5Pu8BDlfjlFq59wNdA2BiA1hPJmvGuuxm1qCRRK51lcA3wM2pcHB8hKTcmyM
rfxe9etAimwFs+KKFskHHiIqjE4txhT8qnL1e5NOEd5E4y0RCqAYPjXvmk8QnbsU0tuWWKMpphTs
tIJolTaAcT7ufNXpsl8rzHqqLKRc2sn+eZ9D+fggSubwlnEbLHFrPDeKR5dYVm57L8aCaOJr2pig
MNnynFgOYktCjJGQJVGJD+xrDK0MMllaGSUi6UTnKA3UMgWRpT1E264dyUr/THpzGZnL2u/KSiS8
63VOGmp8BbWaYKx64expEPaXqtoAuMYX51OBtNyBvMH69TwxBdOxjkR1BVmObrEJ17HamuLB3/s+
+YqKp7q+K49PKvhsMMM7ncHs2tDLvqwNnHTF5SEiUnc4C4/hZLozguDSk34m4MqW9WmrtxHZdqzH
JXE5k07fg4ano4xpphvGI27LS+zsyTc1b/LVo9S/MdNrEaQGgQ40vAYwlVd1jFR2WKPuzm9p7oJu
J0csdFXRCRlVHVit04Eb5/mXYCeq7lBw4hN3+msFQsfEdHq8fL6o/41uX+gV11fh5p1tdmuU0N5m
MlVzaOI9g98BZjF2+7Ax8tz+onN6ho0erVW7FO+5Cj1DtoTU2dx23TaWAgdvpdGmramYAAyIO8jO
Wp2+HBD4DXQdBpsuFURvOlDytL0zYR2X4Ct8u6BdYfw2eDjR3WjHngZVtFCVQeMF54lxwsAgyeWZ
wZ3QZv9UHR04KxtM1P6NwRoHM6ZlGyaRxEmbhP9VXQ6gKTmwutX4WUtzomAPtJGvuxQAB3Ndr5u4
xYbFDHWP6P/GFa9vlwy65DYwAuG1Z5A/P5eWRYII02MU9RsrRwDCdoFbKhsW4dSykAGusRb+UCi2
LwPoZy/LvQW6l0WPPVm8CmvUtrqTrdlHkbm/MXp6us9k6bHr51VSuGMN77jmwWedKUqwum9oir9B
cPGg7QBVpZw9nqeFCDPGZShI+Mmmw7fk/uAengucHVnih8c6UoB1447sxgvHWTKd/F5OvO0HctTx
2tNvi5WS4ShaoWrVHdxqpPE9Pg7W8mXhT6AWfczNjZE2pWW3uzPfMlkEuW875JXbViLK3Vx+7WSQ
2k3w6v5fBAoGPQjyXz9is1yFRsrM+sdYMCLmRCbpv3T2sdvKX4lUYMCqpG1zLi5y9453E1MCARhp
sVh6nhNdFwPeisGRBB14oPpMxXj1R3+S9JwfraCAbe+XIIpV8gVs82WUD78MS9xRB9737i9YhcZM
8sk+sWRvHAoKgvl1vJdil8koOyZis+IcfnF0QGbJOasN+xvAPB54CZq4aK3Q6ZtiLVMt6LxU8gsi
/2Ud6jTjskHE9es/LjalyZ1MnEtpCP+pRgD6A2N5ifuPbXYlPOSaMXS8jcNHUBK5DTcNihlT4EGm
ldKA62amnHZq2VSz+oZ8Hugi1A77okhp8XleRZaXzYlXLb0UcFjUdiGLWeQU3hzyTjDovggmAzj8
rT/gq4IrjY8RDJsFTOJYQlNNiOE3vGzdedP5Lo3lZex63eKM4QKH35Nmu04BTkvJbV4IeLSlfehr
/Od00N6SV8zP7Q+BRGGHJQLChli32KWA93ecKb8IAUq3BAKwVijOKUZC4wVAf/Y6fdaUHsM6WIj3
vE6bww/VDb2u67NPjzgkyQuMNtJvh7puy79uxDqEledYYla/IH5kQgsaLB+16TnTJ9AOPm0FDCna
sEmre8sVqTpraCjm+ZdD5MlB8u7+pWK/DCbkmwS1ZcA4puYgSHashVnm6iCCrv1vEkyErQI6Vyz6
Ki5YUvMnQkT3gBs+qVJwPd1Zm0oqosSkJd6OaCnDW+HORoStvPvu9ySKvIWeb87p3brTxI7VnAUW
sYC8SRdlOUH6mBobOs8GcJARyOiC0P5n1hGeY2T381rrZs0C8IYUmz/yxzEofleAXG5tR2aciMgR
c9oc3D6ycpb8yPvL2DDDA7xjfGTUkCCKmUK21zrcOCt1LNMEWp/S82bNIjG06K37DP2yH7fRccBa
9QwIk68n3S0KFimCKMU1hJHrMAEQf10BfxM3PQ5LsSCYhRH1f7vtO/WJMLAupVE+wj7hdWBMraxh
kJh8ESFRUDXcexmJx4KGQ59EiuCAPLESXxAoMLKIkxTUXlP9lvWKJBQlflM8tpIMPWgJw3tQkma2
8S/7TPhSuZinT1+VVvED5TL8+XaqE3PTb0Mw+9S+X/YFVOqovCaH2OBHaOX/KzXWPVVWf+IAObRk
goqfiKSIo4fm5s0RtnLD08DMCTl/aKh6Hc6x83SNoO9zQBnpPuMKpt/bXyog38KVUCJRX4aGGGLy
c6DuNTF9zLh+PUeGnzTD68K7DtYECzdoH498WxH/P1QnpTqxLWeummbnpikKZYiMG6pgXDmM7mkr
mpyWbVFEQtQvvdB539b3PGVxQVtmXQCSMDd2pODWp5jqTPnFCH0FbncFrmqBy0tI+b0odtzoFZLQ
CZl0suc1S30Z9Uv12Mfh25sVYJrWqgULinGnh2S3Nnru3vu237fcnbnjZYM4jNW5sWKsgc1Dc5Rf
Pbl82moY2yWYNMxTg0NCXA0iAQxzr6ofjXzrYQ1Llgx1jDhRwNfIsqLngE3eB2+Cb+kenqo2ReKs
Qy3eyKL0bo5SThjoTy2BcS4a0D+saJ/UQ5X7f/lUDaQYmwKSlLaQ0R3IaK6+3oKax5C0aoK6B+2Q
5SSB8Uko+zS9GbTQeyePbWB/eZ+0VMLY6cPY8SLLCtZOGDFJKt3nUe4THHvAU1hbxwL+1ICCJp6o
NGLBgSUGiA1AwMmhae9wpH0Pmwp3EpdmQ/4czdZe9MJUT44vPXDEdYD53eBtLrbkX+tVBagr05cC
RWe0Zqsv8cBNhEs5jfxq0ZLbAIbgVZWndC1qf+ffI3IulUq4cFb4IH/5sBnunJ46w/nc0LsGu309
w2F3+HRBKH9Ab2jiBweYrnOeMPTCzTQOmqeZV+rPFMzqlS43gsRpK7E3DJAn5XD1WNuW7UbKV50p
BcUoxSZSy9PLL3RU5W4nXw3Lg43a5yjh/Vdx5EiMa3djs0HtUyIJQpoM2TI3CLdwMouYuOapi3eY
t8SAPvWOjsewtyLMaAHGvzxkaEDfkVa6JIaeoWFs2QSnXGxVrtfPy24vDJqIEX3bOxb+OOyUjzos
Tu0bXx1sRGq2bCCbHqQkOd/+FA62MIq/S5oYYl4k5FiWTkev/NgUHBSgrBRkAdI+mT3wDtq9lIri
5HikZ+427OSFFn+ma1zkUSvmDIu/5wS1wjoIEL9jO67ln9tGr87epSqth14vEHdm1eGUMWDsZkff
CzYLwEUN2S/qOlnEd9us6hSMpU7pNB45oHgJ372JD9SWIrw91+zUBLqmuWE0xnL7TRYXhANJLVRC
oFlhG+W7crvFS614Cf9ZCPkh3J4nXKcoOCgbe4uKEcgjpQY6zcchQJJkXQtBf9zCOVxSqgDzBV1h
NIyydtVr0VxAXyDtsQOz7ig4YT9AGjTEhONOi9NZJStbAPBPb14sIbsmEwqYFSb5oDDM0TgiIHAG
mZcWbPpY8TSzvIpazzSCz8UucPwB7P9V+uBJhuBv0khAWMw/vPEjQbkUN3R5VTGUXxExaxMGb3/p
Yq6pByS1w77hju1+RkfvIgsMwvn2aQ47Opr0iWMKg1XTVjcY3v5fJqPzxY3e763DPuc+N/qrQczu
KYqx8dr48h06wXGct4vU+2/SvBRi4OazzxZXJC/OxL6LaBP8HgPc6MCffQNn1o+N2ZGPqVc8hRvi
tXgB8Qo25z+cLrjA9ls+xJ3umXATtmByAvvPTa+1jmP5uhKlEckUlpc+ac5PhnZIEtyaCLuVU/u6
6/w7T+ZPo7ZrERPfIjMHu7hWILupAylqHS/ZlHoJ3rPjuTeKs8LNzoBUVR+HQTfGJT9jQVUTQAC/
iqHeWNqJlIwND92xOW7TuPcz1nGMuc+tb5t0MqE2EE24bz89hjjAxwVSG7Sr0YwSl8VHlBRAzzQU
BtFQz47jLLvxqRAPwYkwqtCjVr2B/3j2rOug0KGlc96mb8U/N2t0zQwVvUWh4KY0Kip1nGgXluY2
W74DAcLD5fZyO+GQ6tNfSLonLjI883/4run9GZ7KvF7El3pWExolYBQis2l0bJKGLHI2uLsjcQfi
UY+LiyNDeTFjFaQHYmNtyYR1wXfqD5vKK+pVgyoH4TEpoWufJrJNcakcum9EDsM3kxhS9gJFSurC
0J2TgRHzdCbLQFMxNDS3pJX2ZqNci/j6pDm2xf/H3Z4bjTwgFxvPTkOxqzWKYSuWR/Ao2JsgGJNM
9+WEabdnpDXd7JumwNfuLux+3SWem2UJFXnSv9gDYYoXSYjCel40gSfx9X9I4gA1ZAiYCiBIOp66
2Z7Jq4ZkV9pvOOwFArJkjX+yTzlfW8gmcky9ANcSoeZ4k23CZoARSMsHvc/SdAav8zx3zJjuEutw
RRuEvrJxFDaPu4G374BeVb7uWucyxYiCWfkgC4qmcAdC27dSXeGooJCbZtVDNqDvmhnGaey8Zrn3
k8doR0qe5VMnEnfWPVdg0U+nODATzDUNQC6OIIvd49vmpzA9RoEiLxKyRIbHTdGjQVRPMEXpruww
XyR8O295x8aayZ6iPqAEL9CbAfTHiCMCJdyaM7cG5xKos2bgkq3GO8sN3D+Pi8vuc8O1YrmTTxdV
F/X3qdTeAcGr0P1MnMKW6D7vm5BS2+fW6gXV5kJUbAu4bda0+w7BT4Hnr5Z4rOF1z4v8+h72237u
gZKrqA6vktTbLM/YxHwvCdilXsN948SalDe9NbblZwzrtl7TmLBkZJbLgDg7eWcin5HfukuJgsdx
111zuALV/PILqnk2fX1TeAof5H+w4dN5jtW5D/Xknx7TdCr4Bv1NCeAhcRMhSfds4ZF+JZPgAzEN
9CVYl9+Tx2utbSHWYj5JhtjMW0WpR8bMruaM5JFunIHg5QxZfKv8e0HU5zKYoWj4sUNjAWMNpn3C
21/ORaFuLOEuJW52wVtNuXlhNQmDrZfDL5cfMdpsoLCGBeAFr9e8cfSXHvOuLAmUr5JIsqtwHnls
5wKCPplletYHgdq1G87jHoNo3J9yvqIFTATb4jkyTfnjQh1bQJgO4rkPvlRZpFpmYMgTp0Hps0Z3
Yul4t6+d5bCneJ+MxOCF2e6ik4+nat/RC95F0eKw6jJjqEzoavFwPdNaHNSR9MFma9z7Ngk4/w07
erUR21LO/wokzMW9N7aArDxXgo512QxU1/prhHh4r7/ANP2I2DMfoyJCaTuTIs9p7j4RSVSYqqQw
garYzKNX0tWf4fVjI6WFvg5UP+qJII6TTk1VV3WywXJSdUs9XrmAmubxVkSl2EvLDn88k/NsebIE
acUIZLlhFGLdxJp2WtyEEXG845QAFyvLjsDrasbCwwMZAeiIikH2Wrab2LSJGQ118CNBNfr0Gem3
Cw+KU3Yx/37iSNSfIZfUunp8N63whbKCyQfhBsVV3Tvv6kk5QZlpOxQz5nQMENuDU+aC03s4yzHI
Oz6V6TkF02FR0H2Ei51rkHou770Y/uSvmDaVay9fejJexSbHYJlUvCCgyseVG7yL68CA8jalQMbz
tKK/8FxUlDf6V7O1OH3E8SHQTJLRi5CI8ucvCnVpLpUP8Nti41+AemEjwg0LaDT2MXSPK+Oetmg/
fSky5cirllC/pzvD3OcbrR8cYaoasrj9CMv/l9a59R71bT9cBFvzlqGIp9IkCqghJiT4U7JGtmke
6GwT+Pf2Mn0VmXnzvdRBB5MWvfzdQ2Wu3v4oL8vMCcApIs8FJU7dDDFfcIEFznq0yFZkM19at9FO
YKY1icPWVv5L3L4v9R2CSabTS+E761JNQK3Ebs8Aul6VS6w24GNg+EWPij03vpzzLZUXZTYxEu/h
HoM+cZkxcRhIx3yZag+M09hCkKayW6FlZZbE/jfFay+jVXaCUHvngJm1BMQzpILDUhxSOnH5LUDK
9VBBOwWWIdcq0WBBOP5HKF0jcUlZFs3Mtj1LhP2Q9AmaVhydxfl9WXXGJXnG8ClWRwLZzDXHP867
spxDJbYXjglEbu/Px2Yns0o/W82Tk51pd76+qzbasapj2zWKICBqwBbzdLsO8Zj+LcQtWsd0Tc85
BiwgGFtSBz8lOO/1fNmNlJWsdu31sopL9Jwznlo0eYfcZnN5I11IweiO/9WwYbOi3+bcX5hlWOpC
bQyS4IpjaUZuM1+KiPbXaU5jWhUeGN1VO5dBK0GkqgrXCuWiRHhY69UzW2gIFPzAsfBk02hqRjNs
1fhpjHmEx6gAtwXxWiaZFdTOl3GrcCPgISc4VgufXDkjPlSUZI2cxPVQv7sGl5hOxJfg2N2uOSVj
mN+WEJ095tRMUjMxCrLFPCdyGOFHffzZKkIZmqVsCQCVldCkMCiIHzOQlTNZY4NJxGbFmBnay/bW
W5sC7f7a/6LuUtvv6b+u4pZ5C3wzTAxk6ovsopKeYswp2xUcD3LBWMEWnTYvPRzr/kRVCM9MApXN
rgbI0b8mYMkhKUz3HiM1DBf2l54JjZQ88V6Ol4Supd9RN0aVza3n2JSoBFaJnxwqDMFekOC9+sox
+o/yaOY/e3l+7Ws9fQHRTtllyyFWuuM5t3FEkkahqESNP2FR9FvYpMtXytMQeTcqapPAQQkM00lF
I2u1c8PgZi1TkrTBsn3fxS1SJSkk9Ut86dXj4hiMPt2myT3gT69ukZu0Vl5m/oXtoPrsMHBoHj0i
p62W6AFgltgS9AGkvAubWDG9giyHrMcn8DM7kF4Bn1GnWUTevrPAQ0EGiivCwSxW9ohEKaCXm43w
coMQHcCcFSDc07yqYiV08mQ6Ozl537TjXKdPjpgP3TwaFtWKmNXkCPHNeqptAU+pguHxXuOUsQH3
ALgTzzQFpVbRlAgtFnhDFZd9OM3A/bKBouR6MkchsoUYWv7r59YI8uvuhYwIzxr8T8EpwULMXmzP
pSiNyjztzYtwTMNgQ8Dj0JrAliItzyVN3RE1uV8rqOoBRaSds53ZmKmcq5VFciCqfp542IinHb8s
YQoM/ycRE0BIdCGglKGbsVTd1YBcmzo/cSIfoog1g1601/XXkcHmg87t7M5hggQ9Xq7Zl5ofVRFd
U69xltMYkNbHrgWpaRzYvEJfuTMoGfHJrzJGoeL4jVIp3D3oae8smNBrfeoWpam5CvDwmhfu8lYZ
2qD8EWy6gmlx67xC76lDCJMxg3ngPch3OSX5FNj1EzGjx8VP+NgQoxv1PSr9mkKECVpBGbaKU4WB
AUpAj564gyUKgZ/jPr2fM46cxSIEwa1VpWs4tz8v0SrBEn07e1BL1mQ8xffvMP0BRxQf1DQa+pS/
vnXQWU6sKkcOlDBI6lURwx9ZrL3c+xQkFdiRwoajponjDpp3PTm+y7asdPx+x2xqOOw9M7j5tsay
+ShRh3vnlrKVr53FNRrVzVzaHcEhvw87MXYCaX/TxV2yY9Q1Z6Nod1YHaNRLyYd5NiWTde2Be6Bh
5cfsK/AuGCEYPkq+NHMUU6YrVGmryMTWX4Q7bpx8sejhPBGYQnnY1IIDM8MvbcaVt8ahKy+j94TI
jxdjDMAvHwk0IYe722dJphTGJCNou7+mwdsWj7Y2RdUc3sikd/SPbXQtkBlZv4dzarOWWL95LTiU
ppeQ2hjawAbmFNtNchMbuLqcqAW40YQBHYGQieWerBx1lnz1rYG23u2ZJPMubPcQXeteCovukOce
oPZfPj46lgZdLTTbU8Gl+kRqPU3wHYQINVnhuhGZ3lIJMIEwUtrcJ7CmiabHV8+WZsN+b5gq6ChG
5xInhy8xkW+wNK592CPjIgEfb0Rxn2mxsNEsSG2iNzmxF34hKplVw0rbpX5kpM+xILtSUuvjImne
RRnYxHep6i3tHfYU83gbeVKZG1c8ZR5dZAbo33SOiodSn8tmq3lt7zHwaD4fFWXYsGlg2DmqXwzw
AJHJbkhQg6CKlKZW5z12sbiQ80WwnmV0V3JOE2nCVSIkJrBikjxnWvJBxrlJ5EbUu9GeeQsShs8E
4lrL4yMTU04KcqtDUIM1JyyYczy+5W6LqiX6BzkhuqoUA8zhSlnqkoXZi9hMzUSgOwC3EzSlrM1O
Ki8gi1qSlsTkAToXfTyiKM4BIn8VdPD08ZkcfjMrrSSr3P/S/wgV2pFcpQon2x/4lxHKPQB03IH+
Vp7VK/pAeNsJ3ljiJAF93kLBfhvDJ4COQjWMn1cLYEfNV3qx65/sNUtkcFG8SudT5EwA4qmxUm9b
lc9M46ZlCnoMljA6PY5jDcpA2+Azaqb7K2oEb16RBWF8Z7s/021s7C8mAeVgvT1/H8TDmvrUt8nS
Rhmp2ETsGUZgdN2PYcF2Al19JZm456SEvQmezFLcO5Xm+WgIBBNc3pW1GhIdqRUIDcfP6JCxp3g0
eU5bl8jWyD/f/t94oKBYW9d2WV/GmULnF13LTeqGzUa3pQ5J4vVkKa2p3a0EHPOBdcPy3BoqAZGy
u609UDAdtTXrmIJv/sGGHus8RuzJgBBq+JvE5jj34TVbt8TKUkjTZN6EnugP/1OOj4vfYV+xrl3r
5l/JYE8ESmSBof1wqBWsP0n/PfwYqL2eUXf9rWxwvzs+NO5/dc9hAYHFje32N+oQl99bALrtaUyb
wV48mugm/VhGoxnKawJaq/k0rbU19ko/8osXMnsoFMQx+x4jwVY0MxVounIna4UuRCpF6C4Uvt6+
4lQLQxnpen/6C9yw2chAJuW+Rw6WmBHpFQXIB4FfvWO6cyc6jDb4J+rQ5JdMxEkuwFX/8+9h9pEJ
NkDqs8b0yQsZrWqvDPIOPbcy4T3iKp3cittwTpd7n/kGdIoTtLewtdFEsZwpipxtQglY7txOOscO
bAmnIwKK4YNR3cSSfpEq6824T8OYYqw27k3Alr44ueFwExH4VksSuOlARfEslfaZEGDmDuMZVd8g
InxYbDAEbc8Y0lNWgCmlFgT/HRe7dbAnuAitPrUIK1N0wklXpOS9ezhxkaVGDJY5VHkX6pKVGW9P
r/4XmarW0qP4MyOKm+Z0xVtId8nOMwgYtHeKCLTopn8hEw5ERTkWeC87T65+BKksN5HPxYXMj85X
AGBw4Hdrsm7zZShOleUijZ6u814vmMeW99rIWlYiwNiDE/16j+p8+nLaAVPutSvwnooT5l7TWPB0
4pNRNB0wOS00TD6WbJ+5MpHf/6tLrChUvRfNWPABgoO9P4sne5kVUSQWqsEP49/tm1i35c6XfW5e
76lR62efQlpokq5pf+C8eOxAzmA+yLRVDOc93UikfU4FL2CPmMn7YeWiDXU7wag/VA9HBeLMhW1m
dV1bSBgur5tNJEvkiJ815P+pA4NrXl8TdqzwsDTeJqg/XtsHSPxdenogtpBDDhEqIIV0+sTIlhO+
KOAaz6roR4fo6IdBzKqwHJlNQ8YwKUnMiQaolLdCoyskm6cVQ/bA4t4e9AafWrc6nacjOvqxIjHx
S9Bq25Lu5FIP8kuanj8cgMm+ZPPEujvvE7tSWMpCbTE/JizDyaAheDsK0stIFQnZCXazVNZKHuQ9
sqe9iMRGCV+m2M28DsQnK3MuluVmbX+90bVWxAx+EoUblZJASzLilm04ECJS+8NXiBzKSnX8KlbU
dgdP9fpN9+Cl3sIQ2LuNhnegssTQBbaPE15cgP7gdQoqxdg8mpoEG4EY+4ZNuyAhxyhi41Z5tuRH
fSOpxYIzk03CpOZRI+NU4rRxrWEGoJy5pwopArX8fVxe2yJbRuFw+0Sf1GVMtZ8+hotF/Jrk3RUX
EZpQKnEeKqLkbsvUWEijf0bcEXB3rkFasO9eLmwMe4TnzNRotM7xWig0cDkOuktehVhRGQACOO5N
Z9ap+aIqnlz2ZyalLZ11N5RbzOW1bBfIZDuPEf771GDiO7YBB1PtG9viQLCl0C+WfAWRGY3mRohl
UpxUz/uCu17lRzEz41Y5r/2Kw8ooJawP42dp0/BZxnvPxnW3SfxAGx+juqF2SAmKLotxqlocQjBF
vy+DdXlgvEmyrTUJLMFUK3K5XwTV5GQFXReakcNDXrBwqcocnr5yMdOsXrfepl+a71aq3wnelaS8
K8Jfc+AZe26qgxMdMXdsEvKEmbPHobPIcXFfrDewfZxN01eCAX+xSWgNGmSHU4G+f85dkj/gXiZg
fqc7TOO/vxqsnVURTLutIOUjJRu8jlIDPRIPRF/HK7bOqmOv3Xc6es938/0b2o8DtkAyDbDmHTbL
UQRGzVVM5dOmrVEik1TmRVPcCJmukMDcYzsxm3E7AWBTsf8um/4xhIVRrgsBJq3XbTxJzV1Tr8og
u5bUgEYnLL1tXiAFzC3j73f+6RpBWUfFEO2AlQ4ItMFXpt++zYDq3dN5irxNQEflRty9bBz+hXow
6RSyvi53UQ8w/BQ8aKvjArgV8gWuxezLDbCsPyqnoLKGeilwwFxipToKObojTKTlqBOl3c2GeRY9
yeSaftHmmSTyve+L0mZzG6H9JrGL9/e8zr6xLbsfC1RRe1Zc93ok5n1kg9U9KRjk9SPyPpY/BM6z
QSyoggvHjyvHDD/YlYCFqwNHvFvPgEnr37PKrzfqXGCh6L5NgXmvqKvQFkmUe4/HchwLXtxQKf5q
HtamGvwihablSsaSt0lKQR+s9vjxsonnTqJYXoSOQkyVrvAsDrIEobEje7U7PG+nMmqMRVMzNCo6
yAbQ1pSQksWahvpYNFkgK1wllfX1EsY2zoFCLyP8kwmO5rbGobpp8cMjGpxdiQAxJFwp9+o+kXOS
D6aIYrWraF4oYeIAjGSs6xMA/Y0cNjOyHr20AGY0aPVQrqtJ5kFNQViUSPgECypMKuN8rFBRNvhs
ss2Hi97BYb0/TO+NJ4vDBgSmPD5ZjkSzfuySLpYyN3YJDXse9G1V3tHF5aMoQkLepy9yJAQBvKxU
JEM1qDHkvbZvKWdqMxU5uBEnQNEpbegms1W1mX5JclWACQxmP1YuMPg6ntvGmbyBkVR9bSU/z9P/
6xmGOvF7k85GDV29/RFLKZFfIAdyUYQhN8MBtXgEBx7Ke6KnY3E8lGAd3187mng8UpKtRYY3XEbN
9Kq0lRRFEtReFWfJcc7M+xMYzgF9qFsaJBzZJVfjmilu8IIsEa+WO4whnBs9qcEBWYH64WNjBi55
Vb3ClGp0xMux+yljx8SUnxptPz9XyES+bxIEMSYI/XJmk25xVJ8HIXgQWAGGgSzGAz9F4zEK6aam
4C3Ut4yTd1d9CuauOOAsEYEIKDnR9qaptKt2oSAcy5DMoqpwe8R7ba8onbXxy9PId/NfknVO+ypA
EIQF7W+E7LA+Kl5V9yHoZiobxbkrKoTx19SWprlQg5x6ok55//r6PYWEtQ0jkwSyOXsrYQs887hI
V3RtqsT/E4AeUkz3U2MrHuga1P8vLqYWov5lwNcTEtNAsDpe+siNXlQn9Iln0AKLuBrb0hUdDESj
cH1EO8uXd1SqcK/re8z90IuGa4nHH1UtQuW0hY9eP09vi8a9TQcomvw2j//72I3HUKVgk3RP8FQL
6aU7hDs++YJL9qSRidFJ7Vsy8uaSi4APN8maqIYkdtm5romat5Li9oTpAX3/m2RoWRyh8v86ephr
Y1o/HRkPzzpKId1Nqr0Mdgo9u0rosaTmSLM4YcWuz3WmL9BA86fjPcw5CINpOFKXOq9s4WgrkPAX
V6ivcvGqVtqpJ5O8Fp3HD2vL2tQrW/OSzYLit95a1W7vDAUvi+sZU+LVU0XD6lz1t8SB7iF/g1D7
t/Gnbj/MUSnIxhGyb/LnsWHhnWIqcpP71xti1Bq0vL2FkWcvY0craQkbPh3W1QyFJD+MDoL0gCEC
Nk7TW9VaMZaiVRyCs72WhXSQKrfJeUuVV9r+9Xmi1dxPdnviAdZIh21aRi1aa3ZDCzDB9UT/qNHh
n3B414rh9AWvtF+OgyFTbIm1GGx5a9ftikwRMQ/jrdLE093GLTztiIyO7ipXEKbrLrk2u5+ApfUW
QaEhE0Ul8dM2G4q88AaTKc5vFK/lN0oIcDWPPKdgMGsH0C9nlkKV/O2pGbH/qbRV9yqHIHyPpTsD
NaGD/oMvMVFuPA6PbdmR29E3zAJOSc25jgOpXLgPMOGGFCSqIX6NMf4dRwkY2Qjb4LjCeaCdSVIo
UlVp7iTCcqylONKc/Dx/VnM9/uDkjUK/X9DAw8SIcXou+JM27peRk4wfCNGju5TpDTJ4A05RLDTl
GszNW+z5g2TPEm+WD3DY0PcJsHjdXn5z31BvoeRKxGtcEasFDsEFsmgn5Dqe/lWsxDQJG2LJhyOh
bWEHhYQqQcWXnFVDKLLAIKNN52a25Lp0BIeU0LkucO2hXad7dDT1YxOsfPgzE5GIl/cP8fZ9ecDn
fTJ+HFRK5si3Ey7Yt8G9eiSgtVun3g3/Fsr5mARrxpDfdi375ZtRc5FmF5DYVYYeiqWBSwZ57A4c
Kr6h6bZhwVLI0O5+CwQC76vTjCKYNRfjTLJA/9/+K6zNRHOSQc1b7aKLoblQh0sgZYOSLxV0kSwN
YX3UTVL8ij89HbPmwAkd5b2lQ36XAwvY8lu92qJQS/M38z4DjRG+motUHtyKgF/RSo5DbCLL38fP
bDaUpDnH4GBFTbah8cxVuczpDrlYMTNE1ms+LaililRVkK95x9W1YRh2MgfyEpE0MOQsmgfbmlW1
rkujE6TQrrMwDMVrNRoiy1H4PJPfIYIacbehPEP9yNJr3ieKw12nrm7obbg8O/oigc9b1I6679lx
xyFY8MhDrhyalQC/Ks4TUszfrkM7EjLw0HUjApZj1C6MSCJwXxOFlBabLJAB9Q0LBqQvZ5ueYZWq
vDq6hlCf6crs+5W5xC+ZYLbPlFNleHkzuU0biMDMsxhZll/f0izaOCD+rlr33LjgYM2EFE9kpGxi
jiUSqXQVzVYvKBdWZTG4tnp06+4EGYgQLSkxTDDU8RqhSHSQUSxrWSOM1NMDtj31wM+ehPN9r0vc
bydzvkdEO41pLVQp9zQy05AtQPHr0u1qviotEeeHDIlwhvOZjHEOE1Exd555H4lfjZCm87xuMC5s
9HMNKDhsFas551+xYgtBZL+iVu7mkMwlJFe/l+ns2tBqifCArbghx4H40x6hfyYEhPpDzrXHoAyK
0GH0ShOWyd53jSECxQ9KAaExk/gZ+tFSfB+1flo/pMZUYqIlgiqEK+xlIdoz8UFU+nWWjupSTsWD
w/dKLKo24y1TEOzzwVJru7TQRg6p2MJb7q5YHTa/ebUGD7cnIG2o/UlB6P9kumh/q23jTtJbP3M8
FOY45EPQZ6ik1CGzwfGJI1xdR7B8TBgO5EeQHKlxN+zB69fNEh0UUkumjjv5H4uZuVaxKSVtUPKN
ayAx80bbzBF5eXHc9BjTTt3xoZmLmyRFH3iBJxoFPe7cBZQBONUxJYTHgB2f1BcRK9UreBhhieTO
F4znwr5D4PZ3wIZ9dj2pHzJhuoiFOVzJ5NcOAo4pE38/1GkHtFxUGxUutiVMhfaG4b/CT/wj8WdE
vOA7N9x4T6xcYvQqVCpANBMHQB+ofTcqfbYoikuXtixuq1rhX2SWeSVddPAuOdwekzA7flMHu4B5
7S3SK9PSNmOsnfLrOQBqgKIe/Ewc9wpel6uuLLJc+TaWjc8mNqqv01qHJdkDLVYlu2CV0GUMQquB
S0kggayPv4X3G1sCGRwjl7BuzyzfOp2qWAT/v2/R+eSMd8zxIZAaerMJtsZhfXduAybc/hW5hP8F
8Ss1ZWE3TPCzjDxQoRQSaBPhbU1ZpODyr7z7DNdQa4Fx1dab1yiu/2+JaO9P2MDknyl/X15jSu78
EvzqQ4CyNtxQhzUL1kaLx0//D/Sqj+FKN55FYBfVbKBpUr85JorpgHUkJ49AIxSnI60lggd6ku1y
bY2/HsAUkUh0zlZjFkYVcXeiCRf9SDWegWbrrILM+C6mpt59K3ciMmV2aNRkwE7pHDEBj22Tk4P3
l5kG7jeexTVzWZr5LAFPAaEMJvd8gQyDaCIY9q/+crZ87w7ATk/ZxAPWkJzZqA8gMpPPqINSqimJ
ytft+oqmQwX3PmAQDw660uJePifq6mpgsn9C/chnbWk2gascDRnMW3RHRKvYBKFDPFtiYrMJjpo9
mN5mLLsA3THlgNU8JbQgBIeDDGs/Ka58YKxUljlhHHaPpeyLKsFZtqTTvDcmIOxsD+apcZUZ4lYg
4MR9A3b34X+/EdQgcxn66IT+RAKkvjpyPs1jL5F3l2/1SBWW5NEkhtNM8wJxWmk8GV7HHxdfWOEW
/xrCQpR1ecb2igL8uFaPUWuKkImjSuoo8OkqiitpyGkH9mC0lrskK7sCiKa73TL86Rg+rOqOsOp9
9eTDTHc08Yg5MJ9pwRnFHEASsoRamFlIkX0rHdIzFJYuZg/0KE8AD7onfqmxHXwgoDYo0nzEGrQD
vfzRO7KZCOm71lgavQqlNZFtHPpwAfFr4/ilhNo4unC3gkvmmMVqxA8bRsvPKTM5agKL55350ox2
8bhyUbjtlGqmQM/5baXbhAcIid6CXpCir9/uDyRMAIuU+GXUpqm2Ho8VTIQgqoNk7vv/zxsN5ipb
KIP3HqDi7FqOyHNX+M4T4BnwZ52dr1RhH3iC364BBqxdKykmt42N0EX0HcB6PvTJ8axguDCHvP2p
SXPYc6oHX1rOvWYr2mnsl7vDETeJ8zKZ4zo8IFvuGLjpdK3MJdXwJse2r4E9WwhqgHqy4DZdAyok
z4O17Ib9hSZph7uEmtfTsqnsz9qMbF7gq8Rv7GkS9Y4oUm5JQM/hXw+i8+EoY8rBc+6v8NIR95Rt
MdMRFMxj/Ap6T9PrNjYv+owYJMYgimf06QHSa8cx1XnpXIzALGzzqAeCn6x6B/q3NRRi7eWi/xd2
tfjQDncX/ZqQo4UbmRtTQ4HTLcyw06CyjsgSRlMF8Uiwm0X0SlgpHtIrIEaR9r06A76hPINq7OGw
rZmAKjjXQkBeYMtpvhSz3MFTwBeWqj770nYddAmGCuKTLYED28VBEJIGC0TcfFNxRbN9sYW5dIqe
EEV16dvEEaxxecSS2ohkkuoBliA2AMgSHgdsE6+uX7kQx2SRfck6p2XIak9F/R/98wKt7EhUV7ZA
e2MC4P2uOzASibj91Fx3kIS0ogXukDrER+Y9F6nrnHo5TdgEFtXlaqUzZYLv6PqspFG/jtf04btz
enRPnZ+CfwXDp3mXVCx7WrP0s/o8WVUU24kOROfZ37V8qaBqC7g/rsmIK66BXmc/ve+ITSu01xo5
YZ4H16bBJoGPH5sPXBSpAWkuUIGQfhQVxqdEmEBYcrg06OBhdDPtYQOAIe2YaptVfT4HkArdl/dg
6IQNMJ3de1DZe+qJtlbw6rXyQx0l8p9IU2ooOkelQs6g+chVRc6mHyLg5PFj+9B+bXeniIIdUiKp
d68mjdDZBH81BI2kJ0z7BJ0ONbvnRGelZiX0UNKGYwG6v6ioWKp2DxWgGwWO5ayr+gi1pKInTHWH
w2mBf1uOUS4ePRTcay1OyoGU7TNoc/HthzKEIjmVwsOXOhW+MJ8iaRPvrRSgS+H1wSRZnP1q6soS
WwfExJRXEcSrcbi3VRXDsV2jyYMa643q/kSlVxcRy1dalhFrZJmw0NMONIolHHKawcoz5AvG3UT9
+jT8uQ7vVXNxFRWktQ7R14QfyMz9UFkLg+jZXKqPff8AoQq4BzktFy3uEYu/Lo+Hz9pFQKPoXKTO
nwzGHdyFicTdO7IGpHgvtTIE8flSm88nQe7UjjBGU4kEGJWS3dq95q9q+1amLP13xn2JIjNg1F89
ao3bY+7PZJ6hEW2MSL3HpEzR0Uvj2Oe4LGiQ4tAWadPXHIx+ymClpn1Q8lCjDteKx64VslK9ltmI
U4aoOju2Al+EpZNPbUX0mk+V5LZjKhk2NTquvJ+LMVsNAzJ4MFdQu1EJOb1WIdEcBsDXbRuw0sbL
NF1MAmNPaOkr3hWUOvVYens19eMFRQnxAhtVRgAnvEB1uUovpcVxLX6sGa0yp/NMjyX7/b2sGmPf
F7A1SfOJVHr7hJFshfLpZ23hk4XqjW2IWqzUuulrdo5lq6isNN7q201H9spabU64dCmdrlWmrtqL
HRV1xYeUx3eqnmgAUYF8kWuSwperkqEHBpQFfqlLMpb87CDhkqnYXfXYA3igc5iaTVcMhfg9J24O
WeMuB9+DmZLcd1z1jmGRqW3WOv2REHLyQLU+zODfFU2SdFXa1itR1PsRjVSOxZKHd68Os5Nxd2N2
DBd9UqMLZ0VX00P1UhbIQp3KZy3ho7H07ddNM5xA5D/4G/AAatNaedIfSfpBKOZLZNl7iCD9Z11N
fHe26ttTT4uoqk3HPx5Xi3OWQUTTzj31Zg5dS856iFjlc+N3ppOSOXMelPl/QpHcEP4GH8eRCuTM
HKTxMht77EOiaKcMrT8OMFj+WYForpKK/Kcr/DO+RqV0WE0eT2+GJ5zmdj4iHnowkPDiFoFLKKKN
O5wydsLtTk3V2FxHyyIRixz7Dm5wggxHkwMH1yzMoUojvi8+tFa6tf4RRxjItdH+ZLtoDVICa7iq
1gnV/bwoXALgaZA4mLCBJ6hmhkER8+EvZFp4qD7N6gUAnDxHlrPv3vSIsXmkTktW0O5N9Nk60f9S
2pqwL0PRWDkyIFt11yyiDerRl3KcasLEWnNOAQ4GVtmgi1+3F6Xp/iso7X7VHd1bb7UkvmBYn995
CC6UAVFGJc4noqIVLawxt8HW7C072XEH4HRJk3Rcr67EBG5XHiIHttvziEyc23Yf0rOtRdh+MATz
789Szpf1TprB2KUSHsk9Zro1oxyA7E/0jb+AWjKszXq4LifVmcuOlTmnYpnnc3hAdIq+brfi16EZ
hP3SIo4tigrx72yILf5YoscxjM8Y8yh0sMhw4wMIdmv9g/+RD27Jm9eHwRAA5bSRxxahW1bzoTOP
Rbv3eXHcWdnHQNJl1saQckoEWLF+jwnmsNxwzmYiKTvk27hQKppRKDBE7TTGsB8k/YVuJyNRB0LN
yqclZ4kzUTFFwzlodjsJuv9P+RmwPBVj80i7ItEQy1vGkRUAEoi7/6reA8FpG4SHoXFIeSaYwmcN
KebYAley2wcvsi3ZeY8Y3FW7h0vr95MHA4zYUbfKzN1MkAnqZkey7kPEg3vLHOze5F0wKwT6Koe/
Z1mawJegJUPVahYkGEt2GnMA/rz4jB8lqnaIYn1P4YeaTpQRhdvaz/C2LBJy8pHmwqfw/Cte9oJD
IQiH98gLW2uKq4NwibJ1bW9yq0QfKQMAdA3mgeWPWu2mP1DHRNU6rREZBh+5cNFfVZCm7cziNg65
y7sIfhy0lWY85jhgAMy0GW6/SkfWVgrATZIz6Nrskni3gwFcm4PqCcWxQSLb4MtmByWh9JH8LJBZ
zoq7rwwJAuae78emEpa2POMIni4AoCNCRzYyy4bhPrN18DkeVva+IAE1V1cCyWCBvtxJfxZn72M+
A6TNEX+MvmEXSQ8p8tBWUAqbunV3Y6h5+u1iwHogjkTfeCNPoshItzaCfTHrGoqGrraPCHBsQmYf
j6FEc5mmo16NIWlJmegvmJhP66IBbj+0HY7xJM7H1IrQvMVpYwGTFnmE2x7QJxQAEtfZj/q/BABW
qdV5k27wK68rJoaPlE/CVoEdyFeHqM0LYTIymA9oQajanFbzFifmWExwCrS2G9fONbInZ7P4jAk5
pMWK0rVqBgJMzkPU80sphAHM0XNshthM4LYGlwt7jGqKa2kxEef9x6kkEO9+CyuMtjpOyHNsaumr
vMp2cW3B0FGrTxmp94eihR0IkagiHIW11EuXjsxJTQPVQoqxFNojO7JDLirUnJP+mImhvbIvRjB9
/ZQOAIV4FJ+7L/GDfZDP5YeJu5Tug7QTmR3q1bhQCSycxvO8v8S8ZPVt3nSNHOVrV+Dzr7eEi6pd
bv2eTlo2tC0t4Nm8K4MlEWVY2zGaUIg+VLHeli7bgt0u/wdssYD5nTle/Ks9tdEyY/nQuco+jC1o
IVFNIjtcDkxEkDpNfABQuxZQTe7Yae2NWn3lRoaPY2nYZF1RPVvGph0RrrN8o/Hc022aU/MoDxOy
xHergiA8SVQVe9f1ubZEzG1Wzp4vtjWQffdpbXddICOfOuB0lFacgX1P03SSg/k5ewBGtcX4rMw0
SB7MrMlr3GdATnDbfteIpNigSWWQvmedtmjO34lhGw99m8yWSw8ePg7Du4U82ykrHOpjei9+6pcu
VfznzDH8AOUTnTHsQfJi8Tr7ob/1A5wvUmhKmsHe1D1vC6VO4rLGS0ebTza0j1G4zZC/QmbE3Hr8
wFpFlySWaOMND3cXA35Jiil/xKOl7hJsGN+zIo7qVXbLQJJ0earWwQMpaCjWJGIgUzzeYzDnuC6P
HnwCip7Z4dEGOHiX+fiFaijE7wexx8MWTBsNBYWQX2nxgUgL7dxDkscqI9Zb+fjjcQJ0bV07/aEt
vXOSSUB4+0f0+ggcU2WJgH7ilJW1TelBfHYvZa7usEeZuAEAB6qn/4mA9YntEgOlAXW5WtQQC0ib
pJ863iQQ8DplnPaTHLl+cGh69ohO72yVjohI2ZCwY7dvg6e/5uZnJqPiXVM4xDWT4M6UWarwiuIC
P1VhwilJVe/tMoxsLAXGLxs49ki+lXvXuQCU/RkMgKvGvwLZ0MOI0g/qx5rELYvi5dkXDFbfZ/6I
aaREHEDHUQmatjzXI7Adnvdo8qjLhsHv3XOUCwHPFWvloE5igxBgZ4r3KwpvIlmTHHnM6nvNg4EL
OyThFXvm3A0cZllxnak0KSE43nnrkP+hDF4LAZmI9ddJZjDP9aYu/ZEWEhvqMCkgqjljMQRtXVsO
3YbqPYYzX4lypQ7ZkBUzHmyhc/gx9j0I9b41rAzvazbLG/x+yhMED1scAxp0bwJep+eqOHJWNzIo
vZB1XLvfscv4WxhZaUOtxAWZ8TUo5Knl3bccdTBih6InPg69X9UNhnmrzR3yrYAPXli74e5jA8XR
Kr4QZhSfgFdKpejK0W/+JHLncKJvY0BTCfL/krKhd0vVtGSRy2w/9z5BvqRVr7rUfr/Dy32WKZWw
UyyR2I+H9faaytikTOhXUi42+6CWuLjAxdCPIBta+V7PIhdfiMTImF0igecso6lgIQ81AicOCW3t
ToJZhL//nY9iaaLa1I9yzAmBuxOcU6WcRBT3czVOnBamuJ4so/iT4+jVCkrG1Xn07em7e/XfQorF
KzAqm6e7rkumNMlrVtZWzVBWS2MYx8UCFMnUUbW+09kv6W5gBYD7EisVDk32v+jzFIVGX2DIdZJE
9z7Tj1uxwl8bPiuq/Q4QLevptPNIsuCI646wgl5HusNRwTAKRTL5/tybaJR1o5EDFX7Cob2zWNSf
cbcIxnCwB6ddTFuD2xuwniOQsCeFbdliP06l/2ZzSP82uzNFTibtNauZ7gj+pF86oJeKKZ+PGwla
n9CiKDC/KNH9w2//Ztbo7hlIbrZcOtMRwQ4ZULcw0t2fhyxK8+uzSgMfHVNaMI0D1l7Y4TyPOlF5
1UBSRZUUpUJT3DzcHIdm+J/v7w5OzwudUedDvG3Tkc11dQZNbeuFflA0BG9A3kgbJ+POHRtyhcyr
BkDGoY+H0AwbkvV7XS7QlUSPw+eZoeycrDEuD/FYob22SPLlUveRa5/BAjJsIwyKiE/LI0t6SE32
PPlKXq4VRZMJ1Vd7vYnNxyDVYlZ1uDbeDTUXjqqpcthXikdXtyY5RyDtdGUz/chW+/g2MyvV0HuN
wjChOvO8i/AO9gJPsL/OL/aCzwfZxA5GXBfxj7jjEVXcVZ2HyWFVM6dcUjbI0u5nWd4K3GQajmzD
LiMPDulnJzL9XJwdOlLEbSQFLcJisf7bHg6sgPBybigYJpmNQI9LDYWTX/tOGwUV59oEONLwPPzW
nU04eh22ntHfcnBqWpD7vdCxYXt6HYXgjcfkQKh6JA2oEIrvN+Dps6rTFKu4AlzowOUMIwvZ5j/T
EcOLd2VbO6KXWAzul3GW8hUyL1QtC0Xhw2EIO0Oz93YOxm5A6Nt2hCujkGgyNIKj0tkWZqwwQbrn
zHipzxAKAebFjX9CXs/e+CTrCpbm0HmPas7HVDQYqFNcY21wIYKuFRnN9HwoCiucrOu7dxkUYdH2
i/ziKZkwYIrKLDa60XooJn6n9L7qgwkZM3wICjRoTiUPWYWk8SpqbPfRsmyjDA57iyVdgJj+hvbh
eIPuT0tlmyx/3cmDrJWhcjKnWDW8dwruxIN3rqb8Vs2cJGnViwerIIlS2UJHyiieMBPWGo7RyB7j
FRpUWdW6khxP0VHCKc9U3WZPGLCF8yseVG1ngyo9kpHasSygF6G+Y153WCXo8ul666nbnkD4MAi+
Yrv1eLEGCFzQ3h93VVBV389DIwdruU9EyquIokEgvOZIqMkmO0bgTYvAiaSdigCMl0G07fSPFy5J
HVe1wX+c4fDbuawztaWbYwRTLuZxut9mwT386P5fGZDtvVfbyx9dsJFHUZbMevdBZwBpiwrYK5mo
mU/l5gyKK7QjxSXTvIBj/ZcZoSxwAA1CdEdFoJ9EFeZ72ESzlBhmXsEYciJmAW3Tk+uIpXZkdeOl
J88CtPRvdzKFm3PuYUatYYhtZ+QpJHBpPFwWhhM540uxMRCWUkQmIdQyZjNV6n2XhZzKdrfKw1RA
9V6R8Y0Y5otJbF54bPH7PoOZ7eJyy/+CbEtTk7+bmM6CXJNu1oXY33ZjrY0kC43AH0ccF+pIlUjs
s+GRKSPalv8uMh41BffiUqubJ5WNsU0ZXd5F+hSMiD8QitqTlttd6Pup8VAV/IcDZPo6J9zSXGBc
kAFokgOYo/4PEVrzfQNfH1u+ydwZh6OeKEmWMU5/jfPS793oCQ5mD+hfonTpAb5f8NzIAKbZe8bX
fHwEhuYmnQva7tVHyN570CtmUotteS6z2kVm4ozx1ys4KDABpM0OjBTN+6oFmwZcgddLUoIv8taa
1El/a6wkTaydihoUL5HPequ8X/NURgVK4c/UsjBYW2i1hk3QLfl0HWZnoUgLHqKk39AAe6NWJv/k
JiyWJcfbr1icyqNAfJ+hQPQjJtiiMHNL2UsJspwWNtu25GwjgfVq+1s8V3HiAZzk8/takymYaKEE
9dvLZMWQbvMkx8SUxWlKKbjqqSkoaIQDlDEwPFeCrcAUCJkKTrclewJh/yvAfUMEwlkhrUZOxNxW
7af5Yw4QmXPUxUZttZd+FUktX32JERpMOs3hzItizBu129If8VOBoiWcyOGe2OCtdQY6YSh50jzu
8bGzNZcSLI7+pvNfY3OO9RyhB5pW76rbK40NHiRFKwbc8yGr3WBS0Jl4x2iMT4rF8zfQY9Q4FX2e
LgdrmA8PnIAw6JGQccmylauWUHeiN/2dWOHBBeGbmMods1N8QH6vIWDjoTs9XDPmsI0aLAWX0+ZS
oMi4Skq2ydid705rt7aMUZE3M71OyO86PPFuIM2aKMCpx/qTTICBhtWkxilb/TS2Tek7Rzb+zNoS
uW+i2TmfTDqP1obIlHgf8kFY+wCvOiC84NeWYYfCBIzQFsSpEgOhLoD/UWrYxkCZ9OeDRVJTS1Hj
SDhajtBZxQYN30zAwSTJHHQcpntbUn3la3m43YgzZaQkGwkUZqQHEKQTOHT5fP4FwX7wbr2jn+Cy
tZKLeIEde+Qffa2QrX2ite+DCMVCOWokSUzfyeZqwjX+lxqeX9ok2FSsRy3Ud9DSkM2Cn7DzlPPf
A8ByVekY98OnOOi+YKlvKo84z5I8VpepxqvVFlqynuZm3e2U5Ig2ErCS8mSmO2Jzihb30Qk7YCHt
3eGnfBvQMvnnMjwAqNj9Nuujw+CwoKcAG4fBKRwvXOQsMz1y9UPPbuu0N6a4CiKbGjfbhoxUAoDA
kxrzuTe5F6125qkcdiU1UNhuXm1xnrg3dzsPR2oE6GK+OPhpzCcfMXnBgTLxkXUn3WWsm2lk9q9Q
DA6zwtMaKRfbCedmUMb4YJ/Ba3jrgDRCBPaD4BVBqgskFdE/Ymjq5Q9VbeN61mIgNzRwJrDbNaQ4
RbUmdwFFbQ2qkPtp0mtXCw5aFhqSZJGS3dcRomUeYYK7tR9MpVYByXJJ/msqvaG7TJ7FsiCMVBio
B2cV585NJ1RZ9OV3ZlxVJZ6at1m+tx2Iuc5KdqSdbeTETGuTwJF96YLHcQtGzMCHRLz6MuiKxUf/
at+cqb1wn+/zmfB6q/JAy1TpA0NMUynW8m/Yo80729WeJyCWXXbIbwKBDb9oLR0MdYPZKgCOSuI0
hwjrAmGPonu95iSgLtfdKIC+9V+6XGclc8B4wylIZUO0z7tZjYqxJAD89gt/Oa2mKOiomgR0/ASY
jzMl8FCE6lv9Ol40wZMVjp1q0ULFKCE3YOyHWv4w1pQdkFxc70n4kuKGojoN+IoS2yj7/KSNh8OS
CyvHS+erQzKgMo/2creoGxcaxphlqmqIH6EuvHNit+CX6hmKN/mI+0ZPbhAnmA+xWcg00v6hdUaC
xFwd2Qr+l1Cs/PHcUap5VVOocIArksUJ+9BWkBKojLalm9hrU+FzwIdNRIMZipY+FLCajrm2QC3a
l923coATvOsKsbdB3QXnQZr3rnmE6uAQbNxYVI66wo9UTCTBwqG9K9aGQ7oRdLv/XfwODDsHGllq
6ZBR5pwwLvpFb3ibA8opv2hfAVkZzbP0JyjhIo0Eetwuafnwk8RgXfPegBhXTYnRFlYbDOSfcbd4
zk4iBTXFhIiVFvg9Clzivn5/5xsdMQTskauHybkxXOGZajgc4wvVl5GoGpSQwF0nBZgLW0hI3RHo
SoDDPg2CmchvUCl3CkOxSEArBpKcdp6hBr5jb+1C/udM8BdiR3SahRlMUFewvXI7TYQizy/8HmQv
5imjrhYTcPaM8exUV54h75El4LkM6RPnQD38e96hbcnbRpLNISnNDjlpOBw3OEgR6Wyq+J4PflMP
2Q9nz5f87l4Ml65nNPcKQGNZJL11jjGoM7BDOEUo+V6/8Tsbzk7poxy/X/rqJrFyFaB4FUCK3RRM
U7FvMPlajvplyTsg8GtqAbONw+PccabuhZ0XJj/ON8k5MELg1ffPDjj/nH0otylXou77z6Ursl/c
NLNDEPRK4rdqWnF542WRvTxI6IfnXTkzYFQIkxYNnB0dpxcyylgbrMvY2cjXgtH3g59nsu9FU54P
A5c0HleBqjBVmlR5mqGDHLvykR0P9pfvCtK1qmMcAU5dnk+3r2DLQLUfw8j+in07FDxjMf6HN06f
OVLBE4yY/UgoE90QEIK87BMB8ZKTZvCz5Sl0uCKzXJ+mG3sCM7DviFrhM6u3breSE/Ab1nDMPVvK
HkUU2axU0SD1DI8qXD9Q/bw9piy9cLTak21zZtipdask23T5PZVb76FLIXeBsKku9zGf6FBwwyfs
XlCG+YWb8g1NEgIZh0Q/YA80uhXSfTLh4kulBDKmQ/3logz9tRjWanE7gDEyKtiYau/CHmL1Peas
G6m5wtrjvVyZkEPh8S5fZ83iTc1VPWqRcAFjZJsTOl233PSM6PgJSPeRKiCKBbNZOdL+j05IhdhB
mACxgwezkU0T2TM+R33+fqn71vOfiAgFUIQdbl57HL6bfVq8yUbFj39Z2InRijDIsXBAkHx/+esj
JdinkrwzHhtsOJOO/upb77pz4jumrueZ3xJluaHTvLi1c78xDbOuVIrqs++dyC5Ll4rzLMcjYjeh
P0OLrJ/2ppErIDfM4Y62Ecj/DmyEwPxgHULdYsot0eizxUWbwBrfTWegVtpC78J42WuMNfRBADrD
80wez0njKP4XUOfMq5N6BUHOKG1QRNTeVuJ7tlKAxAeUc65G3o0dfWYorByHu+/mdLYJkd9puYUh
xGXtNqVytpM4tX+H7SZvxjVJseDpVHDEWDk3wgk4byoKu7XaWBDYFMQk1ms4JLilZWzvVIse7OSt
huzRssb8IdssEVPUQFGVuAOazYEKrYT/C8i38KXkkW8PYMITAlWt+HYvtavBLnFRTgBRsSZeQbOF
GuaTiGkehlWF2mRLs6ryIf17/k1wurDm29ZLPthoVUczrFXR7d27kPi1cLFEc7VeHmr4EeBbMD+Q
tnn+fHyOmGl4J8ncnYxHABIVLz8oBcz8vNCRiuwdUC/vlxtXobkRvVVfWFSp1oZK/WMOvHYBEcKj
AN95fF4x3mzp83g2V1EpUIeJDEoVPp+7JDOyFe80Rth40cWcFWqRJnVww5Hn43iT3cf6ErtaNC5W
/9IFei5+qMg0QKyLgoEHOynVmV/+FpAzhAZzNIXDPu/XTfsRw25Zx9Ae/y2IOQJTsIanB46kcsKx
XD1nbEo8bTGvw2LWKJAgQlb3spkCKCu+NHYWvL5LwEdF88Pl03slt+WVG31InfVdFNNCouMFP89S
S1snL03ICwMhsMgv+Z0bd50htWcx5SNjKG5twXBtIMci5fvbWkve65HoMIPBtwn4uYb2i4IXM5TT
I6Xyye6m2htDyACBfGK3sL/LFgpIgz9uY985ml2ulgxmvI3Qwuu+RaZw+XREB4ZVteYdxIatyBzV
cLhlp0zIDQksWVdTvuIWR6wgcSQaWVXsB/8D9xYxBdor6vDiwcG5H063prKDA5irW+BqHnIz088s
osR1bIONGYyZlzi+js5NA6V4ovqBjSbpfUN73lw63FT1eDnMEmmedkKv9EL6kj3EtlIbWYmEA8cu
9EHmMSxMHP+hMJceIggnQfVnv3Z3/P+L5UBAakTteEkubFSxASLO+b/3+35eVKM4/pnne4Ls3kGS
9bXNVLbrFub53cuPP/n2/QeUAdCV8tf+O0Df8purJNv7tMzhklgmCZAlPVcww601Cn+g3yn+UKwI
Ezb/NO5AO7+2jZes1x2QYagG+Wk5C98LxCrdUJuC0Cyhu89DUbtiye2OnC0BK5VIPP+w0y5/zo0C
mgEGi6vyEmz+89Wl3tT9b2A/KHCk6K29EdSQVvUBMM4adsrudBzZfZPWfqarJXNZwt/42/Wz9FTI
gUBU/1D+KIHnuFlyJlIP7MiuZJVSdkYO8zqT+ZP3hFYwMQWLwvRUHNESwDqUv2bcs5TuRIlS35mJ
aqdjf7WBfBEDfS8WqcqRZZiMTWpxuzEUkQeR8iXB//QqjjGOeHZpL36sRh1PbpZjkCbmmFblULpA
AyJlSE3LbcZJ02OlQqhIQGRt4BvxcBaO4VJLO4JN8gZgvvxVXKS0WqW3stgPPpdZMLYNkpW9o5Rf
WkUi5k43eQQ/pNIe5F0Y8bsG0b+Lu3RTAKHvS99Zk8TjdRS8krnomn2B9bs2iMvIHwWOq1N0jrU9
QTqFFiEn+ILOYS4hqTadBKdXMg87xmZMLik/GUJpXQDhdayXJDl+xgnnOduw+uIUjxdLfZc/ZJ3e
YE/UqJyCHni/ZB4pdGCCPjuSyTDF4lnkbLVI89urjHcvjbK+rEUfV0KsRB9NurHbQ9kGNkI/kKAH
nAs82er6YguxstBDda7tVntnKcLNcRHP+ZYWsIfg5T+xq3WFPq69uh75JMPXiITDIg4SUos6oc8p
KG5jo/mU7HGM+7uGqF/NQDwr2L9c1xHKV/aX/DgTivsMBS7+QMynFi2zAZjoTSqZvSndt12O3lbP
H0m8EpZBlZjkPNbUL5CdJf2kBCAsBDRcATgwbNTesh9e5l7pQtXzz3eYkC46Y6f9Twunvxwr1qCj
sGrsb/4eXjmzZOTa7ZLWi4u6r1zutySlCQmr7hZC1lv4wpdDye7imfdf/aN6bjGoVE5XYsD8NGMi
iDRdIUD8ZogQvYkhHn8v9hnk+D54D10ejqdJZNQBcqu8Ok8jFQ06PRuUHC7VK1R2JEWbyHTtDly2
4No86ubngt4YjKDX7zves7Ij0q3xdYKeaaemaIgjWJhCiZ0AIqWxojzqqAWvqvnBAlZWXIrpCmO+
ZUfDm5oF9PEQe3VDAbPIavhyBhlPOAuAFy28u/K/GHfcE7OdVgSA+rC+kqEd+TsWX4rUz9kLo+rx
gNbcWYfPz0j7LSM06hbIhq0nyY5BX1TtxQmI6BVZM9i7CFwecG7nFK7ICiHFGBmwP1r/0mMISXOl
LiiuDeQDDRQSLZGUEe0LfZkg4i/hPZzWrhOf9ExdEu2QGiYK16smpqDvnkzs/MNj2VIpV9hNDZc8
nr/A8u866xgcVNGYF0dzgVR/KgHEeIaeiwND/IelRT4Pao4XtUD7QdGEjB5l9HiL7PfP/syvEwKh
Wm2Cvq4Ln51STbu7cFdq+6jRVw4ma7X+cyDFBTL8jFlfrOAXbxU32PwQ1M7GubjSm0K4nF716fvV
YahH1Xf7HWeRCcvUKpUiHNHichyiYOPCaufDv3XSJEjYPv2krzTCCK58ksZwd72tZnRvAUvnEXjl
DEDqrVnQikpPdTx83igtxnMqwgf0RF79S5B5GezZFRL5UsLn7Tj9PkzXzERPHZoP0vn7w8OsjcHn
H6bZllr/9bBJmPLw5RS5nFG1/cZqKJFDyzgO5d6l8xz3u3F0E/xhbyDVQqmIOVQxaOI0Qrlf7GJq
iKi/FsSodgS4Q1Kgt8Lq+UDmXRrj0xDYsFlUWLtuTz18KcAA76L4Cu0hDEC0RmOfyvJB3FO735Bg
RIRC3+45pD/4JxyAZXZiHSP6C+Fg/oYQD9YOZvKuofuGmuT57H8bpBw5mf2ar20IWfetMd6ghxx8
Uf+IVxdsK8z09zjItOPzuWLQSeHzWZeEzHBurhfGOpTGz6qh5zjXk0beIgd+gtq8GZLec6jUzCop
m88SCheZPsWXJzktPo+aB0QawEj5MLTxFbBkpLVtH4wPw/2uL342tc1wqvBRHlSg6x0t7AoK5ZDU
STpn1IUzsUkCzIUiVje9VzX12C+gSoX7rNHbuyjUcly3LeTfRcbxas97OvwxDcvehtrbrm3DZNmp
uY1tqbLCUaHRoEX98v16aFHB1+IHUDIrW1ITJc+Ltw5aO3iVTpzH16SMfPUIv3KQ1mX2sTXzPb+I
8b8u2vvIQk+fouJmQ/Cs1fdOZnSqU1rjZjupivNy456bLmZKhkp77zOJAAPCM2/qhcvPZfxiy0u1
+twQW78J1JyTzvr863w569QTYEfU74R5aD+0Vm8/0V301vABVWuTXnWRe8uCR+KDtXkCo5PYNizZ
pdQfd7kJKhts4X67GGY7zyPRufNLJzY9I0S8XEHTxjNH2DnivscU9sv0veVQDIVocugUDlWJhxTp
B3o1ZVkQW9QThOUkE5xc3tEWtvUd9rAuUVGKb29a+YgKL3xfD4m77kQClOcdpDbDRdUmBHXY9Ak0
YxFjp95zTaoolXn7+lz/5gfL0weTEdE/fRw4/HcxLLWbYaB4snDz2d6lvJOpMN2vn1bXOfPIeS6X
iaoAbYtwKRAFGntK3G6eanUYyb7bs4Ez6w3PeoEyNBP5ims5/ii09XGwxIhJNSno3JO+cb1U2O9o
tIlnfa3US8gEZ+KkiVNtf98HJvnNXPhtOQnRlkNaq3+hW/nQPUNUXJcG8bfy9PzSukJwyKaQDAsg
2YHUGyHTsP9MLD+VTfqU0pWuBJy/tBbwvYzm/GD5aJb0SXGUfGS14VmaCdPEh2hXMPapiPnFbJ7o
N1RueM/Y8U4gG+5Wxu5lOk79mJ2g6pa9BVI9Kh1a3U6q+NjIE2dl8FC7DfGqmhHHphe6h7ffjJyb
IT6nC8EABhI9t9Gi6adrnv72n5z3zA9mlYgDCYuU51FZny/nrijrDgNTnnKTXX3kW4KJ9MU470xK
dR0+Mi8gcSRewPeWP6CacdHP3rImxVYPWo5ulp+zAXzJmkPVd6fNPV4SAiYf4ArLrj1G0HOw06+D
cqw16QnO2IVBWYc2N8mGetwXXcs2ROGRiQFCkYY9CW1K4VtmwMAXrTgXT5Ebijiw0rP5CTjGTNjI
NqA50h2V0EfVKthwzBuUjHNRkvxa6Q99hkPF7+Phl5xQkA2hNNoWCcYyo8FneY2orAp9kBnvw8ss
cdJzioZ9DzaQjvgMLoobeksaJUAzB5BeZIsntNRcAIeSOIgxLSqoCo3CDVwDoaLI1C5gIC9a/0N3
2mqu9aET93mTpjgOPEgAkteAiZFldottWJndi28A1JNznjJDyhiQuuljRn1G2Jodr4igvNLgrzGA
hBxL0MnOJTO6sUzTqgyYsAVXXl15gwfHGjwKk9ogEmTr8zKoAQLva1csGfdMVoYh5GmfJ17J0i9w
D/tokLX4mPnljq8NPn61aUkM7fiDEzRuP4MO3ZJbC95lpURC/+slRRF89jHvgxphtMnp+d9H3p0G
TeBGGQDupCdBVRucyjdJVEd1Whh97Fv2TH8OotrpX84yFmhuyDrZ15VNV6xPnIzvBAk8Yk1iMsYl
r0TtgXu5pOjVcF37WP1eBXeOqpwfxaQCAMw1TkthrCPCTkiSZYrnIr9xz+zwhISsDFAv6ZC9wa+C
035W5uL3KnseP37pE6lTV6bOtvl3XmpGAy3dY3IbEqqnaKywisprdWFkunRsV6c75XwIpCwdtHxc
ZHkAkXW1Wx/WlG4vNGtEH+32PGM4AMfK2lpBM/UabNJJKPvkB3/bWQQ9utzJTLBfIp/0fz99Ty/v
HLdOpMinQjmtl1Du4qyJQDr4/mxMa9hYDjUTYx08MR6MGwReqqjhka7AoY2vxziR7fxRySwL5r4q
1zmuUThQRvDVp9boj4PGf4Yn8cMoTZC+YQKFIP8RACR49dqjCZy8ov4qH0ur27tKaYWnMxVzbas9
PXfPRo8e79Cma+3au6M1WWwweJZ6CnRNyzTC6832OBLpdlxvIb/VfrbDQjZ23sMBZDidpT5zrMAA
v1HYFFdbOer2mYhOjJBm2sDBuGzI7A+c7QqKe7GJE8l3DhX2JL6drAyhgUjGRw5OVcgTLXQrdoHY
PuaCPYLsohxV0l4qnzx8mHFURQEaPn2g+bALKV+W7AbzETvIPwzrkTGQm4Atz9rWqfDnyCcqPd2S
mg7yAuBucAE93MJkqGjSTb2NctTuS7DSo1xnndbEDZRCWw+1ODmm01vXJtDwgk6ck8X4DGqSC9xE
WQqPhOV739axBCXobil9IxfhTZZM8JJ0hnGLi+PO15ElXFdXdYWoQNao/Y0ZKc3S6FaX4g9YV02b
wAbS1WX62tL/hkl/Eb1JZMdwx9nmdC3klZW4CmNUhWL0D3DrXsIPUc3EuMip32VwGSRwZum4N/uY
TD2rhNQiUPZNGn5VgTlkhRwE09wA4wD1bUkwVu7+SVBz2UA8R+eiZPEh1HlKk9HbHYekBSlZhnRE
ScYWeTEZTtm/4jcGptei+QnUTLAEznzpvPb79sBKd7h8A9RjWsipf5EEmkXgDg/AX8N8+J84N89w
ep/69nmb5ubVxHfxGmQcxu7/KjhnrHx49UMaY71H2D8IzNDKoyWk6Cs+zvYjXOJCQvXoDMqgESei
RftPzvF77BIY6swAJrNeg2FU6fJ18MlAMpGjW4Ist4K+bxJ2oJPi1xwdYiRSWEP3Esq0zQcHe5lT
q66YWKOVmDkFg8kDpEuVsKrXwba2iTMgTBEaVTxb7GcYY19ewWoOMy91mt/zrMgconAzIWu1n0S/
8XL270llPAe6T/t/Cdu2RBuMsfe8eQy8LkYhbHrHiCLDlBWdxx1ePWqJKvwhklDsgkNbR4P70sD+
zHDw4NImBkG950J2Mh5sGPWrVI+3/mvcSAuZFleAvj57iVKWgUzO1SViOKWwDAx2RZzZJodwl2cw
VgYBuwYobWJuSSi+q1OkZecZJ+Th5yiWTtLP97V81bhCpPrYy8Jgl5/uk97hfFgmZNGDDQkeF+Fn
AlxYcnRuc8jtRxoyTgSXV1Ljrqqo3NIQSBIoNxympD4GfX0aZtxbzU5Y3Fz4CXFXMLjdTF8m8aZ0
lT+RnUpc72AgTcUFoSsvQy/aJyfpo3T3nyPqUXDC5zZUuKti55xCkr9XKHsCLXRS/mscaBmYszvg
aLvdPhiK8Diqs5WgXu1CW6XZ0D5dthAa/vNVz4JcVNTABufaDjePJuIMt+WSXjuDTnQkP7TaQ1Hg
qC19AWhyc3OnB0ZMExbulapTksKCxmzpoANTkAU2umP0mO2kEbxxa35Tf4CLKGaLJlKXrHZaPdj3
YcPOwYE6GVHpMWEmb6m4Y62baWeiui+k4/BLhAYqxlZ4Lvmwk4+5kV6yNbOt4LMDFj6yNZa2X65Y
bppGx/n2irqL2C6OpPcDMvucGxgdAxHCFuGKDcD4A++z2LiNd7dhwznj5DZArgRj5bML1pPD0n9L
/NLru12Lj3jQ4DC+PAmZN/AlCboD7YFeWUYUePir/4tdzQGIbIOBP7X0eozdLYDrbAF3v4gJ5apN
1lgcYhkf2wnhiArMk6JYdYoJnjGtc2UOW4pC+1ZkjSVdCxAUpz90WChA63x6KMC8bOw8tMuap/A6
kmKHcqObpkyP0JZLqNiZeaBeWbvmOGUnibN8Rg9chm0D9CcMtqSmEyqoeuM2V/P9ERHI7q7VTLCy
m3aLiOKnca+PSitWwX7n/JdebmwjuCz75qWXDfzPF/oOgqoUYhIs8kmV83LqdSyhiRiPN+4uE5YE
nw6Dp1O6C+h8lMV6wlzxia/xXJHY8795fS1PRY/G3oWcnYAOf3b4VZYI0K2r6f/jfRLHjpyoVYyJ
MQ3vXH5EvVda2FzpKQccvq7JuPyl6pqLF9kHN79USHPrxy+tFyTgIcVzYikry7+AXD8YbOtu8huo
jk60Lw9tbTDF2AIKDczBjo8qPpHXP4KuKnuIL/qP+dR47t8sKsAuzdV1pZ9YEeQShew0rxxthxhM
kf+FUOPSjumHaoRj2y8rd9QGOmV5iGEUWMoLlPlgA84Eq0OSnPTdnx8tN/w15gA3fA7X/0nqM/8R
6BaDZB8M/uSamQgzHdNM2bj+oEkH+2wpDZ//QheyeW0OTHapEsfGe1tOk2OarFckk89T9IEZux5E
VnEZEE1bZJ1cXb96ZZBduZ7CTIspvQcSTYJcc9RzOU76GFyKSaqkj0Xd4EYEK9saIJ/kw3pbmhRG
naG5Eq7Q+fVSJ4soiOoMIfbmV5nEXNi6EVCJ6TmY8pdiZ87Y/Qhx7MrZ/G5OMA2W3jR2R97vKfUR
VGmkTgOVKT3z5YUbhVM4i35dIIMy/RsPUrz4WG7AkjR43p30eUCf3n/G6hLhbBFnBlv8vXytRrNq
570et346BuF9SvlrDlI7SOvVkx6AwqlpQAnHhlXPB/ymZvmCcpHwP/TSd5FgxPyzGLRj/ibq0CC7
yQfto7b2PiyQBX42IIA8sFCi9tqWjRrPfi3msqT0Dgh8jfy67LFb8FP0cNs9Jb/aHc4nCiu5Zdi7
/o/YYzpy54L/E1iKfthe+QDV9KUPZBdi+0Zii7BQTRGUTJlV/7fkFfiLX4jTUNqfYUPLv5lIC006
Z7cpP8Wvu5jVhG8mIlfQeEOc+a5UxpWsxP/RTmM63OwE2lv1nyo34IY/rlgFo/iev43HXGaevzSo
o0xq22n5HacywsHg71hUEcLb5sINgcUMIHvmBwS6MnQAYsLGFDQgqakny0NJcJr9OFFMG6i3s8Vd
F+Gtplf3bCfjRB+YlJbzyyZBMgnllEu/YXt+3d5lTkSqdjWrt1FEB7/+sbFB4kmy2p9WR/hZeogG
uES2wnyyk/pLcQZDQMsIBRE3mDJgqCE+VTAcaLiipqTcPT8JAbSx1aDa11zdGUvyrSA/LVi/C0P0
eI+fSjJ/OoD3Q9geVee+1x6FSFXj7wkOQkWv1bSzcwYvazj9dXZGKvYAaILk4jvBb73afpoganD5
H/Bspu6qsCPGF6ISAyYzNxBJnpggQwLg9/WOtNHeEJ5mZgV9sZG3NBjTtXjNVmqqC3XTGPfity1l
xn3hmnUxcsq7awV5+MIKYDk+0CywUKca70XK8vvuvn3/zWbqqdHVH4H/BmFlAmgB4UA6zu1ZnKJa
N6N6kUN8tJBlvIcnXKdPzZIp5gmsaeELwc6XVmLsd0KxBojIa+og77RLUXez/pw95Dxa8Eceb1cr
VALA2R/8h8MJcDSmlRtj++gn/6FEuFDkpgeasfgDQf/MOMUnn0nRPkYRPah33kQT3Hvmq+7PuVjA
MGmzrJmK3TDMjYuQwQaqFfNEu3157c3SweKqc6432krwIUYDbwEfL2n8zdUjGnk5NM8+utbWHNnG
xJm3jsDox7UD13w8/letCeMIjk+0KYid5fkkincO4MD2kdSzM6/ATCUmX2EM8wJMSzM8HtYAypp2
VdslINieleKsDxhns4ZKesE4F1FByOac2T8yCxd7Kxons2eBZEjJTmJIm8Md8nCNKnzVYUEBvfYL
KnXdIt/YlsCK7Z7HsoAKkt7rw+7Eqt/OzjEp7SDAoqQllFNZUbyKunijFqjMRamMUceykyM95vXL
gwPA4iFCufezXa/rNFC8ECs78J2/LSgtAtVr/LHQXubu+OexcCLem/9XbO5tSJ873Z4F0Y5AAciy
XxzrH44ddQMw1Wx323FjT1IKpqlTIbUvOeKCafHTEWtINK4KwGn/OUI2EvQhUuaks+yHEe/YbQy3
sPYaANtDpY7K9/DFQivoIUkGRwUucHSiCkNEkrbXag51HyfLFs9RMfptsFcfTedg3v0Grr8fKpqd
yXnQaOrjsLQLalWN8DfEuGTNCvKFAiDjSX6hDV9PZJIzyC6Od+LtWFdHn9D25/K5Vialn+uWXeoa
/quxtTQPzoBSIhtUax91AUJOL8DiAH6iNg3PER+7v+agSOcsElB4rYW9RnT3qZqs7EXGhPnX6LNo
AH1xTH9sWzY3Aqughe2K3gIM+VejvVlXcHXCUaYh8QaeZjYTRTBMyfjW0NoRP/vCMyL1KAHNt8n3
WyUvUrgB6cP8IulMOaaJ7dnkt/jtPhQZVoXwJv+ROpNte9YD+Mk2dmI5CXOUXNrOTqNg1NKVonWg
hrOQuoCyBzhjKQLoJvJnqwM6+aI8exfv8KGXNrmpVYrdnCIcydgX4M9fF26MKDiC4cFcjniZdHYK
MjAcLW4ldYGVuFQvx2ACFnqf+7Al25+hHzQAhPh4oxjX22DgNQXEngt+3gsPWwa2M5IQPG4r8nJY
TVQiPBka5Uo3zT2o6kxLRFzCGFyq0w+WxhXX85kvZtt+YHOMrVU0Dt/lJ94J3HbIGeDXUqHDguyu
iq+i0joT/qxnuavjXG+r6noAQnYqH45GmR3jKmtJ98eK8Ufd6VOKszcujzLzeyQYNIMbIf5dBGu4
T6q8RbbKE0dgrQhJ75LxxDE83AgQIOaP6iyxChsREFQjoatXHPbEa9yo4QYOHyG95NATjT05KqL+
2sW20UkBqn9hAUEwfV4+tzxplVSLTDq8LhuMq254pV6GTEfCW2bvNPSG0ILrAwJu7f8gbayjDrnv
xyHrDv0Q1OuyVhc+p/8WqQLVMKmGTAgS0Cx63k1HpmapCAgEyZPdjnr5KX7KkV3RQZpA43uYgu85
cKDXL1xfGNEuvmBBo5eRFYCXVVKLZ1kCfmVXZ2vp64Ei5ZtIAlA+yRIfKQOF5ozy0PQZFTS2sgtz
MbzAq6lFMkQeWp7tT9Mjm9CFzd4u9aN+0LAIdYWlcbMSo2UKss4vN99rAwswhoqXLBbBChHCJJx0
wz3t/Ri2C1+o84Qj043W0voWmhueWuBrKD3jYyrhnY534bpi82MwcgFzrcD0oX/mX+WGK5Ow5dLO
2pFOoXYxx9WnuP1yEVn9sVmB3/iZWeLblBGkUnX7zeF7eHVPCxJQDb3kJFM8g8VUgsRe+7Msx9p9
05CeOep7ooGIHzZ11Z7eFPNqxLqKuLcfUu/trf5YON39cq7MxK3cnLO1JfZyhG7xYiIAAP1f7f1B
M/u2CsE+unKTDMdt1RDb3yy/A88bKe2bdw54usKWY1FBGsaVcLTdM7lGLzfeqd/+sqYC06t/2wSa
O7aIBa5r2er1NjDB1+rLFo2ImRRwhITWSUjW3LWxqKUFqHBWM0L2xDFxT7HhO1ZSdLwMLKAIuBg3
3N9YbR96Iwp8xM4GXuVsyx/cWSCGm7vzdTdNdn+kePIgkrJ6M9I4PuoNUh5qQ0oTKD1OEFaMiRgV
NJcN9NItAtwqcve44wnzLaZSZPBulFHNBYXv29Jeo8Qv0k9XTMjZOuUUX8RLJW3rgtr9SPu7GNNy
7zO087jAgg4O/Fl6Jx6jTnWA/1SIbsDXYreiPQJLeBPNxl0Hi0sGhWqyyZkM/GQQyoKVT5QgCNBv
un6yyYKvfVghrzciWMyEHtPrYM7G68M5Wc4NBJudqVdbWNshXGJ3gSZTI3kdOYR64cTykdNK/5Lf
KMaXJOuheGAWad/dG24mjryY+7jTeqZHwMBU7UCfZQ/4vnibeG5pdtXBe7fKnTHVhKlnkKzTGodS
nKCxkRiRpz+JE9k2Lw5+VltJgjGqyy50ZWhLr3T93p0wRr+HHcqpuWFPV46kQS4nY6emQMqgTm+V
fsAtbIB0t7wx57iHVahwnv+vSBarkTzhOhpafR0fr7do+ybla85w5tu/hNuflhCwscOURCErRzUo
C150Un/K2F0oXovtNS4N0MLGaipeBQefdSppBnPzYbZ+XeX4suFsoyaT209uGPAX7FJEd1RIyd5E
z/EhOJEMxJvX8/+4DgJ29+p/Al8g8meUYooO7dOjI4OxqAeJIhA7h9pHtG2vsrsx7BIYrJ+ZNRdo
oxE139xHNJet1LLn7EWpLFaHOP49kroMsi8OhP21NFmuvxbeLohfxPe1tFKcMWZUe33FkArQLD3g
hUU7H5gcyFSgOb/Pho9cre679WMk9sIuno6emCR46izWvOI4liTTZ0FTK5rEEs8rve09BdnM6Qa4
9McVk4fRtRr5pFrixHXFgENT68wTRoM99fkIveadT3qmXBSN05nfk+85yuoQJWDnh6xY/bT+8oP4
7Lxxr8TncvgKkgs4zWFWXJo6RlzqlRSNEyzfJZRWtX66YedFV9cjgK9pXxuj7k6kHlKO+68pIDKP
DNKm/mRi77SJDp0J2tpGwEpBG+TqyOQ57te9GjkXIlT99lgNoAnoluxk4Wt7XG5r7fdbEl4TZNPU
2Zvk5plt+nKnNpxhEHmBQHIT3Tr/8LYM7sRFOG6l1ZuQMyYtCtayDyFwmUcSCEJFZrTXcC+IKsRw
NstZ0dGxN6ZDKivnrVo1S0DXzgPver9d0SG5xZ0HXZduxK83PxFH5a1LHKo/zN+EClr59GPUiMod
oPjvZhfCT+3s87s8k1nYS3RGxAW2Acko2u0SEQW45Va+oJoY2klVDKQvd/Xt+lMay0b+9x3mPIJv
ppdafAu7BW1oxAjrmyWGzcTdD3JSQ86gaHXylTWqsTkAIffgG2p6tcEq5TTkJu/OdPJo/sujEMmR
8l231M4nP0HIoxNuNRqNvKGgc+41JP3/WI6KFFK3XGDaHz5qSnpfNawKOvL67DriY8yVsVJ7F2Lx
boehgz3hs886lL3gc6D+kDAIv9PWdeUO513Rz3l8XWjt72/egFT0JiLmDDwz8TTBBsunQOJX85FV
QCMMZ5ooUL85wCekdt8idW26FeY5wvWxrIXSN2bOUEEtFAjROhEwtdDJADF9ts11Y1k6SGFNr7Hg
oGH3aHw9GEr1tgxj/AUeMJaeK/Drx9zrbovC5s3YeBNhPR1b5grRTA9qRd8o0WazB0Nk9vTFY3Ty
dFZ21kjw+X1AV+4cWeRGIFkC91L28bP/nFGirGnOeejYX2Wg+kexgaxe1ZoAQs7skRiswQqvY2P2
CuZ7tPtroZ33bUv0nzUpOWStxVm4Jnm/RdKS/NJfxNYxvJmB1DUZwjNR+eNElCQ2dqHs0BrYcB59
aACQbZ5+Fzl2TcACvi2xJRt1OKdc3V5/A2UALGNEIeyDwgH7Yi4owhz+mnO0ISB+7YuCOHFNhP5r
90H5yO+pWhbL65LtNSLOwX49AAWQJkBZgLcPUU4s28xk5OS5Q3ie3Z9tYt9VSjczKU4E7SX3Ky56
bQ3leWoTsoZ07mflvv7WZDmwVjKQO9HuKYDnE/vSNeQhtb8vm5zFlJnNKguKyk6xzAyffkl00CTb
4gJBvc99nhGwSNd4eTzwUx6Rd9LOs6IMnTl2fcn/Lg+R6WoHkVRZzZscOLST6/U5sKXcQGw48XrB
W0xPZnNN4a8RylkR70DjmFB5FW2ZROubkigdpOOHSPcA7XVQXhL7rxk42ZXLQCcs7ESZhZ+BX8cm
8PSGSHUhlxWTuXmUwnhYtci9bkgPs5WXOaffOrQTtjOiXS6IAyYNe373aHWOYlORLiK4GJWUk68h
yr6D+cuOgaP/sXflRE8XlUWK8d+CG+JWub9Eq1+T4I0FLhepjLB/ico51za+L1rMD0OGOzbhkdQw
OqWgltimxHDmG0wQkKMo7dMvWDCwvsz2jhi6L7ts0ByCWjDh2oaABdGPRU76QJLy5q5fRwzUuRCi
/N9zUwJ6Bzri9zAcf64DWQutWby7OQvBgo/64WUgFC93HgvFkE11seaK+kMqw8G7zQ4ZzLJSPs8C
aDY5UkkOv3y6tO0gsVG6FH64h+g8OOLM1y7un7ib1g/yf/XG6I5kVDW3okZlJMScaIM9U9ZomrYP
Gp0LpuSRYLMB37I5L5Ona4NdGO1IaRKz+KkG6k1z0jLCjeNomDvdRPRpbC3GYGdotIrc8ZtwKrUU
sf51b9tJh9bz8KDi4FFFSSYMs5oatuFBVEV8PCSEBrGUf3lJzH3fBFhlS/KzzuCQwMbWMHibIzzI
muJg7zsfiErkP1/F4YEGBz9eYI9HKUaoSEuLHt0W3YwvlUnzoIDogRFquhjwUrrZAEOpelD9JSxX
9ur7EVXmZZhvn0QzTJYKVNQ3MOB4p2byg0tAto7+Ajp88JLgzn25Q4OPIccD94wzSoiQMupJH/oR
gj9y1K9KSiLr/BB6yQ+aIQp9ZL5V5qwday+9yCZZI+Tbps6DPEUX6Qedl2Tz/CUrCfcMdd9yN4kZ
AD/enEBWt911xj0Mzbq/0MPYRZJWGU5jlF5BoTzdlkylR8iszaEhCX29+4jchLLhixGg474rTEnE
4qcnTdMYONCpZcrAU/OVPd6026kJMu5HLKN3kCYbAfeVD519hgPbgAchzDaHIs3wdxE19x0nQiZ7
ipEPKbq/HQij/I0XJmRakDLay/8B+2RZCVsVcijzYJvB1E3XgEUIr+nwW1rJYGB6D7FfCKbmT6+b
6ojhL2C50MrIhSgbyE9RlNjgZw1kP01pn/9G92JPbynK6sC/Vp3tB2Cn278jWX90E4ML7i/vdsKq
VX7Dh4uq6EkY2/UjoS3o+ELImcfOHBMuKD1NojnjhI4+Mzsu9sy5eXXXeJSPSg4pOel3tu5N0KH0
Mub75rEbW8Suewo8SwqkjxPlx7DHtdXDRcveHkDsTLUXdGBM3PY66b8ePqlTwnZyYtq6SZB/TI0r
FeFztkKBT4BokXMe+54e0wSixeu+ER5iPmvfxG4xFvHrhDXPejfEEQ1WakZg4KoEz8MQGZGCzXRy
7zwDOpoqPdb7ht1N4D0jSw0qtiRE9kLmdm6BIAoBvXxlJB+tbcqUyyAM5oCIlIa2Sl4NzcdNQApc
brAh+yN8X4P3m9GHFutylG0ikda/DwcAfSjHSG97yGEAcXcE1G9FdFvXgSCHh6sFc4qcPcrsT+93
nqWgYNASSLeWj7wDTENmazpDBDajdfFiz109T2fuPeuQDxiM7Oj7rYzxpYcExvkePMX0PHmPOJrY
+9K8CAEseCrC56qnVS7SH3HOS8kGaJH9LbzxO9NmrmRPyaQgq9zXr7FjJCk2LsV8wDHO4QIZDEdw
esQKh3q/oeK+zNm1z+ZwM6u3HoP9dUirDlQd3LQorCP4AWN1jODZsyjlLMwzmBzQEdkxh3qJItHL
0onrzZ1EeSw9ezoTrFVJjsXkV6T+hBi5aN2SSkRJEpaiXAABGCrsiBfVzIJPubjtMsb/mBG7VgUr
/cF6eNSwKVu2fy0m4l0wCiFFULHsCU7ARwKf/mMAX20OmFuvEGmJ7dSgA2jrHfoeL3wp+vCQt22c
F4fUwfg0WuiyIjqPDqkB/9p8AWVF6EiKU21MGiHBFJ0DpDYSph7td+3lQOr6nFMjhEtkFinc9wMW
dQWHtEhURtWsAB1mIy0yzzeT3OmU1RltkOUlGVAzuEHVR/AIsdv2sf+MsxIvZwruRLfrROzccUyR
n6btKQ+rKxlgC0BHv9Wksdofb4g3NIxhM/bxmWkItFl6R3WLuuLDBJ1GnKDarfX+JXK8aU14QoZr
sXBD7vBORGMN7dU84Gcpffc9vaizQbfEF+p/xsiHcmv0G9iFjppAdoB3A+3xe+Skwz6ailcCqsoV
GAxBxAQ3ISspftQb73iGQm12hin7Gx7ief7zyI48UaE/k/QAVYUYDBTiB3jmiC0XuCMC/Et7t8Fa
x9w6whpMHIBwWszIdLv9KPEmxV2hzHzPkHF4rsIBpl3GIeTXbvL51dcFp3mU3/CXOlxTDZriaY2o
lMExZCdJqyiJUmUVDJ597BMB507lk5wtOwTLOUiBcPAej3hRs/4UkNvOiCAVD35cGX1Rv1z9O4yn
nd7fu+srE/kcZsxt9f0pfryPYKkmBV31YqD4qHFvsR2Vm08bP/nqYl6m2BCjkLmUl4Tapyv8J6/H
CRHNfXVNIUsqSZjGvV3+c6UiFRNFN5RvzKq29kjWBqoTBjBL5DbXoiuP/KhjP43AxsI8D0bC8KgV
LzPJVh1VUkakN+LVjESPRHe4l6HSlwmOk30MntJXxGDOgUCxOL+JZo5xt2XrUG969CzeeRWdIKSE
TyoMxNYxjXshJSIcw1bdCJjKZV+xVEQixlL5HhQXCwFxoCUvBUiTLaN+MdLIgQ0qfDP6NBYCbmwQ
klVsfteGpc/eJBJbmxZ6CKN/I278HaBkXL+g1sUJCS+g73LrqLcXauJJKUsaH86j8MyfHphNpluo
Wf8G1iHqO9bKxHznT5TbfP0WwILWmprSA6kPU5XeKV2r3djJZgFyD7c50lVk8emXuIkQ+fd2NSrH
iv36CQfZZaoAFiQ+NYcNTc1T0JxcRvwZuszokxugwONWeCd+AoPaomLENSJwf/fp3yHCQGn3GTfx
CdIlVYZ5jjjgUc3POVGJprzXou7Kd7a4nGPwO4u+MwhufS8omJe5xMMH2lzSwjHmF/eVsfw84FA3
q0l80+DExBUyujRddmbhiQO5G6DV5YOtBKq5EH+3co8I0m9snACbJQorKjSVC0IGeez4d3upscd4
DXXzmhha4+z/9YTERbckh1+zi16A3Vp1auq5jlyEQ20wHkKoatN/CvsafjqQnQxdsAguS2o4SgLE
4ZLBe+TwfDBPfLvmtlcfG944zy48ncTEsJw3uTSj1ZOi8ynCKHDOrhroKx+VklpkTISlz6T+JGqJ
j4dUMc4eU/rT1y7eUktmlSIw3cVI5o5Sc+tg2NBgiMCLR5sFx+SHo3qSxYlhk92+0dK+F+5vJMfR
gh7/recFG3TMollbBsZW4JqWXe9JejwGw4wnAT3snOmakfcMeJnVI1C1PVJKFUJ/7H6VbihbkI3r
Q0Eno0R/LHfxW0gQzCcBzxhQQJV6LUqvNQ28ejUT69H0bMYLlfBjy1mTIjZ4si+ZzJtRk5BZoK9E
ULk9zBIRxboVgq7pnDIQ1cgnIfZcAX4uzEaOrx5rwMUDDShIbJNJbiDQWOvqOe6ZpUZVSw1yP85h
7wXLDiZvs7AQFf8LEOgoXpu3/NI+RDuY0oo3efo0LHrYFJv1CTMjWSbPR/4l2W98X4kRWXlJqjSa
tW62GxoO9j5gQn7/KpLJNwtTtRSDUV+/M8YozmR8trz6a4TeKHlCRT7YYR9b/81C05MAzgpOAtIJ
tGUbOq84m4d0YtPQx0Z0E1Q6vYtOmlKIVCI9GQwZcA1bNAiQRf9R1Un9j8ezvnVFVbJg+SR337lx
LEufWA2ZXYMsuYoGbNV5+SvyvWUKVY1TW8bDCB6IRhosJItg1sgp6eYnkQfFihI6Wd9c3+Vg5+wd
2yLIE6IWqhhSzXQdrxH7EFIETf70NYeBHejzBm/jh845Zk9IOVdmSJm5Q4tF112eoftzKP9CfnQM
1tWpBsQU4PfFsVl3zTwfZM3mogTpB82K0Yj18Ey2kiZYL2JazvobBW5q/k/rMdccDBzuGcYv+ouR
YQ91FTLQ/IRHfkW0fl4ouEnCyMOM75UcTXCu9UuFGucebDF1COSOHxLMCe2wowmrn4yu4gFCSN05
r7nDZxhs75BzibgTQfii31p9RkZ8VEmnI/hQvcdlbPAL4m6KZWW42Vzknc44UPmLy1f5UuUB6Y2l
IANVPRD2zfpyZrazZngNQ1brDsYZR39LjXGlFBxHTQ6DU9MsnOfvTO5red0wX0gZcfhrKSAI4Xd7
hJtX4iqiGLF5b/lwDSiWTU1HssRCcCMWcz2HMmgxNW6PR2UqBzIobWEc981G7UB7IzHqsrNLytBV
tewPyB1PCaewfLjeC7ZzfFJaPmtV3T9FIBDwN4wtC1WP0760rMD7YdDq30Md17qxxezJTjs0ou0b
P4fsJegAY/qqxmyt04VdayjuLA9Xyt7IuZoaBBweC5QyUTpuFcsrks+ZoJ/UMqZa7fxi51lM1QnR
7avQgnLDuc49iePVB2yvVJnXPuJGnhY91+43f9wAzvUop9nkTsl4Dk5oihBGZHfdEaOaXsrvEco4
zn+XOvIiO1Xd2euCv6JwQXPnc9h/AXFChKnJF1LwESD88X1pRfrU1OIWa9/07tTItON2m10YocbV
6yPY+QPbw2UD9vg2RPfWhdwQRPpdMz6CLLESZq5V44V/UHbW0ETloMFPkpJ/YUkeBbRu0JeFgL1/
fhGX4cMUzS55wdcQiSFofcLLZnKDSnAv71ybTGfk9C1gPl/AEnhLarFonP3fF+Qdap+PojBtwWIo
g3MsxHCq/w79qKax+jr+TZYW3NALqIMz2zh3N/T9QuP6cEiY/DL05YSSlAfvr+jfv3Z0K3ZoEi1n
L1XEf9+H0rQSnh8bnaH8697ZIXKgN2ZBszZxP7/GwvOnCEb8KhrTPiiWz3Vyvxo7vbBia9J5S0tz
gYkY6JqhdCCVtIH0ayIF8JX7m2GFrntCZFBPAjpBxD+EyQxqzFQ8cY75b9aKlLPYBqDI69kks6jE
SN9HpO8RchLC5C3KC42X+zLMmuheqMXaMIKsZy1O4H15/En6gaF5bmtgeLE6tn7EWrwQjcl5+I6M
wn+sK/mKNZlfbTWmc7qxVbXqMGOL+X7IK0AsupVETszvpisNMFpE3p9VCMU5einK4CCucSysiVpB
IrJkcE5SNEDZdtCpmf9DNDC16WKfPuSxbBPeh/rQo8NBvffmCxtGw5AZUFWD2jBIpwUIw3urExe3
ooePcDIfL9ZXPaGLjDoSYhA5S7kw1fVsn/1i91lihiG4QR82YBD0NvpXxmAeIEAszsg5EAopOYE0
WTRSGa1NP6iWtDPe0pi1ijflfT/xU9lINZASnY0DkxW6EzPtfJ5xOjneJ80UetC3c4AtbFxqo2Wx
LFztj7CphophRdhGH8FZR7alXyRVLJb/JeFsHRIu5ed4cnF4vGAWbDv34+mtvkfe64DxIXSaiF9V
N491vMZZ2Qh5Xp7iIj4badhoWKURkKRoywO7xf/cSWoASAFbkbKzqruxOcxzVPcPCfkLdxQkaWyo
zx9zGZEQ4kj4tWPCIgQ2FQ7aT9QPw6EvI+Kv0loK8K1qk0/tbRhLouM/Y3VAucW0wZFwAplw3kMz
KsD4xHEsp+EGaBv+DltX2WPpphYrGLwOliiQvOLkaXzWWK2igGZCuFrTL/s7GGocqskoypM8j3Ps
BFTyQxsdFzPU1CR5SlGXjxOqZgGEAE+iScL+0MIGgxHi/b2CR37Cv7AyQOsXwAMKfzWev3oJxOzN
X/O+yfUq2N/90Psf4OF/5LsJUQV6P29zK7TXAUV8jG2QgZL06OBy3YDzOB97NCuF4bd+hSDhyhBo
fV5z42MYRY/faGLc+gNzZUqTxZTfFLDEnDPq7vxcIB9Mfwv6sFLe4OO1OQYGrqWNZgFIM7Vlz6/1
m2bIGvr0VuG0Xza2ZmBIQ8TsrwbAC9J2nZ+4jTlvodZ3b8LMb2L/+c7wPRZz9tisbnaztmNo0Xme
5G2me2XF0wlvDva6u+tGYlqUw7IMpjlNJsXhFWcCIiEf0hmh8m6TaraBHdizdFQ/Q2vSgh8IX59d
bx8c+k2I7dZ4T7OLOPSnnQWcpV8/rCi8HCKPhfDm/i3gycqHCkTvG512U2OQMQLL+Rgf9TrgK0jx
+Dji/if7863OphkS59P6GC/ZxAOdw968qeu8qOVRAUIMptODSgrRBig0we0oY24USQD7NAk19TeA
k7o4C0dT4Krfekd546V+7sHMtd96meyNG3AiT9WjJ9fvZwnB/4u2gUWZSJW507NM3p/3GDCEgU7G
EQjCWIlUE9MVTM7hnVkm6FcP4Kn0kwaI81gbc7qLesHB0vjTgzQTbRA6K4G4gafUiTHoxKpPMBUT
gKwFXtu1DB1jp52+W4O/tZibkPRlvNZjn6yLE5afu7mWFVfgWVKeVBwLfeY9gyj6/C6kPqLs0DjK
7+Cdmfuyq1rbEJjPBZNqT5i1WNTJ5ppKg2f05gCfwE7mRJnRPrjdeepIFGbUZY4mqmMm67JSt2dd
0IdaRHC5cjJY7l4nd5tXU8eKRgBEmVJ5cA0XlWEXFPxKv8lMX+2MS/ZBA+1RWrVOEu4AYULJYcbO
X1BKfxAvA8QDHikk9YiacNf2ehvD2o8Iyp1oMn0B/9XPX+yrUNtO/7fvuU62wF3I9txjQK7y671x
TElFyUGQDcN0Y1/dbbJwz2OvrHGGwQQTSUBIkly8xWxpOhB8cVh1c1g9parGdGG4mmgVIGbw919u
gBvIra+tL8nqzHeBQopMYv5C6ID45VQ4td+VZBYti7lUenrzFXiW/VCIILddiCm5Qdy0C9ZsaSCI
hTD26bVlrWQcdYQPcQ5MtYUbL+rcSmKgjjgGug3D9SJQPPy9Ozk0aIVUt0EPnixSLkC86YRknUZs
0s0XlRg7RuchQN65XkBHpqfLM48qnJjVLvPatHMStZPTmVXksZLdEqxySGJ5CUn8tn1JGj32Fzau
kqb8VOnzj4rQ5gerDxYMVfKqEJ8FcAPODqyRXuUBtAgRyMqr+5iAxPUvmPYEzz9Y6PtKLcL4S8LP
dqoxesiWoNWbsmpBMOFOeNyxiIN5OmeMta2SpbKQ6mUCOofJXHm9YuJFvWQATu/JmCuJQznQZJ16
YJwQR2rHqnZfESTn+zJlHOjUtRNJw5piB5MciyrEH4VN63lYl5z8ExkWut29okElKUsAKEYYOwM5
2JjZl3Ra8WjqvhmJabWEwt/vN1QC2lIBKm1QZ+owSD2t7BF37DrcAzKhauEeqInvohoUgKo1elFz
kaVJfqAc21QRi5wTRt8wzS0kTOXkTGnOmq54lj1TlWoZpy19PpoDsJuu1dXiHvoUJfyMgj7fscqR
9kTZ6cbmU/pRSoAgwTLcuMLihHaEuHOkJhxcN3aSca1YeYjfYTsZanRM5vjQ8ppo7SRbWqu3ji3Q
BfIaRQPbon6xPcsL4m0Prz3UBxRqs27rUw46EMlKl6KCWMOd91CcSKxKWUJ1HWesNv7aHOw9YWbz
Boun3mVZc0rN86nGpZi1AcDE/fRjM7PXLBSno/JH6NswZvFyJgMJ9TCsaUxpVMhCCmzuFkvvnhR1
ts49KWmyF8DNr9xa5Py2/FeIf2U0BRYkDp+xX/H4v1MZnSK11MZQIFG1x85qA7gqeLCfvlBWmNGC
V5006zNWJxFrkE+uWV/nFZhMG28vJj/PRMcas0TbxaeLGs1BWggOSFxB0k0QmnneVoqWaYZZCUHT
60AzgAzc0sg7F6j+++HESGzA7SfIf3QfJ2DFfhtQuSBEX9l8mzyvZVe2KpBd3OFkSi6zlXgFbeOU
X/Kas4Va8jKb7Y3o1w/4r94Ohk833JgDbEZ/KYNNw7Ylx/bBJNSpKc6Bh9bnZoGiVSdsh8gsWGo7
0cBnF/Tvg/o69TmSGyAstRKVZOSQXhKAPIu0ndNbQsTp8mBkvuXHwIJ59m6WMCFkpb9G0YczsQRi
B0YgqnOA5wRATubBaanb7XHKJW3RFGzgA+rGWKBN76neQiqyqotf1M6IBRAIvGdv1G/4y1Rxmpfk
B2abMhJZYafqlOjmBjgat2pv2VTkZjXygt1uK/1xr7lBlEyfiwnIiLIFQjwxPeFlefxIYJZuIthf
veozz4hE10YrrBROAvxSuL79CjSKTPbr9A41PpIz/7ngklkldeptszKv+4A5JYRcb1p91EMkmOwA
e9w1a+0ple/WoDaWRUbinD5t9zcmoxulHzlj4nI608QO8W42x5C+qCxW1fKL39kqYo+rpzqRV8Wi
14nZ08qnaPm6LLM+VHERSxxVVcsovZ6yj4r6DvkAHE9GarTkxdeR2wAFM8cYQmYz/W7KPIvTeyzf
SVBynRqhHBXbLkP9PiNVY6hgQnALZWWEqxXkBHpp+BddAWbFJ/D+UNu5IeCGWO3G02fYQtYNxXs3
lan4cZBi90Z0FzU+qXJSfm/XN+eGVPIpe287ibSft+vC1Zg1BtNv0T/7Au/c0VkqZcay6v63mNvd
8bZ2d20iXOJykPFSsVEuBMO53HIjD1X3Vg6UhNtzZoyjKzY+c3oA0SVNhAmLuaHnEgUqiKcUzdFj
4/R3/bKyyFKcN5/9PNdYT5yNGUC8//ktPNwUM26ik1TiI1dx64MzHicNzUYNBE1+1GVCVCsFwz0q
/cOEkNOtFQPATnVxmtmdIbWMjgkeFFd4POkPSvD2Wg1xixDpIeOeMbNEy61z2DDVehI3+yB14fFm
bmue5hXm4O0OhK2mX0Hdg8TE3ZxFMW4Cinjof5nON3hRVGF2EVgOTHtNwmmKuUsB18tKHuJopoKZ
IsItIjrQ5zXIwVVirB7u8KxB0Pt3c/ANeCWGvLQ+E8V0x8JWMViOSBn8JQsMgBpBNzcpL029lMFC
4+uF5STI3xl8zoUzkJsqoo5bSDYf+h8Nvds9rJzXVm0q57NrgCXULcyeKzKW4ANjDY4/FoUeASQL
z7oowdWdDwbSDoPo1ql98bnWGALvHS4j32hfRnclbMiqvV68v/Xbu/e4RgLYSI3HoCJNtKO3mazj
NQttvw5Z946JtnQM0+XSVMhdEyUE2b8MkPD0SNKWEq4LA4+HduOPlMSw2ayljcba/PfPMEWG2YK+
oH/axxEOyjnd4ZA196S5Q/dDHqUbUVwYke61IgKqwYd/MB7U2PfyVVfvrBeYSdAG0NJHquMxREvP
8ss0CbxJAhV+jCmpA+AO1qMdQ0cPAiNWA6k/7ADbew1yAch5XT0yAV4s3tu2vFrPWY6xku2+UXRf
H6KP4fpfq0nYCi6Djv4S4mwTrzRJCDRDOn1szZp9UDP4zKmCVGvJBUNvO1Qlyu1v3oU26XzCA0bi
uwx/N2l5dLNwlTQZgLwYq53iV0UXtzXfmM2dV9wLUIiM5WaGQSo/SQ8fNNs0Xpc2VfMTJL4MSkJ4
H/nYrgQopoggrdCCnVVnO0ilPTDKrJ0H+tNlZRATY/MthZPCgrCtmERg30XqUPOtc1CyZWKC1QS1
4AVpdWdUXrs+DrcNO3o4jgblW92JQr9opHFC9K3tqrtjo18dDClET5lFQJH5M3xUZN63BGigN30c
cSb4/QPDtxZfxNpUtc1ksY4SNsz92VvZLCZzBItiuPIfbEZKU7K6LCmitBKcstESY7uai6IcJ5Dz
jZGdbu7b1uDOYXyZ/NwRX3dFhFGgoxX0K4Z8cbGWzc4Sh0plLttw9C4ufVM3iPYkkj3CKqGT3SKM
DNYBW2Uvn6MntiVZ7SHEH4eCb0q6O26LcyDAv7TUEFo4d1enHCwcsqCLbwJgL4dMNrk8LubpUMqd
WjwMr9zOWAIUaetQvSBXu4cLMJCw5+/wbqYDTr4Iq2ggiSBxSWURgcbSI6l8EBR9ZCTpD86G8gct
mIRCaL3GjFi2BESSsiBhqP4zrOsxYDZdim6C9yx2Dbk7gwczf9vPCe7YQIN5SQu0IXvUvuhi+bNZ
4NEHc4fIwDXtivU74w/+ZX0UBseGAqpBxOBB5t7dawtIYE9V7aLy/7VX8rBhH9hsDa4aWosRr5AN
+oMra0gHKG0xY7eLcBEzQjvNdc4r0pnvUrpiCmEfmbZ0rBMkv0cF8nU5NnzKw+oQHnlbTzzx+8Dh
4brKRhhnELCmi/hCJwx5gR/81fVhurijCMelwWXkELg9PcaYsmbpLNwNW1/0/5y9yLkTwBjinQpK
AoqLk2Rl6hO5JfCs+OJSggtlNvaLGwshkVYgmjNvhVdatR3n2SrbGzibSv4PbPEzMYElVDDJEGyw
ygqpkQ8TTJLJdQWjVL50wNJyFqGfQbOeskzVXSTqHQK6klrTSO7KVfbJktyQwvXRdrfoJDox+gxL
01Or46z3g+GDzzOCCmhlatIoFDmMo+vnZD8IU6BhdS0qI/sSvUI22+Nn0d1lvkvF9cNMoTmD8j+r
DJtFzlSadmN8Biwza34/0LCJCOJEo7wYpogmzVUgy2zA+A74HnUfUcznbPWi+YuGycFCxa3ZCpQN
QNaUNpOqNFNYryqplEaqaQX0zijoJf8ile2DOEb6jz0F/QYrEx60ZqAAD7bei3zMqnTUcHnYod48
M29COQHPZ34zWAiKRQ9inB0c+s4KSHMXUguODSUvmBYzWh1nnJU4EDKhq2jxZaEkIt4uc5JX8ujN
2k52CbCsSv+UqePWB01LSkcvM20fBtSmPB/tAGvNARWSmd4cigKOCh2tCZcJruOgoCciMwRPAqqr
qAxNKhYm546QpyDb0VX89P9c6yt9qHPVNekZM/sPHuTwBT6fI3EG9p4LyAZFieYnnnGMI7FoYXVh
w4QDIV8jI+SaNJQfCMmD9B01i89EHbjmDk7mY7WyA+vph7JvkodWENpqeDzvwf5TSGc3lJdPaNQU
jzzrYtYKMuXp/yhAQwJgOhznwnsLpufLfGsyNM1ui81fTV4TMa1pLvVzPnjBC1J+WOPukehjkzbk
Y8yAg7DuByhrSbB9M4x7YxvXJBhfAxKday758ZaqP1X5uzT6tWuI8Y9mfAJQ+YdXKW4i6BO9vnPJ
81JGI7Efi5mlvwwCAQ8AkksQuSRjwJcV00Jk/Zn3p0nb6M9ooHSfjBYPkvo61drfbNxnhxaY6YF9
0JgRLA/WHFjvcqtPLptfRj85hd/7VSgmILsXl5T4J4Ykvrt2GDIbkFiIQIRClpE8qi9srGFiZpi7
wpKdNnyAN2qifXzksJ1LFbaDRgg5XyHYZGleEwvL/Y4R8Yzsw+c0mGI0k8/JK+tluu7lzlVWCdsq
BFAsOhIJ+y1A34CuOmUOXpd53J6cpPksy/NRallj9sV9fthikxoIIv+LtMWBQUzekEdoWOlO1ubD
q07Jy6pK+LIPkuOpYOhlA4Z/vhmz8CyhTUsDmoeIzY3/us8CVrS2sZW5Wz3nVgDAgZ2DUih7m+5a
awKJn8hXcDWxpvuSVCuDQsOLiLt58LlZXds0FAQ53RTM6T9Ki+2wDMVyF+mdrvKWgRJbB0EiXxgc
5Wb0tfcbH9dLzpE3XImn7m3WsJDzwGezBC/WlxRt4HtcdFppeybNLc/6LX7g2D/L6vaiQJn7zhaC
CZ+bJcE5DON01Gik4k6BRmpDEOyeleW0D5zR4Wy4ej5oeWXIKzaX43fQGBkcZnM9lqHWOIfYPEI1
CrANE3it1a3ObsvCxzKoE3PW8dkitmJ2fJ7rIn8tcb5IvDQXhmGIaNZ1vRiV/s3ToyoYJq1VRm9H
GfsSMYkt5ZH9BffKQWIUXPlYWBf95x1S9+Ge3OV1jmCxT4zISzY9x5zV2dssEG22Fcfc15zwZbN1
ICFbcOWmC/QMheCUv1Mtv56JGFn6va9GiHAUWefVZkjhDruQaqJHDclpnyOBUwgNrgpgC+gNymyg
FOOVmpgX6FTx9mKL2+ohqueU/gycXgrMol48IT9xGk3W0StZpnTRxvNPIfzIWdvrKUHRszs6Mk9W
RmGnrijqR89WnFrW4Z3SUJT5RPG+ACfdKIes4tEdpibtZ1qUcJqgr3mWA1EkA4thgts5mO7ov3vx
CU8jyQYeWHJEUEKKm/U45vc1YKvLSBlz9fxQZWahycjZG5AubkSdzrlCx2HAukqqKsYoF5wulZm+
avuXZXBffgTJ6W6pMx+GHDH+yp3yNy0Hp7Lv5gInwf56XYEWnKKJJnR9hew8jaQkYgHgDHRhQGGA
fhd79hLTwq6EnL4cmVZn6PawLJP6cqLWqq8vj4C1vF1UiZ/BCFHMYK8/V5bF8L1cRFBwGEInQTt+
TvNB9SvWGg5Qn7xbdcUw6IjiOg/5P3+uCVkkF2b25/lvpE93vrUSEgiOch4+GkbGRM9amQzSz6Qh
daypWcjLPZ0CrqTjuGceJ/ruaXut6LuAB9LRCBrpVaIUCzK7Y8iSimtw5g0L+K/4R3hpDNtl0ARG
W9Q/zPrEe9P8QsXIp2a26dwBpBIeq7mtvN8jJiM+MEOcIxF5dsJAUy+/p7+0YxhpVUnzmtrNjPoZ
EgR8varJSNtIu1CZEPRID6ok2Y+edzCePY0blSmY8iAQUUd3y6jZ6iXBFJ6I4TcIsHdGafuCqTfm
X1b48B6/M45+PtUlA+es62B8qMibFCS/sLpV9W0j674iZyy37Kgis5b6dwrC9m10TkOy8MKT1xak
ulqJvT2x7WvAAlC7FVGWrF4dSJ5lAprTEGd6vi+PmC8mtZh7sh3hplyMgGOCWsEZgCuoG3CA8FcL
IC9r6PP0F4fBuwznODvuK9h8THT5lB5GWe595hxzUQPAg/v+vjlLWeij8Wz5CAOxA8CBkT+q++7w
d6auitXdIE91u65JWFr5TQtpZSrrsEXi7MGMDltey48m3Wua/wj9KFV3Fa6c7EtehrixK53ktjBk
KOP4i2tmniQk9jnDvqk02mugcFSfAF0GLTIU5pm20RlER1HpnE9U/fdaeO35jxMj8oDJjkt9AaQB
b6rpkdolitcYjT7isYQ13BihSTaMv+5ZS5QugJ7iz/8/9/83GoVAHZGsA4Z6XSxQKwosQ7SM4Wuq
RjauD+UrjkwB8iVu4Tlt46y8zGxuKfvjEXzUHd3TjOJ36h/sl/Eat8gAFguiNQBDtSD8A/Z6NZee
ESvruiOJLdlDrlMosetgCTzH7p68MQBEqZtF6tYnRxvQOBGdMAyJzz0hEh3RMfcXC6k1YzWS77et
VJKgsC02jL83XbOnn5/bcesSwZ33xwGlRyOvYrgrvY8WuzFQfgAuadEC/xGpo74EhobIL+TiAPx3
nb9mK1jmfcIT8RGYc9AwJkeNIa+HGFSTWbzwd5BNzNO5X10vAY7U/oRaBcTx5syYsZNMxrT+3kmO
0NcJUewUVSm6m97qHkMafHAp2BlUf9oFKgEeLKNxnO4dOMUGpBa9q/nYpvd6SQMXZ118fm1E95Qf
5TirrTbK9BVfX4akJFkvF66pVWLLFZlD54OLZIhzy2AYUkdRrxs6fT5ePE5j+X3w6UtTaNFNT0m8
nRV+NOnd/3oFrD9221hgr2CGyw2HHkjN91zi3cOIf2vCk9d+tV3JRbUdV1vgnFUqCDFsJ3S1Uc6l
JcuFYZUotlxJawcbD45yfSK92ODEkq1u6R3rnh/FJZH7txfr62J19OXjF+F5I7I5Y3mOxeTOpO9N
m0/z6jgD8J1ncMl8zGAiZV33HncBsEeYutQzfPPxwTpoXJR+OMOtsacx+8lKUgciOFoh19or67lD
PuQwDptza0fk/EQXBJeY9HNmWZf/tyiM+t2RhaeJOeKADERnuaYtnLKnIqdu2kQv5Kt5pvkwSXJ/
S4STCzg5k7Znu3Y1SLIrEOnnL1N6wSCGWOmybge2OMa6GBwJHMsERfBiEnztR+21UmQ6MAQEpmxn
T6CJjf4tP1Vy87O7clmVN2qtfTdf26O1u/FyUMWhiy2Lj+qRiIzfr3CIPwcfeQyZ9CoaIH8pCAVw
lkBvRfIt+mLo7pcAz0axATnUGCaDDxMF9MEVXDtHvl6YNlDnoFBOYlTHRYhOr4l0LjYQjRYOB96W
O2GNjmKqAj+VPnJXojiz41pvLBBEY2F/lp8i/P/kN13Ib/gPxb+4HYN15IXHIb/4xMQjXNyyvb5N
msgPqdKO5rmr4u2GctNGC7stBuN5XkQRb4sG/pTCWnKQeNSvIPATy6KirFT03b3J4wCZEpcTkyAR
v+Le1/M0aQPHmJflhic8uvKHc0A0uszFWvfZaftWJCC8qOiXKFMChm7PIgX/8iLlAe4NfmohmANt
DtxSOYJxl1zPyq+lCBzwq+ThIfS78fvQUajLJX6NN1qIUimg8PTOuWIPPvNwxdvi55hZMRmqLLDu
BQIr8OvgMYRFUILP6KjsJwhxrCtb7vEanLhJyLSE84X3pYlNd5pfGnMOMb8F/zKXM+K5S2ajCtSf
CjvK+q3e0Ron2UgikxGY9dqcb5uMyTgXkVXnpJ4XfqXGIGwaKfLDmVBzKe7rqQOdXqBwzQcfuyGa
COSp9pzj+Yptc80FVy7N5eXKwVI4HmDxkMi6Rq7NUeOHBoCm3jRCuyfa5pV+alv22kkleZncX9EU
eCkYeZvfGvRb9a7/POVAcsMkzXzjZXYd4qkaHwVFB8Vo9nFq1zCTBUlJfcInNurIz9e7pomO+uKX
ZSao+LZD9oe/a1fCAKVo7UfwFO9iqeVY2kuKM90V3Vorta11/DvwMCTRbNukiH196njaxjbDVa7B
gZq0k092K57hEYAKCr1PM70YgzcTk1te11jXPiIlc9TlxtTqrsolIB2OWvwEWnoiA8on1AoC38f+
1FrjBkFuYzzQyXQIOXM/69PMTm6T0EZ/FDKG3rVqVg6PrlDQOoB834kTvJdYZgdyLVXAlW45gCGS
NMSX3rVNXO6ILAHM1T+C/Q71AUEiaK0JTMooCN5/W3IbdenVSaId1eRwtGuOs/ehJouxNJsOpAGD
4BnHY9U1LvprLLTCGXjOp/XrD+R/ArC2uhnz/HCW4YTzvUsiSPpYq2tXVSY9TSqJ/TkGPTZDk+FW
bUlY5fm+vWQC2gDtVXa77M71zVfQSn79vDDSUJE2wMuEYVD4uYqB6+NagrUhLBAe++b6FPmFcU11
EMSYPhTXAf3QF2bPcNAjwphHuV9CrwKlCyF782PPTlzab2pdrJW6y0Nm9aykQZvXqux9BRk/sqZY
5HEEOKlA4rUBujo2jSHL1q02FuWHvB04B+Imgx1GJ49q/aiQQEMcMDCp+9rz2XAQm36GNFtk6hb/
qOSvQbDZjsXZeFS1/A1ynBsxRy+E0SuBnZ0wv8TiFitw7Uh6iRAXf0rcs3kNlDSK0c2xEQJmW+B8
lURYt3dKxwaC2cTkWkn8AL7/quMHE/ljtJbjny4C1rXUrg/+NQt0OJ4gY5vMxawZchFBza22YlKo
pzh8MBQxLGEkXQf2vJi21bi2p1CiWjZZDX2GWg0iGbOyN3VD6xRXd5ti9HGmSVFkR3BbdyjqpYTg
ujU/YhNLp3af0LkiiCUvUr57u0uruyxdGgOKtKZy6LE/I2oAh82wdeutseVcJ7omqNMqubQCsxwO
uKKiv+G84MlnaOTarzTlKFqIFkxt7vh3/sHBwvkBdnH49V1lnqMBKyie72udQSaPGmq/rF4iprjK
g1eLQcDePCcLuAaMh6Uk5+sHjhpJAFD6WSgB89KYDpQ6D7dB1xFeW94FRt3wGx/3Y0F2X/5hkuH5
2X91SKM4RRxNc6Tz77/HSk/Us7rS5uWdbhOiC9zNOtWxQkoSjGT/SQXusxRi6ZsQ59w+5pOhkq4Y
zj35wHH0vsVTW+LklktwM+Y2upiq1bwZpc7+OXPazntdIvN1knXmhoE5LlObh9GGB9ixF8F2+b6V
5KyaBRpyWdjGz8KgQuF5CLP9ZhJyydfX6oIre9DaUNLlX1Hk5ocqEYU9s2QBFVhfFXvxMmJQRYJU
0zpWF5ltg++tTiiduW3cI+64BXPNEHKuqCIabHV7hgERN/TjxGc32iwS+MO+vp9pc3RQuxVTEiTi
noQB+/FuWTNy2zy7YU0tbnHq0gu23FfCSTda7Nl4jLLf4E3BCbXNMjAvoTyCGqMR7PRCy+8jhJEO
6I/J5I0qYM+HUCRSMRoxP7pVMBZ9M9qPnB887H01ak8cDL5IuI6zdiVi1C3kvXVSDUl/cGy90Y6X
os6t4cl+BS5o39R5/+fRsi7f8/xWjEdlZDw0BQUbMjIZuaJ4yKxB0CZ8lvpAKwuFsxa7lYL16EXY
s/seq7pfGNb0A0+2IZPP5hapPwM90GnCedFzG8nIURam19tq7rQoxQTsyw0gNDKDLK1on6lqxZAr
XaztOiL4ZdDPtTCd93m4eJCJ6lAoU3reiffx/k+jqLf+rFEQJHcSHAhaCUam1yvI4Zyn0rAWeIdt
opCz3ZSMg4qXnhRi4G3Fzqj2GwSqXBKFJNTTk9lTQBxs7Pz6KjGq63VA5R6r9wcxG7NYtwz0FGri
5fvxVAtmZ0PryvC/jGBra/40t8aB5ABxa7M5NReTj/LWyuvAWZbjBtGD5Hqt463XnLYUIjjtJk5q
EMxWPpydYnoSM62sOPR5fXWNCuYR4V7smPTqyYHeXN6w8OZo13lBgEvhdZWCCFNUmzrfsRyklKhi
Or1/nSOOTZEdPQI55XZKqfh5DO1Sl9j4EZl6bZRqrEbKYodT37/TKwYKtG/fUvEElqBxwSCVQjQU
Uck6DVv11th1SzMviJxdjutVqUpmp5kboDUnNnM/ZLKh5RA537z35K63YFB3QsxQPidT+IvC05bE
D76khrq2mdWLqNH2ykKWQqBzgF8Eh+y9N4SIz8pg1VVXw/faHyox5IrAI9DOJb+P60K6ELypu9Ub
BDLptRdDaFenIT+OojqkuTXM0zr7rDW7PgViUBe5xt7IJUkECGYWn8vLThGb90bZ0Fwv1G8J2/ZH
u8w1hmY2/oDrUOTPHgjEbLJzPsK1q1nvWiGjJDsIQxUiCJmuKxSKTZcmpS6Lh+PEnhyzrLqF0Wd8
rH+dt+6lazP70xywys2S/g9r/g7BMTXZB5d47tubLi1+gYK2syqDMOfglzoirMynb+oH00nyv1Wr
CVU0XvkkFauk54Mr/ipHZItSrQMItzwCMOS+XduK+mSbDc0Pr2FOx0/45gYjVr+QhAgVkLgGMNvG
WT9HO72lxx3L9qJv/YmkkyiUFqTpnxQEjlP9jmlJ3qq4LfDKZ4mE3q3oX4tCoqnSuIEplr8OQTUp
2XM0l/tfcXggYB4qvWteCmbOAcN8+ukYYHk51jDhEHPcI1PYNtOQpUprh1QQKMgUXN1PPD4c88Jr
k1yvRIIBdBcyKbtI18S8CbuPk0sk9NZ2LFvuxY79KImD6ufjTjbwsHu3O22eitpuesX2QVWQfaWP
tk6B6r+p8q7EeY0dMuHP2cyrAQghTsNJVA8qLXQMMK9ivNdmTRE5hRRCNcwTZWbmnU9mrg+Pxo5l
/HYzr4NIZ8dQY/D2zHPHmheEs0E0mvRT8Erk3SOOmi1Scx9dgw53sw8VhTbr5H/+b/nwt12U7ZJL
2P8qN6A3chBND7+hcRT/is0GKA7ZNESL5N3FarmYq7I+ccvYRPo1T0ttdfDUkDSY2dRSqyVozPT7
CzAmUAdM5uRs2zh5l++VM7piAUduasza5IewH22dmEfU2bYePOwA+n9ts0LNp9KaurKbWqgDoVVc
Z7IVwWjWj35d+rNBN+CBQgtGEZWTvsDC0q5g2s/3Sz+qMwz552RiqSjJXDh2wdzsWNnk1gCqEulu
9SSgMtisACg++XxeO9Iq2FCpPD+9Izooh7Jc61DHHHfyYMNcSE+IZ1YkgN8Hv0FtbEdpTiIeMrIk
WJP5+4p19yXkl/VfRzY9fUtoHeNcjcutSYEHVVqeqpKjax6s793o58NnAIQ986pRrHOtWrYtGW3U
cH95uoGe2V6IQ7P5Y98jof8OD9pKtYh92fGcfLMRA/d75eaMjJk3ZcYC+DuoQGXFO227n+TG/GEq
FeoQuMXn073sQABlBRy5MmIKfvRZ4Kk1GfoeT3D7mpURtPhIfqrltkVanfFouY3+gLEjS8QgarX9
flsiTwhaYW2aZwTlvDzA24vT1LZR/I99Hf/uhHbQ05sS90a2KNF87IG/T5thBBjmmRim3ap11h0V
wKtEXbTX+OEjNRF3RrLcLb8ZwdTZSr+nBLpsBlBL/WHjR2Rl7gHoEHz1VL5CbMy2O5+X2IMPsiUw
OWDL3uVHgWtMpSN/gbfID5O6xpmAkFNTxODJGywMoQB6BqQjDxTbRYbr5FBDD32AdmFjbPd+gGTO
40NuPnl1ckKu6lVpJ1g2vmjt31I+8aLhQm2A1kXtlzc4Ad/v4auYM+/dkUrmiGSAB9CBtTibCza4
4pwBDwCgyPkH9hrjkrA+oThY4fIziZR7yYuc6qx1CugDVoNw9r3S2hAE3jjK0tHh2+7M0NVQj18e
+vtwCM6vyxsLaq9kNczhwztgYmlJ3mWq0KPhR9gEW1ghE2OsabdCLjWN464jYBgwCwx1zd/PoezF
W2yUfusNY0VqTG5b3AMV9WctkqFSyAAU5iNX8sVfRO3W5oX8AKkMHyPoqH8uWxag6ZoOniUaYG/J
uEPNNzf+BkHDYQ9DVylOPE9ZxItQPd5YX99poiwaFouCPqpA8nWMU3Jm89DkaU8C0r1ZMzR7c633
7Qv1nTGA6xy2j0DlkfLIBk7RdIAkOsegFhYlKz0lNAlr4uty/9vIXUJkK3EmjhLIlBov+FPv9z/f
jVd0tK2PXefhJmJy6G0FyNdURA76YwFQbIm1nSJJ+0hnaKL8N7SvruHoLra/zqXReeuoT4OM/x4c
kMooliWuMdQ+JatLvlgeyD9UEzOPH/ODM22OIsQPqc4+jiXZ+yB4KaIV1wdBjE2fcmFQPTMTkqQ0
vW7PsMdp+fF1+kn7uCZF71Z9pB4F/TZBEx4AP8dVMCnl7weDK4+vVySNwsG0GBF0wOCfch+aH6iR
EaTtNL9PKW3zC56UGmAg49whC1Lm4wezApp+de0NBkE7lsqeVeGA/5IRU9Mg2OepxODPyFNShJEY
85yLBFMZ8Haym0mxv1iz1Ij3WKb7qXGllEoEASikEcBTIwVM3BddUM1rcl/bq6pEgMSPI2UW8h1l
SYQ+H0Ca/Pg3CCD3bTz2SumCLLr45pCNUMAYFCZ2URHI7JHig6PZqNZ0dTxcv5dDJQ0bKLQCMOul
9rZoIxOz6poi4XB5oVbwaMDuMdqWfMGHGxALkJPl6BsuPjnJhaUDOjL8UejINwLeJu6gch7Jksrz
gSumxqsxYDW36Vz2F7EC/yIuNfj74aOG3bZnqRu7i3rZrH48eavNKBWZ9YyBoX0LIbrdYU2nIBrW
qf6vrIZkP3wDZojwTy0jQWKe6nDN4IHFQ2qI9ExIV2Ze+AFgJz2MRffQM5dKJwRIipyfoNOHQOVc
lTFzjtzjpdFMEgyyyeRDkCYR0D33DjjsybPnMUj6ZHMVmy3uDuEjsVMhDyJREek5K3YEmWA8ESDT
Bw0zgZGf3sJY7R5DF4NBewcm2CTbAMAmoXvDLxcoJei7AIMWNKihTIZw7EDKIf/Oyo9rQR/WdEdU
5LsIv1Ns+xQVUlpJUzXobnSab5R1J6dtLcjpABPAkSiPuBe/z03Glex6zswhYb3b3W+8kqj962m+
PfggL/KB0J8agKOj3iJ17Mu6qCtWuotc/lBRHPJDIBjE0owkEMitXM/5d7P1tk37K1NO9nyljYmn
zY42zdpRyiqBvvN2cjOKRDvBwVKgvPXGQoQaOBtYQ0xGxu9mwa8E1I7XKUfQWdY7ypYMuAFLb+ZC
tV7P2dsSBPt00MYRlUlFn5xuSSZfFkWwg/HW5Kp0AZU+0TckfjTSjiGkTyHpgG1I7dlu2uMb7927
d4JsUkGwX4i1ggqTb6NiRJ0u7JfrlhlsZfmGQSjsRMZjl7qMvFuPCBmSDlKCyF5BCL063EZ2eaaN
Gs6jMRIUz/EBwTsgO7CepFJvjxBuVvhVWt/O7lWfGmdwFgqLkeKiyKi32Ze+Iz/Tsm1E6HFFZ2HA
fLjyuwFIFbrUcSBjvp/bk0n1p1Pg9isaKaRI2WVPzYVJYXkuhBV8KLMmws2gxVCpRk15gbKXsrDv
HiB9A+mkbmHYn0Ibk3fnoZrkp4rbEM8FfF+Dm4jxoqWYMtud58q6x6OOtFMd69uj/rvn2EuZSdJY
fB0N8e0PfXun0OzvzV8fM2Jh1HXwnmVRnrp4VwXUAOlKBWx4vjLF0a5WVEjF5BGeTlT9ceF213VP
v3BJJC51g7ZOS4tHY97Q+UNU+4vZ6oFcLjMzTDvqh9MV03bHSq4RApIbGLjnscnGhi8YIogbJIEB
beFrpmg6dc8NBUSSCG4GpX40W0CLhvawdIoCIneT75kefXzHMOAOPyjlxM6moS+cQlkbzWrnAdJ+
PaMgiPxLbUxisq/5lBGusAH2/nyu5BNlQjdxogKwg3kJvKNv/E8yIltVsK04l8nQ28XoR73ofil1
4C4uWPU3aq/0FO5J9XNfs9w/6HqqHjRYiyD7FvXhfb6V7gPjLD0mqC2XLTfIoGkvcTDP2XtF00sK
JJ+bGXk0osEiRBnK1sS1jZG2o4OtnhOmmFZmW9GpagwpYQhPluwXa/5LDK1W5Qy1Yx3nUTf5J5Nb
SqqLMhXnnSmv4pzJ2lD33V3tACWQpyYUa0+sxIvrT/v2xHUuKUbY024E9CE4WbguUKJv+rkYwkok
RU+SoJ0RqezH6cWGY7rHZG/0aNpu0a8Uple8kIaJasBYKACV6wHXI2M8GTTgM8BBCZ0Pvp84kxoA
kcxlyWDqgC52nZ9MmwxJC9wc9QLNz2mFiz5p0UuKX6Fz6ZPj+z9M186E1K+vPt9dj7ABjsDJV3q7
Hb6TbDAS6UjP0dfjKMjFzNDg0lJqhexKJ71RZcl729X8aCOW/01d9Dp+yDew8RW8ft0hFW4nwJF7
t2KGW71ZiN8GWfp2C+t6fJP6YRofXg4l6EOEBLcmlpt/7NAaOYA3qonG5zwuI8Dpw+R7X0j9D0PQ
o84KiWOTBfsgIiLrW1zH/AdK/K+KZ3xYGE2EyvwLhuD3j1K7F/RUfAUm5wbfA5tVDw6H5ymjM5qf
K44yv+/ifDQfUgaP3avrhkuuI5t9Fkwmd3OgT0BuL8nHN6sWR0NCQuLsBx7q5iI2WqitlTa9dXhR
xApdmTxqfhblBeyvsevnc151qlNcudVEJDti4e2N5A3X41c9LzU5+y2BdFvF91BrpvEMR0b11hKK
CKvglc30La9PNxLHx1lPx+MgWha07mxcggHEKYLDWtfCfm7NzMkjLWfRF0j7y2gw1pOhK0vo2P4Y
7oxrNLXrNPEOPYHpekHkOok+07m2o6E2kwBoVUdrZsg34cjrnLCjqE1kGvr4JxuE2ta58JmhWsa/
8EBthVdJqsvFBiE598wAU90xvn1AgU3rn0eBngRDs05vXUYDa6ljSkQQJ+imzkgydQvYyZuQcLgJ
a67n4PcBqguQ7XAE7Ev6TXUIFF4Pa5Be5EqV6UInMXPFkbBeTLeYM1JZRvH9c1XrdMdaYhY8WyuB
qjNZYyIw4yK1nRIsPrUgbnjVpcQXIQXrmtPQaV26CUyy0Gyq35xZg1TUM1kuTeUOGnPci0dEGwBR
irUg1kMIvYbjOTyLMfzvc+M8IhMWSafWcEEIGzPmnv453p/OKcrvYeb1d964kxWcxNwLJ1qPAQms
Zmi/DpjR5eE/8z2TbUhKVZvnt33t+8OLl62Ggs1FHsVTClr7v92d4q/T8nC9xichQZOMNYbIlIfo
GlOuesKrX8SaUpj59EjTuSygxpDZ5iI3q0ndKcEIA+itHdFgst3aKtVXBlsSlNfqTaq0bZyt0xjs
RAQHEaSx0tU6npiHIA9B/cWOYi6E9RThhwAvjy4sGvndHF9YLPuVQji3Ei2MW3DlEjQHHxWK9X68
w5josUPsSle8dqDscw9CfoxMsrCBOhoviXFQWCRd+fQnln0rRNfvL4eKxFWzc7b5ip+aNdnvyBQk
DYg3lg4iv34wLfI4VgLe1xWPVp1+b7lOy3QFrVRD/KZs99U+p4LXfvJKMZxKKrGEsabMdb6W+mr9
eoLf4qKF47R4lCKYyRnfpIgH8xHgzQoVN2EZG+6M1RyPw0+7mhrqBj/kAt8jMoXRlPB0QVbIg+pN
oQtdF5nzLP2ynD4UHe9wRl/l9lrHXQowq1vCz+5CPbet0ZTqJGZ17xn/L6zanAljKDw8sADwEftk
a8vTAAvcSTg+NDtKF1AbC9AVqCyDx4mGkYvaDG6puFIhKCg9u+tyadK4RyjhXtrjCw7JxT/kzkIS
IHj7XEJzCbfQgeLrmdeFbrdAivUHv9kTh5gNR2J1WihA351jbQngCV0H45CYNe3SAyCxx5/Hq8SZ
6xNB7KyjSyfuBg8GAUhVrPJEwuVUa1Vgslx+Kh8cjUolpf9vpEugCvyxFypGVFY+wBv1riHiaMm5
i2ACQqFxAwi4l7pQ5Xf0yGEHsAcoZjs3RBC9c5r3tIpPWmd4Hf7dYsvnKUW61P1js8SCl+qoFUag
TfQ4q+yo+107MUIk7V80PJmUWKPpziuRoj/0s/lpE0M/aLv12QkkBeaU3IzyP5A3MbWOhd6B51vc
HJonCZgAchCZhyDqJ/2TmVqZfkiOK4laJ5MOBJYi7T8HEBz2ke0dtwXwEMO5bXvLnOxfLExkIE/W
WbDuVJ+HmQ/SlK759rF5F1XVwPkuncs2c4j46ArqQLFuL7IWQMuFDJQUfcNzeel34RHh2GH+1cCm
4KnrfmK8BSdEucJOx3/kCdaFrkIb4b0RcY/zMGW67YYg5uQt1zNmN1OIhCeegpdGUGDvRyXHTwPx
dgYasqNR8WF6gYMssauLhdMqaFNh5L9AT3mUWkamxPQQWR9uBSMym+kNg2l/XPi9qJrdpNqvLmhN
VBWn0gpiLes3QSds/8YGeF7OYV7X7m4Kdmx/4HPTnan0x3iP5D6pOYguuYvjUYhB9hYAyUfGIpRw
CHBaL3B1BEvvuPI5IHwHZ+iQlVGMQYSchrLMAS5pBiXWIHyg++G+w+63STuq7bj/24/LhrFLwHwo
rLVIFnCCPhDzMJi1jY96O5eVLg8/PjGweuF44kbTo+tayPn/axRnyrGttUURkMeDV1xlhxCwVu4L
9AuUyfQdedXU+NoaqWs0DVt8A0ScPzLJU9joQBhj2o3hbkwSOZC21iIoPJwyFjwYUzYCBEv3zYNe
bCLadbAL9SPg3H4oRKnZ3bIbxtspB6tqltoMyuuvpyoE77ZrtV25BFReBERCYHSxeBi/8Rqp0JmQ
fxLYXW3ObeE4KAc9S3dd6KpvW9rwmTHlxonyvBDn25GVBFw8CTAx0ndYDyqeoIo8koWkl2mQHOga
N94ocGgy4yU26s0TGWlsTHxxUUCF1EJ/FWt8a2zXfFOYozxLMqu+T/ygy9zjwvg9OioXx1oZJfda
TXfVEuLkBm/F94LlTD2vMlbxaU4T7LmgQzdTWzCb/4kx9S3NpLq5KXf4W9et2GR/NCvADuFdkzS1
LKCHvZC5Up918Hbbylwa3Orx1giqk6xgeDCzUf4OZuEgHKI2jqbDZkMNPGOqEqmbvuN6z490cFJz
EnjZNIAAP7Nyv0q2f/bHpayXtn3p7qXBJ1zjCBkoLhzfJyk4Vm8pNchyVYf76ZGomsPnIktcMzNZ
6EWRFzTgTOrVX5OPDeSsM76hDZld0aWd54z+79nlc2MWRov+ebf70ftXvxYzCDLsajlHdvhCKj2F
TLfpmUxFTaJCSPM4ews76KomnPOlQ3LhVaCdF5AG6O0QkMmsZswI05UOnfx703nCrwq79ac8OHfg
9NW9cvChZPhDK7GnULRGJT4GnEVRk2Kj+PrZ8URdOEYio+FewHVLd/PA0zwiRme46XXPLc4c+NeV
+LLy3h1MEyo0goFLA9grzdiqE2lWoV3fVyEu8b2yOw7tNwh4qKQ2vEfrn+VV6wGSOEtd1Uy63kkU
wZz7VAKA3JT3LGXjgBhU96baUiNkUCkfX8dfwKLxC5/468sssPm637nVgjnoRLzqIq6sZDcWbI/k
ufTac6197u9VS0ADIumaVY+zt2q+bNXmuRqOsJ+mkHvCz0RNM6qm/WbfOKTEZ8YTd5Iy0ikMAPI+
Z3SLRF/KI7x9CVrNGb8DjCfGesa0uh6In7zcIo0/QjUYYPJF4xB9vYXK4hpmsUHZVIzMw9OLH1Jt
K3TBi/qIF+ukTCgxLf8gAtPeAFZdASHIYVv720TiV66E5678NrAfb8Aqdi6WuG1AqGpzCcvRJ7h8
JwnQPXjPDDbTZZJQDVl8g9rETLq1BBn5zWVXJl98l5zx1qRLf5KvTVfW9FmLNuwJ3tvKE6LN5gCU
0m2XPCNnGd6bFnmYTl0V/L4xommGySwemT+ecDscXOcg0JtmD5t5rxBrDUGpNEvSoMns8ktwp6m7
aWW2j1pZ6C02HRYCeZEskg1kmN2LvVz6GP272/qNWO2XhtwGE3YbvfhLU+A6kXfiIqGtG/JXisLh
o8lRZUHEaTCSif6PtZT5gEYhOCVFZdZLm7sFxW1o9uOGDhj/x+rZGTPhl4qcJsSS2Z6GNEgp81s6
g4jMguChhuIlp+fXsYC1ukEcdYWRo6cTHOnWxqtc1HwTUHkNVNcv4QhyvbZf/UeKjlHQzaQW1pbL
Clf6YbytVXMSw975nMP4xFoMUFNcUnQ013TSipqkEcmXKIlWLepVIt2mhSK5g/6ua7yFlgAkWQeD
WrAbDlLSZ1KjrFoc73i+KaZRUyG4+knrHWIPHyb4Gx1tdH212ejSnZd74O4GiJ4rMFNRFUvqXWHb
x9rZMSTs3rs/+GcryiacY5n4rsG9xuWQ9bx9e4HuQuhRsnZBq1JvoyTN74TS5zfLABr4MEn+Bwzc
mgs/fp3Dcslfs6vqamqYx6U3oArfrZstCkbnYUQm5Hp2kk7YD9cF0CYABLNEt6bVAPcL6zN8EtPN
tiwo97L3mSRgxEb3FSfNE8u36K43WNd5ZZ6aee9gAgosInU9QwkRJ/2UHl0tz3sEYtdXSKkQkx95
nb0K+KfjRAk8yleK+WO0ZFBc6TzUqddodU06uPItK13RMh3Q5Lr/GuaxMuaZqiOBtBr623xstSoT
nQdpETMwHEenetAh2Gdqj4oawk5QkLN1lolV0pIgx3tAaUgBVf6H7STKZd2BRl/UsbNm4k6Is8Ze
QbJ6oDt+3vq0dK8HBZG3xE5v5Cowuhk7WpYoCDbzjRBBmHkPyJDLmuQNQzWJE9e+GCU58QV+WK2S
9HWmY/KIL08BPzSrHYiWlIrbCmeDktw3WS/ofBzfDlDPcoHQsHxp4NsDO1oECSa2q2dksig7LUDv
oWKjSyC+61oOIOSdeSde6vPYvBX4NKDI8LT78fpxAGFGB+l88FtSblvZRYCXt3KYqh4BWoQJ1nlQ
U0Ki4BilReBwQmhZJ0KD99qQUJKX0dvziEySlE76etI/YJXaxEPgemcTbSVUsl81ky5IPB+rC9gR
13kXzl6DJ5o9oHgCbcFARfWSTJwxd71c+iSCcyajF81fVvnAoRB57L1NoTlm6quCxgr4nnxkm4ax
/qPAuTHAQ0lu7ls1wevXVnJ8qmKfGmIuRZEI3z+0/jM/ewCATeYX5T1AwaDWO1LH4hJ8l54PwOzn
FxtlfE602HrrXsBBVxL3lpakmSUerNh0nt0xzFy253JTkjz01mWr1BBuRD7B8B39CnbmArIOWirh
IcVlxtiNXCW/T9eGhp6MFkNQ2lEyZoBJ9eNOUvmXBef0I/ys9cRZsPu1O/SZUnoAVR65OniYbNw/
O9PgZ9WIRQ+S5wx9J0B0Yz0lpiHgVa26pOSLmrztXNEOQ25MEMDl/uqoObTt5hSsmsnB6PczTGvb
q9k126neYsLWAfeNWKhWgNSZgwXTyL74U4RjcSdMAqKTMSJ4f3fzT93Ft+158ESz6w0WTMMJtSDH
7TDh8FK9m/+t443+twuf8klYyeXASy3hRTSP51TJRtPuCb7D7A13eOlP7vofTEoM53G9O/wvMEz4
D7i85zagqJEtxAGjzuwHuaA9ORQd5HHukRqVFT1PmrClQ3Ki2aX35LAJo0RNGejhasr08u+IVR/O
Cr255F9fCnmSsXGZOwKKAbNLGctf08EyBzBDdga4IArVKsvm7rPS6Ut7GKmtRgaO5ooyOOfO3OBO
D0jtMc1pWhwOab/FgaZjvR/pCezLqckVzbHdnaFGgHmPuXc4TB2EApq9xfPGFPDbDIzFKdrIu1Ix
SISabSWs5Oglh765jGZvRq/90XXlyy2k5TRT0jscKfgxK1nvbzlsDKzOm2Rb9RK1u1n09GLi6OG3
o0p5ZNDCGKgY/2qpMUr2GKJn87MxneZS1f9Y6a/43kwgINe4LnVo2Rx9q/5EYa8vwcxYFxZmht+/
onz2DZLYFNrfMPBpTCgf8xjOUo8URbz7J+379nOfYp44sXEjKvk721yZPD7GpcQQiL+3wdliEAjp
haqWAzRyWQN+fQWhOpOygZsJB+RRR6Nz4HydvPKcdGAmql7ATevH6MnigVg3nYA+PRfg1qBMXyjU
gc/EcBsuMtAzSk4KCYZRDQLVOXf2m6Dh4kdTP2JSu8g5x50NC+LVuYWxO0pcIOWheK9h8OFn1wOG
ym51mbrwtGMMnk7qmJEz0Y/iuYjXZVC2VMfyX0JDDicshDHVntqgAQ2SpfMxv58B77Ck/tt54jQt
BNZrgAgVqdOASABf2Q1Yp3yoiORuKt4SoIq2ZwX1XVS8725pCbqdDcdIbdbw4TZlEchTBAqmk0V8
25w6rQyCpxARQRx+54h/K7/+Y9SjM9ZhTSjjM+DZLtjBjdtH3AzTEDDmMERPMwPVp+GN6MA1t4tI
ejKSfbMCmPEPfSGSC5eTrNmIXk9pBFIMURaDmeMEst4RDPap58Cjh3VT9YmXveodklOrzj4y7j4J
iNwO4dlRM3Pd9LWfT4zvF+7Pk35C7XjYmcxlcyL57UWcqViF+J241QU4zPdL+hA0cl3clthDy22/
AhMcsgalJ7cIXrKZR/+cqzNLkRvE70SYU8uMr+qrSIzQE2ludbjHhhGU9DwOX4Fx6qv19lYkULVg
91B+BfLghlKbNICwPheEbUtIkWJ9a8M9rt/WvFGdnhDZZ+WF9WcJGRGtCBzRxVhJ8RySf7qtafZZ
ocBqAfLlDOx+An/i8xrawB/SuQQT1BM5OunvsXfAD4apP0mv8VsWojO5BvwauwJt0wc61swAUVZ8
0/NRpRwjah4VSoK6Z3/0NIhJdaCQG27ypq/A9XEFLp0CMX4XICFZLzQ+KZJ+c3Mc2hHYV5fK1a1C
aTIGxS9xbr0l7GP4Om1Vpv4EQ/ToUfP394WiurVgAyxULrcMkK4ZggirvLTscWYqWKg8tMaEqAg5
EmSnLIsQEyDrUH2rZUUoAlZHxbWlOVQnd78QjorgiCn2D5Fy7TR9R5U1i57r3YqgEi3BdgKZBzjR
1GfFOw+SmOUIn8cdt0vAxRxNij3J2HSLImk9aN/jO2rwyJ40CIN2c/jSmkm5/Ofdb1Dyt36Aipzy
OFfLA81XmFVmavMzoqgzUBuMo+YgUQKZFJFDktsfZk3Ze83X4u2BEqk3xIGkVMpE/nperswrYKYt
exrnVN9tpPSpHIiHswUWrrevvcFIcTINJcqFS5l197v878nTvbVcvCJ9CJ8Sh5Q/S5QM2n2hP2Xd
YvDcfl4G8/bhjHD40R0c5H/iVC6F8PfOSG9U63hYKCIWKtF/TPyrB4AdvJhKNL3bum9+zIXdQ7C5
UNeHM3+4cdf4hoNUNBOR66hcBmjykT2eZYwcfPfzHBv7LCePPYZXCJMfDO2YhaVxD4Ec8II+FGYM
s0CVZZ8CG5/yDc93bOEAc6Chzlj/WCJH+D80coBExaxG87z3kBtmZvnBc5SNOy1rW/SQwkTvpDUR
EkC808JBmnJwWvyZTbtjGm7QU4K2NIhPCYwVvWNG3rdC8gvofCaHrpfY1RUgRl90JAbko/3XSnPi
xrB2ddngOOM/xKuZyFgzdBAAH/HH6URISfv3wEWBZxragE/5J7rCvY6bT5XPqV+Pml3VutISFRQK
gHkpEg5qGaYH2jwVpBHsMoK7N1eJoGFf43VbUWbYjjb4s280RyOZ4GzFI74l6/s5gR1uZuqRqmCT
Skq6LwKA/vmGp2h+xUK0grizme8K4c6vMvJotbMurRX3GxD60ELFBfRrbA6g6ioZSE4aPDrDS061
WTlPHngzJrgA6cRfaAWkOU1i+O/BKNd4XQi0/RQrqth243+3Zzl/mXdaobtQnSqfaZosRqDP33sn
S8s80mte7qqHR1QXqcHrED8dIccWuUnnNPNn8k1/Ma+LrQczUvRpJOMlOWhpC8njQuoMUFYSrcM3
hISeBW+7wJoDRXeic4ZMsHzC7TGtFrYsJuZqwYixpo05yGy2Tj9R0E1t1OLD9SQRyAB+gvRenioO
7mLzIJWclUDUdNkCMsyENyu8E/dLX/Gwvg9rRJuJUlHmV1Xc67dzWVFMm6XgzWiVUJbKB+IIbUfX
tHJ8wmnQTopwq6OIOsi8/p55owiF23kY5yXn7n9Le+MiFYbzUCv9TBrz8mhL8DZo52lubDmDmPjU
JeTXJ81LqsxgHbCDXF1dexCY3rKXZ9xtlkitHYHmCf4/dLw5sIvBUC6DNbIPkW4+LW96YMtA49Js
apivfknlM7YNkrFRg3Npdo43jeKYO1UIq5DjJ5klF7CvHJUzrluJymF3ukOtSApy9+sDfx1/qOI1
9qakKw/sfILg1tB1bkwnnHrfQpfPVVVmOSgNL/HfZ3Z0rpn00+u/ezUx1d6FcEkQ/LE24KQxdF15
EXQmgADkQ864kywRf3tZMyp4uYBQ0w4cwDM1TYruS/xVYUaxVyDga4oIgSW7x51AuEHAQdsHH/xe
LZBbLmybbsrr86Cet0PrV9pJGFMWYn7+ffAoV9W8Vwx45JsbUT2vLRvT6cgKPYqxjYH6Bl1wxrSq
UsaLCsOPwC1vkc5+ON1aCMJn9a3DBoIyRqA+xMQiYxddlCO9AjPm3iqsuC7/wAhhRf/VC3qsSKLG
RAbhhIVsLBYunZM8hg/Kmx3djsiGG6vJ/c4iXw5HsHmoaQsZyrBQxwB0bIZdpsFIfwur4j9pXa0g
GRajSowUPFOzVC4xpxoMbMYSeVT3lDH0imE66s9/ly4dkkRMCXVPHnW/InVcxWOBEOJZbCQvsudR
/S//YefEOmCEww0PSJd8wDO7U64pWrnbSL79IaDx0ONxtKtl0bHhtpHtgBZ7v7/e54ksImL/Bt1v
CdrAibtyvFZoDJSxk10Nh0JMQdFnH3cB5c2w2j7IlGBnB1xVRIZgXRv+UDipSjd2sM1lUfYbpft1
dW6YKgFQmE1XgWti8hwAt6uz05DCML0/6a0zCHDOpe6iNIHfRpAZLdy4Ig2FJFRD7NqqzCGHzoSi
FeFwXnCaagAGNtEBw2oM5dJ7XL14+v+G6pwad3PrDrFAka/BzP+GT95s45SOyhm13AfGe/9vRDyP
Xn8/4QgRAHRfjnaXLOSb7HI+9GAY7b7YuTyGoSDB/XtJ9pTvzcVXek77Wg85HlwenTRiLrY=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
