// Seed: 4171768285
program module_0 (
    input  wire id_0,
    output wire id_1,
    output wand id_2,
    output tri0 id_3
);
  logic [1 : 1] id_5;
  assign module_1.id_9 = 0;
endprogram
module module_1 (
    input  tri0  id_0,
    input  wor   id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  uwire id_5,
    output uwire id_6,
    output tri   id_7
);
  bit [-1 'd0 : -1  -  -1] id_9;
  always @(posedge (id_5)) begin : LABEL_0
    id_9 <= id_3;
  end
  logic [1 : 1] id_10 = id_4, id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_6
  );
  assign id_9 = id_1;
  wire id_12;
  always @(1'b0 or posedge id_1) deassign id_7;
  assign id_12 = -1;
endmodule
