ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"SEGGER_RTT_printf.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text._StoreChar,"ax",%progbits
  20              		.align	1
  21              		.p2align 2,,3
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_StoreChar:
  27              	.LVL0:
  28              	.LFB0:
  29              		.file 1 "Core/Src/SEGGER_RTT_printf.c"
   1:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
   2:Core/Src/SEGGER_RTT_printf.c **** *                    SEGGER Microcontroller GmbH                     *
   3:Core/Src/SEGGER_RTT_printf.c **** *                        The Embedded Experts                        *
   4:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
   5:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
   6:Core/Src/SEGGER_RTT_printf.c **** *            (c) 1995 - 2019 SEGGER Microcontroller GmbH             *
   7:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
   8:Core/Src/SEGGER_RTT_printf.c **** *       www.segger.com     Support: support@segger.com               *
   9:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  10:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  11:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  12:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER RTT * Real Time Transfer for embedded targets         *
  13:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  14:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  15:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  16:Core/Src/SEGGER_RTT_printf.c **** * All rights reserved.                                               *
  17:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  18:Core/Src/SEGGER_RTT_printf.c **** * SEGGER strongly recommends to not make any changes                 *
  19:Core/Src/SEGGER_RTT_printf.c **** * to or modify the source code of this software in order to stay     *
  20:Core/Src/SEGGER_RTT_printf.c **** * compatible with the RTT protocol and J-Link.                       *
  21:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  22:Core/Src/SEGGER_RTT_printf.c **** * Redistribution and use in source and binary forms, with or         *
  23:Core/Src/SEGGER_RTT_printf.c **** * without modification, are permitted provided that the following    *
  24:Core/Src/SEGGER_RTT_printf.c **** * condition is met:                                                  *
  25:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  26:Core/Src/SEGGER_RTT_printf.c **** * o Redistributions of source code must retain the above copyright   *
  27:Core/Src/SEGGER_RTT_printf.c **** *   notice, this condition and the following disclaimer.             *
  28:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  29:Core/Src/SEGGER_RTT_printf.c **** * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND             *
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 2


  30:Core/Src/SEGGER_RTT_printf.c **** * CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,        *
  31:Core/Src/SEGGER_RTT_printf.c **** * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF           *
  32:Core/Src/SEGGER_RTT_printf.c **** * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE           *
  33:Core/Src/SEGGER_RTT_printf.c **** * DISCLAIMED. IN NO EVENT SHALL SEGGER Microcontroller BE LIABLE FOR *
  34:Core/Src/SEGGER_RTT_printf.c **** * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR           *
  35:Core/Src/SEGGER_RTT_printf.c **** * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT  *
  36:Core/Src/SEGGER_RTT_printf.c **** * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;    *
  37:Core/Src/SEGGER_RTT_printf.c **** * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF      *
  38:Core/Src/SEGGER_RTT_printf.c **** * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT          *
  39:Core/Src/SEGGER_RTT_printf.c **** * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE  *
  40:Core/Src/SEGGER_RTT_printf.c **** * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH   *
  41:Core/Src/SEGGER_RTT_printf.c **** * DAMAGE.                                                            *
  42:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  43:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  44:Core/Src/SEGGER_RTT_printf.c **** ---------------------------END-OF-HEADER------------------------------
  45:Core/Src/SEGGER_RTT_printf.c **** File    : SEGGER_RTT_printf.c
  46:Core/Src/SEGGER_RTT_printf.c **** Purpose : Replacement for printf to write formatted data via RTT
  47:Core/Src/SEGGER_RTT_printf.c **** Revision: $Rev: 17697 $
  48:Core/Src/SEGGER_RTT_printf.c **** ----------------------------------------------------------------------
  49:Core/Src/SEGGER_RTT_printf.c **** */
  50:Core/Src/SEGGER_RTT_printf.c **** #include "SEGGER_RTT.h"
  51:Core/Src/SEGGER_RTT_printf.c **** #include "SEGGER_RTT_Conf.h"
  52:Core/Src/SEGGER_RTT_printf.c **** 
  53:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  54:Core/Src/SEGGER_RTT_printf.c **** *
  55:Core/Src/SEGGER_RTT_printf.c **** *       Defines, configurable
  56:Core/Src/SEGGER_RTT_printf.c **** *
  57:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  58:Core/Src/SEGGER_RTT_printf.c **** */
  59:Core/Src/SEGGER_RTT_printf.c **** 
  60:Core/Src/SEGGER_RTT_printf.c **** #ifndef SEGGER_RTT_PRINTF_BUFFER_SIZE
  61:Core/Src/SEGGER_RTT_printf.c ****   #define SEGGER_RTT_PRINTF_BUFFER_SIZE (64)
  62:Core/Src/SEGGER_RTT_printf.c **** #endif
  63:Core/Src/SEGGER_RTT_printf.c **** 
  64:Core/Src/SEGGER_RTT_printf.c **** #include <stdlib.h>
  65:Core/Src/SEGGER_RTT_printf.c **** #include <stdarg.h>
  66:Core/Src/SEGGER_RTT_printf.c **** 
  67:Core/Src/SEGGER_RTT_printf.c **** 
  68:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_LEFT_JUSTIFY   (1u << 0)
  69:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_PAD_ZERO       (1u << 1)
  70:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_PRINT_SIGN     (1u << 2)
  71:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_ALTERNATE      (1u << 3)
  72:Core/Src/SEGGER_RTT_printf.c **** 
  73:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  74:Core/Src/SEGGER_RTT_printf.c **** *
  75:Core/Src/SEGGER_RTT_printf.c **** *       Types
  76:Core/Src/SEGGER_RTT_printf.c **** *
  77:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  78:Core/Src/SEGGER_RTT_printf.c **** */
  79:Core/Src/SEGGER_RTT_printf.c **** 
  80:Core/Src/SEGGER_RTT_printf.c **** typedef struct {
  81:Core/Src/SEGGER_RTT_printf.c ****   char*     pBuffer;
  82:Core/Src/SEGGER_RTT_printf.c ****   unsigned  BufferSize;
  83:Core/Src/SEGGER_RTT_printf.c ****   unsigned  Cnt;
  84:Core/Src/SEGGER_RTT_printf.c **** 
  85:Core/Src/SEGGER_RTT_printf.c ****   int   ReturnValue;
  86:Core/Src/SEGGER_RTT_printf.c **** 
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 3


  87:Core/Src/SEGGER_RTT_printf.c ****   unsigned RTTBufferIndex;
  88:Core/Src/SEGGER_RTT_printf.c **** } SEGGER_RTT_PRINTF_DESC;
  89:Core/Src/SEGGER_RTT_printf.c **** 
  90:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  91:Core/Src/SEGGER_RTT_printf.c **** *
  92:Core/Src/SEGGER_RTT_printf.c **** *       Function prototypes
  93:Core/Src/SEGGER_RTT_printf.c **** *
  94:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  95:Core/Src/SEGGER_RTT_printf.c **** */
  96:Core/Src/SEGGER_RTT_printf.c **** 
  97:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  98:Core/Src/SEGGER_RTT_printf.c **** *
  99:Core/Src/SEGGER_RTT_printf.c **** *       Static code
 100:Core/Src/SEGGER_RTT_printf.c **** *
 101:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
 102:Core/Src/SEGGER_RTT_printf.c **** */
 103:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 104:Core/Src/SEGGER_RTT_printf.c **** *
 105:Core/Src/SEGGER_RTT_printf.c **** *       _StoreChar
 106:Core/Src/SEGGER_RTT_printf.c **** */
 107:Core/Src/SEGGER_RTT_printf.c **** static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
  30              		.loc 1 107 60 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
 108:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
  34              		.loc 1 108 3 view .LVU1
 109:Core/Src/SEGGER_RTT_printf.c **** 
 110:Core/Src/SEGGER_RTT_printf.c ****   Cnt = p->Cnt;
  35              		.loc 1 110 3 view .LVU2
 111:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
  36              		.loc 1 111 22 is_stmt 0 view .LVU3
  37 0000 D0E90123 		ldrd	r2, r3, [r0, #4]
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
  38              		.loc 1 107 60 view .LVU4
  39 0004 10B5     		push	{r4, lr}
  40              		.cfi_def_cfa_offset 8
  41              		.cfi_offset 4, -8
  42              		.cfi_offset 14, -4
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
  43              		.loc 1 107 60 view .LVU5
  44 0006 0446     		mov	r4, r0
  45              		.loc 1 111 12 view .LVU6
  46 0008 581C     		adds	r0, r3, #1
  47              	.LVL1:
  48              		.loc 1 111 6 view .LVU7
  49 000a 9042     		cmp	r0, r2
  50 000c 07D8     		bhi	.L2
 112:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
  51              		.loc 1 112 5 is_stmt 1 view .LVU8
  52              		.loc 1 112 25 is_stmt 0 view .LVU9
  53 000e 2268     		ldr	r2, [r4]
  54 0010 D154     		strb	r1, [r2, r3]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
  55              		.loc 1 113 5 is_stmt 1 view .LVU10
 114:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
  56              		.loc 1 114 19 is_stmt 0 view .LVU11
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 4


  57 0012 E368     		ldr	r3, [r4, #12]
 115:Core/Src/SEGGER_RTT_printf.c ****   }
 116:Core/Src/SEGGER_RTT_printf.c ****   //
 117:Core/Src/SEGGER_RTT_printf.c ****   // Write part of string, when the buffer is full
 118:Core/Src/SEGGER_RTT_printf.c ****   //
 119:Core/Src/SEGGER_RTT_printf.c ****   if (p->Cnt == p->BufferSize) {
  58              		.loc 1 119 18 view .LVU12
  59 0014 6268     		ldr	r2, [r4, #4]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
  60              		.loc 1 113 12 view .LVU13
  61 0016 A060     		str	r0, [r4, #8]
 114:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
  62              		.loc 1 114 5 is_stmt 1 view .LVU14
 114:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
  63              		.loc 1 114 19 is_stmt 0 view .LVU15
  64 0018 0133     		adds	r3, r3, #1
  65 001a E360     		str	r3, [r4, #12]
  66              		.loc 1 119 18 view .LVU16
  67 001c 0346     		mov	r3, r0
  68              	.L2:
  69              		.loc 1 119 3 is_stmt 1 view .LVU17
  70              		.loc 1 119 6 is_stmt 0 view .LVU18
  71 001e 9A42     		cmp	r2, r3
  72 0020 00D0     		beq	.L7
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 121:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 122:Core/Src/SEGGER_RTT_printf.c ****     } else {
 123:Core/Src/SEGGER_RTT_printf.c ****       p->Cnt = 0u;
 124:Core/Src/SEGGER_RTT_printf.c ****     }
 125:Core/Src/SEGGER_RTT_printf.c ****   }
 126:Core/Src/SEGGER_RTT_printf.c **** }
  73              		.loc 1 126 1 view .LVU19
  74 0022 10BD     		pop	{r4, pc}
  75              	.LVL2:
  76              	.L7:
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  77              		.loc 1 120 5 is_stmt 1 view .LVU20
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  78              		.loc 1 120 9 is_stmt 0 view .LVU21
  79 0024 2168     		ldr	r1, [r4]
  80              	.LVL3:
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  81              		.loc 1 120 9 view .LVU22
  82 0026 2069     		ldr	r0, [r4, #16]
  83 0028 FFF7FEFF 		bl	SEGGER_RTT_Write
  84              	.LVL4:
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  85              		.loc 1 120 8 view .LVU23
  86 002c A368     		ldr	r3, [r4, #8]
  87 002e 9842     		cmp	r0, r3
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
  88              		.loc 1 121 7 is_stmt 1 view .LVU24
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
  89              		.loc 1 121 22 is_stmt 0 view .LVU25
  90 0030 15BF     		itete	ne
  91 0032 4FF0FF33 		movne	r3, #-1
 123:Core/Src/SEGGER_RTT_printf.c ****     }
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 5


  92              		.loc 1 123 14 view .LVU26
  93 0036 0023     		moveq	r3, #0
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
  94              		.loc 1 121 22 view .LVU27
  95 0038 E360     		strne	r3, [r4, #12]
 123:Core/Src/SEGGER_RTT_printf.c ****     }
  96              		.loc 1 123 7 is_stmt 1 view .LVU28
 123:Core/Src/SEGGER_RTT_printf.c ****     }
  97              		.loc 1 123 14 is_stmt 0 view .LVU29
  98 003a A360     		streq	r3, [r4, #8]
  99              		.loc 1 126 1 view .LVU30
 100 003c 10BD     		pop	{r4, pc}
 101              		.loc 1 126 1 view .LVU31
 102              		.cfi_endproc
 103              	.LFE0:
 105 003e 00BF     		.section	.text._PrintUnsigned,"ax",%progbits
 106              		.align	1
 107              		.p2align 2,,3
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	_PrintUnsigned:
 113              	.LVL5:
 114              	.LFB1:
 127:Core/Src/SEGGER_RTT_printf.c **** 
 128:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 129:Core/Src/SEGGER_RTT_printf.c **** *
 130:Core/Src/SEGGER_RTT_printf.c **** *       _PrintUnsigned
 131:Core/Src/SEGGER_RTT_printf.c **** */
 132:Core/Src/SEGGER_RTT_printf.c **** static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigne
 115              		.loc 1 132 156 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 8, pretend = 0, frame = 0
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 133:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 119              		.loc 1 133 3 view .LVU33
 134:Core/Src/SEGGER_RTT_printf.c ****   unsigned Div;
 120              		.loc 1 134 3 view .LVU34
 135:Core/Src/SEGGER_RTT_printf.c ****   unsigned Digit;
 121              		.loc 1 135 3 view .LVU35
 136:Core/Src/SEGGER_RTT_printf.c ****   unsigned Number;
 122              		.loc 1 136 3 view .LVU36
 137:Core/Src/SEGGER_RTT_printf.c ****   unsigned Width;
 123              		.loc 1 137 3 view .LVU37
 138:Core/Src/SEGGER_RTT_printf.c ****   char c;
 124              		.loc 1 138 3 view .LVU38
 139:Core/Src/SEGGER_RTT_printf.c **** 
 140:Core/Src/SEGGER_RTT_printf.c ****   Number = v;
 125              		.loc 1 140 3 view .LVU39
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 126              		.loc 1 132 156 is_stmt 0 view .LVU40
 127 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 128              		.cfi_def_cfa_offset 40
 129              		.cfi_offset 3, -40
 130              		.cfi_offset 4, -36
 131              		.cfi_offset 5, -32
 132              		.cfi_offset 6, -28
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 6


 133              		.cfi_offset 7, -24
 134              		.cfi_offset 8, -20
 135              		.cfi_offset 9, -16
 136              		.cfi_offset 10, -12
 137              		.cfi_offset 11, -8
 138              		.cfi_offset 14, -4
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 139              		.loc 1 132 156 view .LVU41
 140 0004 1546     		mov	r5, r2
 141:Core/Src/SEGGER_RTT_printf.c ****   Digit = 1u;
 142:Core/Src/SEGGER_RTT_printf.c ****   //
 143:Core/Src/SEGGER_RTT_printf.c ****   // Get actual field width
 144:Core/Src/SEGGER_RTT_printf.c ****   //
 145:Core/Src/SEGGER_RTT_printf.c ****   Width = 1u;
 146:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
 141              		.loc 1 146 17 view .LVU42
 142 0006 A942     		cmp	r1, r5
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 143              		.loc 1 132 156 view .LVU43
 144 0008 DDF82890 		ldr	r9, [sp, #40]
 145 000c 0B9A     		ldr	r2, [sp, #44]
 146              	.LVL6:
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 147              		.loc 1 132 156 view .LVU44
 148 000e 0F46     		mov	r7, r1
 149              	.LVL7:
 141:Core/Src/SEGGER_RTT_printf.c ****   Digit = 1u;
 150              		.loc 1 141 3 is_stmt 1 view .LVU45
 145:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
 151              		.loc 1 145 3 view .LVU46
 152              		.loc 1 146 3 view .LVU47
 153              		.loc 1 146 17 view .LVU48
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 154              		.loc 1 132 156 is_stmt 0 view .LVU49
 155 0010 8346     		mov	fp, r0
 156 0012 1E46     		mov	r6, r3
 157              		.loc 1 146 17 view .LVU50
 158 0014 61D3     		bcc	.L25
 159 0016 0B46     		mov	r3, r1
 160              	.LVL8:
 145:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
 161              		.loc 1 145 9 view .LVU51
 162 0018 4FF00108 		mov	r8, #1
 163              	.LVL9:
 164              	.L10:
 147:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
 165              		.loc 1 147 5 is_stmt 1 view .LVU52
 166              		.loc 1 147 12 is_stmt 0 view .LVU53
 167 001c B3FBF5F3 		udiv	r3, r3, r5
 168              	.LVL10:
 148:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 169              		.loc 1 148 5 is_stmt 1 view .LVU54
 146:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
 170              		.loc 1 146 17 is_stmt 0 view .LVU55
 171 0020 9D42     		cmp	r5, r3
 172              		.loc 1 148 10 view .LVU56
 173 0022 08F10108 		add	r8, r8, #1
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 7


 174              	.LVL11:
 146:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
 175              		.loc 1 146 17 is_stmt 1 view .LVU57
 176 0026 F9D9     		bls	.L10
 177              	.LVL12:
 178              	.L9:
 149:Core/Src/SEGGER_RTT_printf.c ****   }
 150:Core/Src/SEGGER_RTT_printf.c ****   if (NumDigits > Width) {
 179              		.loc 1 150 3 view .LVU58
 180 0028 B045     		cmp	r8, r6
 181 002a 38BF     		it	cc
 182 002c B046     		movcc	r8, r6
 183              	.LVL13:
 151:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 152:Core/Src/SEGGER_RTT_printf.c ****   }
 153:Core/Src/SEGGER_RTT_printf.c ****   //
 154:Core/Src/SEGGER_RTT_printf.c ****   // Print leading chars if necessary
 155:Core/Src/SEGGER_RTT_printf.c ****   //
 156:Core/Src/SEGGER_RTT_printf.c ****   if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 184              		.loc 1 156 3 view .LVU59
 185              		.loc 1 156 6 is_stmt 0 view .LVU60
 186 002e 12F0010A 		ands	r10, r2, #1
 187 0032 02D1     		bne	.L11
 157:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 188              		.loc 1 157 5 is_stmt 1 view .LVU61
 189              		.loc 1 157 8 is_stmt 0 view .LVU62
 190 0034 B9F1000F 		cmp	r9, #0
 191 0038 36D1     		bne	.L46
 192              	.LVL14:
 193              	.L11:
 158:Core/Src/SEGGER_RTT_printf.c ****       if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 159:Core/Src/SEGGER_RTT_printf.c ****         c = '0';
 160:Core/Src/SEGGER_RTT_printf.c ****       } else {
 161:Core/Src/SEGGER_RTT_printf.c ****         c = ' ';
 162:Core/Src/SEGGER_RTT_printf.c ****       }
 163:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 164:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 165:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, c);
 166:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 167:Core/Src/SEGGER_RTT_printf.c ****           break;
 168:Core/Src/SEGGER_RTT_printf.c ****         }
 169:Core/Src/SEGGER_RTT_printf.c ****       }
 170:Core/Src/SEGGER_RTT_printf.c ****     }
 171:Core/Src/SEGGER_RTT_printf.c ****   }
 172:Core/Src/SEGGER_RTT_printf.c ****   if (pBufferDesc->ReturnValue >= 0) {
 194              		.loc 1 172 3 is_stmt 1 view .LVU63
 195              		.loc 1 172 6 is_stmt 0 view .LVU64
 196 003a DBF80C30 		ldr	r3, [fp, #12]
 197 003e 002B     		cmp	r3, #0
 198 0040 30DB     		blt	.L8
 199              	.LVL15:
 200              	.L15:
 161:Core/Src/SEGGER_RTT_printf.c ****       }
 201              		.loc 1 161 11 view .LVU65
 202 0042 0124     		movs	r4, #1
 203 0044 02E0     		b	.L21
 204              	.LVL16:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 8


 205              	.L47:
 173:Core/Src/SEGGER_RTT_printf.c ****     //
 174:Core/Src/SEGGER_RTT_printf.c ****     // Compute Digit.
 175:Core/Src/SEGGER_RTT_printf.c ****     // Loop until Digit has the value of the highest digit required.
 176:Core/Src/SEGGER_RTT_printf.c ****     // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
 177:Core/Src/SEGGER_RTT_printf.c ****     //
 178:Core/Src/SEGGER_RTT_printf.c ****     while (1) {
 179:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 180:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 206              		.loc 1 180 18 view .LVU66
 207 0046 013E     		subs	r6, r6, #1
 208              	.LVL17:
 209              	.L19:
 181:Core/Src/SEGGER_RTT_printf.c ****       } else {
 182:Core/Src/SEGGER_RTT_printf.c ****         Div = v / Digit;
 183:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 184:Core/Src/SEGGER_RTT_printf.c ****           break;
 185:Core/Src/SEGGER_RTT_printf.c ****         }
 186:Core/Src/SEGGER_RTT_printf.c ****       }
 187:Core/Src/SEGGER_RTT_printf.c ****       Digit *= Base;
 210              		.loc 1 187 7 is_stmt 1 view .LVU67
 211              		.loc 1 187 13 is_stmt 0 view .LVU68
 212 0048 05FB04F4 		mul	r4, r5, r4
 213              	.LVL18:
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 214              		.loc 1 178 11 is_stmt 1 view .LVU69
 215              	.L21:
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 216              		.loc 1 178 5 view .LVU70
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 217              		.loc 1 179 7 view .LVU71
 180:Core/Src/SEGGER_RTT_printf.c ****       } else {
 218              		.loc 1 180 9 view .LVU72
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 219              		.loc 1 182 9 view .LVU73
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 220              		.loc 1 183 9 view .LVU74
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 221              		.loc 1 179 10 is_stmt 0 view .LVU75
 222 004c 012E     		cmp	r6, #1
 223 004e FAD8     		bhi	.L47
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 224              		.loc 1 182 13 view .LVU76
 225 0050 B7FBF4F3 		udiv	r3, r7, r4
 226              	.LVL19:
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 227              		.loc 1 183 12 view .LVU77
 228 0054 9D42     		cmp	r5, r3
 229 0056 F7D9     		bls	.L19
 230 0058 214E     		ldr	r6, .L50
 231              	.LVL20:
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 232              		.loc 1 183 12 view .LVU78
 233 005a 06E0     		b	.L20
 234              	.LVL21:
 235              	.L48:
 188:Core/Src/SEGGER_RTT_printf.c ****     }
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 9


 189:Core/Src/SEGGER_RTT_printf.c ****     //
 190:Core/Src/SEGGER_RTT_printf.c ****     // Output digits
 191:Core/Src/SEGGER_RTT_printf.c ****     //
 192:Core/Src/SEGGER_RTT_printf.c ****     do {
 193:Core/Src/SEGGER_RTT_printf.c ****       Div = v / Digit;
 194:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
 195:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, _aV2C[Div]);
 196:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
 197:Core/Src/SEGGER_RTT_printf.c ****         break;
 198:Core/Src/SEGGER_RTT_printf.c ****       }
 199:Core/Src/SEGGER_RTT_printf.c ****       Digit /= Base;
 200:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 236              		.loc 1 200 14 view .LVU79
 237 005c AC42     		cmp	r4, r5
 199:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 238              		.loc 1 199 13 view .LVU80
 239 005e B4FBF5F3 		udiv	r3, r4, r5
 240              	.LVL22:
 241              		.loc 1 200 14 is_stmt 1 view .LVU81
 242 0062 0CD3     		bcc	.L22
 199:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 243              		.loc 1 199 13 is_stmt 0 view .LVU82
 244 0064 1C46     		mov	r4, r3
 245 0066 B7FBF3F3 		udiv	r3, r7, r3
 246              	.LVL23:
 247              	.L20:
 192:Core/Src/SEGGER_RTT_printf.c ****       Div = v / Digit;
 248              		.loc 1 192 5 is_stmt 1 view .LVU83
 193:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
 249              		.loc 1 193 7 view .LVU84
 194:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, _aV2C[Div]);
 250              		.loc 1 194 7 view .LVU85
 195:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
 251              		.loc 1 195 7 is_stmt 0 view .LVU86
 252 006a F15C     		ldrb	r1, [r6, r3]	@ zero_extendqisi2
 253 006c 5846     		mov	r0, fp
 254 006e 04FB1377 		mls	r7, r4, r3, r7
 255              	.LVL24:
 195:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
 256              		.loc 1 195 7 is_stmt 1 view .LVU87
 257 0072 FFF7FEFF 		bl	_StoreChar
 258              	.LVL25:
 196:Core/Src/SEGGER_RTT_printf.c ****         break;
 259              		.loc 1 196 7 view .LVU88
 199:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 260              		.loc 1 199 7 view .LVU89
 196:Core/Src/SEGGER_RTT_printf.c ****         break;
 261              		.loc 1 196 10 is_stmt 0 view .LVU90
 262 0076 DBF80C30 		ldr	r3, [fp, #12]
 263 007a 002B     		cmp	r3, #0
 264 007c EEDA     		bge	.L48
 265              	.LVL26:
 266              	.L22:
 201:Core/Src/SEGGER_RTT_printf.c ****     //
 202:Core/Src/SEGGER_RTT_printf.c ****     // Print trailing spaces if necessary
 203:Core/Src/SEGGER_RTT_printf.c ****     //
 204:Core/Src/SEGGER_RTT_printf.c ****     if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 10


 267              		.loc 1 204 5 is_stmt 1 view .LVU91
 268              		.loc 1 204 8 is_stmt 0 view .LVU92
 269 007e BAF1000F 		cmp	r10, #0
 270 0082 0FD0     		beq	.L8
 271              	.L45:
 205:Core/Src/SEGGER_RTT_printf.c ****       if (FieldWidth != 0u) {
 206:Core/Src/SEGGER_RTT_printf.c ****         while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 272              		.loc 1 206 35 view .LVU93
 273 0084 B9F1000F 		cmp	r9, #0
 274 0088 0CD0     		beq	.L8
 207:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 275              		.loc 1 207 11 is_stmt 1 discriminator 1 view .LVU94
 276              	.LVL27:
 206:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 277              		.loc 1 206 35 is_stmt 0 discriminator 1 view .LVU95
 278 008a C845     		cmp	r8, r9
 208:Core/Src/SEGGER_RTT_printf.c ****           _StoreChar(pBufferDesc, ' ');
 279              		.loc 1 208 11 discriminator 1 view .LVU96
 280 008c 4FF02001 		mov	r1, #32
 281 0090 5846     		mov	r0, fp
 207:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 282              		.loc 1 207 21 discriminator 1 view .LVU97
 283 0092 09F1FF39 		add	r9, r9, #-1
 284              	.LVL28:
 285              		.loc 1 208 11 is_stmt 1 discriminator 1 view .LVU98
 206:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 286              		.loc 1 206 35 is_stmt 0 discriminator 1 view .LVU99
 287 0096 05D2     		bcs	.L8
 288              	.LVL29:
 289              		.loc 1 208 11 view .LVU100
 290 0098 FFF7FEFF 		bl	_StoreChar
 291              	.LVL30:
 209:Core/Src/SEGGER_RTT_printf.c ****           if (pBufferDesc->ReturnValue < 0) {
 292              		.loc 1 209 11 is_stmt 1 view .LVU101
 206:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 293              		.loc 1 206 35 view .LVU102
 294              		.loc 1 209 14 is_stmt 0 view .LVU103
 295 009c DBF80C30 		ldr	r3, [fp, #12]
 296 00a0 002B     		cmp	r3, #0
 297 00a2 EFDA     		bge	.L45
 298              	.LVL31:
 299              	.L8:
 210:Core/Src/SEGGER_RTT_printf.c ****             break;
 211:Core/Src/SEGGER_RTT_printf.c ****           }
 212:Core/Src/SEGGER_RTT_printf.c ****         }
 213:Core/Src/SEGGER_RTT_printf.c ****       }
 214:Core/Src/SEGGER_RTT_printf.c ****     }
 215:Core/Src/SEGGER_RTT_printf.c ****   }
 216:Core/Src/SEGGER_RTT_printf.c **** }
 300              		.loc 1 216 1 view .LVU104
 301 00a4 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 302              	.LVL32:
 303              	.L46:
 158:Core/Src/SEGGER_RTT_printf.c ****         c = '0';
 304              		.loc 1 158 7 is_stmt 1 view .LVU105
 158:Core/Src/SEGGER_RTT_printf.c ****         c = '0';
 305              		.loc 1 158 10 is_stmt 0 view .LVU106
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 11


 306 00a8 9307     		lsls	r3, r2, #30
 307 00aa 11D4     		bmi	.L49
 161:Core/Src/SEGGER_RTT_printf.c ****       }
 308              		.loc 1 161 11 view .LVU107
 309 00ac 2024     		movs	r4, #32
 310              	.LVL33:
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 311              		.loc 1 163 33 is_stmt 1 view .LVU108
 312 00ae 0AE0     		b	.L14
 313              	.LVL34:
 314              	.L16:
 165:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 315              		.loc 1 165 9 is_stmt 0 view .LVU109
 316 00b0 FFF7FEFF 		bl	_StoreChar
 317              	.LVL35:
 166:Core/Src/SEGGER_RTT_printf.c ****           break;
 318              		.loc 1 166 12 view .LVU110
 319 00b4 DBF80C30 		ldr	r3, [fp, #12]
 320 00b8 002B     		cmp	r3, #0
 164:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, c);
 321              		.loc 1 164 19 view .LVU111
 322 00ba 09F1FF39 		add	r9, r9, #-1
 323              	.LVL36:
 165:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 324              		.loc 1 165 9 is_stmt 1 view .LVU112
 166:Core/Src/SEGGER_RTT_printf.c ****           break;
 325              		.loc 1 166 9 view .LVU113
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 326              		.loc 1 163 33 view .LVU114
 166:Core/Src/SEGGER_RTT_printf.c ****           break;
 327              		.loc 1 166 12 is_stmt 0 view .LVU115
 328 00be F1DB     		blt	.L8
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 329              		.loc 1 163 33 view .LVU116
 330 00c0 B9F1000F 		cmp	r9, #0
 331 00c4 BDD0     		beq	.L15
 332              	.LVL37:
 333              	.L14:
 164:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, c);
 334              		.loc 1 164 9 is_stmt 1 discriminator 1 view .LVU117
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 335              		.loc 1 163 33 is_stmt 0 discriminator 1 view .LVU118
 336 00c6 C845     		cmp	r8, r9
 165:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 337              		.loc 1 165 9 discriminator 1 view .LVU119
 338 00c8 2146     		mov	r1, r4
 339 00ca 5846     		mov	r0, fp
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 340              		.loc 1 163 33 discriminator 1 view .LVU120
 341 00cc F0D3     		bcc	.L16
 342              	.LVL38:
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 343              		.loc 1 163 33 discriminator 1 view .LVU121
 344 00ce B4E7     		b	.L11
 345              	.LVL39:
 346              	.L49:
 161:Core/Src/SEGGER_RTT_printf.c ****       }
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 12


 347              		.loc 1 161 11 discriminator 1 view .LVU122
 348 00d0 002E     		cmp	r6, #0
 349 00d2 0CBF     		ite	eq
 350 00d4 3024     		moveq	r4, #48
 351 00d6 2024     		movne	r4, #32
 352 00d8 F5E7     		b	.L14
 353              	.LVL40:
 354              	.L25:
 145:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
 355              		.loc 1 145 9 view .LVU123
 356 00da 4FF00108 		mov	r8, #1
 357 00de A3E7     		b	.L9
 358              	.L51:
 359              		.align	2
 360              	.L50:
 361 00e0 00000000 		.word	.LANCHOR0
 362              		.cfi_endproc
 363              	.LFE1:
 365              		.section	.text.SEGGER_RTT_vprintf,"ax",%progbits
 366              		.align	1
 367              		.p2align 2,,3
 368              		.global	SEGGER_RTT_vprintf
 369              		.syntax unified
 370              		.thumb
 371              		.thumb_func
 373              	SEGGER_RTT_vprintf:
 374              	.LVL41:
 375              	.LFB3:
 217:Core/Src/SEGGER_RTT_printf.c **** 
 218:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 219:Core/Src/SEGGER_RTT_printf.c **** *
 220:Core/Src/SEGGER_RTT_printf.c **** *       _PrintInt
 221:Core/Src/SEGGER_RTT_printf.c **** */
 222:Core/Src/SEGGER_RTT_printf.c **** static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigit
 223:Core/Src/SEGGER_RTT_printf.c ****   unsigned Width;
 224:Core/Src/SEGGER_RTT_printf.c ****   int Number;
 225:Core/Src/SEGGER_RTT_printf.c **** 
 226:Core/Src/SEGGER_RTT_printf.c ****   Number = (v < 0) ? -v : v;
 227:Core/Src/SEGGER_RTT_printf.c **** 
 228:Core/Src/SEGGER_RTT_printf.c ****   //
 229:Core/Src/SEGGER_RTT_printf.c ****   // Get actual field width
 230:Core/Src/SEGGER_RTT_printf.c ****   //
 231:Core/Src/SEGGER_RTT_printf.c ****   Width = 1u;
 232:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 233:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 234:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 235:Core/Src/SEGGER_RTT_printf.c ****   }
 236:Core/Src/SEGGER_RTT_printf.c ****   if (NumDigits > Width) {
 237:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 238:Core/Src/SEGGER_RTT_printf.c ****   }
 239:Core/Src/SEGGER_RTT_printf.c ****   if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT
 240:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 241:Core/Src/SEGGER_RTT_printf.c ****   }
 242:Core/Src/SEGGER_RTT_printf.c **** 
 243:Core/Src/SEGGER_RTT_printf.c ****   //
 244:Core/Src/SEGGER_RTT_printf.c ****   // Print leading spaces if necessary
 245:Core/Src/SEGGER_RTT_printf.c ****   //
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 13


 246:Core/Src/SEGGER_RTT_printf.c ****   if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT
 247:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 248:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 249:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 250:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 251:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 252:Core/Src/SEGGER_RTT_printf.c ****           break;
 253:Core/Src/SEGGER_RTT_printf.c ****         }
 254:Core/Src/SEGGER_RTT_printf.c ****       }
 255:Core/Src/SEGGER_RTT_printf.c ****     }
 256:Core/Src/SEGGER_RTT_printf.c ****   }
 257:Core/Src/SEGGER_RTT_printf.c ****   //
 258:Core/Src/SEGGER_RTT_printf.c ****   // Print sign if necessary
 259:Core/Src/SEGGER_RTT_printf.c ****   //
 260:Core/Src/SEGGER_RTT_printf.c ****   if (pBufferDesc->ReturnValue >= 0) {
 261:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 262:Core/Src/SEGGER_RTT_printf.c ****       v = -v;
 263:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 264:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 265:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '+');
 266:Core/Src/SEGGER_RTT_printf.c ****     } else {
 267:Core/Src/SEGGER_RTT_printf.c **** 
 268:Core/Src/SEGGER_RTT_printf.c ****     }
 269:Core/Src/SEGGER_RTT_printf.c ****     if (pBufferDesc->ReturnValue >= 0) {
 270:Core/Src/SEGGER_RTT_printf.c ****       //
 271:Core/Src/SEGGER_RTT_printf.c ****       // Print leading zeros if necessary
 272:Core/Src/SEGGER_RTT_printf.c ****       //
 273:Core/Src/SEGGER_RTT_printf.c ****       if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_
 274:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 275:Core/Src/SEGGER_RTT_printf.c ****           while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 276:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 277:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 278:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 279:Core/Src/SEGGER_RTT_printf.c ****               break;
 280:Core/Src/SEGGER_RTT_printf.c ****             }
 281:Core/Src/SEGGER_RTT_printf.c ****           }
 282:Core/Src/SEGGER_RTT_printf.c ****         }
 283:Core/Src/SEGGER_RTT_printf.c ****       }
 284:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue >= 0) {
 285:Core/Src/SEGGER_RTT_printf.c ****         //
 286:Core/Src/SEGGER_RTT_printf.c ****         // Print number without sign
 287:Core/Src/SEGGER_RTT_printf.c ****         //
 288:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 289:Core/Src/SEGGER_RTT_printf.c ****       }
 290:Core/Src/SEGGER_RTT_printf.c ****     }
 291:Core/Src/SEGGER_RTT_printf.c ****   }
 292:Core/Src/SEGGER_RTT_printf.c **** }
 293:Core/Src/SEGGER_RTT_printf.c **** 
 294:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 295:Core/Src/SEGGER_RTT_printf.c **** *
 296:Core/Src/SEGGER_RTT_printf.c **** *       Public code
 297:Core/Src/SEGGER_RTT_printf.c **** *
 298:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
 299:Core/Src/SEGGER_RTT_printf.c **** */
 300:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 301:Core/Src/SEGGER_RTT_printf.c **** *
 302:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER_RTT_vprintf
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 14


 303:Core/Src/SEGGER_RTT_printf.c **** *
 304:Core/Src/SEGGER_RTT_printf.c **** *  Function description
 305:Core/Src/SEGGER_RTT_printf.c **** *    Stores a formatted string in SEGGER RTT control block.
 306:Core/Src/SEGGER_RTT_printf.c **** *    This data is read by the host.
 307:Core/Src/SEGGER_RTT_printf.c **** *
 308:Core/Src/SEGGER_RTT_printf.c **** *  Parameters
 309:Core/Src/SEGGER_RTT_printf.c **** *    BufferIndex  Index of "Up"-buffer to be used. (e.g. 0 for "Terminal")
 310:Core/Src/SEGGER_RTT_printf.c **** *    sFormat      Pointer to format string
 311:Core/Src/SEGGER_RTT_printf.c **** *    pParamList   Pointer to the list of arguments for the format string
 312:Core/Src/SEGGER_RTT_printf.c **** *
 313:Core/Src/SEGGER_RTT_printf.c **** *  Return values
 314:Core/Src/SEGGER_RTT_printf.c **** *    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
 315:Core/Src/SEGGER_RTT_printf.c **** *     < 0:  Error
 316:Core/Src/SEGGER_RTT_printf.c **** */
 317:Core/Src/SEGGER_RTT_printf.c **** int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 376              		.loc 1 317 90 is_stmt 1 view -0
 377              		.cfi_startproc
 378              		@ args = 0, pretend = 0, frame = 96
 379              		@ frame_needed = 0, uses_anonymous_args = 0
 318:Core/Src/SEGGER_RTT_printf.c ****   char c;
 380              		.loc 1 318 3 view .LVU125
 319:Core/Src/SEGGER_RTT_printf.c ****   SEGGER_RTT_PRINTF_DESC BufferDesc;
 381              		.loc 1 319 3 view .LVU126
 320:Core/Src/SEGGER_RTT_printf.c ****   int v;
 382              		.loc 1 320 3 view .LVU127
 321:Core/Src/SEGGER_RTT_printf.c ****   unsigned NumDigits;
 383              		.loc 1 321 3 view .LVU128
 322:Core/Src/SEGGER_RTT_printf.c ****   unsigned FormatFlags;
 384              		.loc 1 322 3 view .LVU129
 323:Core/Src/SEGGER_RTT_printf.c ****   unsigned FieldWidth;
 385              		.loc 1 323 3 view .LVU130
 324:Core/Src/SEGGER_RTT_printf.c ****   char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];
 386              		.loc 1 324 3 view .LVU131
 325:Core/Src/SEGGER_RTT_printf.c **** 
 326:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.pBuffer        = acBuffer;
 387              		.loc 1 326 3 view .LVU132
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
 388              		.loc 1 317 90 is_stmt 0 view .LVU133
 389 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 390              		.cfi_def_cfa_offset 36
 391              		.cfi_offset 4, -36
 392              		.cfi_offset 5, -32
 393              		.cfi_offset 6, -28
 394              		.cfi_offset 7, -24
 395              		.cfi_offset 8, -20
 396              		.cfi_offset 9, -16
 397              		.cfi_offset 10, -12
 398              		.cfi_offset 11, -8
 399              		.cfi_offset 14, -4
 400 0004 9BB0     		sub	sp, sp, #108
 401              		.cfi_def_cfa_offset 144
 327:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 402              		.loc 1 327 29 view .LVU134
 403 0006 4023     		movs	r3, #64
 326:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 404              		.loc 1 326 29 view .LVU135
 405 0008 0DF1280A 		add	r10, sp, #40
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 15


 406              		.loc 1 327 29 view .LVU136
 407 000c CDE905A3 		strd	r10, r3, [sp, #20]
 328:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.Cnt            = 0u;
 408              		.loc 1 328 3 is_stmt 1 view .LVU137
 409              		.loc 1 328 29 is_stmt 0 view .LVU138
 410 0010 0023     		movs	r3, #0
 329:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.RTTBufferIndex = BufferIndex;
 330:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.ReturnValue    = 0;
 411              		.loc 1 330 29 view .LVU139
 412 0012 CDE90830 		strd	r3, r0, [sp, #32]
 413              	.LBB6:
 414              	.LBB7:
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 415              		.loc 1 233 12 view .LVU140
 416 0016 DFF8CC92 		ldr	r9, .L153
 417              	.LBE7:
 418              	.LBE6:
 328:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.Cnt            = 0u;
 419              		.loc 1 328 29 view .LVU141
 420 001a 0793     		str	r3, [sp, #28]
 329:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.RTTBufferIndex = BufferIndex;
 421              		.loc 1 329 3 is_stmt 1 view .LVU142
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
 422              		.loc 1 317 90 is_stmt 0 view .LVU143
 423 001c 8046     		mov	r8, r0
 424 001e 0D46     		mov	r5, r1
 425 0020 1746     		mov	r7, r2
 426 0022 05E0     		b	.L99
 427              	.LVL42:
 428              	.L54:
 331:Core/Src/SEGGER_RTT_printf.c **** 
 332:Core/Src/SEGGER_RTT_printf.c ****   do {
 333:Core/Src/SEGGER_RTT_printf.c ****     c = *sFormat;
 334:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 335:Core/Src/SEGGER_RTT_printf.c ****     if (c == 0u) {
 336:Core/Src/SEGGER_RTT_printf.c ****       break;
 337:Core/Src/SEGGER_RTT_printf.c ****     }
 338:Core/Src/SEGGER_RTT_printf.c ****     if (c == '%') {
 339:Core/Src/SEGGER_RTT_printf.c ****       //
 340:Core/Src/SEGGER_RTT_printf.c ****       // Filter out flags
 341:Core/Src/SEGGER_RTT_printf.c ****       //
 342:Core/Src/SEGGER_RTT_printf.c ****       FormatFlags = 0u;
 343:Core/Src/SEGGER_RTT_printf.c ****       v = 1;
 344:Core/Src/SEGGER_RTT_printf.c ****       do {
 345:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 346:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 347:Core/Src/SEGGER_RTT_printf.c ****         case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 348:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 349:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 350:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 351:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 352:Core/Src/SEGGER_RTT_printf.c ****         }
 353:Core/Src/SEGGER_RTT_printf.c ****       } while (v);
 354:Core/Src/SEGGER_RTT_printf.c ****       //
 355:Core/Src/SEGGER_RTT_printf.c ****       // filter out field with
 356:Core/Src/SEGGER_RTT_printf.c ****       //
 357:Core/Src/SEGGER_RTT_printf.c ****       FieldWidth = 0u;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 16


 358:Core/Src/SEGGER_RTT_printf.c ****       do {
 359:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 360:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 361:Core/Src/SEGGER_RTT_printf.c ****           break;
 362:Core/Src/SEGGER_RTT_printf.c ****         }
 363:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 364:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 365:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 366:Core/Src/SEGGER_RTT_printf.c **** 
 367:Core/Src/SEGGER_RTT_printf.c ****       //
 368:Core/Src/SEGGER_RTT_printf.c ****       // Filter out precision (number of digits to display)
 369:Core/Src/SEGGER_RTT_printf.c ****       //
 370:Core/Src/SEGGER_RTT_printf.c ****       NumDigits = 0u;
 371:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 372:Core/Src/SEGGER_RTT_printf.c ****       if (c == '.') {
 373:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 374:Core/Src/SEGGER_RTT_printf.c ****         do {
 375:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 376:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 377:Core/Src/SEGGER_RTT_printf.c ****             break;
 378:Core/Src/SEGGER_RTT_printf.c ****           }
 379:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 380:Core/Src/SEGGER_RTT_printf.c ****           NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 381:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 382:Core/Src/SEGGER_RTT_printf.c ****       }
 383:Core/Src/SEGGER_RTT_printf.c ****       //
 384:Core/Src/SEGGER_RTT_printf.c ****       // Filter out length modifier
 385:Core/Src/SEGGER_RTT_printf.c ****       //
 386:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 387:Core/Src/SEGGER_RTT_printf.c ****       do {
 388:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 389:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 390:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 391:Core/Src/SEGGER_RTT_printf.c ****         } else {
 392:Core/Src/SEGGER_RTT_printf.c ****           break;
 393:Core/Src/SEGGER_RTT_printf.c ****         }
 394:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 395:Core/Src/SEGGER_RTT_printf.c ****       //
 396:Core/Src/SEGGER_RTT_printf.c ****       // Handle specifiers
 397:Core/Src/SEGGER_RTT_printf.c ****       //
 398:Core/Src/SEGGER_RTT_printf.c ****       switch (c) {
 399:Core/Src/SEGGER_RTT_printf.c ****       case 'c': {
 400:Core/Src/SEGGER_RTT_printf.c ****         char c0;
 401:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 402:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 403:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, c0);
 404:Core/Src/SEGGER_RTT_printf.c ****         break;
 405:Core/Src/SEGGER_RTT_printf.c ****       }
 406:Core/Src/SEGGER_RTT_printf.c ****       case 'd':
 407:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 408:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 409:Core/Src/SEGGER_RTT_printf.c ****         break;
 410:Core/Src/SEGGER_RTT_printf.c ****       case 'u':
 411:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 412:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 413:Core/Src/SEGGER_RTT_printf.c ****         break;
 414:Core/Src/SEGGER_RTT_printf.c ****       case 'x':
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 17


 415:Core/Src/SEGGER_RTT_printf.c ****       case 'X':
 416:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 417:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 418:Core/Src/SEGGER_RTT_printf.c ****         break;
 419:Core/Src/SEGGER_RTT_printf.c ****       case 's':
 420:Core/Src/SEGGER_RTT_printf.c ****         {
 421:Core/Src/SEGGER_RTT_printf.c ****           const char * s = va_arg(*pParamList, const char *);
 422:Core/Src/SEGGER_RTT_printf.c ****           do {
 423:Core/Src/SEGGER_RTT_printf.c ****             c = *s;
 424:Core/Src/SEGGER_RTT_printf.c ****             s++;
 425:Core/Src/SEGGER_RTT_printf.c ****             if (c == '\0') {
 426:Core/Src/SEGGER_RTT_printf.c ****               break;
 427:Core/Src/SEGGER_RTT_printf.c ****             }
 428:Core/Src/SEGGER_RTT_printf.c ****            _StoreChar(&BufferDesc, c);
 429:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 430:Core/Src/SEGGER_RTT_printf.c ****         }
 431:Core/Src/SEGGER_RTT_printf.c ****         break;
 432:Core/Src/SEGGER_RTT_printf.c ****       case 'p':
 433:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 434:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 435:Core/Src/SEGGER_RTT_printf.c ****         break;
 436:Core/Src/SEGGER_RTT_printf.c ****       case '%':
 437:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, '%');
 438:Core/Src/SEGGER_RTT_printf.c ****         break;
 439:Core/Src/SEGGER_RTT_printf.c ****       default:
 440:Core/Src/SEGGER_RTT_printf.c ****         break;
 441:Core/Src/SEGGER_RTT_printf.c ****       }
 442:Core/Src/SEGGER_RTT_printf.c ****       sFormat++;
 443:Core/Src/SEGGER_RTT_printf.c ****     } else {
 444:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(&BufferDesc, c);
 429              		.loc 1 444 7 is_stmt 1 view .LVU144
 430 0024 05A8     		add	r0, sp, #20
 431 0026 FFF7FEFF 		bl	_StoreChar
 432              	.LVL43:
 445:Core/Src/SEGGER_RTT_printf.c ****     }
 446:Core/Src/SEGGER_RTT_printf.c ****   } while (BufferDesc.ReturnValue >= 0);
 433              		.loc 1 446 22 is_stmt 0 view .LVU145
 434 002a 089B     		ldr	r3, [sp, #32]
 435              		.loc 1 446 35 is_stmt 1 view .LVU146
 436 002c 002B     		cmp	r3, #0
 437 002e 64DB     		blt	.L52
 438              	.L99:
 332:Core/Src/SEGGER_RTT_printf.c ****     c = *sFormat;
 439              		.loc 1 332 3 view .LVU147
 333:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 440              		.loc 1 333 5 view .LVU148
 333:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 441              		.loc 1 333 7 is_stmt 0 view .LVU149
 442 0030 15F8011B 		ldrb	r1, [r5], #1	@ zero_extendqisi2
 443              	.LVL44:
 334:Core/Src/SEGGER_RTT_printf.c ****     if (c == 0u) {
 444              		.loc 1 334 5 is_stmt 1 view .LVU150
 335:Core/Src/SEGGER_RTT_printf.c ****       break;
 445              		.loc 1 335 5 view .LVU151
 335:Core/Src/SEGGER_RTT_printf.c ****       break;
 446              		.loc 1 335 8 is_stmt 0 view .LVU152
 447 0034 0029     		cmp	r1, #0
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 18


 448 0036 64D0     		beq	.L53
 338:Core/Src/SEGGER_RTT_printf.c ****       //
 449              		.loc 1 338 5 is_stmt 1 view .LVU153
 338:Core/Src/SEGGER_RTT_printf.c ****       //
 450              		.loc 1 338 8 is_stmt 0 view .LVU154
 451 0038 2529     		cmp	r1, #37
 452 003a F3D1     		bne	.L54
 453 003c 2946     		mov	r1, r5
 454              	.LVL45:
 342:Core/Src/SEGGER_RTT_printf.c ****       v = 1;
 455              		.loc 1 342 19 view .LVU155
 456 003e 0026     		movs	r6, #0
 457              	.LVL46:
 458              	.L55:
 342:Core/Src/SEGGER_RTT_printf.c ****       v = 1;
 459              		.loc 1 342 19 view .LVU156
 460 0040 0D46     		mov	r5, r1
 461              	.LVL47:
 344:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 462              		.loc 1 344 7 is_stmt 1 view .LVU157
 345:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 463              		.loc 1 345 9 view .LVU158
 345:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 464              		.loc 1 345 11 is_stmt 0 view .LVU159
 465 0042 11F8013B 		ldrb	r3, [r1], #1	@ zero_extendqisi2
 466              	.LVL48:
 346:Core/Src/SEGGER_RTT_printf.c ****         case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 467              		.loc 1 346 9 is_stmt 1 view .LVU160
 468 0046 A3F12302 		sub	r2, r3, #35
 469 004a 0D2A     		cmp	r2, #13
 470 004c 08D8     		bhi	.L56
 471 004e DFE802F0 		tbb	[pc, r2]
 472              	.L58:
 473 0052 46       		.byte	(.L61-.L58)/2
 474 0053 07       		.byte	(.L56-.L58)/2
 475 0054 07       		.byte	(.L56-.L58)/2
 476 0055 07       		.byte	(.L56-.L58)/2
 477 0056 07       		.byte	(.L56-.L58)/2
 478 0057 07       		.byte	(.L56-.L58)/2
 479 0058 07       		.byte	(.L56-.L58)/2
 480 0059 07       		.byte	(.L56-.L58)/2
 481 005a 43       		.byte	(.L60-.L58)/2
 482 005b 07       		.byte	(.L56-.L58)/2
 483 005c 49       		.byte	(.L59-.L58)/2
 484 005d 07       		.byte	(.L56-.L58)/2
 485 005e 07       		.byte	(.L56-.L58)/2
 486 005f 40       		.byte	(.L57-.L58)/2
 487              		.p2align 1
 488              	.L56:
 489              	.LVL49:
 358:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 490              		.loc 1 358 7 view .LVU161
 359:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 491              		.loc 1 359 9 view .LVU162
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 492              		.loc 1 360 9 view .LVU163
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 19


 493              		.loc 1 360 12 is_stmt 0 view .LVU164
 494 0060 A3F13002 		sub	r2, r3, #48
 495 0064 092A     		cmp	r2, #9
 357:Core/Src/SEGGER_RTT_printf.c ****       do {
 496              		.loc 1 357 18 view .LVU165
 497 0066 4FF00004 		mov	r4, #0
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 498              		.loc 1 360 12 view .LVU166
 499 006a 0BD8     		bhi	.L63
 500              	.LVL50:
 501              	.L64:
 363:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 502              		.loc 1 363 9 is_stmt 1 view .LVU167
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 503              		.loc 1 364 9 view .LVU168
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 504              		.loc 1 364 34 is_stmt 0 view .LVU169
 505 006c 04EB8404 		add	r4, r4, r4, lsl #2
 506              	.LVL51:
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 507              		.loc 1 364 41 view .LVU170
 508 0070 03EB4404 		add	r4, r3, r4, lsl #1
 359:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 509              		.loc 1 359 11 view .LVU171
 510 0074 15F8013F 		ldrb	r3, [r5, #1]!	@ zero_extendqisi2
 511              	.LVL52:
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 512              		.loc 1 360 12 view .LVU172
 513 0078 A3F13002 		sub	r2, r3, #48
 514 007c 092A     		cmp	r2, #9
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 515              		.loc 1 364 20 view .LVU173
 516 007e A4F13004 		sub	r4, r4, #48
 517              	.LVL53:
 358:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 518              		.loc 1 358 10 is_stmt 1 view .LVU174
 358:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 519              		.loc 1 358 7 view .LVU175
 359:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 520              		.loc 1 359 9 view .LVU176
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 521              		.loc 1 360 9 view .LVU177
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 522              		.loc 1 360 12 is_stmt 0 view .LVU178
 523 0082 F3D9     		bls	.L64
 524              	.LVL54:
 525              	.L63:
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 526              		.loc 1 370 7 is_stmt 1 view .LVU179
 371:Core/Src/SEGGER_RTT_printf.c ****       if (c == '.') {
 527              		.loc 1 371 7 view .LVU180
 372:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 528              		.loc 1 372 7 view .LVU181
 372:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 529              		.loc 1 372 10 is_stmt 0 view .LVU182
 530 0084 2E2B     		cmp	r3, #46
 531 0086 00F0D580 		beq	.L145
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 20


 386:Core/Src/SEGGER_RTT_printf.c ****       do {
 532              		.loc 1 386 9 view .LVU183
 533 008a 2978     		ldrb	r1, [r5]	@ zero_extendqisi2
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 534              		.loc 1 370 17 view .LVU184
 535 008c 0022     		movs	r2, #0
 536 008e 01E0     		b	.L69
 537              	.LVL55:
 538              	.L146:
 390:Core/Src/SEGGER_RTT_printf.c ****         } else {
 539              		.loc 1 390 13 view .LVU185
 540 0090 15F8011F 		ldrb	r1, [r5, #1]!	@ zero_extendqisi2
 541              	.LVL56:
 387:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 542              		.loc 1 387 10 is_stmt 1 view .LVU186
 543              	.L69:
 387:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 544              		.loc 1 387 7 view .LVU187
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 545              		.loc 1 388 9 view .LVU188
 389:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 546              		.loc 1 389 11 view .LVU189
 390:Core/Src/SEGGER_RTT_printf.c ****         } else {
 547              		.loc 1 390 11 view .LVU190
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 548              		.loc 1 388 24 is_stmt 0 view .LVU191
 549 0094 01F0FB03 		and	r3, r1, #251
 550 0098 682B     		cmp	r3, #104
 551 009a F9D0     		beq	.L146
 398:Core/Src/SEGGER_RTT_printf.c ****       case 'c': {
 552              		.loc 1 398 7 is_stmt 1 view .LVU192
 553 009c 2529     		cmp	r1, #37
 554 009e 24D0     		beq	.L70
 555 00a0 5839     		subs	r1, r1, #88
 556              	.LVL57:
 398:Core/Src/SEGGER_RTT_printf.c ****       case 'c': {
 557              		.loc 1 398 7 is_stmt 0 view .LVU193
 558 00a2 CBB2     		uxtb	r3, r1
 559 00a4 202B     		cmp	r3, #32
 560 00a6 23D8     		bhi	.L143
 561 00a8 2029     		cmp	r1, #32
 562 00aa 21D8     		bhi	.L143
 563 00ac DFE801F0 		tbb	[pc, r1]
 564              	.L73:
 565 00b0 35       		.byte	(.L72-.L73)/2
 566 00b1 20       		.byte	(.L143-.L73)/2
 567 00b2 20       		.byte	(.L143-.L73)/2
 568 00b3 20       		.byte	(.L143-.L73)/2
 569 00b4 20       		.byte	(.L143-.L73)/2
 570 00b5 20       		.byte	(.L143-.L73)/2
 571 00b6 20       		.byte	(.L143-.L73)/2
 572 00b7 20       		.byte	(.L143-.L73)/2
 573 00b8 20       		.byte	(.L143-.L73)/2
 574 00b9 20       		.byte	(.L143-.L73)/2
 575 00ba 20       		.byte	(.L143-.L73)/2
 576 00bb B9       		.byte	(.L78-.L73)/2
 577 00bc 64       		.byte	(.L77-.L73)/2
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 21


 578 00bd 20       		.byte	(.L143-.L73)/2
 579 00be 20       		.byte	(.L143-.L73)/2
 580 00bf 20       		.byte	(.L143-.L73)/2
 581 00c0 20       		.byte	(.L143-.L73)/2
 582 00c1 20       		.byte	(.L143-.L73)/2
 583 00c2 20       		.byte	(.L143-.L73)/2
 584 00c3 20       		.byte	(.L143-.L73)/2
 585 00c4 20       		.byte	(.L143-.L73)/2
 586 00c5 20       		.byte	(.L143-.L73)/2
 587 00c6 20       		.byte	(.L143-.L73)/2
 588 00c7 20       		.byte	(.L143-.L73)/2
 589 00c8 56       		.byte	(.L76-.L73)/2
 590 00c9 20       		.byte	(.L143-.L73)/2
 591 00ca 20       		.byte	(.L143-.L73)/2
 592 00cb 46       		.byte	(.L75-.L73)/2
 593 00cc 20       		.byte	(.L143-.L73)/2
 594 00cd 42       		.byte	(.L74-.L73)/2
 595 00ce 20       		.byte	(.L143-.L73)/2
 596 00cf 20       		.byte	(.L143-.L73)/2
 597 00d0 35       		.byte	(.L72-.L73)/2
 598              	.LVL58:
 599 00d1 00       		.p2align 1
 600              	.L57:
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 601              		.loc 1 348 19 is_stmt 1 view .LVU194
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 602              		.loc 1 348 31 is_stmt 0 view .LVU195
 603 00d2 46F00206 		orr	r6, r6, #2
 604              	.LVL59:
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 605              		.loc 1 348 60 is_stmt 1 view .LVU196
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 606              		.loc 1 348 71 view .LVU197
 607 00d6 B3E7     		b	.L55
 608              	.LVL60:
 609              	.L60:
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 610              		.loc 1 349 19 view .LVU198
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 611              		.loc 1 349 31 is_stmt 0 view .LVU199
 612 00d8 46F00406 		orr	r6, r6, #4
 613              	.LVL61:
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 614              		.loc 1 349 60 is_stmt 1 view .LVU200
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 615              		.loc 1 349 71 view .LVU201
 616 00dc B0E7     		b	.L55
 617              	.LVL62:
 618              	.L61:
 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 619              		.loc 1 350 19 view .LVU202
 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 620              		.loc 1 350 31 is_stmt 0 view .LVU203
 621 00de 46F00806 		orr	r6, r6, #8
 622              	.LVL63:
 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 623              		.loc 1 350 60 is_stmt 1 view .LVU204
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 22


 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 624              		.loc 1 350 71 view .LVU205
 625 00e2 ADE7     		b	.L55
 626              	.LVL64:
 627              	.L59:
 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 628              		.loc 1 347 19 view .LVU206
 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 629              		.loc 1 347 31 is_stmt 0 view .LVU207
 630 00e4 46F00106 		orr	r6, r6, #1
 631              	.LVL65:
 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 632              		.loc 1 347 60 is_stmt 1 view .LVU208
 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 633              		.loc 1 347 71 view .LVU209
 634 00e8 AAE7     		b	.L55
 635              	.LVL66:
 636              	.L70:
 437:Core/Src/SEGGER_RTT_printf.c ****         break;
 637              		.loc 1 437 9 view .LVU210
 638 00ea 05A8     		add	r0, sp, #20
 639 00ec FFF7FEFF 		bl	_StoreChar
 640              	.LVL67:
 641              	.L143:
 438:Core/Src/SEGGER_RTT_printf.c ****       default:
 642              		.loc 1 438 9 view .LVU211
 643              		.loc 1 446 22 is_stmt 0 view .LVU212
 644 00f0 089B     		ldr	r3, [sp, #32]
 645              	.L79:
 442:Core/Src/SEGGER_RTT_printf.c ****     } else {
 646              		.loc 1 442 7 is_stmt 1 view .LVU213
 647              		.loc 1 446 35 is_stmt 0 view .LVU214
 648 00f2 002B     		cmp	r3, #0
 442:Core/Src/SEGGER_RTT_printf.c ****     } else {
 649              		.loc 1 442 14 view .LVU215
 650 00f4 05F10105 		add	r5, r5, #1
 651              	.LVL68:
 652              		.loc 1 446 35 is_stmt 1 view .LVU216
 653 00f8 9ADA     		bge	.L99
 654              	.L52:
 447:Core/Src/SEGGER_RTT_printf.c **** 
 448:Core/Src/SEGGER_RTT_printf.c ****   if (BufferDesc.ReturnValue > 0) {
 449:Core/Src/SEGGER_RTT_printf.c ****     //
 450:Core/Src/SEGGER_RTT_printf.c ****     // Write remaining data, if any
 451:Core/Src/SEGGER_RTT_printf.c ****     //
 452:Core/Src/SEGGER_RTT_printf.c ****     if (BufferDesc.Cnt != 0u) {
 453:Core/Src/SEGGER_RTT_printf.c ****       SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 454:Core/Src/SEGGER_RTT_printf.c ****     }
 455:Core/Src/SEGGER_RTT_printf.c ****     BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 456:Core/Src/SEGGER_RTT_printf.c ****   }
 457:Core/Src/SEGGER_RTT_printf.c ****   return BufferDesc.ReturnValue;
 458:Core/Src/SEGGER_RTT_printf.c **** }
 655              		.loc 1 458 1 is_stmt 0 view .LVU217
 656 00fa 1846     		mov	r0, r3
 657 00fc 1BB0     		add	sp, sp, #108
 658              		.cfi_remember_state
 659              		.cfi_def_cfa_offset 36
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 23


 660              		@ sp needed
 661 00fe BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 662              	.LVL69:
 663              	.L53:
 664              		.cfi_restore_state
 448:Core/Src/SEGGER_RTT_printf.c ****     //
 665              		.loc 1 448 17 view .LVU218
 666 0102 089B     		ldr	r3, [sp, #32]
 448:Core/Src/SEGGER_RTT_printf.c ****     //
 667              		.loc 1 448 3 is_stmt 1 view .LVU219
 448:Core/Src/SEGGER_RTT_printf.c ****     //
 668              		.loc 1 448 6 is_stmt 0 view .LVU220
 669 0104 002B     		cmp	r3, #0
 670 0106 F8DD     		ble	.L52
 452:Core/Src/SEGGER_RTT_printf.c ****       SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 671              		.loc 1 452 5 is_stmt 1 view .LVU221
 452:Core/Src/SEGGER_RTT_printf.c ****       SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 672              		.loc 1 452 19 is_stmt 0 view .LVU222
 673 0108 079C     		ldr	r4, [sp, #28]
 452:Core/Src/SEGGER_RTT_printf.c ****       SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 674              		.loc 1 452 8 view .LVU223
 675 010a 002C     		cmp	r4, #0
 676 010c 40F0A980 		bne	.L147
 455:Core/Src/SEGGER_RTT_printf.c ****   }
 677              		.loc 1 455 5 is_stmt 1 view .LVU224
 455:Core/Src/SEGGER_RTT_printf.c ****   }
 678              		.loc 1 455 28 is_stmt 0 view .LVU225
 679 0110 2344     		add	r3, r3, r4
 457:Core/Src/SEGGER_RTT_printf.c **** }
 680              		.loc 1 457 3 is_stmt 1 view .LVU226
 681              	.LVL70:
 682              	.L151:
 683              		.loc 1 458 1 is_stmt 0 view .LVU227
 684 0112 1846     		mov	r0, r3
 685 0114 1BB0     		add	sp, sp, #108
 686              		.cfi_remember_state
 687              		.cfi_def_cfa_offset 36
 688              		@ sp needed
 689 0116 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 690              	.LVL71:
 691              	.L72:
 692              		.cfi_restore_state
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 693              		.loc 1 416 9 is_stmt 1 view .LVU228
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 694              		.loc 1 416 11 is_stmt 0 view .LVU229
 695 011a 3868     		ldr	r0, [r7]
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 696              		.loc 1 417 9 view .LVU230
 697 011c 1346     		mov	r3, r2
 698 011e 1022     		movs	r2, #16
 699              	.L144:
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 700              		.loc 1 417 9 view .LVU231
 701 0120 0168     		ldr	r1, [r0]
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 702              		.loc 1 416 11 view .LVU232
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 24


 703 0122 0430     		adds	r0, r0, #4
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 704              		.loc 1 417 9 view .LVU233
 705 0124 CDE90046 		strd	r4, r6, [sp]
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 706              		.loc 1 416 11 view .LVU234
 707 0128 3860     		str	r0, [r7]
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 708              		.loc 1 417 9 is_stmt 1 view .LVU235
 709 012a 05A8     		add	r0, sp, #20
 710 012c FFF7FEFF 		bl	_PrintUnsigned
 711              	.LVL72:
 418:Core/Src/SEGGER_RTT_printf.c ****       case 's':
 712              		.loc 1 418 9 view .LVU236
 446:Core/Src/SEGGER_RTT_printf.c **** 
 713              		.loc 1 446 22 is_stmt 0 view .LVU237
 714 0130 089B     		ldr	r3, [sp, #32]
 418:Core/Src/SEGGER_RTT_printf.c ****       case 's':
 715              		.loc 1 418 9 view .LVU238
 716 0132 DEE7     		b	.L79
 717              	.L74:
 411:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 718              		.loc 1 411 9 is_stmt 1 view .LVU239
 412:Core/Src/SEGGER_RTT_printf.c ****         break;
 719              		.loc 1 412 9 is_stmt 0 view .LVU240
 720 0134 1346     		mov	r3, r2
 411:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 721              		.loc 1 411 11 view .LVU241
 722 0136 3868     		ldr	r0, [r7]
 412:Core/Src/SEGGER_RTT_printf.c ****         break;
 723              		.loc 1 412 9 view .LVU242
 724 0138 0A22     		movs	r2, #10
 725 013a F1E7     		b	.L144
 726              	.L75:
 727              	.LBB12:
 421:Core/Src/SEGGER_RTT_printf.c ****           do {
 728              		.loc 1 421 11 is_stmt 1 view .LVU243
 421:Core/Src/SEGGER_RTT_printf.c ****           do {
 729              		.loc 1 421 24 is_stmt 0 view .LVU244
 730 013c 3B68     		ldr	r3, [r7]
 731 013e 1A1D     		adds	r2, r3, #4
 732 0140 3A60     		str	r2, [r7]
 733 0142 1C68     		ldr	r4, [r3]
 734 0144 04E0     		b	.L97
 735              	.LVL73:
 736              	.L96:
 428:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 737              		.loc 1 428 12 view .LVU245
 738 0146 FFF7FEFF 		bl	_StoreChar
 739              	.LVL74:
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 740              		.loc 1 429 43 is_stmt 1 view .LVU246
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 741              		.loc 1 429 30 is_stmt 0 view .LVU247
 742 014a 089B     		ldr	r3, [sp, #32]
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 743              		.loc 1 429 43 view .LVU248
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 25


 744 014c 002B     		cmp	r3, #0
 745 014e D0DB     		blt	.L79
 746              	.LVL75:
 747              	.L97:
 422:Core/Src/SEGGER_RTT_printf.c ****             c = *s;
 748              		.loc 1 422 11 is_stmt 1 view .LVU249
 423:Core/Src/SEGGER_RTT_printf.c ****             s++;
 749              		.loc 1 423 13 view .LVU250
 428:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 750              		.loc 1 428 12 view .LVU251
 423:Core/Src/SEGGER_RTT_printf.c ****             s++;
 751              		.loc 1 423 15 is_stmt 0 view .LVU252
 752 0150 14F8011B 		ldrb	r1, [r4], #1	@ zero_extendqisi2
 753              	.LVL76:
 424:Core/Src/SEGGER_RTT_printf.c ****             if (c == '\0') {
 754              		.loc 1 424 13 is_stmt 1 view .LVU253
 425:Core/Src/SEGGER_RTT_printf.c ****               break;
 755              		.loc 1 425 13 view .LVU254
 428:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 756              		.loc 1 428 12 is_stmt 0 view .LVU255
 757 0154 05A8     		add	r0, sp, #20
 425:Core/Src/SEGGER_RTT_printf.c ****               break;
 758              		.loc 1 425 16 view .LVU256
 759 0156 0029     		cmp	r1, #0
 760 0158 F5D1     		bne	.L96
 761 015a C9E7     		b	.L143
 762              	.LVL77:
 763              	.L76:
 425:Core/Src/SEGGER_RTT_printf.c ****               break;
 764              		.loc 1 425 16 view .LVU257
 765              	.LBE12:
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 766              		.loc 1 433 9 is_stmt 1 view .LVU258
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 767              		.loc 1 433 11 is_stmt 0 view .LVU259
 768 015c 3A68     		ldr	r2, [r7]
 434:Core/Src/SEGGER_RTT_printf.c ****         break;
 769              		.loc 1 434 9 view .LVU260
 770 015e 1168     		ldr	r1, [r2]
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 771              		.loc 1 433 11 view .LVU261
 772 0160 0432     		adds	r2, r2, #4
 773 0162 3A60     		str	r2, [r7]
 434:Core/Src/SEGGER_RTT_printf.c ****         break;
 774              		.loc 1 434 9 is_stmt 1 view .LVU262
 775 0164 0823     		movs	r3, #8
 776 0166 0022     		movs	r2, #0
 777 0168 0093     		str	r3, [sp]
 778 016a 0192     		str	r2, [sp, #4]
 779 016c 05A8     		add	r0, sp, #20
 780 016e 1022     		movs	r2, #16
 781 0170 FFF7FEFF 		bl	_PrintUnsigned
 782              	.LVL78:
 435:Core/Src/SEGGER_RTT_printf.c ****       case '%':
 783              		.loc 1 435 9 view .LVU263
 446:Core/Src/SEGGER_RTT_printf.c **** 
 784              		.loc 1 446 22 is_stmt 0 view .LVU264
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 26


 785 0174 089B     		ldr	r3, [sp, #32]
 435:Core/Src/SEGGER_RTT_printf.c ****       case '%':
 786              		.loc 1 435 9 view .LVU265
 787 0176 BCE7     		b	.L79
 788              	.L77:
 407:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 789              		.loc 1 407 9 is_stmt 1 view .LVU266
 407:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 790              		.loc 1 407 11 is_stmt 0 view .LVU267
 791 0178 3B68     		ldr	r3, [r7]
 792 017a D3F800B0 		ldr	fp, [r3]
 408:Core/Src/SEGGER_RTT_printf.c ****         break;
 793              		.loc 1 408 9 is_stmt 1 view .LVU268
 794              	.LVL79:
 795              	.LBB13:
 796              	.LBI6:
 222:Core/Src/SEGGER_RTT_printf.c ****   unsigned Width;
 797              		.loc 1 222 13 view .LVU269
 798              	.LBB8:
 223:Core/Src/SEGGER_RTT_printf.c ****   int Number;
 799              		.loc 1 223 3 view .LVU270
 224:Core/Src/SEGGER_RTT_printf.c **** 
 800              		.loc 1 224 3 view .LVU271
 226:Core/Src/SEGGER_RTT_printf.c **** 
 801              		.loc 1 226 3 view .LVU272
 802              	.LBE8:
 803              	.LBE13:
 407:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 804              		.loc 1 407 11 is_stmt 0 view .LVU273
 805 017e 0433     		adds	r3, r3, #4
 806 0180 3B60     		str	r3, [r7]
 807              	.LBB14:
 808              	.LBB9:
 226:Core/Src/SEGGER_RTT_printf.c **** 
 809              		.loc 1 226 10 view .LVU274
 810 0182 8BEAEB73 		eor	r3, fp, fp, asr #31
 811 0186 A3EBEB73 		sub	r3, r3, fp, asr #31
 812              	.LVL80:
 231:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 813              		.loc 1 231 3 is_stmt 1 view .LVU275
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 814              		.loc 1 232 3 view .LVU276
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 815              		.loc 1 232 17 view .LVU277
 816 018a 092B     		cmp	r3, #9
 231:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 817              		.loc 1 231 9 is_stmt 0 view .LVU278
 818 018c 4FF00100 		mov	r0, #1
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 819              		.loc 1 232 17 view .LVU279
 820 0190 08DD     		ble	.L80
 821              	.LVL81:
 822              	.L81:
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 823              		.loc 1 233 5 is_stmt 1 view .LVU280
 824 0192 1946     		mov	r1, r3
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 27


 825              		.loc 1 232 17 is_stmt 0 view .LVU281
 826 0194 6329     		cmp	r1, #99
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 827              		.loc 1 233 12 view .LVU282
 828 0196 A9FB03C3 		umull	ip, r3, r9, r3
 829              	.LVL82:
 234:Core/Src/SEGGER_RTT_printf.c ****   }
 830              		.loc 1 234 10 view .LVU283
 831 019a 00F10100 		add	r0, r0, #1
 832              	.LVL83:
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 833              		.loc 1 233 12 view .LVU284
 834 019e 4FEAD303 		lsr	r3, r3, #3
 835              	.LVL84:
 234:Core/Src/SEGGER_RTT_printf.c ****   }
 836              		.loc 1 234 5 is_stmt 1 view .LVU285
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 837              		.loc 1 232 17 view .LVU286
 838 01a2 F6DC     		bgt	.L81
 839              	.LVL85:
 840              	.L80:
 236:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 841              		.loc 1 236 3 view .LVU287
 842 01a4 9042     		cmp	r0, r2
 843 01a6 0346     		mov	r3, r0
 844              	.LVL86:
 236:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 845              		.loc 1 236 3 is_stmt 0 view .LVU288
 846 01a8 38BF     		it	cc
 847 01aa 1346     		movcc	r3, r2
 848 01ac 0393     		str	r3, [sp, #12]
 849              	.LVL87:
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 850              		.loc 1 239 3 is_stmt 1 view .LVU289
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 851              		.loc 1 239 6 is_stmt 0 view .LVU290
 852 01ae 8CB3     		cbz	r4, .L82
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 853              		.loc 1 239 25 view .LVU291
 854 01b0 BBF1000F 		cmp	fp, #0
 855 01b4 5EDB     		blt	.L83
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 856              		.loc 1 239 37 view .LVU292
 857 01b6 7307     		lsls	r3, r6, #29
 858              	.LVL88:
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 859              		.loc 1 239 37 view .LVU293
 860 01b8 5CD4     		bmi	.L83
 861              	.L84:
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 862              		.loc 1 246 3 is_stmt 1 view .LVU294
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 863              		.loc 1 246 6 is_stmt 0 view .LVU295
 864 01ba B007     		lsls	r0, r6, #30
 865 01bc 00D5     		bpl	.L85
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 866              		.loc 1 246 53 view .LVU296
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 28


 867 01be 4AB3     		cbz	r2, .L82
 868              	.L85:
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 869              		.loc 1 246 75 view .LVU297
 870 01c0 F107     		lsls	r1, r6, #31
 871 01c2 27D4     		bmi	.L82
 247:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 872              		.loc 1 247 5 is_stmt 1 view .LVU298
 247:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 873              		.loc 1 247 8 is_stmt 0 view .LVU299
 874 01c4 34B3     		cbz	r4, .L82
 875              	.LVL89:
 876              	.L86:
 249:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 877              		.loc 1 249 9 is_stmt 1 view .LVU300
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 878              		.loc 1 248 33 is_stmt 0 view .LVU301
 879 01c6 039B     		ldr	r3, [sp, #12]
 880 01c8 A342     		cmp	r3, r4
 250:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 881              		.loc 1 250 9 view .LVU302
 882 01ca 4FF02001 		mov	r1, #32
 883 01ce 05A8     		add	r0, sp, #20
 884              	.LVL90:
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 885              		.loc 1 248 33 view .LVU303
 886 01d0 20D2     		bcs	.L82
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 887              		.loc 1 248 33 view .LVU304
 888 01d2 0292     		str	r2, [sp, #8]
 250:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 889              		.loc 1 250 9 view .LVU305
 890 01d4 FFF7FEFF 		bl	_StoreChar
 891              	.LVL91:
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 892              		.loc 1 251 24 view .LVU306
 893 01d8 DDF820C0 		ldr	ip, [sp, #32]
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 894              		.loc 1 251 12 view .LVU307
 895 01dc BCF1000F 		cmp	ip, #0
 249:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 896              		.loc 1 249 19 view .LVU308
 897 01e0 04F1FF34 		add	r4, r4, #-1
 898              	.LVL92:
 250:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 899              		.loc 1 250 9 is_stmt 1 view .LVU309
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 900              		.loc 1 251 9 view .LVU310
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 901              		.loc 1 248 33 view .LVU311
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 902              		.loc 1 251 24 is_stmt 0 view .LVU312
 903 01e4 6346     		mov	r3, ip
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 904              		.loc 1 251 12 view .LVU313
 905 01e6 84DB     		blt	.L79
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 29


 906              		.loc 1 248 33 view .LVU314
 907 01e8 029A     		ldr	r2, [sp, #8]
 908 01ea 002C     		cmp	r4, #0
 909 01ec EBD1     		bne	.L86
 910              	.L87:
 261:Core/Src/SEGGER_RTT_printf.c ****       v = -v;
 911              		.loc 1 261 5 is_stmt 1 view .LVU315
 261:Core/Src/SEGGER_RTT_printf.c ****       v = -v;
 912              		.loc 1 261 8 is_stmt 0 view .LVU316
 913 01ee BBF1000F 		cmp	fp, #0
 914 01f2 41DB     		blt	.L148
 264:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '+');
 915              		.loc 1 264 12 is_stmt 1 view .LVU317
 264:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '+');
 916              		.loc 1 264 15 is_stmt 0 view .LVU318
 917 01f4 7307     		lsls	r3, r6, #29
 918 01f6 4FD4     		bmi	.L149
 919              	.L91:
 920              	.LVL93:
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 921              		.loc 1 273 7 is_stmt 1 view .LVU319
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 922              		.loc 1 273 74 is_stmt 0 view .LVU320
 923 01f8 06F00303 		and	r3, r6, #3
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 924              		.loc 1 273 10 view .LVU321
 925 01fc 022B     		cmp	r3, #2
 926 01fe 52D0     		beq	.L150
 927              	.LVL94:
 928              	.L104:
 288:Core/Src/SEGGER_RTT_printf.c ****       }
 929              		.loc 1 288 9 is_stmt 1 view .LVU322
 930 0200 1346     		mov	r3, r2
 931 0202 CDE90046 		strd	r4, r6, [sp]
 932 0206 5946     		mov	r1, fp
 933 0208 0A22     		movs	r2, #10
 934 020a 05A8     		add	r0, sp, #20
 935              	.LVL95:
 288:Core/Src/SEGGER_RTT_printf.c ****       }
 936              		.loc 1 288 9 is_stmt 0 view .LVU323
 937 020c FFF7FEFF 		bl	_PrintUnsigned
 938              	.LVL96:
 288:Core/Src/SEGGER_RTT_printf.c ****       }
 939              		.loc 1 288 9 view .LVU324
 940              	.LBE9:
 941              	.LBE14:
 446:Core/Src/SEGGER_RTT_printf.c **** 
 942              		.loc 1 446 22 view .LVU325
 943 0210 089B     		ldr	r3, [sp, #32]
 944 0212 6EE7     		b	.L79
 945              	.LVL97:
 946              	.L82:
 947              	.LBB15:
 948              	.LBB10:
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 949              		.loc 1 260 3 is_stmt 1 view .LVU326
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 30


 950              		.loc 1 260 18 is_stmt 0 view .LVU327
 951 0214 DDF820C0 		ldr	ip, [sp, #32]
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 952              		.loc 1 260 6 view .LVU328
 953 0218 BCF1000F 		cmp	ip, #0
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 954              		.loc 1 260 18 view .LVU329
 955 021c 6346     		mov	r3, ip
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 956              		.loc 1 260 6 view .LVU330
 957 021e E6DA     		bge	.L87
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 958              		.loc 1 260 6 view .LVU331
 959 0220 67E7     		b	.L79
 960              	.LVL98:
 961              	.L78:
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 962              		.loc 1 260 6 view .LVU332
 963              	.LBE10:
 964              	.LBE15:
 965              	.LBB16:
 400:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 966              		.loc 1 400 9 is_stmt 1 view .LVU333
 401:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 967              		.loc 1 401 9 view .LVU334
 401:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 968              		.loc 1 401 11 is_stmt 0 view .LVU335
 969 0222 3B68     		ldr	r3, [r7]
 970 0224 1A1D     		adds	r2, r3, #4
 403:Core/Src/SEGGER_RTT_printf.c ****         break;
 971              		.loc 1 403 9 view .LVU336
 972 0226 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 401:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 973              		.loc 1 401 11 view .LVU337
 974 0228 3A60     		str	r2, [r7]
 402:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, c0);
 975              		.loc 1 402 9 is_stmt 1 view .LVU338
 976              	.LVL99:
 403:Core/Src/SEGGER_RTT_printf.c ****         break;
 977              		.loc 1 403 9 view .LVU339
 978 022a 05A8     		add	r0, sp, #20
 979 022c FFF7FEFF 		bl	_StoreChar
 980              	.LVL100:
 404:Core/Src/SEGGER_RTT_printf.c ****       }
 981              		.loc 1 404 9 view .LVU340
 982              	.LBE16:
 446:Core/Src/SEGGER_RTT_printf.c **** 
 983              		.loc 1 446 22 is_stmt 0 view .LVU341
 984 0230 089B     		ldr	r3, [sp, #32]
 985              	.LBB17:
 404:Core/Src/SEGGER_RTT_printf.c ****       }
 986              		.loc 1 404 9 view .LVU342
 987 0232 5EE7     		b	.L79
 988              	.LVL101:
 989              	.L145:
 404:Core/Src/SEGGER_RTT_printf.c ****       }
 990              		.loc 1 404 9 view .LVU343
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 31


 991              	.LBE17:
 373:Core/Src/SEGGER_RTT_printf.c ****         do {
 992              		.loc 1 373 9 is_stmt 1 view .LVU344
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 993              		.loc 1 375 13 is_stmt 0 view .LVU345
 994 0234 6978     		ldrb	r1, [r5, #1]	@ zero_extendqisi2
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 995              		.loc 1 376 14 view .LVU346
 996 0236 A1F13003 		sub	r3, r1, #48
 997              	.LVL102:
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 998              		.loc 1 376 14 view .LVU347
 999 023a 092B     		cmp	r3, #9
 373:Core/Src/SEGGER_RTT_printf.c ****         do {
 1000              		.loc 1 373 16 view .LVU348
 1001 023c 05F10105 		add	r5, r5, #1
 1002              	.LVL103:
 374:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 1003              		.loc 1 374 9 is_stmt 1 view .LVU349
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 1004              		.loc 1 375 11 view .LVU350
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1005              		.loc 1 376 11 view .LVU351
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 1006              		.loc 1 370 17 is_stmt 0 view .LVU352
 1007 0240 4FF00002 		mov	r2, #0
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1008              		.loc 1 376 14 view .LVU353
 1009 0244 3FF626AF 		bhi	.L69
 1010              	.LVL104:
 1011              	.L67:
 379:Core/Src/SEGGER_RTT_printf.c ****           NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 1012              		.loc 1 379 11 is_stmt 1 view .LVU354
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 1013              		.loc 1 380 11 view .LVU355
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 1014              		.loc 1 380 33 is_stmt 0 view .LVU356
 1015 0248 02EB8202 		add	r2, r2, r2, lsl #2
 1016              	.LVL105:
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 1017              		.loc 1 380 39 view .LVU357
 1018 024c 01EB4202 		add	r2, r1, r2, lsl #1
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 1019              		.loc 1 375 13 view .LVU358
 1020 0250 15F8011F 		ldrb	r1, [r5, #1]!	@ zero_extendqisi2
 1021              	.LVL106:
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1022              		.loc 1 376 14 view .LVU359
 1023 0254 A1F13003 		sub	r3, r1, #48
 1024 0258 092B     		cmp	r3, #9
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 1025              		.loc 1 380 21 view .LVU360
 1026 025a A2F13002 		sub	r2, r2, #48
 1027              	.LVL107:
 374:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 1028              		.loc 1 374 12 is_stmt 1 view .LVU361
 374:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 32


 1029              		.loc 1 374 9 view .LVU362
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 1030              		.loc 1 375 11 view .LVU363
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1031              		.loc 1 376 11 view .LVU364
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1032              		.loc 1 376 14 is_stmt 0 view .LVU365
 1033 025e F3D9     		bls	.L67
 1034 0260 18E7     		b	.L69
 1035              	.LVL108:
 1036              	.L147:
 453:Core/Src/SEGGER_RTT_printf.c ****     }
 1037              		.loc 1 453 7 view .LVU366
 1038 0262 2246     		mov	r2, r4
 1039 0264 5146     		mov	r1, r10
 1040              	.LVL109:
 453:Core/Src/SEGGER_RTT_printf.c ****     }
 1041              		.loc 1 453 7 view .LVU367
 1042 0266 4046     		mov	r0, r8
 1043 0268 0293     		str	r3, [sp, #8]
 453:Core/Src/SEGGER_RTT_printf.c ****     }
 1044              		.loc 1 453 7 is_stmt 1 view .LVU368
 1045 026a FFF7FEFF 		bl	SEGGER_RTT_Write
 1046              	.LVL110:
 453:Core/Src/SEGGER_RTT_printf.c ****     }
 1047              		.loc 1 453 7 is_stmt 0 view .LVU369
 1048 026e 029B     		ldr	r3, [sp, #8]
 455:Core/Src/SEGGER_RTT_printf.c ****   }
 1049              		.loc 1 455 5 is_stmt 1 view .LVU370
 455:Core/Src/SEGGER_RTT_printf.c ****   }
 1050              		.loc 1 455 28 is_stmt 0 view .LVU371
 1051 0270 2344     		add	r3, r3, r4
 457:Core/Src/SEGGER_RTT_printf.c **** }
 1052              		.loc 1 457 3 is_stmt 1 view .LVU372
 1053 0272 4EE7     		b	.L151
 1054              	.LVL111:
 1055              	.L83:
 1056              	.LBB18:
 1057              	.LBB11:
 240:Core/Src/SEGGER_RTT_printf.c ****   }
 1058              		.loc 1 240 5 view .LVU373
 240:Core/Src/SEGGER_RTT_printf.c ****   }
 1059              		.loc 1 240 15 is_stmt 0 view .LVU374
 1060 0274 013C     		subs	r4, r4, #1
 1061              	.LVL112:
 240:Core/Src/SEGGER_RTT_printf.c ****   }
 1062              		.loc 1 240 15 view .LVU375
 1063 0276 A0E7     		b	.L84
 1064              	.LVL113:
 1065              	.L148:
 263:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 1066              		.loc 1 263 7 view .LVU376
 1067 0278 2D21     		movs	r1, #45
 1068 027a 05A8     		add	r0, sp, #20
 1069              	.LVL114:
 263:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 1070              		.loc 1 263 7 view .LVU377
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 33


 1071 027c 0292     		str	r2, [sp, #8]
 262:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 1072              		.loc 1 262 7 is_stmt 1 view .LVU378
 263:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 1073              		.loc 1 263 7 is_stmt 0 view .LVU379
 1074 027e FFF7FEFF 		bl	_StoreChar
 1075              	.LVL115:
 263:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 1076              		.loc 1 263 7 view .LVU380
 1077 0282 029A     		ldr	r2, [sp, #8]
 262:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 1078              		.loc 1 262 9 view .LVU381
 1079 0284 CBF1000B 		rsb	fp, fp, #0
 1080              	.LVL116:
 263:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 1081              		.loc 1 263 7 is_stmt 1 view .LVU382
 1082              	.L90:
 268:Core/Src/SEGGER_RTT_printf.c ****     if (pBufferDesc->ReturnValue >= 0) {
 1083              		.loc 1 268 5 view .LVU383
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1084              		.loc 1 269 5 view .LVU384
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1085              		.loc 1 269 20 is_stmt 0 view .LVU385
 1086 0288 DDF820C0 		ldr	ip, [sp, #32]
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1087              		.loc 1 269 8 view .LVU386
 1088 028c BCF1000F 		cmp	ip, #0
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1089              		.loc 1 269 20 view .LVU387
 1090 0290 6346     		mov	r3, ip
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1091              		.loc 1 269 8 view .LVU388
 1092 0292 FFF62EAF 		blt	.L79
 1093 0296 AFE7     		b	.L91
 1094              	.LVL117:
 1095              	.L149:
 265:Core/Src/SEGGER_RTT_printf.c ****     } else {
 1096              		.loc 1 265 7 view .LVU389
 1097 0298 2B21     		movs	r1, #43
 1098 029a 05A8     		add	r0, sp, #20
 1099              	.LVL118:
 265:Core/Src/SEGGER_RTT_printf.c ****     } else {
 1100              		.loc 1 265 7 view .LVU390
 1101 029c 0292     		str	r2, [sp, #8]
 265:Core/Src/SEGGER_RTT_printf.c ****     } else {
 1102              		.loc 1 265 7 is_stmt 1 view .LVU391
 1103 029e FFF7FEFF 		bl	_StoreChar
 1104              	.LVL119:
 265:Core/Src/SEGGER_RTT_printf.c ****     } else {
 1105              		.loc 1 265 7 is_stmt 0 view .LVU392
 1106 02a2 029A     		ldr	r2, [sp, #8]
 1107 02a4 F0E7     		b	.L90
 1108              	.LVL120:
 1109              	.L150:
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 1110              		.loc 1 273 126 view .LVU393
 1111 02a6 002A     		cmp	r2, #0
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 34


 1112 02a8 AAD1     		bne	.L104
 1113              	.L142:
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1114              		.loc 1 275 37 view .LVU394
 1115 02aa C4B1     		cbz	r4, .L94
 276:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 1116              		.loc 1 276 13 is_stmt 1 view .LVU395
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1117              		.loc 1 275 37 is_stmt 0 view .LVU396
 1118 02ac 039B     		ldr	r3, [sp, #12]
 1119 02ae A342     		cmp	r3, r4
 277:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 1120              		.loc 1 277 13 view .LVU397
 1121 02b0 4FF03001 		mov	r1, #48
 1122 02b4 05A8     		add	r0, sp, #20
 1123              	.LVL121:
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1124              		.loc 1 275 37 view .LVU398
 1125 02b6 0DD2     		bcs	.L152
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1126              		.loc 1 275 37 view .LVU399
 1127 02b8 0292     		str	r2, [sp, #8]
 277:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 1128              		.loc 1 277 13 view .LVU400
 1129 02ba FFF7FEFF 		bl	_StoreChar
 1130              	.LVL122:
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1131              		.loc 1 278 28 view .LVU401
 1132 02be DDF820C0 		ldr	ip, [sp, #32]
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1133              		.loc 1 278 16 view .LVU402
 1134 02c2 BCF1000F 		cmp	ip, #0
 276:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 1135              		.loc 1 276 23 view .LVU403
 1136 02c6 04F1FF34 		add	r4, r4, #-1
 1137              	.LVL123:
 277:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 1138              		.loc 1 277 13 is_stmt 1 view .LVU404
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1139              		.loc 1 278 13 view .LVU405
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1140              		.loc 1 275 37 view .LVU406
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1141              		.loc 1 278 28 is_stmt 0 view .LVU407
 1142 02ca 6346     		mov	r3, ip
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1143              		.loc 1 278 16 view .LVU408
 1144 02cc FFF611AF 		blt	.L79
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1145              		.loc 1 275 37 view .LVU409
 1146 02d0 029A     		ldr	r2, [sp, #8]
 1147 02d2 EAE7     		b	.L142
 1148              	.LVL124:
 1149              	.L152:
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1150              		.loc 1 284 7 is_stmt 1 view .LVU410
 284:Core/Src/SEGGER_RTT_printf.c ****         //
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 35


 1151              		.loc 1 284 22 is_stmt 0 view .LVU411
 1152 02d4 6346     		mov	r3, ip
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1153              		.loc 1 284 10 view .LVU412
 1154 02d6 002B     		cmp	r3, #0
 1155 02d8 FFF60BAF 		blt	.L79
 1156 02dc 90E7     		b	.L104
 1157              	.LVL125:
 1158              	.L94:
 231:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 1159              		.loc 1 231 9 view .LVU413
 1160 02de 0024     		movs	r4, #0
 1161              	.LVL126:
 231:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 1162              		.loc 1 231 9 view .LVU414
 1163 02e0 8EE7     		b	.L104
 1164              	.L154:
 1165 02e2 00BF     		.align	2
 1166              	.L153:
 1167 02e4 CDCCCCCC 		.word	-858993459
 1168              	.LBE11:
 1169              	.LBE18:
 1170              		.cfi_endproc
 1171              	.LFE3:
 1173              		.section	.text.SEGGER_RTT_printf,"ax",%progbits
 1174              		.align	1
 1175              		.p2align 2,,3
 1176              		.global	SEGGER_RTT_printf
 1177              		.syntax unified
 1178              		.thumb
 1179              		.thumb_func
 1181              	SEGGER_RTT_printf:
 1182              	.LVL127:
 1183              	.LFB4:
 459:Core/Src/SEGGER_RTT_printf.c **** 
 460:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 461:Core/Src/SEGGER_RTT_printf.c **** *
 462:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER_RTT_printf
 463:Core/Src/SEGGER_RTT_printf.c **** *
 464:Core/Src/SEGGER_RTT_printf.c **** *  Function description
 465:Core/Src/SEGGER_RTT_printf.c **** *    Stores a formatted string in SEGGER RTT control block.
 466:Core/Src/SEGGER_RTT_printf.c **** *    This data is read by the host.
 467:Core/Src/SEGGER_RTT_printf.c **** *
 468:Core/Src/SEGGER_RTT_printf.c **** *  Parameters
 469:Core/Src/SEGGER_RTT_printf.c **** *    BufferIndex  Index of "Up"-buffer to be used. (e.g. 0 for "Terminal")
 470:Core/Src/SEGGER_RTT_printf.c **** *    sFormat      Pointer to format string, followed by the arguments for conversion
 471:Core/Src/SEGGER_RTT_printf.c **** *
 472:Core/Src/SEGGER_RTT_printf.c **** *  Return values
 473:Core/Src/SEGGER_RTT_printf.c **** *    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
 474:Core/Src/SEGGER_RTT_printf.c **** *     < 0:  Error
 475:Core/Src/SEGGER_RTT_printf.c **** *
 476:Core/Src/SEGGER_RTT_printf.c **** *  Notes
 477:Core/Src/SEGGER_RTT_printf.c **** *    (1) Conversion specifications have following syntax:
 478:Core/Src/SEGGER_RTT_printf.c **** *          %[flags][FieldWidth][.Precision]ConversionSpecifier
 479:Core/Src/SEGGER_RTT_printf.c **** *    (2) Supported flags:
 480:Core/Src/SEGGER_RTT_printf.c **** *          -: Left justify within the field width
 481:Core/Src/SEGGER_RTT_printf.c **** *          +: Always print sign extension for signed conversions
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 36


 482:Core/Src/SEGGER_RTT_printf.c **** *          0: Pad with 0 instead of spaces. Ignored when using '-'-flag or precision
 483:Core/Src/SEGGER_RTT_printf.c **** *        Supported conversion specifiers:
 484:Core/Src/SEGGER_RTT_printf.c **** *          c: Print the argument as one char
 485:Core/Src/SEGGER_RTT_printf.c **** *          d: Print the argument as a signed integer
 486:Core/Src/SEGGER_RTT_printf.c **** *          u: Print the argument as an unsigned integer
 487:Core/Src/SEGGER_RTT_printf.c **** *          x: Print the argument as an hexadecimal integer
 488:Core/Src/SEGGER_RTT_printf.c **** *          s: Print the string pointed to by the argument
 489:Core/Src/SEGGER_RTT_printf.c **** *          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to
 490:Core/Src/SEGGER_RTT_printf.c **** */
 491:Core/Src/SEGGER_RTT_printf.c **** int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 1184              		.loc 1 491 72 is_stmt 1 view -0
 1185              		.cfi_startproc
 1186              		@ args = 4, pretend = 12, frame = 8
 1187              		@ frame_needed = 0, uses_anonymous_args = 1
 492:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1188              		.loc 1 492 3 view .LVU416
 493:Core/Src/SEGGER_RTT_printf.c ****   va_list ParamList;
 1189              		.loc 1 493 3 view .LVU417
 494:Core/Src/SEGGER_RTT_printf.c **** 
 495:Core/Src/SEGGER_RTT_printf.c ****   va_start(ParamList, sFormat);
 1190              		.loc 1 495 3 view .LVU418
 491:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1191              		.loc 1 491 72 is_stmt 0 view .LVU419
 1192 0000 0EB4     		push	{r1, r2, r3}
 1193              		.cfi_def_cfa_offset 12
 1194              		.cfi_offset 1, -12
 1195              		.cfi_offset 2, -8
 1196              		.cfi_offset 3, -4
 1197 0002 00B5     		push	{lr}
 1198              		.cfi_def_cfa_offset 16
 1199              		.cfi_offset 14, -16
 1200 0004 82B0     		sub	sp, sp, #8
 1201              		.cfi_def_cfa_offset 24
 491:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1202              		.loc 1 491 72 view .LVU420
 1203 0006 03AB     		add	r3, sp, #12
 496:Core/Src/SEGGER_RTT_printf.c ****   r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 1204              		.loc 1 496 7 view .LVU421
 1205 0008 01AA     		add	r2, sp, #4
 491:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1206              		.loc 1 491 72 view .LVU422
 1207 000a 53F8041B 		ldr	r1, [r3], #4
 495:Core/Src/SEGGER_RTT_printf.c ****   r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 1208              		.loc 1 495 3 view .LVU423
 1209 000e 0193     		str	r3, [sp, #4]
 1210              		.loc 1 496 3 is_stmt 1 view .LVU424
 1211              		.loc 1 496 7 is_stmt 0 view .LVU425
 1212 0010 FFF7FEFF 		bl	SEGGER_RTT_vprintf
 1213              	.LVL128:
 497:Core/Src/SEGGER_RTT_printf.c ****   va_end(ParamList);
 1214              		.loc 1 497 3 is_stmt 1 view .LVU426
 498:Core/Src/SEGGER_RTT_printf.c ****   return r;
 1215              		.loc 1 498 3 view .LVU427
 499:Core/Src/SEGGER_RTT_printf.c **** }
 1216              		.loc 1 499 1 is_stmt 0 view .LVU428
 1217 0014 02B0     		add	sp, sp, #8
 1218              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 37


 1219              		@ sp needed
 1220 0016 5DF804EB 		ldr	lr, [sp], #4
 1221              		.cfi_restore 14
 1222              		.cfi_def_cfa_offset 12
 1223 001a 03B0     		add	sp, sp, #12
 1224              		.cfi_restore 3
 1225              		.cfi_restore 2
 1226              		.cfi_restore 1
 1227              		.cfi_def_cfa_offset 0
 1228 001c 7047     		bx	lr
 1229              		.cfi_endproc
 1230              	.LFE4:
 1232 001e 00BF     		.section	.rodata._aV2C.0,"a"
 1233              		.align	2
 1234              		.set	.LANCHOR0,. + 0
 1237              	_aV2C.0:
 1238 0000 30313233 		.ascii	"0123456789ABCDEF"
 1238      34353637 
 1238      38394142 
 1238      43444546 
 1239              		.text
 1240              	.Letext0:
 1241              		.file 2 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 1242              		.file 3 "<built-in>"
 1243              		.file 4 "Core/Inc/SEGGER_RTT.h"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s 			page 38


DEFINED SYMBOLS
                            *ABS*:0000000000000000 SEGGER_RTT_printf.c
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:20     .text._StoreChar:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:26     .text._StoreChar:0000000000000000 _StoreChar
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:106    .text._PrintUnsigned:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:112    .text._PrintUnsigned:0000000000000000 _PrintUnsigned
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:361    .text._PrintUnsigned:00000000000000e0 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:366    .text.SEGGER_RTT_vprintf:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:373    .text.SEGGER_RTT_vprintf:0000000000000000 SEGGER_RTT_vprintf
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:473    .text.SEGGER_RTT_vprintf:0000000000000052 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:487    .text.SEGGER_RTT_vprintf:0000000000000060 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:565    .text.SEGGER_RTT_vprintf:00000000000000b0 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:1167   .text.SEGGER_RTT_vprintf:00000000000002e4 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:1174   .text.SEGGER_RTT_printf:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:1181   .text.SEGGER_RTT_printf:0000000000000000 SEGGER_RTT_printf
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:1233   .rodata._aV2C.0:0000000000000000 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:1237   .rodata._aV2C.0:0000000000000000 _aV2C.0
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:599    .text.SEGGER_RTT_vprintf:00000000000000d1 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cccfQu6e.s:599    .text.SEGGER_RTT_vprintf:00000000000000d2 $t

UNDEFINED SYMBOLS
SEGGER_RTT_Write
