$date
	Mon Feb 16 11:39:37 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sync_sipo $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 4 % out [3:0] $end
$var wire 1 $ rst $end
$var wire 4 & q [3:0] $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ' q $end
$upscope $end
$scope module d2 $end
$var wire 1 " clk $end
$var wire 1 ( d $end
$var wire 1 $ rst $end
$var reg 1 ) q $end
$upscope $end
$scope module d3 $end
$var wire 1 " clk $end
$var wire 1 * d $end
$var wire 1 $ rst $end
$var reg 1 + q $end
$upscope $end
$scope module d4 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 $ rst $end
$var reg 1 - q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
b0 &
b0 %
1$
1#
0"
b0 !
$end
#5
1"
#10
0"
#15
1(
b1 !
b1 %
b1 &
1'
1"
0$
#20
0"
#25
1*
0(
1)
b10 !
b10 %
b10 &
0'
1"
0#
#30
0"
#35
1(
0*
1,
1'
0)
b101 !
b101 %
b101 &
1+
1"
1#
#40
0"
#45
0,
1*
0(
1-
0+
1)
b1010 !
b1010 %
b1010 &
0'
1"
0#
#50
0"
#55
0*
0)
b0 !
b0 %
b0 &
0-
1"
1$
#60
0"
0$
#65
1"
#70
0"
#75
1(
b1 !
b1 %
b1 &
1'
1"
1#
#80
0"
#85
1*
b11 !
b11 %
b11 &
1)
1"
#90
0"
#95
0(
1,
0'
b110 !
b110 %
b110 &
1+
1"
0#
#100
0"
#105
0*
1-
b1100 !
b1100 %
b1100 &
0)
1"
