// Seed: 1761650329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic ["" : 1] id_10;
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input uwire id_2,
    input supply0 id_3
    , id_7,
    input tri id_4,
    input tri id_5
);
  assign id_7 = ~(id_3);
  assign id_1 = -1;
  parameter id_8 = 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  wire id_9;
endmodule
