

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Sun Oct  3 23:27:16 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.206 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  2.600 us|  2.600 us|  261|  261|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |      258|      258|         5|          2|          1|   128|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    158|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     165|     50|    -|
|Memory           |        3|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    152|    -|
|Register         |        -|    -|     247|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    1|     412|    360|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+-----+----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |mul_6s_32s_32_2_1_U1  |mul_6s_32s_32_2_1  |        0|   1|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+
    |Total                 |                   |        0|   1|  165|  50|    0|
    +----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_int_int_c  |        1|  0|   0|    0|   128|   32|     1|         4096|
    |shift_reg_0_U    |shift_reg_0    |        1|  0|   0|    0|    64|   32|     1|         2048|
    |shift_reg_1_U    |shift_reg_0    |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-----------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |               |        3|  0|   0|    0|   256|   96|     3|         8192|
    +-----------------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |acc_1_fu_273_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln23_fu_241_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln26_fu_205_p2     |         +|   0|  0|  14|           7|           2|
    |mul9_fu_163_p2         |         +|   0|  0|  39|          32|          32|
    |ap_condition_161       |       and|   0|  0|   2|           1|           1|
    |ap_condition_335       |       and|   0|  0|   2|           1|           1|
    |ap_condition_338       |       and|   0|  0|   2|           1|           1|
    |icmp_ln25_fu_199_p2    |      icmp|   0|  0|  11|           8|           1|
    |select_ln26_fu_252_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 158|          92|         106|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |acc_fu_64                         |   9|          2|   32|         64|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_phi_mux_mul_pn_phi_fu_145_p4   |   9|          2|   32|         64|
    |ap_sig_allocacmp_acc_load_1       |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1              |   9|          2|    8|         16|
    |i_fu_68                           |   9|          2|    8|         16|
    |shift_reg_0_address0              |  20|          4|    6|         24|
    |shift_reg_0_d0                    |  14|          3|   32|         96|
    |shift_reg_1_address0              |  14|          3|    6|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 152|         33|  162|        375|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |acc_fu_64                            |  32|   0|   32|          0|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_mul_pn_reg_142  |  31|   0|   32|          1|
    |ap_phi_reg_pp0_iter1_mul_pn_reg_142  |  31|   0|   32|          1|
    |ap_phi_reg_pp0_iter2_mul_pn_reg_142  |  31|   0|   32|          1|
    |fir_int_int_c_load_reg_346           |  32|   0|   32|          0|
    |i_fu_68                              |   8|   0|    8|          0|
    |icmp_ln25_reg_312                    |   1|   0|    1|          0|
    |icmp_ln25_reg_312_pp0_iter1_reg      |   1|   0|    1|          0|
    |lshr_ln26_1_reg_331                  |   6|   0|    6|          0|
    |mul_ln27_reg_351                     |  32|   0|   32|          0|
    |select_ln26_reg_341                  |  32|   0|   32|          0|
    |tmp_reg_308                          |   1|   0|    1|          0|
    |tmp_reg_308_pp0_iter1_reg            |   1|   0|    1|          0|
    |trunc_ln26_reg_316                   |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 247|   0|  250|          3|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.78>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 8 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 10 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x" [fir.cpp:15]   --->   Operation 15 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node mul9)   --->   "%empty = shl i32 %x_read, i32 3" [fir.cpp:15]   --->   Operation 16 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node mul9)   --->   "%empty_10 = shl i32 %x_read, i32 1" [fir.cpp:15]   --->   Operation 17 'shl' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.55ns) (out node of the LUT)   --->   "%mul9 = add i32 %empty, i32 %empty_10" [fir.cpp:15]   --->   Operation 18 'add' 'mul9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln23 = store i8 127, i8 %i" [fir.cpp:23]   --->   Operation 19 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 0, i32 %acc" [fir.cpp:23]   --->   Operation 20 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln23 = br void" [fir.cpp:23]   --->   Operation 21 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [fir.cpp:26]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7" [fir.cpp:23]   --->   Operation 23 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 24 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %tmp, void %.split, void" [fir.cpp:23]   --->   Operation 25 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %i_1" [fir.cpp:23]   --->   Operation 26 'zext' 'zext_ln23' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i8 %i_1" [fir.cpp:23]   --->   Operation 27 'trunc' 'trunc_ln23' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [fir.cpp:21]   --->   Operation 28 'specpipeline' 'specpipeline_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir.cpp:21]   --->   Operation 29 'specloopname' 'specloopname_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.55ns)   --->   "%icmp_ln25 = icmp_eq  i8 %i_1, i8 0" [fir.cpp:25]   --->   Operation 30 'icmp' 'icmp_ln25' <Predicate = (!tmp)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %_ifconv, void" [fir.cpp:25]   --->   Operation 31 'br' 'br_ln25' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.87ns)   --->   "%add_ln26 = add i7 %trunc_ln23, i7 127" [fir.cpp:26]   --->   Operation 32 'add' 'add_ln26' <Predicate = (!tmp & !icmp_ln25)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i8 %i_1" [fir.cpp:26]   --->   Operation 33 'trunc' 'trunc_ln26' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %add_ln26, i32 1, i32 6" [fir.cpp:26]   --->   Operation 34 'partselect' 'lshr_ln' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %lshr_ln" [fir.cpp:26]   --->   Operation 35 'zext' 'zext_ln26' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_1_addr = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln26" [fir.cpp:26]   --->   Operation 36 'getelementptr' 'shift_reg_1_addr' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shift_reg_0_addr = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln26" [fir.cpp:26]   --->   Operation 37 'getelementptr' 'shift_reg_0_addr' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%shift_reg_0_load = load i6 %shift_reg_0_addr" [fir.cpp:26]   --->   Operation 38 'load' 'shift_reg_0_load' <Predicate = (!tmp & !icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%shift_reg_1_load = load i6 %shift_reg_1_addr" [fir.cpp:26]   --->   Operation 39 'load' 'shift_reg_1_load' <Predicate = (!tmp & !icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln26_1 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %i_1, i32 1, i32 6" [fir.cpp:26]   --->   Operation 40 'partselect' 'lshr_ln26_1' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %trunc_ln26, void %branch0, void %branch1" [fir.cpp:26]   --->   Operation 41 'br' 'br_ln26' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %zext_ln23" [fir.cpp:27]   --->   Operation 42 'getelementptr' 'fir_int_int_c_addr' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%fir_int_int_c_load = load i7 %fir_int_int_c_addr" [fir.cpp:27]   --->   Operation 43 'load' 'fir_int_int_c_load' <Predicate = (!tmp & !icmp_ln25)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %x_read, i32 0" [fir.cpp:30]   --->   Operation 44 'store' 'store_ln30' <Predicate = (!tmp & icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!tmp & icmp_ln25)> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.91ns)   --->   "%add_ln23 = add i8 %i_1, i8 255" [fir.cpp:23]   --->   Operation 46 'add' 'add_ln23' <Predicate = (!tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln23 = store i8 %add_ln23, i8 %i" [fir.cpp:23]   --->   Operation 47 'store' 'store_ln23' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.20>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%shift_reg_0_load = load i6 %shift_reg_0_addr" [fir.cpp:26]   --->   Operation 48 'load' 'shift_reg_0_load' <Predicate = (!tmp & !icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%shift_reg_1_load = load i6 %shift_reg_1_addr" [fir.cpp:26]   --->   Operation 49 'load' 'shift_reg_1_load' <Predicate = (!tmp & !icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (0.69ns)   --->   "%select_ln26 = select i1 %trunc_ln26, i32 %shift_reg_0_load, i32 %shift_reg_1_load" [fir.cpp:26]   --->   Operation 50 'select' 'select_ln26' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i6 %lshr_ln26_1" [fir.cpp:26]   --->   Operation 51 'zext' 'zext_ln26_1' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shift_reg_0_addr_1 = getelementptr i32 %shift_reg_0, i64 0, i64 %zext_ln26_1" [fir.cpp:26]   --->   Operation 52 'getelementptr' 'shift_reg_0_addr_1' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%shift_reg_1_addr_1 = getelementptr i32 %shift_reg_1, i64 0, i64 %zext_ln26_1" [fir.cpp:26]   --->   Operation 53 'getelementptr' 'shift_reg_1_addr_1' <Predicate = (!tmp & !icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln26 = store i32 %select_ln26, i6 %shift_reg_0_addr_1" [fir.cpp:26]   --->   Operation 54 'store' 'store_ln26' <Predicate = (!tmp & !icmp_ln25 & !trunc_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln26 = br void" [fir.cpp:26]   --->   Operation 55 'br' 'br_ln26' <Predicate = (!tmp & !icmp_ln25 & !trunc_ln26)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln26 = store i32 %select_ln26, i6 %shift_reg_1_addr_1" [fir.cpp:26]   --->   Operation 56 'store' 'store_ln26' <Predicate = (!tmp & !icmp_ln25 & trunc_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln26 = br void" [fir.cpp:26]   --->   Operation 57 'br' 'br_ln26' <Predicate = (!tmp & !icmp_ln25 & trunc_ln26)> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%fir_int_int_c_load = load i7 %fir_int_int_c_addr" [fir.cpp:27]   --->   Operation 58 'load' 'fir_int_int_c_load' <Predicate = (!tmp & !icmp_ln25)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 59 [2/2] (6.91ns)   --->   "%mul_ln27 = mul i32 %fir_int_int_c_load, i32 %select_ln26" [fir.cpp:27]   --->   Operation 59 'mul' 'mul_ln27' <Predicate = (!tmp & !icmp_ln25)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [fir.cpp:35]   --->   Operation 67 'load' 'acc_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y, i32 %acc_load_1" [fir.cpp:35]   --->   Operation 68 'write' 'write_ln35' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [fir.cpp:36]   --->   Operation 69 'ret' 'ret_ln36' <Predicate = (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 60 [1/2] (6.91ns)   --->   "%mul_ln27 = mul i32 %fir_int_int_c_load, i32 %select_ln26" [fir.cpp:27]   --->   Operation 60 'mul' 'mul_ln27' <Predicate = (!tmp & !icmp_ln25)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.72>
ST_5 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln28 = br void" [fir.cpp:28]   --->   Operation 61 'br' 'br_ln28' <Predicate = (!tmp & !icmp_ln25)> <Delay = 1.58>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node acc_1)   --->   "%mul_pn = phi i32 %mul_ln27, void, i32 %mul9, void" [fir.cpp:27]   --->   Operation 62 'phi' 'mul_pn' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc" [fir.cpp:21]   --->   Operation 63 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (2.55ns) (out node of the LUT)   --->   "%acc_1 = add i32 %mul_pn, i32 %acc_load" [fir.cpp:21]   --->   Operation 64 'add' 'acc_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln21 = store i32 %acc_1, i32 %acc" [fir.cpp:21]   --->   Operation 65 'store' 'store_ln21' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ shift_reg_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                (alloca           ) [ 011111]
i                  (alloca           ) [ 010000]
spectopmodule_ln0  (spectopmodule    ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
x_read             (read             ) [ 000000]
empty              (shl              ) [ 000000]
empty_10           (shl              ) [ 000000]
mul9               (add              ) [ 011111]
store_ln23         (store            ) [ 000000]
store_ln23         (store            ) [ 000000]
br_ln23            (br               ) [ 000000]
i_1                (load             ) [ 000000]
tmp                (bitselect        ) [ 011111]
empty_11           (speclooptripcount) [ 000000]
br_ln23            (br               ) [ 000000]
zext_ln23          (zext             ) [ 000000]
trunc_ln23         (trunc            ) [ 000000]
specpipeline_ln21  (specpipeline     ) [ 000000]
specloopname_ln21  (specloopname     ) [ 000000]
icmp_ln25          (icmp             ) [ 011111]
br_ln25            (br               ) [ 000000]
add_ln26           (add              ) [ 000000]
trunc_ln26         (trunc            ) [ 001000]
lshr_ln            (partselect       ) [ 000000]
zext_ln26          (zext             ) [ 000000]
shift_reg_1_addr   (getelementptr    ) [ 001000]
shift_reg_0_addr   (getelementptr    ) [ 001000]
lshr_ln26_1        (partselect       ) [ 001000]
br_ln26            (br               ) [ 000000]
fir_int_int_c_addr (getelementptr    ) [ 001000]
store_ln30         (store            ) [ 000000]
br_ln0             (br               ) [ 011111]
add_ln23           (add              ) [ 000000]
store_ln23         (store            ) [ 000000]
shift_reg_0_load   (load             ) [ 000000]
shift_reg_1_load   (load             ) [ 000000]
select_ln26        (select           ) [ 011110]
zext_ln26_1        (zext             ) [ 000000]
shift_reg_0_addr_1 (getelementptr    ) [ 000000]
shift_reg_1_addr_1 (getelementptr    ) [ 000000]
store_ln26         (store            ) [ 000000]
br_ln26            (br               ) [ 000000]
store_ln26         (store            ) [ 000000]
br_ln26            (br               ) [ 000000]
fir_int_int_c_load (load             ) [ 011110]
mul_ln27           (mul              ) [ 010001]
br_ln28            (br               ) [ 000000]
mul_pn             (phi              ) [ 010001]
acc_load           (load             ) [ 000000]
acc_1              (add              ) [ 000000]
store_ln21         (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
acc_load_1         (load             ) [ 000000]
write_ln35         (write            ) [ 000000]
ret_ln36           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fir_int_int_c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="acc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln35_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="shift_reg_1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="6" slack="0"/>
<pin id="89" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_1_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="shift_reg_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_0_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_0_load/1 store_ln30/1 store_ln26/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_1_load/1 store_ln26/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="fir_int_int_c_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir_int_int_c_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_int_int_c_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="shift_reg_0_addr_1_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_0_addr_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="shift_reg_1_addr_1_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_1_addr_1/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="mul_pn_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="mul_pn (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="mul_pn_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="4"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mul_pn/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="empty_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="empty_10_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="mul9_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mul9/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln23_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln23_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_1_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln23_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln23_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln25_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="add_ln26_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="trunc_ln26_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="lshr_ln_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="0" index="2" bw="1" slack="0"/>
<pin id="219" dir="0" index="3" bw="4" slack="0"/>
<pin id="220" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln26_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="lshr_ln26_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="0" index="3" bw="4" slack="0"/>
<pin id="236" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln26_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln23_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln23_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln26_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln26_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="acc_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="4"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="acc_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln21_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="4"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="acc_load_1_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="acc_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="296" class="1005" name="i_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="303" class="1005" name="mul9_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="4"/>
<pin id="305" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul9 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln25_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="316" class="1005" name="trunc_ln26_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="321" class="1005" name="shift_reg_1_addr_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="1"/>
<pin id="323" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_1_addr "/>
</bind>
</comp>

<comp id="326" class="1005" name="shift_reg_0_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="1"/>
<pin id="328" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_0_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="lshr_ln26_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="1"/>
<pin id="333" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln26_1 "/>
</bind>
</comp>

<comp id="336" class="1005" name="fir_int_int_c_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="1"/>
<pin id="338" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fir_int_int_c_addr "/>
</bind>
</comp>

<comp id="341" class="1005" name="select_ln26_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="346" class="1005" name="fir_int_int_c_load_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_int_int_c_load "/>
</bind>
</comp>

<comp id="351" class="1005" name="mul_ln27_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="62" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="54" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="85" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="72" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="54" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="126" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="141"><net_src comp="133" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="155"><net_src comp="72" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="72" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="151" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="157" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="179" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="198"><net_src comp="179" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="179" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="195" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="179" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="205" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="228"><net_src comp="215" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="179" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="245"><net_src comp="179" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="99" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="105" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="259"><net_src comp="252" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="260"><net_src comp="252" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="264"><net_src comp="261" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="277"><net_src comp="145" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="291"><net_src comp="64" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="299"><net_src comp="68" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="306"><net_src comp="163" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="311"><net_src comp="182" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="199" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="211" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="324"><net_src comp="85" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="329"><net_src comp="92" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="334"><net_src comp="231" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="339"><net_src comp="111" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="344"><net_src comp="252" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="349"><net_src comp="118" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="354"><net_src comp="266" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="145" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {3 }
	Port: shift_reg_0 | {1 2 }
	Port: shift_reg_1 | {2 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg_0 | {1 2 }
	Port: fir : shift_reg_1 | {1 2 }
	Port: fir : fir_int_int_c | {1 2 }
  - Chain level:
	State 1
		store_ln23 : 1
		store_ln23 : 1
		i_1 : 1
		tmp : 2
		br_ln23 : 3
		zext_ln23 : 2
		trunc_ln23 : 2
		icmp_ln25 : 2
		br_ln25 : 3
		add_ln26 : 3
		trunc_ln26 : 2
		lshr_ln : 4
		zext_ln26 : 5
		shift_reg_1_addr : 6
		shift_reg_0_addr : 6
		shift_reg_0_load : 7
		shift_reg_1_load : 7
		lshr_ln26_1 : 2
		br_ln26 : 3
		fir_int_int_c_addr : 3
		fir_int_int_c_load : 4
		add_ln23 : 2
		store_ln23 : 3
	State 2
		select_ln26 : 1
		shift_reg_0_addr_1 : 1
		shift_reg_1_addr_1 : 1
		store_ln26 : 2
		store_ln26 : 2
	State 3
		write_ln35 : 1
	State 4
	State 5
		mul_pn : 1
		acc_1 : 2
		store_ln21 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|    mul   |       grp_fu_266       |    1    |   165   |    50   |
|----------|------------------------|---------|---------|---------|
|          |       mul9_fu_163      |    0    |    0    |    39   |
|    add   |     add_ln26_fu_205    |    0    |    0    |    14   |
|          |     add_ln23_fu_241    |    0    |    0    |    15   |
|          |      acc_1_fu_273      |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|  select  |   select_ln26_fu_252   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln25_fu_199    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_72   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln35_write_fu_78 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    shl   |      empty_fu_151      |    0    |    0    |    0    |
|          |     empty_10_fu_157    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_182       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln23_fu_190    |    0    |    0    |    0    |
|   zext   |    zext_ln26_fu_225    |    0    |    0    |    0    |
|          |   zext_ln26_1_fu_261   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    trunc_ln23_fu_195   |    0    |    0    |    0    |
|          |    trunc_ln26_fu_211   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     lshr_ln_fu_215     |    0    |    0    |    0    |
|          |   lshr_ln26_1_fu_231   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |   165   |   200   |
|----------|------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|fir_int_int_c|    1   |    0   |    0   |    -   |
| shift_reg_0 |    1   |    0   |    0   |    0   |
| shift_reg_1 |    1   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        acc_reg_288       |   32   |
|fir_int_int_c_addr_reg_336|    7   |
|fir_int_int_c_load_reg_346|   32   |
|         i_reg_296        |    8   |
|     icmp_ln25_reg_312    |    1   |
|    lshr_ln26_1_reg_331   |    6   |
|       mul9_reg_303       |   32   |
|     mul_ln27_reg_351     |   32   |
|      mul_pn_reg_142      |   32   |
|    select_ln26_reg_341   |   32   |
| shift_reg_0_addr_reg_326 |    6   |
| shift_reg_1_addr_reg_321 |    6   |
|        tmp_reg_308       |    1   |
|    trunc_ln26_reg_316    |    1   |
+--------------------------+--------+
|           Total          |   228  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   4  |   6  |   24   ||    20   |
|  grp_access_fu_99 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_105 |  p0  |   3  |   6  |   18   ||    14   |
| grp_access_fu_118 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  ||  6.7099 ||    52   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |   165  |   200  |    -   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   52   |    -   |
|  Register |    -   |    -   |    -   |   228  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    3   |    1   |    6   |   393  |   252  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
