// Seed: 3710167827
macromodule module_0 #(
    parameter id_1 = 32'd95
);
  wire _id_1;
  wire [id_1 : 1] id_2;
  logic id_3 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd61,
    parameter id_6 = 32'd17,
    parameter id_8 = 32'd7
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  input logic [7:0] id_5;
  input wire id_4;
  input wire _id_3;
  input wire id_2;
  inout uwire id_1;
  assign id_1 = 1;
  assign id_1 = -1;
  localparam id_7 = 1;
  module_0 modCall_1 ();
  logic [id_6 : id_3] _id_8;
  ;
  logic id_9;
  wire [id_8 : (  1  )] id_10 = id_5[1+:1];
endmodule
