
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000323                       # Number of seconds simulated
sim_ticks                                   322893500                       # Number of ticks simulated
final_tick                                  322893500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 100277                       # Simulator instruction rate (inst/s)
host_op_rate                                   149800                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49684555                       # Simulator tick rate (ticks/s)
host_mem_usage                                1182052                       # Number of bytes of host memory used
host_seconds                                     6.50                       # Real time elapsed on the host
sim_insts                                      651681                       # Number of instructions simulated
sim_ops                                        973527                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            47232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            80064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              127296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        47232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          47232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               738                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data              1251                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1989                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks              1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst           146277333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data           247957918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              394235251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst      146277333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         146277333                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks           198208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                198208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks           198208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst          146277333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data          247957918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             394433459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                         1989                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           1                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1989                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  127296                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   127296                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                    64                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                175                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                125                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                116                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                168                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                201                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 72                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 98                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                91                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               142                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               106                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      322815000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1989                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     1                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1560                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      294                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       93                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       30                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          314                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     395.821656                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    221.828941                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    385.857685                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           112     35.67%     35.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           53     16.88%     52.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           26      8.28%     60.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           22      7.01%     67.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           13      4.14%     71.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            7      2.23%     74.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      1.59%     75.80% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      2.23%     78.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           69     21.97%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           314                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      29421250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 66715000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     9945000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14791.98                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33541.98                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        394.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     394.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          3.08                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      3.08                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.14                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.43                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1664                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.66                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      162218.59                       # Average gap between requests
system.mem_ctrl.pageHitRate                     83.62                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1192380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    614790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  8332380                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              16620630                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                970560                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         49789500                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         16982400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          33530160                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               145242720                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             449.816178                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             283777750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1343500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        7304000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     130505500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     44226750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       30335000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    109178750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1128120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    576840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  5869080                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          20897760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              12989730                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2023680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         56083440                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         26000640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          26938440                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               152507730                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             472.315887                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             289088500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       4462000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        8876000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      98437000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     67709500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       20424750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    122984250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   85645                       # Number of BP lookups
system.cpu.branchPred.condPredicted             85645                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              6007                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                74032                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    4827                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1251                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           74032                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              39181                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            34851                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4039                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      249149                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       68704                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           878                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            93                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       86960                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           245                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   140                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       322893500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           645788                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             234721                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         784085                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       85645                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              44008                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        344019                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   12340                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           801                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     86769                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2789                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             585911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.086336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.291689                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   396170     67.62%     67.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7385      1.26%     68.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18976      3.24%     72.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6564      1.12%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     9331      1.59%     74.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     6403      1.09%     75.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13542      2.31%     78.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    13533      2.31%     80.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   114007     19.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               585911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.132621                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.214152                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   203358                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                205584                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    150013                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 20786                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   6170                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1189800                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   6170                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   215696                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   27282                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5258                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    158084                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                173421                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1165527                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   152                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    366                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  54990                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 109875                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1450079                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               2925277                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1752329                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            247355                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1229893                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   220186                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                425                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            469                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    111126                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               249275                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               75060                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             58874                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8796                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1121709                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 777                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1067905                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1038                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          148958                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       228127                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            637                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        585911                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.822640                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.331278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              298090     50.88%     50.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               47887      8.17%     59.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               50144      8.56%     67.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               46259      7.90%     75.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               41037      7.00%     82.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               38427      6.56%     89.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               33193      5.67%     94.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               21480      3.67%     98.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9394      1.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          585911                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3380     23.48%     23.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     23.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     23.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   133      0.92%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9229     64.12%     88.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   340      2.36%     90.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               850      5.91%     96.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              461      3.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3783      0.35%      0.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                661406     61.93%     62.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  952      0.09%     62.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   249      0.02%     62.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               87544      8.20%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               213217     19.97%     90.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               52707      4.94%     95.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           30950      2.90%     98.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          17097      1.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1067905                       # Type of FU issued
system.cpu.iq.rate                           1.653646                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       14393                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013478                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2434067                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1116044                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       897693                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              303085                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             155502                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       150352                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 926131                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  152384                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            72646                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        21503                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          103                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        10298                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   6170                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   16798                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7161                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1122486                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                75                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                249275                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                75060                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                537                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7140                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            103                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1770                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5980                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 7750                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1055194                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                241629                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12711                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       310328                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    65072                       # Number of branches executed
system.cpu.iew.exec_stores                      68699                       # Number of stores executed
system.cpu.iew.exec_rate                     1.633963                       # Inst execution rate
system.cpu.iew.wb_sent                        1051450                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1048045                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    833888                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1222945                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.622893                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.681869                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          148959                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              6085                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       563447                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.727806                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.754887                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       335427     59.53%     59.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        54297      9.64%     69.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30933      5.49%     74.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34456      6.12%     80.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         9229      1.64%     82.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15380      2.73%     85.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        11943      2.12%     87.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         5734      1.02%     88.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        66048     11.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       563447                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               651681                       # Number of instructions committed
system.cpu.commit.committedOps                 973527                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         292534                       # Number of memory references committed
system.cpu.commit.loads                        227772                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      58646                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     149718                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    877813                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3077                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2351      0.24%      0.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           590732     60.68%     60.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             849      0.09%     61.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               83      0.01%     61.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          86978      8.93%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          197128     20.25%     90.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          47690      4.90%     95.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        30644      3.15%     98.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        17072      1.75%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            973527                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 66048                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1619885                       # The number of ROB reads
system.cpu.rob.rob_writes                     2267731                       # The number of ROB writes
system.cpu.timesIdled                            3399                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           59877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      651681                       # Number of Instructions Simulated
system.cpu.committedOps                        973527                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.990957                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.990957                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.009125                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.009125                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1560387                       # number of integer regfile reads
system.cpu.int_regfile_writes                  783860                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    243233                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   131921                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    353709                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   396872                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  442225                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1230                       # number of replacements
system.cpu.dcache.tags.tagsinuse           710.625772                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              237070                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2103                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            112.729434                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   710.625772                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.693970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.693970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          834                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            482611                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           482611                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       173483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          173483                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        63587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63587                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        237070                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           237070                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       237070                       # number of overall hits
system.cpu.dcache.overall_hits::total          237070                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2009                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2009                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1175                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3184                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3184                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3184                       # number of overall misses
system.cpu.dcache.overall_misses::total          3184                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     39365500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     39365500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     88523500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88523500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    127889000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    127889000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    127889000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    127889000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       175492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       175492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        64762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        64762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       240254                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       240254                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       240254                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       240254                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011448                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.018143                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018143                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.013253                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013253                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.013253                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013253                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19594.574415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19594.574415                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75339.148936                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75339.148936                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40166.143216                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40166.143216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40166.143216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40166.143216                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          600                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    85.714286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1101                       # number of writebacks
system.cpu.dcache.writebacks::total              1101                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1079                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1079                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1081                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1081                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1081                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          930                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          930                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1173                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1173                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2103                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2103                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2103                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     22866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22866000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     87234000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     87234000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    110100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    110100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    110100000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    110100000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.018112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018112                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008753                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008753                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008753                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008753                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24587.096774                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24587.096774                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74368.286445                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74368.286445                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52353.780314                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52353.780314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52353.780314                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52353.780314                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              6792                       # number of replacements
system.cpu.icache.tags.tagsinuse           243.709251                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               79262                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7048                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             11.246027                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   243.709251                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.951989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.951989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            180584                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           180584                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        79262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           79262                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         79262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            79262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        79262                       # number of overall hits
system.cpu.icache.overall_hits::total           79262                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7506                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7506                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7506                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7506                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7506                       # number of overall misses
system.cpu.icache.overall_misses::total          7506                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    158645999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    158645999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    158645999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    158645999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    158645999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    158645999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        86768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        86768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        86768                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        86768                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        86768                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        86768                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.086507                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.086507                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.086507                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.086507                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.086507                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.086507                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21135.891154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21135.891154                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 21135.891154                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21135.891154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 21135.891154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21135.891154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          772                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.592593                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          457                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          457                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          457                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          457                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          457                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          457                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7049                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7049                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7049                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7049                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7049                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7049                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    136502999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    136502999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    136502999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    136502999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    136502999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    136502999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.081240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.081240                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081240                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.081240                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081240                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19364.874308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19364.874308                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19364.874308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19364.874308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19364.874308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19364.874308                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          17174                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         8023                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                7978                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1102                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              6923                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1173                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1173                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           7979                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        20888                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         5436                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   26324                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       451008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       205056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   656064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 4                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               9155                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000437                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.020899                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     9151     99.96%     99.96% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 9155                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              9688000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            10572000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               3.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             3154500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    3                       # number of replacements
system.l2cache.tags.tagsinuse             1477.938117                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15180                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1989                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 7.631976                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   515.664237                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   962.273881                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.125895                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.234930                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.360825                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1986                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1920                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.484863                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               139349                       # Number of tag accesses
system.l2cache.tags.data_accesses              139349                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks         1101                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         1101                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data            52                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               52                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst         6309                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data          800                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7109                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst             6309                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data              852                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7161                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst            6309                       # number of overall hits
system.l2cache.overall_hits::cpu.data             852                       # number of overall hits
system.l2cache.overall_hits::total               7161                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data         1121                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1121                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          739                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          130                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          869                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            739                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data           1251                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1990                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           739                       # number of overall misses
system.l2cache.overall_misses::cpu.data          1251                       # number of overall misses
system.l2cache.overall_misses::total             1990                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     84924000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     84924000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     59671500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     13061000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     72732500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     59671500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     97985000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    157656500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     59671500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     97985000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    157656500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks         1101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         1101                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         1173                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1173                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         7048                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          930                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         7978                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         7048                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data         2103                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            9151                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         7048                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data         2103                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           9151                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.955669                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.955669                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.104852                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.139785                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.108925                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.104852                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.594864                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.217463                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.104852                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.594864                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.217463                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 75757.359500                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 75757.359500                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 80746.278755                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 100469.230769                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83696.777906                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 80746.278755                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 78325.339728                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 79224.371859                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 80746.278755                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 78325.339728                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 79224.371859                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks               1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::cpu.data         1121                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1121                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          739                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          130                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          869                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          739                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data         1251                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1990                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          739                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data         1251                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1990                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     73714000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     73714000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     52291500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     11761000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     64052500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     52291500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     85475000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    137766500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     52291500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     85475000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    137766500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.955669                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.955669                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.104852                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.139785                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.108925                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.104852                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.594864                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.217463                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.104852                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.594864                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.217463                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65757.359500                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65757.359500                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 70759.810555                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90469.230769                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73708.285386                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70759.810555                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 68325.339728                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69229.396985                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70759.810555                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 68325.339728                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69229.396985                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    322893500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                868                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1121                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           868                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         3981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         3981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       127360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       127360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  127360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1989                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1989    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1989                       # Request fanout histogram
system.membus.reqLayer2.occupancy              998000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5414500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
