

Implementation tool: Xilinx Vivado v.2015.4
Device target:       xc7k410tffg900-2
Report date:         Wed Jul 05 06:44:35 PDT 2017

#=== Resource usage ===
SLICE:          156
LUT:            508
FF:             143
DSP:              5
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    4.670
CP achieved:    11.584
Timing not met
