---
tabTrigger: proc_sync
scope: source.vhdl, meta.block.architecture
description: VHDL clocked process - sync reset
---

  ------------------------------------------------------------------
  -- ${3:Description}
  ------------------------------------------------------------------
  proc_${1:name} : PROCESS (clk_${2:g})
  BEGIN
    IF RISING_EDGE(clk_${2}) THEN
      IF (arstz_${2}q = '0') THEN
      ELSE
      END IF;
    END IF;
  END PROCESS proc_${1};
$0
