

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Fri Sep 15 00:49:05 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _TRISB	set	3987
    48   000000                     _TRISD	set	3989
    49   000000                     _ADCON1	set	4033
    50   000000                     _OSCCON	set	4051
    51   000000                     _INTCON3bits	set	4080
    52   000000                     _INTCON2bits	set	4081
    53   000000                     _INTCON	set	4082
    54   000000                     _RCONbits	set	4048
    55   000000                     _TRISE	set	3990
    56                           
    57                           ; #config settings
    58                           
    59                           	psect	cinit
    60   007FC6                     __pcinit:
    61                           	callstack 0
    62   007FC6                     start_initialization:
    63                           	callstack 0
    64   007FC6                     __initialization:
    65                           	callstack 0
    66   007FC6                     end_of_initialization:
    67                           	callstack 0
    68   007FC6                     __end_of__initialization:
    69                           	callstack 0
    70   007FC6  0100               	movlb	0
    71   007FC8  EFE6  F03F         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	cstackCOMRAM
    74   000000                     __pcstackCOMRAM:
    75                           	callstack 0
    76   000000                     
    77                           ; 1 bytes @ 0x0
    78 ;;
    79 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    80 ;;
    81 ;; *************** function _main *****************
    82 ;; Defined at:
    83 ;;		line 19 in file "main.c"
    84 ;; Parameters:    Size  Location     Type
    85 ;;		None
    86 ;; Auto vars:     Size  Location     Type
    87 ;;		None
    88 ;; Return value:  Size  Location     Type
    89 ;;                  1    wreg      void 
    90 ;; Registers used:
    91 ;;		wreg, status,2, cstack
    92 ;; Tracked objects:
    93 ;;		On entry : 0/0
    94 ;;		On exit  : 0/0
    95 ;;		Unchanged: 0/0
    96 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    97 ;;      Params:         0       0       0       0       0       0       0       0       0
    98 ;;      Locals:         0       0       0       0       0       0       0       0       0
    99 ;;      Temps:          0       0       0       0       0       0       0       0       0
   100 ;;      Totals:         0       0       0       0       0       0       0       0       0
   101 ;;Total ram usage:        0 bytes
   102 ;; Hardware stack levels required when called: 1
   103 ;; This function calls:
   104 ;;		_Conf_Reg
   105 ;; This function is called by:
   106 ;;		Startup code after reset
   107 ;; This function uses a non-reentrant model
   108 ;;
   109                           
   110                           	psect	text0
   111   007FCC                     __ptext0:
   112                           	callstack 0
   113   007FCC                     _main:
   114                           	callstack 30
   115   007FCC                     
   116                           ;main.c: 22:     Conf_Reg();
   117   007FCC  ECEC  F03F         	call	_Conf_Reg	;wreg free
   118   007FD0                     l25:
   119   007FD0  EFE8  F03F         	goto	l25
   120   007FD4  EF00  F000         	goto	start
   121   007FD8                     __end_of_main:
   122                           	callstack 0
   123                           
   124 ;; *************** function _Conf_Reg *****************
   125 ;; Defined at:
   126 ;;		line 32 in file "main.c"
   127 ;; Parameters:    Size  Location     Type
   128 ;;		None
   129 ;; Auto vars:     Size  Location     Type
   130 ;;		None
   131 ;; Return value:  Size  Location     Type
   132 ;;                  1    wreg      void 
   133 ;; Registers used:
   134 ;;		wreg, status,2
   135 ;; Tracked objects:
   136 ;;		On entry : 0/0
   137 ;;		On exit  : 0/0
   138 ;;		Unchanged: 0/0
   139 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   140 ;;      Params:         0       0       0       0       0       0       0       0       0
   141 ;;      Locals:         0       0       0       0       0       0       0       0       0
   142 ;;      Temps:          0       0       0       0       0       0       0       0       0
   143 ;;      Totals:         0       0       0       0       0       0       0       0       0
   144 ;;Total ram usage:        0 bytes
   145 ;; Hardware stack levels used: 1
   146 ;; This function calls:
   147 ;;		Nothing
   148 ;; This function is called by:
   149 ;;		_main
   150 ;; This function uses a non-reentrant model
   151 ;;
   152                           
   153                           	psect	text1
   154   007FD8                     __ptext1:
   155                           	callstack 0
   156   007FD8                     _Conf_Reg:
   157                           	callstack 30
   158   007FD8                     
   159                           ;main.c: 34:     OSCCON = 0x72;
   160   007FD8  0E72               	movlw	114
   161   007FDA  6ED3               	movwf	211,c	;volatile
   162                           
   163                           ;main.c: 35:     ADCON1 = 0x0F;
   164   007FDC  0E0F               	movlw	15
   165   007FDE  6EC1               	movwf	193,c	;volatile
   166                           
   167                           ;main.c: 37:     TRISD = 0x00;
   168   007FE0  0E00               	movlw	0
   169   007FE2  6E95               	movwf	149,c	;volatile
   170                           
   171                           ;main.c: 38:     TRISE = 0x00;
   172   007FE4  0E00               	movlw	0
   173   007FE6  6E96               	movwf	150,c	;volatile
   174                           
   175                           ;main.c: 40:     TRISB = 0x03;
   176   007FE8  0E03               	movlw	3
   177   007FEA  6E93               	movwf	147,c	;volatile
   178   007FEC                     
   179                           ;main.c: 48:     RCONbits.IPEN = 0;
   180   007FEC  9ED0               	bcf	208,7,c	;volatile
   181                           
   182                           ;main.c: 54:     INTCON = 0x90;
   183   007FEE  0E90               	movlw	144
   184   007FF0  6EF2               	movwf	242,c	;volatile
   185   007FF2                     
   186                           ;main.c: 59:     INTCON2bits.RBPU = 0;
   187   007FF2  9EF1               	bcf	241,7,c	;volatile
   188   007FF4                     
   189                           ;main.c: 60:     INTCON2bits.INTEDG0 = 0;
   190   007FF4  9CF1               	bcf	241,6,c	;volatile
   191   007FF6                     
   192                           ;main.c: 61:     INTCON2bits.INTEDG1 = 1;
   193   007FF6  8AF1               	bsf	241,5,c	;volatile
   194   007FF8                     
   195                           ;main.c: 63:     INTCON3bits.INT1E = 1;
   196   007FF8  86F0               	bsf	240,3,c	;volatile
   197   007FFA                     
   198                           ;main.c: 64:     INTCON3bits.INT1F = 0;
   199   007FFA  90F0               	bcf	240,0,c	;volatile
   200   007FFC                     
   201                           ;main.c: 65:     INTCON3bits.INT1IP = 0;
   202   007FFC  9CF0               	bcf	240,6,c	;volatile
   203   007FFE  0012               	return		;funcret
   204   008000                     __end_of_Conf_Reg:
   205                           	callstack 0
   206   000000                     
   207                           	psect	rparam
   208   000000                     
   209                           	psect	config
   210                           
   211                           ;Config register CONFIG1L @ 0x300000
   212                           ;	PLL Prescaler Selection bits
   213                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   214                           ;	System Clock Postscaler Selection bits
   215                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   216                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   217                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   218   300000                     	org	3145728
   219   300000  00                 	db	0
   220                           
   221                           ;Config register CONFIG1H @ 0x300001
   222                           ;	Oscillator Selection bits
   223                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   224                           ;	Fail-Safe Clock Monitor Enable bit
   225                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   226                           ;	Internal/External Oscillator Switchover bit
   227                           ;	IESO = OFF, Oscillator Switchover mode disabled
   228   300001                     	org	3145729
   229   300001  0B                 	db	11
   230                           
   231                           ;Config register CONFIG2L @ 0x300002
   232                           ;	Power-up Timer Enable bit
   233                           ;	PWRT = OFF, PWRT disabled
   234                           ;	Brown-out Reset Enable bits
   235                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   236                           ;	Brown-out Reset Voltage bits
   237                           ;	BORV = 3, Minimum setting 2.05V
   238                           ;	USB Voltage Regulator Enable bit
   239                           ;	VREGEN = OFF, USB voltage regulator disabled
   240   300002                     	org	3145730
   241   300002  19                 	db	25
   242                           
   243                           ;Config register CONFIG2H @ 0x300003
   244                           ;	Watchdog Timer Enable bit
   245                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   246                           ;	Watchdog Timer Postscale Select bits
   247                           ;	WDTPS = 32768, 1:32768
   248   300003                     	org	3145731
   249   300003  1E                 	db	30
   250                           
   251                           ; Padding undefined space
   252   300004                     	org	3145732
   253   300004  FF                 	db	255
   254                           
   255                           ;Config register CONFIG3H @ 0x300005
   256                           ;	CCP2 MUX bit
   257                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   258                           ;	PORTB A/D Enable bit
   259                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   260                           ;	Low-Power Timer 1 Oscillator Enable bit
   261                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   262                           ;	MCLR Pin Enable bit
   263                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   264   300005                     	org	3145733
   265   300005  83                 	db	131
   266                           
   267                           ;Config register CONFIG4L @ 0x300006
   268                           ;	Stack Full/Underflow Reset Enable bit
   269                           ;	STVREN = ON, Stack full/underflow will cause Reset
   270                           ;	Single-Supply ICSP Enable bit
   271                           ;	LVP = OFF, Single-Supply ICSP disabled
   272                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   273                           ;	ICPRT = OFF, ICPORT disabled
   274                           ;	Extended Instruction Set Enable bit
   275                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   276                           ;	Background Debugger Enable bit
   277                           ;	DEBUG = 0x1, unprogrammed default
   278   300006                     	org	3145734
   279   300006  81                 	db	129
   280                           
   281                           ; Padding undefined space
   282   300007                     	org	3145735
   283   300007  FF                 	db	255
   284                           
   285                           ;Config register CONFIG5L @ 0x300008
   286                           ;	Code Protection bit
   287                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   288                           ;	Code Protection bit
   289                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   290                           ;	Code Protection bit
   291                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   292                           ;	Code Protection bit
   293                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   294   300008                     	org	3145736
   295   300008  0F                 	db	15
   296                           
   297                           ;Config register CONFIG5H @ 0x300009
   298                           ;	Boot Block Code Protection bit
   299                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   300                           ;	Data EEPROM Code Protection bit
   301                           ;	CPD = OFF, Data EEPROM is not code-protected
   302   300009                     	org	3145737
   303   300009  C0                 	db	192
   304                           
   305                           ;Config register CONFIG6L @ 0x30000A
   306                           ;	Write Protection bit
   307                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   308                           ;	Write Protection bit
   309                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   310                           ;	Write Protection bit
   311                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   312                           ;	Write Protection bit
   313                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   314   30000A                     	org	3145738
   315   30000A  0F                 	db	15
   316                           
   317                           ;Config register CONFIG6H @ 0x30000B
   318                           ;	Configuration Register Write Protection bit
   319                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   320                           ;	Boot Block Write Protection bit
   321                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   322                           ;	Data EEPROM Write Protection bit
   323                           ;	WRTD = OFF, Data EEPROM is not write-protected
   324   30000B                     	org	3145739
   325   30000B  E0                 	db	224
   326                           
   327                           ;Config register CONFIG7L @ 0x30000C
   328                           ;	Table Read Protection bit
   329                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   330                           ;	Table Read Protection bit
   331                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   332                           ;	Table Read Protection bit
   333                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   334                           ;	Table Read Protection bit
   335                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   336   30000C                     	org	3145740
   337   30000C  0F                 	db	15
   338                           
   339                           ;Config register CONFIG7H @ 0x30000D
   340                           ;	Boot Block Table Read Protection bit
   341                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   342   30000D                     	org	3145741
   343   30000D  40                 	db	64
   344                           tosu	equ	0xFFF
   345                           tosh	equ	0xFFE
   346                           tosl	equ	0xFFD
   347                           stkptr	equ	0xFFC
   348                           pclatu	equ	0xFFB
   349                           pclath	equ	0xFFA
   350                           pcl	equ	0xFF9
   351                           tblptru	equ	0xFF8
   352                           tblptrh	equ	0xFF7
   353                           tblptrl	equ	0xFF6
   354                           tablat	equ	0xFF5
   355                           prodh	equ	0xFF4
   356                           prodl	equ	0xFF3
   357                           indf0	equ	0xFEF
   358                           postinc0	equ	0xFEE
   359                           postdec0	equ	0xFED
   360                           preinc0	equ	0xFEC
   361                           plusw0	equ	0xFEB
   362                           fsr0h	equ	0xFEA
   363                           fsr0l	equ	0xFE9
   364                           wreg	equ	0xFE8
   365                           indf1	equ	0xFE7
   366                           postinc1	equ	0xFE6
   367                           postdec1	equ	0xFE5
   368                           preinc1	equ	0xFE4
   369                           plusw1	equ	0xFE3
   370                           fsr1h	equ	0xFE2
   371                           fsr1l	equ	0xFE1
   372                           bsr	equ	0xFE0
   373                           indf2	equ	0xFDF
   374                           postinc2	equ	0xFDE
   375                           postdec2	equ	0xFDD
   376                           preinc2	equ	0xFDC
   377                           plusw2	equ	0xFDB
   378                           fsr2h	equ	0xFDA
   379                           fsr2l	equ	0xFD9
   380                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                           _Conf_Reg
 ---------------------------------------------------------------------------------
 (1) _Conf_Reg                                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Conf_Reg

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh          D      0       0      20        0.0%
BITBIGSFRhl         1C      0       0      21        0.0%
BITBIGSFRlhh         2      0       0      22        0.0%
BITBIGSFRlhl         E      0       0      23        0.0%
BITBIGSFRllh        2A      0       0      24        0.0%
BITBIGSFRlllh        1      0       0      25        0.0%
BITBIGSFRllll       33      0       0      26        0.0%
ABS                  0      0       0      27        0.0%
BIGRAM             7FF      0       0      28        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Fri Sep 15 00:49:05 2023

                     l31 7FFE                       l25 7FD0                       l26 7FD0  
                    l711 7FF2                      l721 7FFC                      l713 7FF4  
                    l715 7FF6                      l707 7FD8                      l723 7FCC  
                    l717 7FF8                      l709 7FEC                      l719 7FFA  
                   _main 7FCC                     start 0000             ___param_bank 0000  
                  ?_main 0000                    _TRISB 0F93                    _TRISD 0F95  
                  _TRISE 0F96         __end_of_Conf_Reg 8000          __initialization 7FC6  
           __end_of_main 7FD8                   ??_main 0000            __activetblptr 0000  
                 _ADCON1 0FC1                   _INTCON 0FF2                   _OSCCON 0FD3  
                 isa$std 0001               __accesstop 0060  __end_of__initialization 7FC6  
          ___rparam_used 0001           __pcstackCOMRAM 0000                ?_Conf_Reg 0000  
             ??_Conf_Reg 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FC6                  __ramtop 0800                  __ptext0 7FCC  
                __ptext1 7FD8     end_of_initialization 7FC6      start_initialization 7FC6  
               _RCONbits 0FD0                 _Conf_Reg 7FD8              _INTCON2bits 0FF1  
            _INTCON3bits 0FF0                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
