# Compile of tALU.vhd was successful.
# Compile of ALU.vhd failed with 12 errors.
# 2 compiles, 1 failed with 12 errors.
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd failed with 5 errors.
# 2 compiles, 1 failed with 5 errors.
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd failed with 5 errors.
# 2 compiles, 1 failed with 5 errors.
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd failed with 4 errors.
# 2 compiles, 1 failed with 4 errors.
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd failed with 2 errors.
# 2 compiles, 1 failed with 2 errors.
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd failed with 7 errors.
# 2 compiles, 1 failed with 7 errors.
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd failed with 7 errors.
# 2 compiles, 1 failed with 7 errors.
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.testalu_vhd
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 23:26:03 on May 13,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.testalu_vhd(behavior)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(0) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(1) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(2) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(3) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(4) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(5) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(6) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(7) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(8) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(9) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(10) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(11) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(12) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(13) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(14) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(15) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(16) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(17) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(18) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(19) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(20) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(21) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(22) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(23) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(24) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(25) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(26) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(27) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(28) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(29) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(30) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(31) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(31), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(30), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(29), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(28), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(27), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(26), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(25), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(24), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(0).
add wave -position insertpoint  \
sim:/testalu_vhd/result
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /testalu_vhd/uut
add wave -position insertpoint  \
sim:/testalu_vhd/datain_b
add wave -position insertpoint  \
sim:/testalu_vhd/datain_a
add wave -position insertpoint  \
sim:/testalu_vhd/control
run
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd was successful.
# 2 compiles, 0 failed with no errors.
# Load canceled
run -all
run -all
run -next
# Nothing left to do.
# 
# Paste insertion failed: ALUResult(31: (vish-4014) No objects found matching 'ALUResult(31'.
run
vsim -gui work.alu
# vsim 
# Start time: 23:30:16 on May 13,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(0) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(1) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(2) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(3) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(4) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(5) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(6) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(7) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(8) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(9) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(10) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(11) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(12) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(13) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(14) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(15) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(16) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(17) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(18) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(19) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(20) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(21) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(22) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(23) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(24) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(25) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(26) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(27) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(28) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(29) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(30) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /alu/add_sub/addOp(31) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(31), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(31).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(30), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(30).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(29), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(29).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(28), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(28).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(27), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(27).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(26), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(26).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(25), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(25).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(24), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(24).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(23).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(22).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(21).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(20).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(19).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(18).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(17).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(16).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(15).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(14).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(13).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(12).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(11).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(10).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(9).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(8).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(7).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(6).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(5).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(4).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(3).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(2).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(1).
# ** Warning: (vsim-8684) No drivers exist on out port /alu/add_sub/dataout(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /alu/addsub_res(0).
add wave -position insertpoint  \
sim:/alu/op_res
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /alu
run
vsim work.testalu_vhd(behavior)
# vsim 
# Start time: 23:31:14 on May 13,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.testalu_vhd(behavior)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(0) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(1) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(2) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(3) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(4) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(5) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(6) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(7) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(8) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(9) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(10) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(11) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(12) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(13) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(14) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(15) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(16) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(17) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(18) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(19) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(20) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(21) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(22) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(23) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(24) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(25) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(26) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(27) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(28) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(29) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(30) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(31) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(31), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(30), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(29), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(28), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(27), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(26), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(25), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(24), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(0).
vsim work.testalu_vhd
# vsim 
# Start time: 23:42:25 on May 13,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.testalu_vhd(behavior)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(0) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(1) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(2) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(3) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(4) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(5) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(6) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(7) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(8) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(9) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(10) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(11) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(12) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(13) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(14) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(15) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(16) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(17) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(18) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(19) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(20) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(21) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(22) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(23) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(24) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(25) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(26) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(27) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(28) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(29) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(30) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(31) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(31), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(30), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(29), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(28), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(27), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(26), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(25), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(24), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(0).
add wave -position insertpoint  \
sim:/testalu_vhd/control
add wave -position insertpoint  \
sim:/testalu_vhd/datain_a
add wave -position insertpoint  \
sim:/testalu_vhd/datain_b
add wave -position insertpoint  \
sim:/testalu_vhd/result
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /testalu_vhd/uut
run
run
run
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.testalu_vhd(behavior)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(0) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(1) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(2) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(3) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(4) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(5) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(6) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(7) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(8) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(9) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(10) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(11) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(12) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(13) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(14) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(15) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(16) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(17) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(18) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(19) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(20) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(21) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(22) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(23) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(24) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(25) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(26) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(27) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(28) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(29) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(30) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(31) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(31), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(30), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(29), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(28), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(27), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(26), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(25), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(24), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(0).
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /testalu_vhd/uut
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.testalu_vhd(behavior)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(0) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(1) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(2) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(3) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(4) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(5) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(6) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(7) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(8) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(9) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(10) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(11) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(12) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(13) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(14) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(15) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(16) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(17) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(18) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(19) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(20) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(21) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(22) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(23) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(24) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(25) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(26) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(27) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(28) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(29) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(30) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(31) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(31), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(30), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(29), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(28), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(27), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(26), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(25), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(24), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(0).
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /testalu_vhd/uut
# Compile of tALU.vhd failed with 3 errors.
# Compile of ALU.vhd was successful.
# 2 compiles, 1 failed with 3 errors.
# Compile of tALU.vhd failed with 3 errors.
# Compile of ALU.vhd was successful.
# 2 compiles, 1 failed with 3 errors.
# Compile of tALU.vhd failed with 2 errors.
# Compile of ALU.vhd was successful.
# 2 compiles, 1 failed with 2 errors.
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.testalu_vhd
# vsim 
# Start time: 00:04:15 on May 14,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.testalu_vhd(behavior)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(0) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(1) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(2) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(3) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(4) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(5) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(6) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(7) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(8) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(9) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(10) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(11) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(12) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(13) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(14) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(15) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(16) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(17) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(18) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(19) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(20) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(21) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(22) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(23) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(24) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(25) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(26) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(27) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(28) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(29) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(30) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(31) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(31), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(30), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(29), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(28), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(27), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(26), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(25), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(24), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(0).
add wave -position insertpoint  \
sim:/testalu_vhd/control
add wave -position insertpoint  \
sim:/testalu_vhd/datain_a
add wave -position insertpoint  \
sim:/testalu_vhd/datain_b
add wave -position insertpoint  \
sim:/testalu_vhd/result
add wave -position insertpoint  \
sim:/testalu_vhd/zeroOut
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /testalu_vhd/uut
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.testalu_vhd
# vsim 
# Start time: 00:05:52 on May 14,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading work.testalu_vhd(behavior)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(0) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(1) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(2) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(3) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(4) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(5) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(6) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(7) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(8) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(9) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(10) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(11) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(12) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(13) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(14) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(15) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(16) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(17) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(18) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(19) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(20) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(21) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(22) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(23) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(24) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(25) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(26) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(27) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(28) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(29) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(30) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(31) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(31), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(30), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(29), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(28), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(27), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(26), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(25), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(24), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(0).
add wave -position insertpoint  \
sim:/testalu_vhd/control \
sim:/testalu_vhd/datain_a \
sim:/testalu_vhd/datain_b \
sim:/testalu_vhd/result \
sim:/testalu_vhd/zeroOut
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /testalu_vhd/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 ns  Iteration: 2  Instance: /testalu_vhd/uut
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.testalu_vhd(behavior)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(0) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(1) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(2) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(3) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(4) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(5) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(6) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(7) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(8) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(9) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(10) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(11) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(12) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(13) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(14) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(15) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(16) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(17) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(18) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(19) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(20) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(21) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(22) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(23) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(24) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(25) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(26) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(27) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(28) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(29) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(30) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(31) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(31), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(30), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(29), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(28), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(27), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(26), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(25), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(24), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(0).
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /testalu_vhd/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 ns  Iteration: 2  Instance: /testalu_vhd/uut
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# Loading work.testalu_vhd(behavior)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(0) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(1) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(2) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(3) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(4) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(5) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(6) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(7) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(8) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(9) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(10) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(11) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(12) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(13) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(14) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(15) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(16) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(17) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(18) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(19) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(20) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(21) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(22) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(23) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(24) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(25) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(26) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(27) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(28) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(29) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(30) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-3473) Component instance "totSum : fulladder" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /testalu_vhd/uut/add_sub/addOp(31) File: C:/Users/Mahalia/Desktop/School Files/ECEGR 2220 (Microprocessor Design)/MicroGitStuff/GitHub/TeamRepo/M-M/Lab 4/ALU.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(31), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(31).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(30), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(30).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(29), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(29).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(28), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(28).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(27), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(27).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(26), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(26).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(25), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(25).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(24), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(24).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(23).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(22).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(21).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(20).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(19).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(18).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(17).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(16).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(15).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(14).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(13).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(12).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(11).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(10).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(9).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(8).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(7).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(6).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(5).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(4).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(3).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(2).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(1).
# ** Warning: (vsim-8684) No drivers exist on out port /testalu_vhd/uut/add_sub/dataout(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testalu_vhd/uut/addsub_res(0).
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /testalu_vhd/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 ns  Iteration: 2  Instance: /testalu_vhd/uut
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of registers.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testalu_vhd(behavior)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# Loading work.fulladder(addlike)
# ** Warning: Design size of 10374 statements or 36 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /testalu_vhd/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /testalu_vhd/uut
# Compile of tALU.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of registers.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Loading work.testalu_vhd(behavior)
# Loading work.alu(alu_arch)
# Loading work.shift_register(shifter)
# Loading work.adder_subtracter(calc)
# Loading work.fulladder(addlike)
# ** Warning: Design size of 10378 statements or 36 leaf instances exceeds ModelSim PE Student Edition recommended capacity.
# Expect performance to be quite adversely affected.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /testalu_vhd/uut
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 4  Instance: /testalu_vhd/uut
# End time: 00:28:34 on May 14,2018, Elapsed time: 0:22:42
# Errors: 0, Warnings: 204
